
control+rx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00008000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a798  08000188  08000188  00008188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001034  0800a920  0800a920  00012920  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000008  0800b954  0800b954  00013954  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800b95c  0800b95c  0001395c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000001a8  20000000  0800b960  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000154  200001a8  200001a8  000181a8  2**2
                  ALLOC
  7 ._user_heap_stack 00000400  200002fc  200002fc  000181a8  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  000181a8  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000fbb1  00000000  00000000  000181d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000033ca  00000000  00000000  00027d89  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000f08  00000000  00000000  0002b158  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000d50  00000000  00000000  0002c060  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00005ced  00000000  00000000  0002cdb0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00004f06  00000000  00000000  00032a9d  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      00000082  00000000  00000000  000379a3  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00003a64  00000000  00000000  00037a28  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200001a8 	.word	0x200001a8
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800a908 	.word	0x0800a908

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4803      	ldr	r0, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4903      	ldr	r1, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800a908 	.word	0x0800a908
 80001c4:	200001ac 	.word	0x200001ac

080001c8 <d_make_comp>:
 80001c8:	b470      	push	{r4, r5, r6}
 80001ca:	1e4c      	subs	r4, r1, #1
 80001cc:	2c4a      	cmp	r4, #74	; 0x4a
 80001ce:	d82c      	bhi.n	800022a <d_make_comp+0x62>
 80001d0:	e8df f004 	tbb	[pc, r4]
 80001d4:	3c3c3c3c 	.word	0x3c3c3c3c
 80001d8:	2b2b2b2b 	.word	0x2b2b2b2b
 80001dc:	263c2626 	.word	0x263c2626
 80001e0:	26262626 	.word	0x26262626
 80001e4:	26262626 	.word	0x26262626
 80001e8:	2b262626 	.word	0x2b262626
 80001ec:	27272727 	.word	0x27272727
 80001f0:	27272727 	.word	0x27272727
 80001f4:	2626263c 	.word	0x2626263c
 80001f8:	262b2626 	.word	0x262b2626
 80001fc:	2b3c3d27 	.word	0x2b3c3d27
 8000200:	3d27273c 	.word	0x3d27273c
 8000204:	26262b2b 	.word	0x26262b2b
 8000208:	3c3c3c3c 	.word	0x3c3c3c3c
 800020c:	3c3c263c 	.word	0x3c3c263c
 8000210:	2b2b3c26 	.word	0x2b2b3c26
 8000214:	2b262626 	.word	0x2b262626
 8000218:	26262b2b 	.word	0x26262b2b
 800021c:	3c26      	.short	0x3c26
 800021e:	3c          	.byte	0x3c
 800021f:	00          	.byte	0x00
 8000220:	b1ca      	cbz	r2, 8000256 <d_make_comp+0x8e>
 8000222:	6944      	ldr	r4, [r0, #20]
 8000224:	6985      	ldr	r5, [r0, #24]
 8000226:	42ac      	cmp	r4, r5
 8000228:	db02      	blt.n	8000230 <d_make_comp+0x68>
 800022a:	2000      	movs	r0, #0
 800022c:	bc70      	pop	{r4, r5, r6}
 800022e:	4770      	bx	lr
 8000230:	eb04 0544 	add.w	r5, r4, r4, lsl #1
 8000234:	6906      	ldr	r6, [r0, #16]
 8000236:	3401      	adds	r4, #1
 8000238:	00ad      	lsls	r5, r5, #2
 800023a:	6144      	str	r4, [r0, #20]
 800023c:	1974      	adds	r4, r6, r5
 800023e:	d00c      	beq.n	800025a <d_make_comp+0x92>
 8000240:	5571      	strb	r1, [r6, r5]
 8000242:	6062      	str	r2, [r4, #4]
 8000244:	60a3      	str	r3, [r4, #8]
 8000246:	4620      	mov	r0, r4
 8000248:	bc70      	pop	{r4, r5, r6}
 800024a:	4770      	bx	lr
 800024c:	b11a      	cbz	r2, 8000256 <d_make_comp+0x8e>
 800024e:	2b00      	cmp	r3, #0
 8000250:	d1e7      	bne.n	8000222 <d_make_comp+0x5a>
 8000252:	4618      	mov	r0, r3
 8000254:	e7ea      	b.n	800022c <d_make_comp+0x64>
 8000256:	4610      	mov	r0, r2
 8000258:	e7e8      	b.n	800022c <d_make_comp+0x64>
 800025a:	4620      	mov	r0, r4
 800025c:	e7e6      	b.n	800022c <d_make_comp+0x64>
 800025e:	bf00      	nop

08000260 <d_make_name>:
 8000260:	b430      	push	{r4, r5}
 8000262:	6943      	ldr	r3, [r0, #20]
 8000264:	6984      	ldr	r4, [r0, #24]
 8000266:	42a3      	cmp	r3, r4
 8000268:	da09      	bge.n	800027e <d_make_name+0x1e>
 800026a:	eb03 0443 	add.w	r4, r3, r3, lsl #1
 800026e:	6905      	ldr	r5, [r0, #16]
 8000270:	3301      	adds	r3, #1
 8000272:	00a4      	lsls	r4, r4, #2
 8000274:	6143      	str	r3, [r0, #20]
 8000276:	192b      	adds	r3, r5, r4
 8000278:	d001      	beq.n	800027e <d_make_name+0x1e>
 800027a:	b101      	cbz	r1, 800027e <d_make_name+0x1e>
 800027c:	b912      	cbnz	r2, 8000284 <d_make_name+0x24>
 800027e:	2000      	movs	r0, #0
 8000280:	bc30      	pop	{r4, r5}
 8000282:	4770      	bx	lr
 8000284:	2000      	movs	r0, #0
 8000286:	5528      	strb	r0, [r5, r4]
 8000288:	6059      	str	r1, [r3, #4]
 800028a:	609a      	str	r2, [r3, #8]
 800028c:	4618      	mov	r0, r3
 800028e:	bc30      	pop	{r4, r5}
 8000290:	4770      	bx	lr
 8000292:	bf00      	nop

08000294 <d_cv_qualifiers>:
 8000294:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000298:	68c5      	ldr	r5, [r0, #12]
 800029a:	4604      	mov	r4, r0
 800029c:	4688      	mov	r8, r1
 800029e:	4617      	mov	r7, r2
 80002a0:	782b      	ldrb	r3, [r5, #0]
 80002a2:	460e      	mov	r6, r1
 80002a4:	e017      	b.n	80002d6 <d_cv_qualifiers+0x42>
 80002a6:	2b56      	cmp	r3, #86	; 0x56
 80002a8:	d022      	beq.n	80002f0 <d_cv_qualifiers+0x5c>
 80002aa:	2b4b      	cmp	r3, #75	; 0x4b
 80002ac:	d12d      	bne.n	800030a <d_cv_qualifiers+0x76>
 80002ae:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80002b0:	3501      	adds	r5, #1
 80002b2:	2f00      	cmp	r7, #0
 80002b4:	f103 0306 	add.w	r3, r3, #6
 80002b8:	60e5      	str	r5, [r4, #12]
 80002ba:	6323      	str	r3, [r4, #48]	; 0x30
 80002bc:	bf0c      	ite	eq
 80002be:	211b      	moveq	r1, #27
 80002c0:	211e      	movne	r1, #30
 80002c2:	2200      	movs	r2, #0
 80002c4:	4613      	mov	r3, r2
 80002c6:	4620      	mov	r0, r4
 80002c8:	f7ff ff7e 	bl	80001c8 <d_make_comp>
 80002cc:	6030      	str	r0, [r6, #0]
 80002ce:	b1d0      	cbz	r0, 8000306 <d_cv_qualifiers+0x72>
 80002d0:	68e5      	ldr	r5, [r4, #12]
 80002d2:	782b      	ldrb	r3, [r5, #0]
 80002d4:	1d06      	adds	r6, r0, #4
 80002d6:	2b72      	cmp	r3, #114	; 0x72
 80002d8:	d1e5      	bne.n	80002a6 <d_cv_qualifiers+0x12>
 80002da:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80002dc:	3501      	adds	r5, #1
 80002de:	2f00      	cmp	r7, #0
 80002e0:	f103 0309 	add.w	r3, r3, #9
 80002e4:	60e5      	str	r5, [r4, #12]
 80002e6:	6323      	str	r3, [r4, #48]	; 0x30
 80002e8:	bf0c      	ite	eq
 80002ea:	2119      	moveq	r1, #25
 80002ec:	211c      	movne	r1, #28
 80002ee:	e7e8      	b.n	80002c2 <d_cv_qualifiers+0x2e>
 80002f0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80002f2:	3501      	adds	r5, #1
 80002f4:	2f00      	cmp	r7, #0
 80002f6:	f103 0309 	add.w	r3, r3, #9
 80002fa:	60e5      	str	r5, [r4, #12]
 80002fc:	6323      	str	r3, [r4, #48]	; 0x30
 80002fe:	bf0c      	ite	eq
 8000300:	211a      	moveq	r1, #26
 8000302:	211d      	movne	r1, #29
 8000304:	e7dd      	b.n	80002c2 <d_cv_qualifiers+0x2e>
 8000306:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800030a:	b9bf      	cbnz	r7, 800033c <d_cv_qualifiers+0xa8>
 800030c:	2b46      	cmp	r3, #70	; 0x46
 800030e:	d115      	bne.n	800033c <d_cv_qualifiers+0xa8>
 8000310:	4546      	cmp	r6, r8
 8000312:	d013      	beq.n	800033c <d_cv_qualifiers+0xa8>
 8000314:	241d      	movs	r4, #29
 8000316:	201e      	movs	r0, #30
 8000318:	211c      	movs	r1, #28
 800031a:	e008      	b.n	800032e <d_cv_qualifiers+0x9a>
 800031c:	2a1b      	cmp	r2, #27
 800031e:	d010      	beq.n	8000342 <d_cv_qualifiers+0xae>
 8000320:	2a19      	cmp	r2, #25
 8000322:	d100      	bne.n	8000326 <d_cv_qualifiers+0x92>
 8000324:	7019      	strb	r1, [r3, #0]
 8000326:	f103 0804 	add.w	r8, r3, #4
 800032a:	4546      	cmp	r6, r8
 800032c:	d006      	beq.n	800033c <d_cv_qualifiers+0xa8>
 800032e:	f8d8 3000 	ldr.w	r3, [r8]
 8000332:	781a      	ldrb	r2, [r3, #0]
 8000334:	2a1a      	cmp	r2, #26
 8000336:	d1f1      	bne.n	800031c <d_cv_qualifiers+0x88>
 8000338:	701c      	strb	r4, [r3, #0]
 800033a:	e7f4      	b.n	8000326 <d_cv_qualifiers+0x92>
 800033c:	4630      	mov	r0, r6
 800033e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000342:	7018      	strb	r0, [r3, #0]
 8000344:	e7ef      	b.n	8000326 <d_cv_qualifiers+0x92>
 8000346:	bf00      	nop

08000348 <d_ref_qualifier>:
 8000348:	b410      	push	{r4}
 800034a:	68c4      	ldr	r4, [r0, #12]
 800034c:	7823      	ldrb	r3, [r4, #0]
 800034e:	2b52      	cmp	r3, #82	; 0x52
 8000350:	460a      	mov	r2, r1
 8000352:	d010      	beq.n	8000376 <d_ref_qualifier+0x2e>
 8000354:	2b4f      	cmp	r3, #79	; 0x4f
 8000356:	d003      	beq.n	8000360 <d_ref_qualifier+0x18>
 8000358:	4608      	mov	r0, r1
 800035a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800035e:	4770      	bx	lr
 8000360:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8000362:	3303      	adds	r3, #3
 8000364:	6303      	str	r3, [r0, #48]	; 0x30
 8000366:	2120      	movs	r1, #32
 8000368:	3401      	adds	r4, #1
 800036a:	60c4      	str	r4, [r0, #12]
 800036c:	2300      	movs	r3, #0
 800036e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000372:	f7ff bf29 	b.w	80001c8 <d_make_comp>
 8000376:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8000378:	3302      	adds	r3, #2
 800037a:	6303      	str	r3, [r0, #48]	; 0x30
 800037c:	211f      	movs	r1, #31
 800037e:	e7f3      	b.n	8000368 <d_ref_qualifier+0x20>

08000380 <d_clone_suffix>:
 8000380:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000384:	460f      	mov	r7, r1
 8000386:	68c1      	ldr	r1, [r0, #12]
 8000388:	780c      	ldrb	r4, [r1, #0]
 800038a:	2c2e      	cmp	r4, #46	; 0x2e
 800038c:	4680      	mov	r8, r0
 800038e:	d027      	beq.n	80003e0 <d_clone_suffix+0x60>
 8000390:	460b      	mov	r3, r1
 8000392:	2c2e      	cmp	r4, #46	; 0x2e
 8000394:	d114      	bne.n	80003c0 <d_clone_suffix+0x40>
 8000396:	785c      	ldrb	r4, [r3, #1]
 8000398:	3c30      	subs	r4, #48	; 0x30
 800039a:	2c09      	cmp	r4, #9
 800039c:	d810      	bhi.n	80003c0 <d_clone_suffix+0x40>
 800039e:	789c      	ldrb	r4, [r3, #2]
 80003a0:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
 80003a4:	2a09      	cmp	r2, #9
 80003a6:	f103 0002 	add.w	r0, r3, #2
 80003aa:	d817      	bhi.n	80003dc <d_clone_suffix+0x5c>
 80003ac:	1cdd      	adds	r5, r3, #3
 80003ae:	462b      	mov	r3, r5
 80003b0:	3501      	adds	r5, #1
 80003b2:	781c      	ldrb	r4, [r3, #0]
 80003b4:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 80003b8:	2e09      	cmp	r6, #9
 80003ba:	d9f8      	bls.n	80003ae <d_clone_suffix+0x2e>
 80003bc:	2c2e      	cmp	r4, #46	; 0x2e
 80003be:	d0ea      	beq.n	8000396 <d_clone_suffix+0x16>
 80003c0:	1a5a      	subs	r2, r3, r1
 80003c2:	f8c8 300c 	str.w	r3, [r8, #12]
 80003c6:	4640      	mov	r0, r8
 80003c8:	f7ff ff4a 	bl	8000260 <d_make_name>
 80003cc:	463a      	mov	r2, r7
 80003ce:	4603      	mov	r3, r0
 80003d0:	214b      	movs	r1, #75	; 0x4b
 80003d2:	4640      	mov	r0, r8
 80003d4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80003d8:	f7ff bef6 	b.w	80001c8 <d_make_comp>
 80003dc:	4603      	mov	r3, r0
 80003de:	e7d8      	b.n	8000392 <d_clone_suffix+0x12>
 80003e0:	784b      	ldrb	r3, [r1, #1]
 80003e2:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80003e6:	2a19      	cmp	r2, #25
 80003e8:	d80a      	bhi.n	8000400 <d_clone_suffix+0x80>
 80003ea:	1c8a      	adds	r2, r1, #2
 80003ec:	4613      	mov	r3, r2
 80003ee:	3201      	adds	r2, #1
 80003f0:	781c      	ldrb	r4, [r3, #0]
 80003f2:	f1a4 0061 	sub.w	r0, r4, #97	; 0x61
 80003f6:	2819      	cmp	r0, #25
 80003f8:	d9f8      	bls.n	80003ec <d_clone_suffix+0x6c>
 80003fa:	2c5f      	cmp	r4, #95	; 0x5f
 80003fc:	d0f6      	beq.n	80003ec <d_clone_suffix+0x6c>
 80003fe:	e7c8      	b.n	8000392 <d_clone_suffix+0x12>
 8000400:	2b5f      	cmp	r3, #95	; 0x5f
 8000402:	d1c5      	bne.n	8000390 <d_clone_suffix+0x10>
 8000404:	e7f1      	b.n	80003ea <d_clone_suffix+0x6a>
 8000406:	bf00      	nop

08000408 <d_substitution>:
 8000408:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 800040c:	68c2      	ldr	r2, [r0, #12]
 800040e:	7813      	ldrb	r3, [r2, #0]
 8000410:	2b53      	cmp	r3, #83	; 0x53
 8000412:	d003      	beq.n	800041c <d_substitution+0x14>
 8000414:	2000      	movs	r0, #0
 8000416:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 800041a:	4770      	bx	lr
 800041c:	1c53      	adds	r3, r2, #1
 800041e:	60c3      	str	r3, [r0, #12]
 8000420:	7853      	ldrb	r3, [r2, #1]
 8000422:	b1ab      	cbz	r3, 8000450 <d_substitution+0x48>
 8000424:	1c93      	adds	r3, r2, #2
 8000426:	60c3      	str	r3, [r0, #12]
 8000428:	7853      	ldrb	r3, [r2, #1]
 800042a:	2b5f      	cmp	r3, #95	; 0x5f
 800042c:	d152      	bne.n	80004d4 <d_substitution+0xcc>
 800042e:	2100      	movs	r1, #0
 8000430:	6a03      	ldr	r3, [r0, #32]
 8000432:	4299      	cmp	r1, r3
 8000434:	d2ee      	bcs.n	8000414 <d_substitution+0xc>
 8000436:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8000438:	69c2      	ldr	r2, [r0, #28]
 800043a:	3301      	adds	r3, #1
 800043c:	6283      	str	r3, [r0, #40]	; 0x28
 800043e:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8000442:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
 8000446:	4770      	bx	lr
 8000448:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800044c:	2a19      	cmp	r2, #25
 800044e:	d946      	bls.n	80004de <d_substitution+0xd6>
 8000450:	6882      	ldr	r2, [r0, #8]
 8000452:	0712      	lsls	r2, r2, #28
 8000454:	d46a      	bmi.n	800052c <d_substitution+0x124>
 8000456:	2900      	cmp	r1, #0
 8000458:	d16a      	bne.n	8000530 <d_substitution+0x128>
 800045a:	4a3f      	ldr	r2, [pc, #252]	; (8000558 <d_substitution+0x150>)
 800045c:	f102 05c4 	add.w	r5, r2, #196	; 0xc4
 8000460:	e002      	b.n	8000468 <d_substitution+0x60>
 8000462:	321c      	adds	r2, #28
 8000464:	42aa      	cmp	r2, r5
 8000466:	d0d5      	beq.n	8000414 <d_substitution+0xc>
 8000468:	7814      	ldrb	r4, [r2, #0]
 800046a:	429c      	cmp	r4, r3
 800046c:	d1f9      	bne.n	8000462 <d_substitution+0x5a>
 800046e:	6955      	ldr	r5, [r2, #20]
 8000470:	2d00      	cmp	r5, #0
 8000472:	d06a      	beq.n	800054a <d_substitution+0x142>
 8000474:	6943      	ldr	r3, [r0, #20]
 8000476:	6984      	ldr	r4, [r0, #24]
 8000478:	f8d2 8018 	ldr.w	r8, [r2, #24]
 800047c:	42a3      	cmp	r3, r4
 800047e:	da62      	bge.n	8000546 <d_substitution+0x13e>
 8000480:	eb03 0743 	add.w	r7, r3, r3, lsl #1
 8000484:	f8d0 c010 	ldr.w	ip, [r0, #16]
 8000488:	00bf      	lsls	r7, r7, #2
 800048a:	3301      	adds	r3, #1
 800048c:	eb1c 0607 	adds.w	r6, ip, r7
 8000490:	6143      	str	r3, [r0, #20]
 8000492:	d05f      	beq.n	8000554 <d_substitution+0x14c>
 8000494:	f04f 0918 	mov.w	r9, #24
 8000498:	f80c 9007 	strb.w	r9, [ip, r7]
 800049c:	4637      	mov	r7, r6
 800049e:	6075      	str	r5, [r6, #4]
 80004a0:	f8c6 8008 	str.w	r8, [r6, #8]
 80004a4:	62c7      	str	r7, [r0, #44]	; 0x2c
 80004a6:	2900      	cmp	r1, #0
 80004a8:	d04a      	beq.n	8000540 <d_substitution+0x138>
 80004aa:	68d5      	ldr	r5, [r2, #12]
 80004ac:	6912      	ldr	r2, [r2, #16]
 80004ae:	6b01      	ldr	r1, [r0, #48]	; 0x30
 80004b0:	42a3      	cmp	r3, r4
 80004b2:	4411      	add	r1, r2
 80004b4:	6301      	str	r1, [r0, #48]	; 0x30
 80004b6:	daad      	bge.n	8000414 <d_substitution+0xc>
 80004b8:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 80004bc:	6904      	ldr	r4, [r0, #16]
 80004be:	3301      	adds	r3, #1
 80004c0:	0089      	lsls	r1, r1, #2
 80004c2:	6143      	str	r3, [r0, #20]
 80004c4:	1863      	adds	r3, r4, r1
 80004c6:	d043      	beq.n	8000550 <d_substitution+0x148>
 80004c8:	2018      	movs	r0, #24
 80004ca:	5460      	strb	r0, [r4, r1]
 80004cc:	4618      	mov	r0, r3
 80004ce:	605d      	str	r5, [r3, #4]
 80004d0:	609a      	str	r2, [r3, #8]
 80004d2:	e7a0      	b.n	8000416 <d_substitution+0xe>
 80004d4:	f1a3 0530 	sub.w	r5, r3, #48	; 0x30
 80004d8:	b2ea      	uxtb	r2, r5
 80004da:	2a09      	cmp	r2, #9
 80004dc:	d8b4      	bhi.n	8000448 <d_substitution+0x40>
 80004de:	2200      	movs	r2, #0
 80004e0:	e012      	b.n	8000508 <d_substitution+0x100>
 80004e2:	eb02 01c2 	add.w	r1, r2, r2, lsl #3
 80004e6:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 80004ea:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80004ee:	428a      	cmp	r2, r1
 80004f0:	d890      	bhi.n	8000414 <d_substitution+0xc>
 80004f2:	68c2      	ldr	r2, [r0, #12]
 80004f4:	7813      	ldrb	r3, [r2, #0]
 80004f6:	1c54      	adds	r4, r2, #1
 80004f8:	b11b      	cbz	r3, 8000502 <d_substitution+0xfa>
 80004fa:	60c4      	str	r4, [r0, #12]
 80004fc:	7813      	ldrb	r3, [r2, #0]
 80004fe:	2b5f      	cmp	r3, #95	; 0x5f
 8000500:	d012      	beq.n	8000528 <d_substitution+0x120>
 8000502:	f1a3 0530 	sub.w	r5, r3, #48	; 0x30
 8000506:	460a      	mov	r2, r1
 8000508:	b2e9      	uxtb	r1, r5
 800050a:	f1a3 0441 	sub.w	r4, r3, #65	; 0x41
 800050e:	2909      	cmp	r1, #9
 8000510:	b2e4      	uxtb	r4, r4
 8000512:	d9e6      	bls.n	80004e2 <d_substitution+0xda>
 8000514:	2c19      	cmp	r4, #25
 8000516:	f63f af7d 	bhi.w	8000414 <d_substitution+0xc>
 800051a:	eb02 01c2 	add.w	r1, r2, r2, lsl #3
 800051e:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8000522:	f1a3 0137 	sub.w	r1, r3, #55	; 0x37
 8000526:	e7e2      	b.n	80004ee <d_substitution+0xe6>
 8000528:	3101      	adds	r1, #1
 800052a:	e781      	b.n	8000430 <d_substitution+0x28>
 800052c:	2101      	movs	r1, #1
 800052e:	e794      	b.n	800045a <d_substitution+0x52>
 8000530:	68c2      	ldr	r2, [r0, #12]
 8000532:	7811      	ldrb	r1, [r2, #0]
 8000534:	3943      	subs	r1, #67	; 0x43
 8000536:	2901      	cmp	r1, #1
 8000538:	bf8c      	ite	hi
 800053a:	2100      	movhi	r1, #0
 800053c:	2101      	movls	r1, #1
 800053e:	e78c      	b.n	800045a <d_substitution+0x52>
 8000540:	6855      	ldr	r5, [r2, #4]
 8000542:	6892      	ldr	r2, [r2, #8]
 8000544:	e7b3      	b.n	80004ae <d_substitution+0xa6>
 8000546:	2700      	movs	r7, #0
 8000548:	e7ac      	b.n	80004a4 <d_substitution+0x9c>
 800054a:	6984      	ldr	r4, [r0, #24]
 800054c:	6943      	ldr	r3, [r0, #20]
 800054e:	e7aa      	b.n	80004a6 <d_substitution+0x9e>
 8000550:	4618      	mov	r0, r3
 8000552:	e760      	b.n	8000416 <d_substitution+0xe>
 8000554:	4637      	mov	r7, r6
 8000556:	e7a5      	b.n	80004a4 <d_substitution+0x9c>
 8000558:	0800a92c 	.word	0x0800a92c

0800055c <d_append_char>:
 800055c:	b570      	push	{r4, r5, r6, lr}
 800055e:	460d      	mov	r5, r1
 8000560:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8000564:	29ff      	cmp	r1, #255	; 0xff
 8000566:	4604      	mov	r4, r0
 8000568:	d006      	beq.n	8000578 <d_append_char+0x1c>
 800056a:	1c4a      	adds	r2, r1, #1
 800056c:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8000570:	5465      	strb	r5, [r4, r1]
 8000572:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 8000576:	bd70      	pop	{r4, r5, r6, pc}
 8000578:	2600      	movs	r6, #0
 800057a:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 800057e:	f8d0 210c 	ldr.w	r2, [r0, #268]	; 0x10c
 8000582:	f880 60ff 	strb.w	r6, [r0, #255]	; 0xff
 8000586:	4798      	blx	r3
 8000588:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800058c:	4631      	mov	r1, r6
 800058e:	1c5a      	adds	r2, r3, #1
 8000590:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
 8000594:	2201      	movs	r2, #1
 8000596:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 800059a:	5465      	strb	r5, [r4, r1]
 800059c:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 80005a0:	bd70      	pop	{r4, r5, r6, pc}
 80005a2:	bf00      	nop

080005a4 <d_number.isra.0>:
 80005a4:	b470      	push	{r4, r5, r6}
 80005a6:	6802      	ldr	r2, [r0, #0]
 80005a8:	7813      	ldrb	r3, [r2, #0]
 80005aa:	2b6e      	cmp	r3, #110	; 0x6e
 80005ac:	4605      	mov	r5, r0
 80005ae:	d018      	beq.n	80005e2 <d_number.isra.0+0x3e>
 80005b0:	2600      	movs	r6, #0
 80005b2:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80005b6:	2a09      	cmp	r2, #9
 80005b8:	d818      	bhi.n	80005ec <d_number.isra.0+0x48>
 80005ba:	682a      	ldr	r2, [r5, #0]
 80005bc:	2000      	movs	r0, #0
 80005be:	3201      	adds	r2, #1
 80005c0:	eb00 0480 	add.w	r4, r0, r0, lsl #2
 80005c4:	602a      	str	r2, [r5, #0]
 80005c6:	eb03 0444 	add.w	r4, r3, r4, lsl #1
 80005ca:	f812 3b01 	ldrb.w	r3, [r2], #1
 80005ce:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80005d2:	2909      	cmp	r1, #9
 80005d4:	f1a4 0030 	sub.w	r0, r4, #48	; 0x30
 80005d8:	d9f2      	bls.n	80005c0 <d_number.isra.0+0x1c>
 80005da:	b106      	cbz	r6, 80005de <d_number.isra.0+0x3a>
 80005dc:	4240      	negs	r0, r0
 80005de:	bc70      	pop	{r4, r5, r6}
 80005e0:	4770      	bx	lr
 80005e2:	1c53      	adds	r3, r2, #1
 80005e4:	6003      	str	r3, [r0, #0]
 80005e6:	7853      	ldrb	r3, [r2, #1]
 80005e8:	2601      	movs	r6, #1
 80005ea:	e7e2      	b.n	80005b2 <d_number.isra.0+0xe>
 80005ec:	2000      	movs	r0, #0
 80005ee:	e7f4      	b.n	80005da <d_number.isra.0+0x36>

080005f0 <d_number_component>:
 80005f0:	6943      	ldr	r3, [r0, #20]
 80005f2:	6982      	ldr	r2, [r0, #24]
 80005f4:	4293      	cmp	r3, r2
 80005f6:	b510      	push	{r4, lr}
 80005f8:	da13      	bge.n	8000622 <d_number_component+0x32>
 80005fa:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 80005fe:	6901      	ldr	r1, [r0, #16]
 8000600:	0092      	lsls	r2, r2, #2
 8000602:	3301      	adds	r3, #1
 8000604:	188c      	adds	r4, r1, r2
 8000606:	6143      	str	r3, [r0, #20]
 8000608:	d008      	beq.n	800061c <d_number_component+0x2c>
 800060a:	2340      	movs	r3, #64	; 0x40
 800060c:	548b      	strb	r3, [r1, r2]
 800060e:	300c      	adds	r0, #12
 8000610:	f7ff ffc8 	bl	80005a4 <d_number.isra.0>
 8000614:	4623      	mov	r3, r4
 8000616:	6060      	str	r0, [r4, #4]
 8000618:	4618      	mov	r0, r3
 800061a:	bd10      	pop	{r4, pc}
 800061c:	4623      	mov	r3, r4
 800061e:	4618      	mov	r0, r3
 8000620:	bd10      	pop	{r4, pc}
 8000622:	2300      	movs	r3, #0
 8000624:	4618      	mov	r0, r3
 8000626:	bd10      	pop	{r4, pc}

08000628 <d_compact_number>:
 8000628:	b510      	push	{r4, lr}
 800062a:	68c3      	ldr	r3, [r0, #12]
 800062c:	781a      	ldrb	r2, [r3, #0]
 800062e:	2a5f      	cmp	r2, #95	; 0x5f
 8000630:	4604      	mov	r4, r0
 8000632:	d00b      	beq.n	800064c <d_compact_number+0x24>
 8000634:	2a6e      	cmp	r2, #110	; 0x6e
 8000636:	d006      	beq.n	8000646 <d_compact_number+0x1e>
 8000638:	300c      	adds	r0, #12
 800063a:	f7ff ffb3 	bl	80005a4 <d_number.isra.0>
 800063e:	68e3      	ldr	r3, [r4, #12]
 8000640:	781a      	ldrb	r2, [r3, #0]
 8000642:	2a5f      	cmp	r2, #95	; 0x5f
 8000644:	d006      	beq.n	8000654 <d_compact_number+0x2c>
 8000646:	f04f 30ff 	mov.w	r0, #4294967295
 800064a:	bd10      	pop	{r4, pc}
 800064c:	2000      	movs	r0, #0
 800064e:	3301      	adds	r3, #1
 8000650:	60e3      	str	r3, [r4, #12]
 8000652:	bd10      	pop	{r4, pc}
 8000654:	3001      	adds	r0, #1
 8000656:	e7fa      	b.n	800064e <d_compact_number+0x26>

08000658 <d_template_param>:
 8000658:	b538      	push	{r3, r4, r5, lr}
 800065a:	68c3      	ldr	r3, [r0, #12]
 800065c:	781a      	ldrb	r2, [r3, #0]
 800065e:	2a54      	cmp	r2, #84	; 0x54
 8000660:	4604      	mov	r4, r0
 8000662:	d001      	beq.n	8000668 <d_template_param+0x10>
 8000664:	2000      	movs	r0, #0
 8000666:	bd38      	pop	{r3, r4, r5, pc}
 8000668:	3301      	adds	r3, #1
 800066a:	60c3      	str	r3, [r0, #12]
 800066c:	f7ff ffdc 	bl	8000628 <d_compact_number>
 8000670:	1e05      	subs	r5, r0, #0
 8000672:	dbf7      	blt.n	8000664 <d_template_param+0xc>
 8000674:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8000676:	6963      	ldr	r3, [r4, #20]
 8000678:	69a2      	ldr	r2, [r4, #24]
 800067a:	3101      	adds	r1, #1
 800067c:	4293      	cmp	r3, r2
 800067e:	62a1      	str	r1, [r4, #40]	; 0x28
 8000680:	daf0      	bge.n	8000664 <d_template_param+0xc>
 8000682:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8000686:	6921      	ldr	r1, [r4, #16]
 8000688:	3301      	adds	r3, #1
 800068a:	0092      	lsls	r2, r2, #2
 800068c:	6163      	str	r3, [r4, #20]
 800068e:	188b      	adds	r3, r1, r2
 8000690:	d0e8      	beq.n	8000664 <d_template_param+0xc>
 8000692:	2405      	movs	r4, #5
 8000694:	548c      	strb	r4, [r1, r2]
 8000696:	605d      	str	r5, [r3, #4]
 8000698:	4618      	mov	r0, r3
 800069a:	bd38      	pop	{r3, r4, r5, pc}

0800069c <d_discriminator>:
 800069c:	b508      	push	{r3, lr}
 800069e:	68c3      	ldr	r3, [r0, #12]
 80006a0:	781a      	ldrb	r2, [r3, #0]
 80006a2:	2a5f      	cmp	r2, #95	; 0x5f
 80006a4:	d001      	beq.n	80006aa <d_discriminator+0xe>
 80006a6:	2001      	movs	r0, #1
 80006a8:	bd08      	pop	{r3, pc}
 80006aa:	3301      	adds	r3, #1
 80006ac:	f840 3f0c 	str.w	r3, [r0, #12]!
 80006b0:	f7ff ff78 	bl	80005a4 <d_number.isra.0>
 80006b4:	43c0      	mvns	r0, r0
 80006b6:	0fc0      	lsrs	r0, r0, #31
 80006b8:	bd08      	pop	{r3, pc}
 80006ba:	bf00      	nop

080006bc <d_source_name>:
 80006bc:	b570      	push	{r4, r5, r6, lr}
 80006be:	4604      	mov	r4, r0
 80006c0:	300c      	adds	r0, #12
 80006c2:	f7ff ff6f 	bl	80005a4 <d_number.isra.0>
 80006c6:	1e06      	subs	r6, r0, #0
 80006c8:	dd32      	ble.n	8000730 <d_source_name+0x74>
 80006ca:	68e5      	ldr	r5, [r4, #12]
 80006cc:	6863      	ldr	r3, [r4, #4]
 80006ce:	1b5b      	subs	r3, r3, r5
 80006d0:	429e      	cmp	r6, r3
 80006d2:	dc2f      	bgt.n	8000734 <d_source_name+0x78>
 80006d4:	68a2      	ldr	r2, [r4, #8]
 80006d6:	19ab      	adds	r3, r5, r6
 80006d8:	0752      	lsls	r2, r2, #29
 80006da:	60e3      	str	r3, [r4, #12]
 80006dc:	d415      	bmi.n	800070a <d_source_name+0x4e>
 80006de:	2e09      	cmp	r6, #9
 80006e0:	dd0c      	ble.n	80006fc <d_source_name+0x40>
 80006e2:	4628      	mov	r0, r5
 80006e4:	4914      	ldr	r1, [pc, #80]	; (8000738 <d_source_name+0x7c>)
 80006e6:	2208      	movs	r2, #8
 80006e8:	f00a f840 	bl	800a76c <memcmp>
 80006ec:	b930      	cbnz	r0, 80006fc <d_source_name+0x40>
 80006ee:	7a2b      	ldrb	r3, [r5, #8]
 80006f0:	2b2e      	cmp	r3, #46	; 0x2e
 80006f2:	d010      	beq.n	8000716 <d_source_name+0x5a>
 80006f4:	2b5f      	cmp	r3, #95	; 0x5f
 80006f6:	d00e      	beq.n	8000716 <d_source_name+0x5a>
 80006f8:	2b24      	cmp	r3, #36	; 0x24
 80006fa:	d00c      	beq.n	8000716 <d_source_name+0x5a>
 80006fc:	4629      	mov	r1, r5
 80006fe:	4632      	mov	r2, r6
 8000700:	4620      	mov	r0, r4
 8000702:	f7ff fdad 	bl	8000260 <d_make_name>
 8000706:	62e0      	str	r0, [r4, #44]	; 0x2c
 8000708:	bd70      	pop	{r4, r5, r6, pc}
 800070a:	5daa      	ldrb	r2, [r5, r6]
 800070c:	2a24      	cmp	r2, #36	; 0x24
 800070e:	bf04      	itt	eq
 8000710:	3301      	addeq	r3, #1
 8000712:	60e3      	streq	r3, [r4, #12]
 8000714:	e7e3      	b.n	80006de <d_source_name+0x22>
 8000716:	7a6b      	ldrb	r3, [r5, #9]
 8000718:	2b4e      	cmp	r3, #78	; 0x4e
 800071a:	d1ef      	bne.n	80006fc <d_source_name+0x40>
 800071c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800071e:	4907      	ldr	r1, [pc, #28]	; (800073c <d_source_name+0x80>)
 8000720:	3316      	adds	r3, #22
 8000722:	1b9e      	subs	r6, r3, r6
 8000724:	6326      	str	r6, [r4, #48]	; 0x30
 8000726:	4620      	mov	r0, r4
 8000728:	2215      	movs	r2, #21
 800072a:	f7ff fd99 	bl	8000260 <d_make_name>
 800072e:	e7ea      	b.n	8000706 <d_source_name+0x4a>
 8000730:	2000      	movs	r0, #0
 8000732:	bd70      	pop	{r4, r5, r6, pc}
 8000734:	2000      	movs	r0, #0
 8000736:	e7e6      	b.n	8000706 <d_source_name+0x4a>
 8000738:	0800b160 	.word	0x0800b160
 800073c:	0800b16c 	.word	0x0800b16c

08000740 <d_call_offset>:
 8000740:	b538      	push	{r3, r4, r5, lr}
 8000742:	4604      	mov	r4, r0
 8000744:	b929      	cbnz	r1, 8000752 <d_call_offset+0x12>
 8000746:	68c3      	ldr	r3, [r0, #12]
 8000748:	781a      	ldrb	r2, [r3, #0]
 800074a:	b132      	cbz	r2, 800075a <d_call_offset+0x1a>
 800074c:	1c5a      	adds	r2, r3, #1
 800074e:	60c2      	str	r2, [r0, #12]
 8000750:	7819      	ldrb	r1, [r3, #0]
 8000752:	2968      	cmp	r1, #104	; 0x68
 8000754:	d012      	beq.n	800077c <d_call_offset+0x3c>
 8000756:	2976      	cmp	r1, #118	; 0x76
 8000758:	d001      	beq.n	800075e <d_call_offset+0x1e>
 800075a:	2000      	movs	r0, #0
 800075c:	bd38      	pop	{r3, r4, r5, pc}
 800075e:	f104 050c 	add.w	r5, r4, #12
 8000762:	4628      	mov	r0, r5
 8000764:	f7ff ff1e 	bl	80005a4 <d_number.isra.0>
 8000768:	68e3      	ldr	r3, [r4, #12]
 800076a:	781a      	ldrb	r2, [r3, #0]
 800076c:	2a5f      	cmp	r2, #95	; 0x5f
 800076e:	d1f4      	bne.n	800075a <d_call_offset+0x1a>
 8000770:	3301      	adds	r3, #1
 8000772:	60e3      	str	r3, [r4, #12]
 8000774:	4628      	mov	r0, r5
 8000776:	f7ff ff15 	bl	80005a4 <d_number.isra.0>
 800077a:	e003      	b.n	8000784 <d_call_offset+0x44>
 800077c:	f104 000c 	add.w	r0, r4, #12
 8000780:	f7ff ff10 	bl	80005a4 <d_number.isra.0>
 8000784:	68e3      	ldr	r3, [r4, #12]
 8000786:	781a      	ldrb	r2, [r3, #0]
 8000788:	2a5f      	cmp	r2, #95	; 0x5f
 800078a:	d1e6      	bne.n	800075a <d_call_offset+0x1a>
 800078c:	3301      	adds	r3, #1
 800078e:	60e3      	str	r3, [r4, #12]
 8000790:	2001      	movs	r0, #1
 8000792:	bd38      	pop	{r3, r4, r5, pc}

08000794 <d_lookup_template_argument.isra.6>:
 8000794:	f8d0 3110 	ldr.w	r3, [r0, #272]	; 0x110
 8000798:	4602      	mov	r2, r0
 800079a:	b1c3      	cbz	r3, 80007ce <d_lookup_template_argument.isra.6+0x3a>
 800079c:	685a      	ldr	r2, [r3, #4]
 800079e:	680b      	ldr	r3, [r1, #0]
 80007a0:	6890      	ldr	r0, [r2, #8]
 80007a2:	b170      	cbz	r0, 80007c2 <d_lookup_template_argument.isra.6+0x2e>
 80007a4:	7802      	ldrb	r2, [r0, #0]
 80007a6:	2a2f      	cmp	r2, #47	; 0x2f
 80007a8:	d10d      	bne.n	80007c6 <d_lookup_template_argument.isra.6+0x32>
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	dc04      	bgt.n	80007b8 <d_lookup_template_argument.isra.6+0x24>
 80007ae:	e009      	b.n	80007c4 <d_lookup_template_argument.isra.6+0x30>
 80007b0:	7802      	ldrb	r2, [r0, #0]
 80007b2:	2a2f      	cmp	r2, #47	; 0x2f
 80007b4:	d107      	bne.n	80007c6 <d_lookup_template_argument.isra.6+0x32>
 80007b6:	b143      	cbz	r3, 80007ca <d_lookup_template_argument.isra.6+0x36>
 80007b8:	6880      	ldr	r0, [r0, #8]
 80007ba:	3b01      	subs	r3, #1
 80007bc:	2800      	cmp	r0, #0
 80007be:	d1f7      	bne.n	80007b0 <d_lookup_template_argument.isra.6+0x1c>
 80007c0:	4770      	bx	lr
 80007c2:	4770      	bx	lr
 80007c4:	d001      	beq.n	80007ca <d_lookup_template_argument.isra.6+0x36>
 80007c6:	2000      	movs	r0, #0
 80007c8:	4770      	bx	lr
 80007ca:	6840      	ldr	r0, [r0, #4]
 80007cc:	4770      	bx	lr
 80007ce:	2101      	movs	r1, #1
 80007d0:	4618      	mov	r0, r3
 80007d2:	f8c2 1118 	str.w	r1, [r2, #280]	; 0x118
 80007d6:	4770      	bx	lr

080007d8 <d_find_pack>:
 80007d8:	b538      	push	{r3, r4, r5, lr}
 80007da:	460c      	mov	r4, r1
 80007dc:	4605      	mov	r5, r0
 80007de:	b391      	cbz	r1, 8000846 <d_find_pack+0x6e>
 80007e0:	7823      	ldrb	r3, [r4, #0]
 80007e2:	2b4a      	cmp	r3, #74	; 0x4a
 80007e4:	d827      	bhi.n	8000836 <d_find_pack+0x5e>
 80007e6:	e8df f003 	tbb	[pc, r3]
 80007ea:	262e      	.short	0x262e
 80007ec:	30262626 	.word	0x30262626
 80007f0:	262b2b2e 	.word	0x262b2b2e
 80007f4:	26262626 	.word	0x26262626
 80007f8:	26262626 	.word	0x26262626
 80007fc:	26262626 	.word	0x26262626
 8000800:	262e2626 	.word	0x262e2626
 8000804:	26262626 	.word	0x26262626
 8000808:	26262626 	.word	0x26262626
 800080c:	26262626 	.word	0x26262626
 8000810:	26262e26 	.word	0x26262e26
 8000814:	26262626 	.word	0x26262626
 8000818:	2e262626 	.word	0x2e262626
 800081c:	2626262b 	.word	0x2626262b
 8000820:	26262626 	.word	0x26262626
 8000824:	26262626 	.word	0x26262626
 8000828:	26262e26 	.word	0x26262e26
 800082c:	262e2626 	.word	0x262e2626
 8000830:	2e26262e 	.word	0x2e26262e
 8000834:	2e          	.byte	0x2e
 8000835:	00          	.byte	0x00
 8000836:	4628      	mov	r0, r5
 8000838:	6861      	ldr	r1, [r4, #4]
 800083a:	f7ff ffcd 	bl	80007d8 <d_find_pack>
 800083e:	b918      	cbnz	r0, 8000848 <d_find_pack+0x70>
 8000840:	68a4      	ldr	r4, [r4, #8]
 8000842:	2c00      	cmp	r4, #0
 8000844:	d1cc      	bne.n	80007e0 <d_find_pack+0x8>
 8000846:	2000      	movs	r0, #0
 8000848:	bd38      	pop	{r3, r4, r5, pc}
 800084a:	4628      	mov	r0, r5
 800084c:	1d21      	adds	r1, r4, #4
 800084e:	f7ff ffa1 	bl	8000794 <d_lookup_template_argument.isra.6>
 8000852:	2800      	cmp	r0, #0
 8000854:	d0f7      	beq.n	8000846 <d_find_pack+0x6e>
 8000856:	7803      	ldrb	r3, [r0, #0]
 8000858:	2b2f      	cmp	r3, #47	; 0x2f
 800085a:	d1f4      	bne.n	8000846 <d_find_pack+0x6e>
 800085c:	bd38      	pop	{r3, r4, r5, pc}
 800085e:	bf00      	nop

08000860 <d_growable_string_callback_adapter>:
 8000860:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000862:	6853      	ldr	r3, [r2, #4]
 8000864:	6894      	ldr	r4, [r2, #8]
 8000866:	3301      	adds	r3, #1
 8000868:	440b      	add	r3, r1
 800086a:	42a3      	cmp	r3, r4
 800086c:	b083      	sub	sp, #12
 800086e:	4615      	mov	r5, r2
 8000870:	460e      	mov	r6, r1
 8000872:	4607      	mov	r7, r0
 8000874:	d813      	bhi.n	800089e <d_growable_string_callback_adapter+0x3e>
 8000876:	68ec      	ldr	r4, [r5, #12]
 8000878:	b10c      	cbz	r4, 800087e <d_growable_string_callback_adapter+0x1e>
 800087a:	b003      	add	sp, #12
 800087c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800087e:	e895 0009 	ldmia.w	r5, {r0, r3}
 8000882:	4632      	mov	r2, r6
 8000884:	4639      	mov	r1, r7
 8000886:	4418      	add	r0, r3
 8000888:	f009 ff7f 	bl	800a78a <memcpy>
 800088c:	e895 000c 	ldmia.w	r5, {r2, r3}
 8000890:	4432      	add	r2, r6
 8000892:	54d4      	strb	r4, [r2, r3]
 8000894:	686b      	ldr	r3, [r5, #4]
 8000896:	441e      	add	r6, r3
 8000898:	606e      	str	r6, [r5, #4]
 800089a:	b003      	add	sp, #12
 800089c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800089e:	68d2      	ldr	r2, [r2, #12]
 80008a0:	2a00      	cmp	r2, #0
 80008a2:	d1ea      	bne.n	800087a <d_growable_string_callback_adapter+0x1a>
 80008a4:	b91c      	cbnz	r4, 80008ae <d_growable_string_callback_adapter+0x4e>
 80008a6:	2b02      	cmp	r3, #2
 80008a8:	f04f 0402 	mov.w	r4, #2
 80008ac:	d902      	bls.n	80008b4 <d_growable_string_callback_adapter+0x54>
 80008ae:	0064      	lsls	r4, r4, #1
 80008b0:	42a3      	cmp	r3, r4
 80008b2:	d8fc      	bhi.n	80008ae <d_growable_string_callback_adapter+0x4e>
 80008b4:	6828      	ldr	r0, [r5, #0]
 80008b6:	4621      	mov	r1, r4
 80008b8:	f009 ff70 	bl	800a79c <realloc>
 80008bc:	4603      	mov	r3, r0
 80008be:	b110      	cbz	r0, 80008c6 <d_growable_string_callback_adapter+0x66>
 80008c0:	6028      	str	r0, [r5, #0]
 80008c2:	60ac      	str	r4, [r5, #8]
 80008c4:	e7d7      	b.n	8000876 <d_growable_string_callback_adapter+0x16>
 80008c6:	6828      	ldr	r0, [r5, #0]
 80008c8:	9301      	str	r3, [sp, #4]
 80008ca:	f009 ff47 	bl	800a75c <free>
 80008ce:	9b01      	ldr	r3, [sp, #4]
 80008d0:	602b      	str	r3, [r5, #0]
 80008d2:	2201      	movs	r2, #1
 80008d4:	606b      	str	r3, [r5, #4]
 80008d6:	60ab      	str	r3, [r5, #8]
 80008d8:	60ea      	str	r2, [r5, #12]
 80008da:	e7ce      	b.n	800087a <d_growable_string_callback_adapter+0x1a>

080008dc <d_expr_primary>:
 80008dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80008e0:	68c3      	ldr	r3, [r0, #12]
 80008e2:	781a      	ldrb	r2, [r3, #0]
 80008e4:	2a4c      	cmp	r2, #76	; 0x4c
 80008e6:	4605      	mov	r5, r0
 80008e8:	d002      	beq.n	80008f0 <d_expr_primary+0x14>
 80008ea:	2000      	movs	r0, #0
 80008ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80008f0:	1c5a      	adds	r2, r3, #1
 80008f2:	60c2      	str	r2, [r0, #12]
 80008f4:	7859      	ldrb	r1, [r3, #1]
 80008f6:	295f      	cmp	r1, #95	; 0x5f
 80008f8:	d03a      	beq.n	8000970 <d_expr_primary+0x94>
 80008fa:	295a      	cmp	r1, #90	; 0x5a
 80008fc:	d10d      	bne.n	800091a <d_expr_primary+0x3e>
 80008fe:	3201      	adds	r2, #1
 8000900:	60ea      	str	r2, [r5, #12]
 8000902:	4628      	mov	r0, r5
 8000904:	2100      	movs	r1, #0
 8000906:	f000 fdf3 	bl	80014f0 <d_encoding>
 800090a:	68ea      	ldr	r2, [r5, #12]
 800090c:	7813      	ldrb	r3, [r2, #0]
 800090e:	2b45      	cmp	r3, #69	; 0x45
 8000910:	d1eb      	bne.n	80008ea <d_expr_primary+0xe>
 8000912:	3201      	adds	r2, #1
 8000914:	60ea      	str	r2, [r5, #12]
 8000916:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800091a:	f000 fa03 	bl	8000d24 <d_type>
 800091e:	4607      	mov	r7, r0
 8000920:	2800      	cmp	r0, #0
 8000922:	d0e2      	beq.n	80008ea <d_expr_primary+0xe>
 8000924:	7803      	ldrb	r3, [r0, #0]
 8000926:	2b27      	cmp	r3, #39	; 0x27
 8000928:	d033      	beq.n	8000992 <d_expr_primary+0xb6>
 800092a:	68e9      	ldr	r1, [r5, #12]
 800092c:	780b      	ldrb	r3, [r1, #0]
 800092e:	2b6e      	cmp	r3, #110	; 0x6e
 8000930:	d028      	beq.n	8000984 <d_expr_primary+0xa8>
 8000932:	f04f 083b 	mov.w	r8, #59	; 0x3b
 8000936:	2b45      	cmp	r3, #69	; 0x45
 8000938:	d034      	beq.n	80009a4 <d_expr_primary+0xc8>
 800093a:	2b00      	cmp	r3, #0
 800093c:	d0d5      	beq.n	80008ea <d_expr_primary+0xe>
 800093e:	1c4b      	adds	r3, r1, #1
 8000940:	e001      	b.n	8000946 <d_expr_primary+0x6a>
 8000942:	2c00      	cmp	r4, #0
 8000944:	d0d1      	beq.n	80008ea <d_expr_primary+0xe>
 8000946:	60eb      	str	r3, [r5, #12]
 8000948:	461e      	mov	r6, r3
 800094a:	f813 4b01 	ldrb.w	r4, [r3], #1
 800094e:	2c45      	cmp	r4, #69	; 0x45
 8000950:	d1f7      	bne.n	8000942 <d_expr_primary+0x66>
 8000952:	1a72      	subs	r2, r6, r1
 8000954:	4628      	mov	r0, r5
 8000956:	f7ff fc83 	bl	8000260 <d_make_name>
 800095a:	463a      	mov	r2, r7
 800095c:	4603      	mov	r3, r0
 800095e:	4641      	mov	r1, r8
 8000960:	4628      	mov	r0, r5
 8000962:	f7ff fc31 	bl	80001c8 <d_make_comp>
 8000966:	68ea      	ldr	r2, [r5, #12]
 8000968:	7813      	ldrb	r3, [r2, #0]
 800096a:	2b45      	cmp	r3, #69	; 0x45
 800096c:	d1bd      	bne.n	80008ea <d_expr_primary+0xe>
 800096e:	e7d0      	b.n	8000912 <d_expr_primary+0x36>
 8000970:	1c9a      	adds	r2, r3, #2
 8000972:	60c2      	str	r2, [r0, #12]
 8000974:	789b      	ldrb	r3, [r3, #2]
 8000976:	2b5a      	cmp	r3, #90	; 0x5a
 8000978:	d0c1      	beq.n	80008fe <d_expr_primary+0x22>
 800097a:	2b45      	cmp	r3, #69	; 0x45
 800097c:	f04f 0000 	mov.w	r0, #0
 8000980:	d1b3      	bne.n	80008ea <d_expr_primary+0xe>
 8000982:	e7c6      	b.n	8000912 <d_expr_primary+0x36>
 8000984:	1c4a      	adds	r2, r1, #1
 8000986:	60ea      	str	r2, [r5, #12]
 8000988:	784b      	ldrb	r3, [r1, #1]
 800098a:	f04f 083c 	mov.w	r8, #60	; 0x3c
 800098e:	4611      	mov	r1, r2
 8000990:	e7d1      	b.n	8000936 <d_expr_primary+0x5a>
 8000992:	6843      	ldr	r3, [r0, #4]
 8000994:	7c1a      	ldrb	r2, [r3, #16]
 8000996:	2a00      	cmp	r2, #0
 8000998:	d0c7      	beq.n	800092a <d_expr_primary+0x4e>
 800099a:	685a      	ldr	r2, [r3, #4]
 800099c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800099e:	1a9b      	subs	r3, r3, r2
 80009a0:	632b      	str	r3, [r5, #48]	; 0x30
 80009a2:	e7c2      	b.n	800092a <d_expr_primary+0x4e>
 80009a4:	2200      	movs	r2, #0
 80009a6:	e7d5      	b.n	8000954 <d_expr_primary+0x78>

080009a8 <d_template_args>:
 80009a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80009aa:	68c1      	ldr	r1, [r0, #12]
 80009ac:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
 80009ae:	780b      	ldrb	r3, [r1, #0]
 80009b0:	3b49      	subs	r3, #73	; 0x49
 80009b2:	2b01      	cmp	r3, #1
 80009b4:	b083      	sub	sp, #12
 80009b6:	4604      	mov	r4, r0
 80009b8:	d81e      	bhi.n	80009f8 <d_template_args+0x50>
 80009ba:	1c4a      	adds	r2, r1, #1
 80009bc:	60c2      	str	r2, [r0, #12]
 80009be:	784b      	ldrb	r3, [r1, #1]
 80009c0:	2b45      	cmp	r3, #69	; 0x45
 80009c2:	d045      	beq.n	8000a50 <d_template_args+0xa8>
 80009c4:	ae02      	add	r6, sp, #8
 80009c6:	2100      	movs	r1, #0
 80009c8:	f846 1d04 	str.w	r1, [r6, #-4]!
 80009cc:	3b49      	subs	r3, #73	; 0x49
 80009ce:	2b0f      	cmp	r3, #15
 80009d0:	d835      	bhi.n	8000a3e <d_template_args+0x96>
 80009d2:	e8df f003 	tbb	[pc, r3]
 80009d6:	2f2f      	.short	0x2f2f
 80009d8:	34341434 	.word	0x34341434
 80009dc:	34343434 	.word	0x34343434
 80009e0:	34343434 	.word	0x34343434
 80009e4:	0834      	.short	0x0834
 80009e6:	3201      	adds	r2, #1
 80009e8:	60e2      	str	r2, [r4, #12]
 80009ea:	4620      	mov	r0, r4
 80009ec:	f001 fa6c 	bl	8001ec8 <d_expression>
 80009f0:	68e3      	ldr	r3, [r4, #12]
 80009f2:	781a      	ldrb	r2, [r3, #0]
 80009f4:	2a45      	cmp	r2, #69	; 0x45
 80009f6:	d027      	beq.n	8000a48 <d_template_args+0xa0>
 80009f8:	2000      	movs	r0, #0
 80009fa:	b003      	add	sp, #12
 80009fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80009fe:	4620      	mov	r0, r4
 8000a00:	f7ff ff6c 	bl	80008dc <d_expr_primary>
 8000a04:	4605      	mov	r5, r0
 8000a06:	4620      	mov	r0, r4
 8000a08:	212f      	movs	r1, #47	; 0x2f
 8000a0a:	462a      	mov	r2, r5
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	2d00      	cmp	r5, #0
 8000a10:	d0f2      	beq.n	80009f8 <d_template_args+0x50>
 8000a12:	f7ff fbd9 	bl	80001c8 <d_make_comp>
 8000a16:	6030      	str	r0, [r6, #0]
 8000a18:	f100 0608 	add.w	r6, r0, #8
 8000a1c:	2800      	cmp	r0, #0
 8000a1e:	d0eb      	beq.n	80009f8 <d_template_args+0x50>
 8000a20:	68e2      	ldr	r2, [r4, #12]
 8000a22:	7813      	ldrb	r3, [r2, #0]
 8000a24:	2b45      	cmp	r3, #69	; 0x45
 8000a26:	d1d1      	bne.n	80009cc <d_template_args+0x24>
 8000a28:	9801      	ldr	r0, [sp, #4]
 8000a2a:	62e7      	str	r7, [r4, #44]	; 0x2c
 8000a2c:	3201      	adds	r2, #1
 8000a2e:	60e2      	str	r2, [r4, #12]
 8000a30:	b003      	add	sp, #12
 8000a32:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a34:	4620      	mov	r0, r4
 8000a36:	f7ff ffb7 	bl	80009a8 <d_template_args>
 8000a3a:	4605      	mov	r5, r0
 8000a3c:	e7e3      	b.n	8000a06 <d_template_args+0x5e>
 8000a3e:	4620      	mov	r0, r4
 8000a40:	f000 f970 	bl	8000d24 <d_type>
 8000a44:	4605      	mov	r5, r0
 8000a46:	e7de      	b.n	8000a06 <d_template_args+0x5e>
 8000a48:	3301      	adds	r3, #1
 8000a4a:	60e3      	str	r3, [r4, #12]
 8000a4c:	4605      	mov	r5, r0
 8000a4e:	e7da      	b.n	8000a06 <d_template_args+0x5e>
 8000a50:	3102      	adds	r1, #2
 8000a52:	2200      	movs	r2, #0
 8000a54:	60c1      	str	r1, [r0, #12]
 8000a56:	4613      	mov	r3, r2
 8000a58:	212f      	movs	r1, #47	; 0x2f
 8000a5a:	b003      	add	sp, #12
 8000a5c:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8000a60:	f7ff bbb2 	b.w	80001c8 <d_make_comp>

08000a64 <d_name>:
 8000a64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000a68:	68c2      	ldr	r2, [r0, #12]
 8000a6a:	7813      	ldrb	r3, [r2, #0]
 8000a6c:	3b4c      	subs	r3, #76	; 0x4c
 8000a6e:	b082      	sub	sp, #8
 8000a70:	4605      	mov	r5, r0
 8000a72:	2b0e      	cmp	r3, #14
 8000a74:	d86d      	bhi.n	8000b52 <d_name+0xee>
 8000a76:	e8df f003 	tbb	[pc, r3]
 8000a7a:	6c2c      	.short	0x6c2c
 8000a7c:	6c6c6c31 	.word	0x6c6c6c31
 8000a80:	2c6c176c 	.word	0x2c6c176c
 8000a84:	6c6c6c6c 	.word	0x6c6c6c6c
 8000a88:	08          	.byte	0x08
 8000a89:	00          	.byte	0x00
 8000a8a:	3201      	adds	r2, #1
 8000a8c:	2100      	movs	r1, #0
 8000a8e:	60c2      	str	r2, [r0, #12]
 8000a90:	f000 fd2e 	bl	80014f0 <d_encoding>
 8000a94:	68eb      	ldr	r3, [r5, #12]
 8000a96:	7819      	ldrb	r1, [r3, #0]
 8000a98:	2945      	cmp	r1, #69	; 0x45
 8000a9a:	4606      	mov	r6, r0
 8000a9c:	f000 80d1 	beq.w	8000c42 <d_name+0x1de>
 8000aa0:	2000      	movs	r0, #0
 8000aa2:	b002      	add	sp, #8
 8000aa4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000aa8:	7853      	ldrb	r3, [r2, #1]
 8000aaa:	2b74      	cmp	r3, #116	; 0x74
 8000aac:	d069      	beq.n	8000b82 <d_name+0x11e>
 8000aae:	2100      	movs	r1, #0
 8000ab0:	f7ff fcaa 	bl	8000408 <d_substitution>
 8000ab4:	68eb      	ldr	r3, [r5, #12]
 8000ab6:	781b      	ldrb	r3, [r3, #0]
 8000ab8:	2b49      	cmp	r3, #73	; 0x49
 8000aba:	4604      	mov	r4, r0
 8000abc:	d150      	bne.n	8000b60 <d_name+0xfc>
 8000abe:	4628      	mov	r0, r5
 8000ac0:	f7ff ff72 	bl	80009a8 <d_template_args>
 8000ac4:	4622      	mov	r2, r4
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	2104      	movs	r1, #4
 8000aca:	4628      	mov	r0, r5
 8000acc:	f7ff fb7c 	bl	80001c8 <d_make_comp>
 8000ad0:	e001      	b.n	8000ad6 <d_name+0x72>
 8000ad2:	f001 f8bb 	bl	8001c4c <d_unqualified_name>
 8000ad6:	b002      	add	sp, #8
 8000ad8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000adc:	3201      	adds	r2, #1
 8000ade:	60c2      	str	r2, [r0, #12]
 8000ae0:	a901      	add	r1, sp, #4
 8000ae2:	2201      	movs	r2, #1
 8000ae4:	f7ff fbd6 	bl	8000294 <d_cv_qualifiers>
 8000ae8:	4607      	mov	r7, r0
 8000aea:	2800      	cmp	r0, #0
 8000aec:	d0d8      	beq.n	8000aa0 <d_name+0x3c>
 8000aee:	4628      	mov	r0, r5
 8000af0:	2100      	movs	r1, #0
 8000af2:	f7ff fc29 	bl	8000348 <d_ref_qualifier>
 8000af6:	68eb      	ldr	r3, [r5, #12]
 8000af8:	781c      	ldrb	r4, [r3, #0]
 8000afa:	4680      	mov	r8, r0
 8000afc:	2600      	movs	r6, #0
 8000afe:	2c00      	cmp	r4, #0
 8000b00:	f000 808e 	beq.w	8000c20 <d_name+0x1bc>
 8000b04:	2c44      	cmp	r4, #68	; 0x44
 8000b06:	f000 8082 	beq.w	8000c0e <d_name+0x1aa>
 8000b0a:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
 8000b0e:	b2d2      	uxtb	r2, r2
 8000b10:	2a09      	cmp	r2, #9
 8000b12:	d95c      	bls.n	8000bce <d_name+0x16a>
 8000b14:	f1a4 0261 	sub.w	r2, r4, #97	; 0x61
 8000b18:	b2d2      	uxtb	r2, r2
 8000b1a:	2a19      	cmp	r2, #25
 8000b1c:	d957      	bls.n	8000bce <d_name+0x16a>
 8000b1e:	2c43      	cmp	r4, #67	; 0x43
 8000b20:	d055      	beq.n	8000bce <d_name+0x16a>
 8000b22:	2c55      	cmp	r4, #85	; 0x55
 8000b24:	d053      	beq.n	8000bce <d_name+0x16a>
 8000b26:	2c4c      	cmp	r4, #76	; 0x4c
 8000b28:	d051      	beq.n	8000bce <d_name+0x16a>
 8000b2a:	2c53      	cmp	r4, #83	; 0x53
 8000b2c:	f000 8084 	beq.w	8000c38 <d_name+0x1d4>
 8000b30:	2c49      	cmp	r4, #73	; 0x49
 8000b32:	d07a      	beq.n	8000c2a <d_name+0x1c6>
 8000b34:	2c54      	cmp	r4, #84	; 0x54
 8000b36:	f000 80b3 	beq.w	8000ca0 <d_name+0x23c>
 8000b3a:	2c45      	cmp	r4, #69	; 0x45
 8000b3c:	f000 80d8 	beq.w	8000cf0 <d_name+0x28c>
 8000b40:	2c4d      	cmp	r4, #77	; 0x4d
 8000b42:	d16d      	bne.n	8000c20 <d_name+0x1bc>
 8000b44:	2e00      	cmp	r6, #0
 8000b46:	d06b      	beq.n	8000c20 <d_name+0x1bc>
 8000b48:	1c5a      	adds	r2, r3, #1
 8000b4a:	60ea      	str	r2, [r5, #12]
 8000b4c:	785c      	ldrb	r4, [r3, #1]
 8000b4e:	4613      	mov	r3, r2
 8000b50:	e7d5      	b.n	8000afe <d_name+0x9a>
 8000b52:	f001 f87b 	bl	8001c4c <d_unqualified_name>
 8000b56:	68eb      	ldr	r3, [r5, #12]
 8000b58:	781b      	ldrb	r3, [r3, #0]
 8000b5a:	2b49      	cmp	r3, #73	; 0x49
 8000b5c:	4604      	mov	r4, r0
 8000b5e:	d003      	beq.n	8000b68 <d_name+0x104>
 8000b60:	4620      	mov	r0, r4
 8000b62:	b002      	add	sp, #8
 8000b64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000b68:	2800      	cmp	r0, #0
 8000b6a:	d099      	beq.n	8000aa0 <d_name+0x3c>
 8000b6c:	6a2b      	ldr	r3, [r5, #32]
 8000b6e:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8000b70:	4293      	cmp	r3, r2
 8000b72:	da95      	bge.n	8000aa0 <d_name+0x3c>
 8000b74:	69ea      	ldr	r2, [r5, #28]
 8000b76:	1c59      	adds	r1, r3, #1
 8000b78:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
 8000b7c:	4628      	mov	r0, r5
 8000b7e:	6229      	str	r1, [r5, #32]
 8000b80:	e79e      	b.n	8000ac0 <d_name+0x5c>
 8000b82:	3202      	adds	r2, #2
 8000b84:	4965      	ldr	r1, [pc, #404]	; (8000d1c <d_name+0x2b8>)
 8000b86:	60c2      	str	r2, [r0, #12]
 8000b88:	2203      	movs	r2, #3
 8000b8a:	f7ff fb69 	bl	8000260 <d_make_name>
 8000b8e:	4604      	mov	r4, r0
 8000b90:	4628      	mov	r0, r5
 8000b92:	f001 f85b 	bl	8001c4c <d_unqualified_name>
 8000b96:	4622      	mov	r2, r4
 8000b98:	4603      	mov	r3, r0
 8000b9a:	2101      	movs	r1, #1
 8000b9c:	4628      	mov	r0, r5
 8000b9e:	f7ff fb13 	bl	80001c8 <d_make_comp>
 8000ba2:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8000ba4:	68eb      	ldr	r3, [r5, #12]
 8000ba6:	3203      	adds	r2, #3
 8000ba8:	632a      	str	r2, [r5, #48]	; 0x30
 8000baa:	781b      	ldrb	r3, [r3, #0]
 8000bac:	2b49      	cmp	r3, #73	; 0x49
 8000bae:	4604      	mov	r4, r0
 8000bb0:	d1d6      	bne.n	8000b60 <d_name+0xfc>
 8000bb2:	2800      	cmp	r0, #0
 8000bb4:	f43f af74 	beq.w	8000aa0 <d_name+0x3c>
 8000bb8:	6a2b      	ldr	r3, [r5, #32]
 8000bba:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8000bbc:	4293      	cmp	r3, r2
 8000bbe:	f6bf af6f 	bge.w	8000aa0 <d_name+0x3c>
 8000bc2:	69ea      	ldr	r2, [r5, #28]
 8000bc4:	1c59      	adds	r1, r3, #1
 8000bc6:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
 8000bca:	6229      	str	r1, [r5, #32]
 8000bcc:	e777      	b.n	8000abe <d_name+0x5a>
 8000bce:	4628      	mov	r0, r5
 8000bd0:	f001 f83c 	bl	8001c4c <d_unqualified_name>
 8000bd4:	b1ce      	cbz	r6, 8000c0a <d_name+0x1a6>
 8000bd6:	2101      	movs	r1, #1
 8000bd8:	4632      	mov	r2, r6
 8000bda:	4603      	mov	r3, r0
 8000bdc:	4628      	mov	r0, r5
 8000bde:	f7ff faf3 	bl	80001c8 <d_make_comp>
 8000be2:	4606      	mov	r6, r0
 8000be4:	68eb      	ldr	r3, [r5, #12]
 8000be6:	2c53      	cmp	r4, #83	; 0x53
 8000be8:	781c      	ldrb	r4, [r3, #0]
 8000bea:	d088      	beq.n	8000afe <d_name+0x9a>
 8000bec:	2c45      	cmp	r4, #69	; 0x45
 8000bee:	d08c      	beq.n	8000b0a <d_name+0xa6>
 8000bf0:	b1b6      	cbz	r6, 8000c20 <d_name+0x1bc>
 8000bf2:	6a2b      	ldr	r3, [r5, #32]
 8000bf4:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8000bf6:	4293      	cmp	r3, r2
 8000bf8:	da12      	bge.n	8000c20 <d_name+0x1bc>
 8000bfa:	69ea      	ldr	r2, [r5, #28]
 8000bfc:	f842 6023 	str.w	r6, [r2, r3, lsl #2]
 8000c00:	1c5a      	adds	r2, r3, #1
 8000c02:	68eb      	ldr	r3, [r5, #12]
 8000c04:	622a      	str	r2, [r5, #32]
 8000c06:	781c      	ldrb	r4, [r3, #0]
 8000c08:	e779      	b.n	8000afe <d_name+0x9a>
 8000c0a:	4606      	mov	r6, r0
 8000c0c:	e7ea      	b.n	8000be4 <d_name+0x180>
 8000c0e:	785b      	ldrb	r3, [r3, #1]
 8000c10:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8000c14:	2b54      	cmp	r3, #84	; 0x54
 8000c16:	d1da      	bne.n	8000bce <d_name+0x16a>
 8000c18:	4628      	mov	r0, r5
 8000c1a:	f000 f883 	bl	8000d24 <d_type>
 8000c1e:	e7d9      	b.n	8000bd4 <d_name+0x170>
 8000c20:	2000      	movs	r0, #0
 8000c22:	6038      	str	r0, [r7, #0]
 8000c24:	b002      	add	sp, #8
 8000c26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000c2a:	2e00      	cmp	r6, #0
 8000c2c:	d0f8      	beq.n	8000c20 <d_name+0x1bc>
 8000c2e:	4628      	mov	r0, r5
 8000c30:	f7ff feba 	bl	80009a8 <d_template_args>
 8000c34:	2104      	movs	r1, #4
 8000c36:	e7cf      	b.n	8000bd8 <d_name+0x174>
 8000c38:	4628      	mov	r0, r5
 8000c3a:	2101      	movs	r1, #1
 8000c3c:	f7ff fbe4 	bl	8000408 <d_substitution>
 8000c40:	e7c8      	b.n	8000bd4 <d_name+0x170>
 8000c42:	1c5a      	adds	r2, r3, #1
 8000c44:	60ea      	str	r2, [r5, #12]
 8000c46:	785a      	ldrb	r2, [r3, #1]
 8000c48:	2a73      	cmp	r2, #115	; 0x73
 8000c4a:	d03d      	beq.n	8000cc8 <d_name+0x264>
 8000c4c:	2a64      	cmp	r2, #100	; 0x64
 8000c4e:	d02b      	beq.n	8000ca8 <d_name+0x244>
 8000c50:	f04f 37ff 	mov.w	r7, #4294967295
 8000c54:	4628      	mov	r0, r5
 8000c56:	f7ff ff05 	bl	8000a64 <d_name>
 8000c5a:	4604      	mov	r4, r0
 8000c5c:	b120      	cbz	r0, 8000c68 <d_name+0x204>
 8000c5e:	7803      	ldrb	r3, [r0, #0]
 8000c60:	2b44      	cmp	r3, #68	; 0x44
 8000c62:	d001      	beq.n	8000c68 <d_name+0x204>
 8000c64:	2b46      	cmp	r3, #70	; 0x46
 8000c66:	d129      	bne.n	8000cbc <d_name+0x258>
 8000c68:	1c7b      	adds	r3, r7, #1
 8000c6a:	d025      	beq.n	8000cb8 <d_name+0x254>
 8000c6c:	696b      	ldr	r3, [r5, #20]
 8000c6e:	69aa      	ldr	r2, [r5, #24]
 8000c70:	4293      	cmp	r3, r2
 8000c72:	da13      	bge.n	8000c9c <d_name+0x238>
 8000c74:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8000c78:	6929      	ldr	r1, [r5, #16]
 8000c7a:	3301      	adds	r3, #1
 8000c7c:	0092      	lsls	r2, r2, #2
 8000c7e:	616b      	str	r3, [r5, #20]
 8000c80:	188b      	adds	r3, r1, r2
 8000c82:	d003      	beq.n	8000c8c <d_name+0x228>
 8000c84:	2045      	movs	r0, #69	; 0x45
 8000c86:	5488      	strb	r0, [r1, r2]
 8000c88:	609f      	str	r7, [r3, #8]
 8000c8a:	605c      	str	r4, [r3, #4]
 8000c8c:	4628      	mov	r0, r5
 8000c8e:	4632      	mov	r2, r6
 8000c90:	2102      	movs	r1, #2
 8000c92:	f7ff fa99 	bl	80001c8 <d_make_comp>
 8000c96:	b002      	add	sp, #8
 8000c98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	e7f5      	b.n	8000c8c <d_name+0x228>
 8000ca0:	4628      	mov	r0, r5
 8000ca2:	f7ff fcd9 	bl	8000658 <d_template_param>
 8000ca6:	e795      	b.n	8000bd4 <d_name+0x170>
 8000ca8:	3302      	adds	r3, #2
 8000caa:	60eb      	str	r3, [r5, #12]
 8000cac:	4628      	mov	r0, r5
 8000cae:	f7ff fcbb 	bl	8000628 <d_compact_number>
 8000cb2:	1e07      	subs	r7, r0, #0
 8000cb4:	dace      	bge.n	8000c54 <d_name+0x1f0>
 8000cb6:	e6f3      	b.n	8000aa0 <d_name+0x3c>
 8000cb8:	4623      	mov	r3, r4
 8000cba:	e7e7      	b.n	8000c8c <d_name+0x228>
 8000cbc:	4628      	mov	r0, r5
 8000cbe:	f7ff fced 	bl	800069c <d_discriminator>
 8000cc2:	2800      	cmp	r0, #0
 8000cc4:	d1d0      	bne.n	8000c68 <d_name+0x204>
 8000cc6:	e6eb      	b.n	8000aa0 <d_name+0x3c>
 8000cc8:	3302      	adds	r3, #2
 8000cca:	60eb      	str	r3, [r5, #12]
 8000ccc:	4628      	mov	r0, r5
 8000cce:	f7ff fce5 	bl	800069c <d_discriminator>
 8000cd2:	2800      	cmp	r0, #0
 8000cd4:	f43f aee4 	beq.w	8000aa0 <d_name+0x3c>
 8000cd8:	4628      	mov	r0, r5
 8000cda:	4911      	ldr	r1, [pc, #68]	; (8000d20 <d_name+0x2bc>)
 8000cdc:	220e      	movs	r2, #14
 8000cde:	f7ff fabf 	bl	8000260 <d_make_name>
 8000ce2:	4632      	mov	r2, r6
 8000ce4:	4603      	mov	r3, r0
 8000ce6:	2102      	movs	r1, #2
 8000ce8:	4628      	mov	r0, r5
 8000cea:	f7ff fa6d 	bl	80001c8 <d_make_comp>
 8000cee:	e6f2      	b.n	8000ad6 <d_name+0x72>
 8000cf0:	603e      	str	r6, [r7, #0]
 8000cf2:	2e00      	cmp	r6, #0
 8000cf4:	f43f aed4 	beq.w	8000aa0 <d_name+0x3c>
 8000cf8:	f1b8 0f00 	cmp.w	r8, #0
 8000cfc:	d004      	beq.n	8000d08 <d_name+0x2a4>
 8000cfe:	9b01      	ldr	r3, [sp, #4]
 8000d00:	f8c8 3004 	str.w	r3, [r8, #4]
 8000d04:	f8cd 8004 	str.w	r8, [sp, #4]
 8000d08:	68eb      	ldr	r3, [r5, #12]
 8000d0a:	781a      	ldrb	r2, [r3, #0]
 8000d0c:	2a45      	cmp	r2, #69	; 0x45
 8000d0e:	f47f aec7 	bne.w	8000aa0 <d_name+0x3c>
 8000d12:	3301      	adds	r3, #1
 8000d14:	60eb      	str	r3, [r5, #12]
 8000d16:	9801      	ldr	r0, [sp, #4]
 8000d18:	e6dd      	b.n	8000ad6 <d_name+0x72>
 8000d1a:	bf00      	nop
 8000d1c:	0800b194 	.word	0x0800b194
 8000d20:	0800b184 	.word	0x0800b184

08000d24 <d_type>:
 8000d24:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d26:	68c2      	ldr	r2, [r0, #12]
 8000d28:	7813      	ldrb	r3, [r2, #0]
 8000d2a:	2b72      	cmp	r3, #114	; 0x72
 8000d2c:	b083      	sub	sp, #12
 8000d2e:	4604      	mov	r4, r0
 8000d30:	d054      	beq.n	8000ddc <d_type+0xb8>
 8000d32:	2b56      	cmp	r3, #86	; 0x56
 8000d34:	d052      	beq.n	8000ddc <d_type+0xb8>
 8000d36:	2b4b      	cmp	r3, #75	; 0x4b
 8000d38:	d050      	beq.n	8000ddc <d_type+0xb8>
 8000d3a:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8000d3e:	294a      	cmp	r1, #74	; 0x4a
 8000d40:	d87d      	bhi.n	8000e3e <d_type+0x11a>
 8000d42:	e8df f011 	tbh	[pc, r1, lsl #1]
 8000d46:	00a2      	.short	0x00a2
 8000d48:	00a200a2 	.word	0x00a200a2
 8000d4c:	00a200a2 	.word	0x00a200a2
 8000d50:	00a200a2 	.word	0x00a200a2
 8000d54:	00a200a2 	.word	0x00a200a2
 8000d58:	007c00a2 	.word	0x007c00a2
 8000d5c:	007c007c 	.word	0x007c007c
 8000d60:	007c007c 	.word	0x007c007c
 8000d64:	007c007c 	.word	0x007c007c
 8000d68:	007c00a7 	.word	0x007c00a7
 8000d6c:	00ff00cf 	.word	0x00ff00cf
 8000d70:	00dc007c 	.word	0x00dc007c
 8000d74:	007c00f2 	.word	0x007c00f2
 8000d78:	007c007c 	.word	0x007c007c
 8000d7c:	007c007c 	.word	0x007c007c
 8000d80:	00a20171 	.word	0x00a20171
 8000d84:	01a701c1 	.word	0x01a701c1
 8000d88:	01b4007c 	.word	0x01b4007c
 8000d8c:	01ef01ce 	.word	0x01ef01ce
 8000d90:	007c0207 	.word	0x007c0207
 8000d94:	007c007c 	.word	0x007c007c
 8000d98:	00a2007c 	.word	0x00a2007c
 8000d9c:	007c007c 	.word	0x007c007c
 8000da0:	007c007c 	.word	0x007c007c
 8000da4:	007c007c 	.word	0x007c007c
 8000da8:	02180218 	.word	0x02180218
 8000dac:	02180218 	.word	0x02180218
 8000db0:	02180218 	.word	0x02180218
 8000db4:	02180218 	.word	0x02180218
 8000db8:	02180218 	.word	0x02180218
 8000dbc:	0218007c 	.word	0x0218007c
 8000dc0:	02180218 	.word	0x02180218
 8000dc4:	007c0218 	.word	0x007c0218
 8000dc8:	007c007c 	.word	0x007c007c
 8000dcc:	02180218 	.word	0x02180218
 8000dd0:	02180089 	.word	0x02180089
 8000dd4:	02180218 	.word	0x02180218
 8000dd8:	02180218 	.word	0x02180218
 8000ddc:	4620      	mov	r0, r4
 8000dde:	a901      	add	r1, sp, #4
 8000de0:	2200      	movs	r2, #0
 8000de2:	f7ff fa57 	bl	8000294 <d_cv_qualifiers>
 8000de6:	4605      	mov	r5, r0
 8000de8:	b348      	cbz	r0, 8000e3e <d_type+0x11a>
 8000dea:	4620      	mov	r0, r4
 8000dec:	f7ff ff9a 	bl	8000d24 <d_type>
 8000df0:	6028      	str	r0, [r5, #0]
 8000df2:	b320      	cbz	r0, 8000e3e <d_type+0x11a>
 8000df4:	7802      	ldrb	r2, [r0, #0]
 8000df6:	3a1f      	subs	r2, #31
 8000df8:	2a01      	cmp	r2, #1
 8000dfa:	d923      	bls.n	8000e44 <d_type+0x120>
 8000dfc:	9a01      	ldr	r2, [sp, #4]
 8000dfe:	b1f2      	cbz	r2, 8000e3e <d_type+0x11a>
 8000e00:	6a23      	ldr	r3, [r4, #32]
 8000e02:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8000e04:	428b      	cmp	r3, r1
 8000e06:	da1a      	bge.n	8000e3e <d_type+0x11a>
 8000e08:	69e1      	ldr	r1, [r4, #28]
 8000e0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8000e0e:	9801      	ldr	r0, [sp, #4]
 8000e10:	1c5d      	adds	r5, r3, #1
 8000e12:	6225      	str	r5, [r4, #32]
 8000e14:	b003      	add	sp, #12
 8000e16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e18:	4620      	mov	r0, r4
 8000e1a:	f001 f855 	bl	8001ec8 <d_expression>
 8000e1e:	2141      	movs	r1, #65	; 0x41
 8000e20:	4602      	mov	r2, r0
 8000e22:	2300      	movs	r3, #0
 8000e24:	4620      	mov	r0, r4
 8000e26:	f7ff f9cf 	bl	80001c8 <d_make_comp>
 8000e2a:	9001      	str	r0, [sp, #4]
 8000e2c:	b138      	cbz	r0, 8000e3e <d_type+0x11a>
 8000e2e:	68e3      	ldr	r3, [r4, #12]
 8000e30:	781a      	ldrb	r2, [r3, #0]
 8000e32:	b122      	cbz	r2, 8000e3e <d_type+0x11a>
 8000e34:	1c5a      	adds	r2, r3, #1
 8000e36:	60e2      	str	r2, [r4, #12]
 8000e38:	781b      	ldrb	r3, [r3, #0]
 8000e3a:	2b45      	cmp	r3, #69	; 0x45
 8000e3c:	d01a      	beq.n	8000e74 <d_type+0x150>
 8000e3e:	2000      	movs	r0, #0
 8000e40:	b003      	add	sp, #12
 8000e42:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e44:	9a01      	ldr	r2, [sp, #4]
 8000e46:	6841      	ldr	r1, [r0, #4]
 8000e48:	6042      	str	r2, [r0, #4]
 8000e4a:	682b      	ldr	r3, [r5, #0]
 8000e4c:	9301      	str	r3, [sp, #4]
 8000e4e:	6029      	str	r1, [r5, #0]
 8000e50:	9a01      	ldr	r2, [sp, #4]
 8000e52:	2a00      	cmp	r2, #0
 8000e54:	d1d4      	bne.n	8000e00 <d_type+0xdc>
 8000e56:	e7f2      	b.n	8000e3e <d_type+0x11a>
 8000e58:	3201      	adds	r2, #1
 8000e5a:	60e2      	str	r2, [r4, #12]
 8000e5c:	4620      	mov	r0, r4
 8000e5e:	f7ff fc2d 	bl	80006bc <d_source_name>
 8000e62:	2128      	movs	r1, #40	; 0x28
 8000e64:	4602      	mov	r2, r0
 8000e66:	2300      	movs	r3, #0
 8000e68:	4620      	mov	r0, r4
 8000e6a:	f7ff f9ad 	bl	80001c8 <d_make_comp>
 8000e6e:	9001      	str	r0, [sp, #4]
 8000e70:	2800      	cmp	r0, #0
 8000e72:	d0e4      	beq.n	8000e3e <d_type+0x11a>
 8000e74:	6a23      	ldr	r3, [r4, #32]
 8000e76:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000e78:	4293      	cmp	r3, r2
 8000e7a:	dae0      	bge.n	8000e3e <d_type+0x11a>
 8000e7c:	69e2      	ldr	r2, [r4, #28]
 8000e7e:	1c59      	adds	r1, r3, #1
 8000e80:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
 8000e84:	9801      	ldr	r0, [sp, #4]
 8000e86:	6221      	str	r1, [r4, #32]
 8000e88:	e7da      	b.n	8000e40 <d_type+0x11c>
 8000e8a:	4620      	mov	r0, r4
 8000e8c:	f7ff fdea 	bl	8000a64 <d_name>
 8000e90:	9001      	str	r0, [sp, #4]
 8000e92:	e7ed      	b.n	8000e70 <d_type+0x14c>
 8000e94:	1c51      	adds	r1, r2, #1
 8000e96:	60e1      	str	r1, [r4, #12]
 8000e98:	7853      	ldrb	r3, [r2, #1]
 8000e9a:	2b5f      	cmp	r3, #95	; 0x5f
 8000e9c:	f000 8279 	beq.w	8001392 <d_type+0x66e>
 8000ea0:	3b30      	subs	r3, #48	; 0x30
 8000ea2:	2b09      	cmp	r3, #9
 8000ea4:	f200 827e 	bhi.w	80013a4 <d_type+0x680>
 8000ea8:	460a      	mov	r2, r1
 8000eaa:	3201      	adds	r2, #1
 8000eac:	60e2      	str	r2, [r4, #12]
 8000eae:	7813      	ldrb	r3, [r2, #0]
 8000eb0:	3b30      	subs	r3, #48	; 0x30
 8000eb2:	2b09      	cmp	r3, #9
 8000eb4:	d9f9      	bls.n	8000eaa <d_type+0x186>
 8000eb6:	1a52      	subs	r2, r2, r1
 8000eb8:	4620      	mov	r0, r4
 8000eba:	f7ff f9d1 	bl	8000260 <d_make_name>
 8000ebe:	4605      	mov	r5, r0
 8000ec0:	2800      	cmp	r0, #0
 8000ec2:	d030      	beq.n	8000f26 <d_type+0x202>
 8000ec4:	68e1      	ldr	r1, [r4, #12]
 8000ec6:	780b      	ldrb	r3, [r1, #0]
 8000ec8:	2b5f      	cmp	r3, #95	; 0x5f
 8000eca:	d12c      	bne.n	8000f26 <d_type+0x202>
 8000ecc:	3101      	adds	r1, #1
 8000ece:	60e1      	str	r1, [r4, #12]
 8000ed0:	4620      	mov	r0, r4
 8000ed2:	f7ff ff27 	bl	8000d24 <d_type>
 8000ed6:	462a      	mov	r2, r5
 8000ed8:	4603      	mov	r3, r0
 8000eda:	212a      	movs	r1, #42	; 0x2a
 8000edc:	4620      	mov	r0, r4
 8000ede:	f7ff f973 	bl	80001c8 <d_make_comp>
 8000ee2:	e7d5      	b.n	8000e90 <d_type+0x16c>
 8000ee4:	3201      	adds	r2, #1
 8000ee6:	60e2      	str	r2, [r4, #12]
 8000ee8:	4620      	mov	r0, r4
 8000eea:	f7ff ff1b 	bl	8000d24 <d_type>
 8000eee:	2125      	movs	r1, #37	; 0x25
 8000ef0:	4602      	mov	r2, r0
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	4620      	mov	r0, r4
 8000ef6:	f7ff f967 	bl	80001c8 <d_make_comp>
 8000efa:	9001      	str	r0, [sp, #4]
 8000efc:	e7b8      	b.n	8000e70 <d_type+0x14c>
 8000efe:	1c53      	adds	r3, r2, #1
 8000f00:	60e3      	str	r3, [r4, #12]
 8000f02:	7853      	ldrb	r3, [r2, #1]
 8000f04:	2b59      	cmp	r3, #89	; 0x59
 8000f06:	bf04      	itt	eq
 8000f08:	3202      	addeq	r2, #2
 8000f0a:	60e2      	streq	r2, [r4, #12]
 8000f0c:	2101      	movs	r1, #1
 8000f0e:	4620      	mov	r0, r4
 8000f10:	f000 fad0 	bl	80014b4 <d_bare_function_type>
 8000f14:	4601      	mov	r1, r0
 8000f16:	4620      	mov	r0, r4
 8000f18:	f7ff fa16 	bl	8000348 <d_ref_qualifier>
 8000f1c:	68e3      	ldr	r3, [r4, #12]
 8000f1e:	781a      	ldrb	r2, [r3, #0]
 8000f20:	2a45      	cmp	r2, #69	; 0x45
 8000f22:	f000 823c 	beq.w	800139e <d_type+0x67a>
 8000f26:	2000      	movs	r0, #0
 8000f28:	e7b2      	b.n	8000e90 <d_type+0x16c>
 8000f2a:	3201      	adds	r2, #1
 8000f2c:	60e2      	str	r2, [r4, #12]
 8000f2e:	4620      	mov	r0, r4
 8000f30:	f7ff fef8 	bl	8000d24 <d_type>
 8000f34:	2126      	movs	r1, #38	; 0x26
 8000f36:	4602      	mov	r2, r0
 8000f38:	2300      	movs	r3, #0
 8000f3a:	4620      	mov	r0, r4
 8000f3c:	f7ff f944 	bl	80001c8 <d_make_comp>
 8000f40:	9001      	str	r0, [sp, #4]
 8000f42:	e795      	b.n	8000e70 <d_type+0x14c>
 8000f44:	1c53      	adds	r3, r2, #1
 8000f46:	60e3      	str	r3, [r4, #12]
 8000f48:	7853      	ldrb	r3, [r2, #1]
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	f43f af77 	beq.w	8000e3e <d_type+0x11a>
 8000f50:	1c93      	adds	r3, r2, #2
 8000f52:	60e3      	str	r3, [r4, #12]
 8000f54:	7853      	ldrb	r3, [r2, #1]
 8000f56:	3b46      	subs	r3, #70	; 0x46
 8000f58:	2b30      	cmp	r3, #48	; 0x30
 8000f5a:	f63f af70 	bhi.w	8000e3e <d_type+0x11a>
 8000f5e:	a101      	add	r1, pc, #4	; (adr r1, 8000f64 <d_type+0x240>)
 8000f60:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8000f64:	0800127d 	.word	0x0800127d
 8000f68:	08000e3f 	.word	0x08000e3f
 8000f6c:	08000e3f 	.word	0x08000e3f
 8000f70:	08000e3f 	.word	0x08000e3f
 8000f74:	08000e3f 	.word	0x08000e3f
 8000f78:	08000e3f 	.word	0x08000e3f
 8000f7c:	08000e3f 	.word	0x08000e3f
 8000f80:	08000e3f 	.word	0x08000e3f
 8000f84:	08000e3f 	.word	0x08000e3f
 8000f88:	08000e3f 	.word	0x08000e3f
 8000f8c:	08000e3f 	.word	0x08000e3f
 8000f90:	08000e3f 	.word	0x08000e3f
 8000f94:	08000e3f 	.word	0x08000e3f
 8000f98:	08000e3f 	.word	0x08000e3f
 8000f9c:	08000e19 	.word	0x08000e19
 8000fa0:	08000e3f 	.word	0x08000e3f
 8000fa4:	08000e3f 	.word	0x08000e3f
 8000fa8:	08000e3f 	.word	0x08000e3f
 8000fac:	08000e3f 	.word	0x08000e3f
 8000fb0:	08000e3f 	.word	0x08000e3f
 8000fb4:	08000e3f 	.word	0x08000e3f
 8000fb8:	08000e3f 	.word	0x08000e3f
 8000fbc:	08000e3f 	.word	0x08000e3f
 8000fc0:	08000e3f 	.word	0x08000e3f
 8000fc4:	08000e3f 	.word	0x08000e3f
 8000fc8:	08000e3f 	.word	0x08000e3f
 8000fcc:	08000e3f 	.word	0x08000e3f
 8000fd0:	08001271 	.word	0x08001271
 8000fd4:	08000e3f 	.word	0x08000e3f
 8000fd8:	08000e3f 	.word	0x08000e3f
 8000fdc:	08001249 	.word	0x08001249
 8000fe0:	08001221 	.word	0x08001221
 8000fe4:	080011f9 	.word	0x080011f9
 8000fe8:	08000e3f 	.word	0x08000e3f
 8000fec:	080011d1 	.word	0x080011d1
 8000ff0:	080011a1 	.word	0x080011a1
 8000ff4:	08000e3f 	.word	0x08000e3f
 8000ff8:	08000e3f 	.word	0x08000e3f
 8000ffc:	08000e3f 	.word	0x08000e3f
 8001000:	08000e3f 	.word	0x08000e3f
 8001004:	08001355 	.word	0x08001355
 8001008:	08000e3f 	.word	0x08000e3f
 800100c:	0800133f 	.word	0x0800133f
 8001010:	08000e3f 	.word	0x08000e3f
 8001014:	08000e3f 	.word	0x08000e3f
 8001018:	0800131b 	.word	0x0800131b
 800101c:	08000e19 	.word	0x08000e19
 8001020:	08000e3f 	.word	0x08000e3f
 8001024:	080012e3 	.word	0x080012e3
 8001028:	3201      	adds	r2, #1
 800102a:	60e2      	str	r2, [r4, #12]
 800102c:	4620      	mov	r0, r4
 800102e:	f7ff fe79 	bl	8000d24 <d_type>
 8001032:	ae01      	add	r6, sp, #4
 8001034:	4607      	mov	r7, r0
 8001036:	4631      	mov	r1, r6
 8001038:	4620      	mov	r0, r4
 800103a:	2201      	movs	r2, #1
 800103c:	f7ff f92a 	bl	8000294 <d_cv_qualifiers>
 8001040:	4605      	mov	r5, r0
 8001042:	2800      	cmp	r0, #0
 8001044:	f43f af6f 	beq.w	8000f26 <d_type+0x202>
 8001048:	4620      	mov	r0, r4
 800104a:	f7ff fe6b 	bl	8000d24 <d_type>
 800104e:	6028      	str	r0, [r5, #0]
 8001050:	2800      	cmp	r0, #0
 8001052:	f43f af68 	beq.w	8000f26 <d_type+0x202>
 8001056:	42b5      	cmp	r5, r6
 8001058:	d015      	beq.n	8001086 <d_type+0x362>
 800105a:	7801      	ldrb	r1, [r0, #0]
 800105c:	f1a1 021f 	sub.w	r2, r1, #31
 8001060:	2a01      	cmp	r2, #1
 8001062:	f240 81a7 	bls.w	80013b4 <d_type+0x690>
 8001066:	2929      	cmp	r1, #41	; 0x29
 8001068:	d00d      	beq.n	8001086 <d_type+0x362>
 800106a:	9a01      	ldr	r2, [sp, #4]
 800106c:	2a00      	cmp	r2, #0
 800106e:	f43f af5a 	beq.w	8000f26 <d_type+0x202>
 8001072:	6a23      	ldr	r3, [r4, #32]
 8001074:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8001076:	428b      	cmp	r3, r1
 8001078:	f6bf af55 	bge.w	8000f26 <d_type+0x202>
 800107c:	69e1      	ldr	r1, [r4, #28]
 800107e:	1c58      	adds	r0, r3, #1
 8001080:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8001084:	6220      	str	r0, [r4, #32]
 8001086:	463a      	mov	r2, r7
 8001088:	4620      	mov	r0, r4
 800108a:	212b      	movs	r1, #43	; 0x2b
 800108c:	9b01      	ldr	r3, [sp, #4]
 800108e:	f7ff f89b 	bl	80001c8 <d_make_comp>
 8001092:	e6fd      	b.n	8000e90 <d_type+0x16c>
 8001094:	3201      	adds	r2, #1
 8001096:	60e2      	str	r2, [r4, #12]
 8001098:	4620      	mov	r0, r4
 800109a:	f7ff fe43 	bl	8000d24 <d_type>
 800109e:	2122      	movs	r1, #34	; 0x22
 80010a0:	4602      	mov	r2, r0
 80010a2:	2300      	movs	r3, #0
 80010a4:	4620      	mov	r0, r4
 80010a6:	f7ff f88f 	bl	80001c8 <d_make_comp>
 80010aa:	9001      	str	r0, [sp, #4]
 80010ac:	e6e0      	b.n	8000e70 <d_type+0x14c>
 80010ae:	3201      	adds	r2, #1
 80010b0:	60e2      	str	r2, [r4, #12]
 80010b2:	4620      	mov	r0, r4
 80010b4:	f7ff fe36 	bl	8000d24 <d_type>
 80010b8:	2123      	movs	r1, #35	; 0x23
 80010ba:	4602      	mov	r2, r0
 80010bc:	2300      	movs	r3, #0
 80010be:	4620      	mov	r0, r4
 80010c0:	f7ff f882 	bl	80001c8 <d_make_comp>
 80010c4:	9001      	str	r0, [sp, #4]
 80010c6:	e6d3      	b.n	8000e70 <d_type+0x14c>
 80010c8:	3201      	adds	r2, #1
 80010ca:	60e2      	str	r2, [r4, #12]
 80010cc:	4620      	mov	r0, r4
 80010ce:	f7ff fe29 	bl	8000d24 <d_type>
 80010d2:	2124      	movs	r1, #36	; 0x24
 80010d4:	4602      	mov	r2, r0
 80010d6:	2300      	movs	r3, #0
 80010d8:	4620      	mov	r0, r4
 80010da:	f7ff f875 	bl	80001c8 <d_make_comp>
 80010de:	9001      	str	r0, [sp, #4]
 80010e0:	e6c6      	b.n	8000e70 <d_type+0x14c>
 80010e2:	7853      	ldrb	r3, [r2, #1]
 80010e4:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80010e8:	2a09      	cmp	r2, #9
 80010ea:	d905      	bls.n	80010f8 <d_type+0x3d4>
 80010ec:	2b5f      	cmp	r3, #95	; 0x5f
 80010ee:	d003      	beq.n	80010f8 <d_type+0x3d4>
 80010f0:	3b41      	subs	r3, #65	; 0x41
 80010f2:	2b19      	cmp	r3, #25
 80010f4:	f200 8166 	bhi.w	80013c4 <d_type+0x6a0>
 80010f8:	4620      	mov	r0, r4
 80010fa:	2100      	movs	r1, #0
 80010fc:	f7ff f984 	bl	8000408 <d_substitution>
 8001100:	68e3      	ldr	r3, [r4, #12]
 8001102:	9001      	str	r0, [sp, #4]
 8001104:	781b      	ldrb	r3, [r3, #0]
 8001106:	2b49      	cmp	r3, #73	; 0x49
 8001108:	4605      	mov	r5, r0
 800110a:	f47f ae99 	bne.w	8000e40 <d_type+0x11c>
 800110e:	4620      	mov	r0, r4
 8001110:	f7ff fc4a 	bl	80009a8 <d_template_args>
 8001114:	462a      	mov	r2, r5
 8001116:	4603      	mov	r3, r0
 8001118:	2104      	movs	r1, #4
 800111a:	4620      	mov	r0, r4
 800111c:	f7ff f854 	bl	80001c8 <d_make_comp>
 8001120:	9001      	str	r0, [sp, #4]
 8001122:	e6a5      	b.n	8000e70 <d_type+0x14c>
 8001124:	4620      	mov	r0, r4
 8001126:	f7ff fa97 	bl	8000658 <d_template_param>
 800112a:	68e3      	ldr	r3, [r4, #12]
 800112c:	9001      	str	r0, [sp, #4]
 800112e:	781b      	ldrb	r3, [r3, #0]
 8001130:	2b49      	cmp	r3, #73	; 0x49
 8001132:	f47f ae9d 	bne.w	8000e70 <d_type+0x14c>
 8001136:	2800      	cmp	r0, #0
 8001138:	f43f ae81 	beq.w	8000e3e <d_type+0x11a>
 800113c:	6a23      	ldr	r3, [r4, #32]
 800113e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001140:	4293      	cmp	r3, r2
 8001142:	f6bf ae7c 	bge.w	8000e3e <d_type+0x11a>
 8001146:	69e2      	ldr	r2, [r4, #28]
 8001148:	1c59      	adds	r1, r3, #1
 800114a:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
 800114e:	9d01      	ldr	r5, [sp, #4]
 8001150:	6221      	str	r1, [r4, #32]
 8001152:	e7dc      	b.n	800110e <d_type+0x3ea>
 8001154:	3201      	adds	r2, #1
 8001156:	60e2      	str	r2, [r4, #12]
 8001158:	4620      	mov	r0, r4
 800115a:	f7ff faaf 	bl	80006bc <d_source_name>
 800115e:	9001      	str	r0, [sp, #4]
 8001160:	4620      	mov	r0, r4
 8001162:	f7ff fddf 	bl	8000d24 <d_type>
 8001166:	2121      	movs	r1, #33	; 0x21
 8001168:	4602      	mov	r2, r0
 800116a:	9b01      	ldr	r3, [sp, #4]
 800116c:	4620      	mov	r0, r4
 800116e:	f7ff f82b 	bl	80001c8 <d_make_comp>
 8001172:	9001      	str	r0, [sp, #4]
 8001174:	e67c      	b.n	8000e70 <d_type+0x14c>
 8001176:	6961      	ldr	r1, [r4, #20]
 8001178:	69a0      	ldr	r0, [r4, #24]
 800117a:	4da3      	ldr	r5, [pc, #652]	; (8001408 <d_type+0x6e4>)
 800117c:	3b61      	subs	r3, #97	; 0x61
 800117e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001182:	4281      	cmp	r1, r0
 8001184:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8001188:	f2c0 80f6 	blt.w	8001378 <d_type+0x654>
 800118c:	2300      	movs	r3, #0
 800118e:	4618      	mov	r0, r3
 8001190:	685b      	ldr	r3, [r3, #4]
 8001192:	6859      	ldr	r1, [r3, #4]
 8001194:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001196:	3201      	adds	r2, #1
 8001198:	440b      	add	r3, r1
 800119a:	60e2      	str	r2, [r4, #12]
 800119c:	6323      	str	r3, [r4, #48]	; 0x30
 800119e:	e64f      	b.n	8000e40 <d_type+0x11c>
 80011a0:	6963      	ldr	r3, [r4, #20]
 80011a2:	69a2      	ldr	r2, [r4, #24]
 80011a4:	4293      	cmp	r3, r2
 80011a6:	f280 80f6 	bge.w	8001396 <d_type+0x672>
 80011aa:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 80011ae:	6921      	ldr	r1, [r4, #16]
 80011b0:	0092      	lsls	r2, r2, #2
 80011b2:	3301      	adds	r3, #1
 80011b4:	1888      	adds	r0, r1, r2
 80011b6:	6163      	str	r3, [r4, #20]
 80011b8:	f000 8121 	beq.w	80013fe <d_type+0x6da>
 80011bc:	4d93      	ldr	r5, [pc, #588]	; (800140c <d_type+0x6e8>)
 80011be:	2327      	movs	r3, #39	; 0x27
 80011c0:	548b      	strb	r3, [r1, r2]
 80011c2:	462b      	mov	r3, r5
 80011c4:	6045      	str	r5, [r0, #4]
 80011c6:	685a      	ldr	r2, [r3, #4]
 80011c8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80011ca:	4413      	add	r3, r2
 80011cc:	6323      	str	r3, [r4, #48]	; 0x30
 80011ce:	e637      	b.n	8000e40 <d_type+0x11c>
 80011d0:	6963      	ldr	r3, [r4, #20]
 80011d2:	69a2      	ldr	r2, [r4, #24]
 80011d4:	4293      	cmp	r3, r2
 80011d6:	f280 80de 	bge.w	8001396 <d_type+0x672>
 80011da:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 80011de:	6921      	ldr	r1, [r4, #16]
 80011e0:	0092      	lsls	r2, r2, #2
 80011e2:	3301      	adds	r3, #1
 80011e4:	1888      	adds	r0, r1, r2
 80011e6:	6163      	str	r3, [r4, #20]
 80011e8:	f000 8109 	beq.w	80013fe <d_type+0x6da>
 80011ec:	4d88      	ldr	r5, [pc, #544]	; (8001410 <d_type+0x6ec>)
 80011ee:	2327      	movs	r3, #39	; 0x27
 80011f0:	548b      	strb	r3, [r1, r2]
 80011f2:	462b      	mov	r3, r5
 80011f4:	6045      	str	r5, [r0, #4]
 80011f6:	e7e6      	b.n	80011c6 <d_type+0x4a2>
 80011f8:	6963      	ldr	r3, [r4, #20]
 80011fa:	69a2      	ldr	r2, [r4, #24]
 80011fc:	4293      	cmp	r3, r2
 80011fe:	f280 80ca 	bge.w	8001396 <d_type+0x672>
 8001202:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8001206:	6921      	ldr	r1, [r4, #16]
 8001208:	0092      	lsls	r2, r2, #2
 800120a:	3301      	adds	r3, #1
 800120c:	1888      	adds	r0, r1, r2
 800120e:	6163      	str	r3, [r4, #20]
 8001210:	f000 80f5 	beq.w	80013fe <d_type+0x6da>
 8001214:	4d7f      	ldr	r5, [pc, #508]	; (8001414 <d_type+0x6f0>)
 8001216:	2327      	movs	r3, #39	; 0x27
 8001218:	548b      	strb	r3, [r1, r2]
 800121a:	462b      	mov	r3, r5
 800121c:	6045      	str	r5, [r0, #4]
 800121e:	e7d2      	b.n	80011c6 <d_type+0x4a2>
 8001220:	6963      	ldr	r3, [r4, #20]
 8001222:	69a2      	ldr	r2, [r4, #24]
 8001224:	4293      	cmp	r3, r2
 8001226:	f280 80b6 	bge.w	8001396 <d_type+0x672>
 800122a:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 800122e:	6921      	ldr	r1, [r4, #16]
 8001230:	0092      	lsls	r2, r2, #2
 8001232:	3301      	adds	r3, #1
 8001234:	1888      	adds	r0, r1, r2
 8001236:	6163      	str	r3, [r4, #20]
 8001238:	f000 80e1 	beq.w	80013fe <d_type+0x6da>
 800123c:	4d76      	ldr	r5, [pc, #472]	; (8001418 <d_type+0x6f4>)
 800123e:	2327      	movs	r3, #39	; 0x27
 8001240:	548b      	strb	r3, [r1, r2]
 8001242:	462b      	mov	r3, r5
 8001244:	6045      	str	r5, [r0, #4]
 8001246:	e7be      	b.n	80011c6 <d_type+0x4a2>
 8001248:	6963      	ldr	r3, [r4, #20]
 800124a:	69a2      	ldr	r2, [r4, #24]
 800124c:	4293      	cmp	r3, r2
 800124e:	f280 80a2 	bge.w	8001396 <d_type+0x672>
 8001252:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8001256:	6921      	ldr	r1, [r4, #16]
 8001258:	0092      	lsls	r2, r2, #2
 800125a:	3301      	adds	r3, #1
 800125c:	1888      	adds	r0, r1, r2
 800125e:	6163      	str	r3, [r4, #20]
 8001260:	f000 80cd 	beq.w	80013fe <d_type+0x6da>
 8001264:	4d6d      	ldr	r5, [pc, #436]	; (800141c <d_type+0x6f8>)
 8001266:	2327      	movs	r3, #39	; 0x27
 8001268:	548b      	strb	r3, [r1, r2]
 800126a:	462b      	mov	r3, r5
 800126c:	6045      	str	r5, [r0, #4]
 800126e:	e7aa      	b.n	80011c6 <d_type+0x4a2>
 8001270:	4620      	mov	r0, r4
 8001272:	496b      	ldr	r1, [pc, #428]	; (8001420 <d_type+0x6fc>)
 8001274:	2204      	movs	r2, #4
 8001276:	f7fe fff3 	bl	8000260 <d_make_name>
 800127a:	e5e1      	b.n	8000e40 <d_type+0x11c>
 800127c:	6963      	ldr	r3, [r4, #20]
 800127e:	69a1      	ldr	r1, [r4, #24]
 8001280:	428b      	cmp	r3, r1
 8001282:	f280 80ab 	bge.w	80013dc <d_type+0x6b8>
 8001286:	6921      	ldr	r1, [r4, #16]
 8001288:	eb03 0543 	add.w	r5, r3, r3, lsl #1
 800128c:	3301      	adds	r3, #1
 800128e:	eb01 0585 	add.w	r5, r1, r5, lsl #2
 8001292:	6163      	str	r3, [r4, #20]
 8001294:	232c      	movs	r3, #44	; 0x2c
 8001296:	9501      	str	r5, [sp, #4]
 8001298:	702b      	strb	r3, [r5, #0]
 800129a:	7893      	ldrb	r3, [r2, #2]
 800129c:	3b30      	subs	r3, #48	; 0x30
 800129e:	2b09      	cmp	r3, #9
 80012a0:	bf8c      	ite	hi
 80012a2:	2300      	movhi	r3, #0
 80012a4:	2301      	movls	r3, #1
 80012a6:	812b      	strh	r3, [r5, #8]
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	f040 8099 	bne.w	80013e0 <d_type+0x6bc>
 80012ae:	4620      	mov	r0, r4
 80012b0:	f7ff fd38 	bl	8000d24 <d_type>
 80012b4:	6068      	str	r0, [r5, #4]
 80012b6:	9b01      	ldr	r3, [sp, #4]
 80012b8:	685b      	ldr	r3, [r3, #4]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	f43f adbf 	beq.w	8000e3e <d_type+0x11a>
 80012c0:	f104 000c 	add.w	r0, r4, #12
 80012c4:	f7ff f96e 	bl	80005a4 <d_number.isra.0>
 80012c8:	68e3      	ldr	r3, [r4, #12]
 80012ca:	781a      	ldrb	r2, [r3, #0]
 80012cc:	b132      	cbz	r2, 80012dc <d_type+0x5b8>
 80012ce:	1c5a      	adds	r2, r3, #1
 80012d0:	60e2      	str	r2, [r4, #12]
 80012d2:	781a      	ldrb	r2, [r3, #0]
 80012d4:	f1b2 0373 	subs.w	r3, r2, #115	; 0x73
 80012d8:	425a      	negs	r2, r3
 80012da:	415a      	adcs	r2, r3
 80012dc:	9801      	ldr	r0, [sp, #4]
 80012de:	8142      	strh	r2, [r0, #10]
 80012e0:	e5ae      	b.n	8000e40 <d_type+0x11c>
 80012e2:	7893      	ldrb	r3, [r2, #2]
 80012e4:	2b5f      	cmp	r3, #95	; 0x5f
 80012e6:	f000 8081 	beq.w	80013ec <d_type+0x6c8>
 80012ea:	4620      	mov	r0, r4
 80012ec:	f7ff f980 	bl	80005f0 <d_number_component>
 80012f0:	4605      	mov	r5, r0
 80012f2:	2d00      	cmp	r5, #0
 80012f4:	f000 8081 	beq.w	80013fa <d_type+0x6d6>
 80012f8:	68e3      	ldr	r3, [r4, #12]
 80012fa:	781a      	ldrb	r2, [r3, #0]
 80012fc:	2a5f      	cmp	r2, #95	; 0x5f
 80012fe:	f47f ae12 	bne.w	8000f26 <d_type+0x202>
 8001302:	3301      	adds	r3, #1
 8001304:	60e3      	str	r3, [r4, #12]
 8001306:	4620      	mov	r0, r4
 8001308:	f7ff fd0c 	bl	8000d24 <d_type>
 800130c:	462a      	mov	r2, r5
 800130e:	4603      	mov	r3, r0
 8001310:	212d      	movs	r1, #45	; 0x2d
 8001312:	4620      	mov	r0, r4
 8001314:	f7fe ff58 	bl	80001c8 <d_make_comp>
 8001318:	e5ba      	b.n	8000e90 <d_type+0x16c>
 800131a:	6963      	ldr	r3, [r4, #20]
 800131c:	69a2      	ldr	r2, [r4, #24]
 800131e:	4293      	cmp	r3, r2
 8001320:	da39      	bge.n	8001396 <d_type+0x672>
 8001322:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8001326:	6921      	ldr	r1, [r4, #16]
 8001328:	0092      	lsls	r2, r2, #2
 800132a:	3301      	adds	r3, #1
 800132c:	1888      	adds	r0, r1, r2
 800132e:	6163      	str	r3, [r4, #20]
 8001330:	d065      	beq.n	80013fe <d_type+0x6da>
 8001332:	4d3c      	ldr	r5, [pc, #240]	; (8001424 <d_type+0x700>)
 8001334:	2327      	movs	r3, #39	; 0x27
 8001336:	548b      	strb	r3, [r1, r2]
 8001338:	462b      	mov	r3, r5
 800133a:	6045      	str	r5, [r0, #4]
 800133c:	e743      	b.n	80011c6 <d_type+0x4a2>
 800133e:	4620      	mov	r0, r4
 8001340:	f7ff fcf0 	bl	8000d24 <d_type>
 8001344:	2149      	movs	r1, #73	; 0x49
 8001346:	4602      	mov	r2, r0
 8001348:	2300      	movs	r3, #0
 800134a:	4620      	mov	r0, r4
 800134c:	f7fe ff3c 	bl	80001c8 <d_make_comp>
 8001350:	9001      	str	r0, [sp, #4]
 8001352:	e58d      	b.n	8000e70 <d_type+0x14c>
 8001354:	6963      	ldr	r3, [r4, #20]
 8001356:	69a2      	ldr	r2, [r4, #24]
 8001358:	4293      	cmp	r3, r2
 800135a:	da1c      	bge.n	8001396 <d_type+0x672>
 800135c:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8001360:	6921      	ldr	r1, [r4, #16]
 8001362:	0092      	lsls	r2, r2, #2
 8001364:	3301      	adds	r3, #1
 8001366:	1888      	adds	r0, r1, r2
 8001368:	6163      	str	r3, [r4, #20]
 800136a:	d048      	beq.n	80013fe <d_type+0x6da>
 800136c:	4d2e      	ldr	r5, [pc, #184]	; (8001428 <d_type+0x704>)
 800136e:	2327      	movs	r3, #39	; 0x27
 8001370:	548b      	strb	r3, [r1, r2]
 8001372:	462b      	mov	r3, r5
 8001374:	6045      	str	r5, [r0, #4]
 8001376:	e726      	b.n	80011c6 <d_type+0x4a2>
 8001378:	eb01 0041 	add.w	r0, r1, r1, lsl #1
 800137c:	6925      	ldr	r5, [r4, #16]
 800137e:	3101      	adds	r1, #1
 8001380:	0080      	lsls	r0, r0, #2
 8001382:	6161      	str	r1, [r4, #20]
 8001384:	1829      	adds	r1, r5, r0
 8001386:	d03c      	beq.n	8001402 <d_type+0x6de>
 8001388:	2627      	movs	r6, #39	; 0x27
 800138a:	542e      	strb	r6, [r5, r0]
 800138c:	4608      	mov	r0, r1
 800138e:	604b      	str	r3, [r1, #4]
 8001390:	e6ff      	b.n	8001192 <d_type+0x46e>
 8001392:	2500      	movs	r5, #0
 8001394:	e59a      	b.n	8000ecc <d_type+0x1a8>
 8001396:	2300      	movs	r3, #0
 8001398:	4618      	mov	r0, r3
 800139a:	685b      	ldr	r3, [r3, #4]
 800139c:	e713      	b.n	80011c6 <d_type+0x4a2>
 800139e:	3301      	adds	r3, #1
 80013a0:	60e3      	str	r3, [r4, #12]
 80013a2:	e575      	b.n	8000e90 <d_type+0x16c>
 80013a4:	4620      	mov	r0, r4
 80013a6:	f000 fd8f 	bl	8001ec8 <d_expression>
 80013aa:	4605      	mov	r5, r0
 80013ac:	2800      	cmp	r0, #0
 80013ae:	f47f ad89 	bne.w	8000ec4 <d_type+0x1a0>
 80013b2:	e5b8      	b.n	8000f26 <d_type+0x202>
 80013b4:	9901      	ldr	r1, [sp, #4]
 80013b6:	6842      	ldr	r2, [r0, #4]
 80013b8:	6041      	str	r1, [r0, #4]
 80013ba:	682b      	ldr	r3, [r5, #0]
 80013bc:	9301      	str	r3, [sp, #4]
 80013be:	7811      	ldrb	r1, [r2, #0]
 80013c0:	602a      	str	r2, [r5, #0]
 80013c2:	e650      	b.n	8001066 <d_type+0x342>
 80013c4:	4620      	mov	r0, r4
 80013c6:	f7ff fb4d 	bl	8000a64 <d_name>
 80013ca:	9001      	str	r0, [sp, #4]
 80013cc:	2800      	cmp	r0, #0
 80013ce:	f43f ad36 	beq.w	8000e3e <d_type+0x11a>
 80013d2:	7803      	ldrb	r3, [r0, #0]
 80013d4:	2b18      	cmp	r3, #24
 80013d6:	f47f ad4d 	bne.w	8000e74 <d_type+0x150>
 80013da:	e531      	b.n	8000e40 <d_type+0x11c>
 80013dc:	2500      	movs	r5, #0
 80013de:	e759      	b.n	8001294 <d_type+0x570>
 80013e0:	f104 000c 	add.w	r0, r4, #12
 80013e4:	f7ff f8de 	bl	80005a4 <d_number.isra.0>
 80013e8:	9d01      	ldr	r5, [sp, #4]
 80013ea:	e760      	b.n	80012ae <d_type+0x58a>
 80013ec:	3203      	adds	r2, #3
 80013ee:	60e2      	str	r2, [r4, #12]
 80013f0:	4620      	mov	r0, r4
 80013f2:	f000 fd69 	bl	8001ec8 <d_expression>
 80013f6:	4605      	mov	r5, r0
 80013f8:	e77b      	b.n	80012f2 <d_type+0x5ce>
 80013fa:	4628      	mov	r0, r5
 80013fc:	e548      	b.n	8000e90 <d_type+0x16c>
 80013fe:	6843      	ldr	r3, [r0, #4]
 8001400:	e6e1      	b.n	80011c6 <d_type+0x4a2>
 8001402:	684b      	ldr	r3, [r1, #4]
 8001404:	4608      	mov	r0, r1
 8001406:	e6c4      	b.n	8001192 <d_type+0x46e>
 8001408:	0800a9f0 	.word	0x0800a9f0
 800140c:	0800ac5c 	.word	0x0800ac5c
 8001410:	0800ac34 	.word	0x0800ac34
 8001414:	0800abf8 	.word	0x0800abf8
 8001418:	0800ac20 	.word	0x0800ac20
 800141c:	0800ac0c 	.word	0x0800ac0c
 8001420:	0800b198 	.word	0x0800b198
 8001424:	0800ac48 	.word	0x0800ac48
 8001428:	0800ac70 	.word	0x0800ac70

0800142c <d_parmlist>:
 800142c:	b570      	push	{r4, r5, r6, lr}
 800142e:	b082      	sub	sp, #8
 8001430:	2300      	movs	r3, #0
 8001432:	68c1      	ldr	r1, [r0, #12]
 8001434:	9301      	str	r3, [sp, #4]
 8001436:	780b      	ldrb	r3, [r1, #0]
 8001438:	4604      	mov	r4, r0
 800143a:	b34b      	cbz	r3, 8001490 <d_parmlist+0x64>
 800143c:	2b45      	cmp	r3, #69	; 0x45
 800143e:	d027      	beq.n	8001490 <d_parmlist+0x64>
 8001440:	2b2e      	cmp	r3, #46	; 0x2e
 8001442:	d025      	beq.n	8001490 <d_parmlist+0x64>
 8001444:	ae01      	add	r6, sp, #4
 8001446:	e017      	b.n	8001478 <d_parmlist+0x4c>
 8001448:	2b4f      	cmp	r3, #79	; 0x4f
 800144a:	d017      	beq.n	800147c <d_parmlist+0x50>
 800144c:	4620      	mov	r0, r4
 800144e:	f7ff fc69 	bl	8000d24 <d_type>
 8001452:	4605      	mov	r5, r0
 8001454:	212e      	movs	r1, #46	; 0x2e
 8001456:	4620      	mov	r0, r4
 8001458:	462a      	mov	r2, r5
 800145a:	2300      	movs	r3, #0
 800145c:	b1c5      	cbz	r5, 8001490 <d_parmlist+0x64>
 800145e:	f7fe feb3 	bl	80001c8 <d_make_comp>
 8001462:	6030      	str	r0, [r6, #0]
 8001464:	b1a0      	cbz	r0, 8001490 <d_parmlist+0x64>
 8001466:	68e1      	ldr	r1, [r4, #12]
 8001468:	780b      	ldrb	r3, [r1, #0]
 800146a:	f100 0608 	add.w	r6, r0, #8
 800146e:	b143      	cbz	r3, 8001482 <d_parmlist+0x56>
 8001470:	2b45      	cmp	r3, #69	; 0x45
 8001472:	d006      	beq.n	8001482 <d_parmlist+0x56>
 8001474:	2b2e      	cmp	r3, #46	; 0x2e
 8001476:	d004      	beq.n	8001482 <d_parmlist+0x56>
 8001478:	2b52      	cmp	r3, #82	; 0x52
 800147a:	d1e5      	bne.n	8001448 <d_parmlist+0x1c>
 800147c:	784b      	ldrb	r3, [r1, #1]
 800147e:	2b45      	cmp	r3, #69	; 0x45
 8001480:	d1e4      	bne.n	800144c <d_parmlist+0x20>
 8001482:	9b01      	ldr	r3, [sp, #4]
 8001484:	b123      	cbz	r3, 8001490 <d_parmlist+0x64>
 8001486:	689a      	ldr	r2, [r3, #8]
 8001488:	b12a      	cbz	r2, 8001496 <d_parmlist+0x6a>
 800148a:	4618      	mov	r0, r3
 800148c:	b002      	add	sp, #8
 800148e:	bd70      	pop	{r4, r5, r6, pc}
 8001490:	2000      	movs	r0, #0
 8001492:	b002      	add	sp, #8
 8001494:	bd70      	pop	{r4, r5, r6, pc}
 8001496:	6859      	ldr	r1, [r3, #4]
 8001498:	7808      	ldrb	r0, [r1, #0]
 800149a:	2827      	cmp	r0, #39	; 0x27
 800149c:	d1f5      	bne.n	800148a <d_parmlist+0x5e>
 800149e:	6849      	ldr	r1, [r1, #4]
 80014a0:	7c08      	ldrb	r0, [r1, #16]
 80014a2:	2809      	cmp	r0, #9
 80014a4:	d1f1      	bne.n	800148a <d_parmlist+0x5e>
 80014a6:	6848      	ldr	r0, [r1, #4]
 80014a8:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80014aa:	1a09      	subs	r1, r1, r0
 80014ac:	6321      	str	r1, [r4, #48]	; 0x30
 80014ae:	4618      	mov	r0, r3
 80014b0:	605a      	str	r2, [r3, #4]
 80014b2:	e7eb      	b.n	800148c <d_parmlist+0x60>

080014b4 <d_bare_function_type>:
 80014b4:	b570      	push	{r4, r5, r6, lr}
 80014b6:	68c3      	ldr	r3, [r0, #12]
 80014b8:	781a      	ldrb	r2, [r3, #0]
 80014ba:	2a4a      	cmp	r2, #74	; 0x4a
 80014bc:	4604      	mov	r4, r0
 80014be:	d00d      	beq.n	80014dc <d_bare_function_type+0x28>
 80014c0:	b971      	cbnz	r1, 80014e0 <d_bare_function_type+0x2c>
 80014c2:	460d      	mov	r5, r1
 80014c4:	4620      	mov	r0, r4
 80014c6:	f7ff ffb1 	bl	800142c <d_parmlist>
 80014ca:	4603      	mov	r3, r0
 80014cc:	b170      	cbz	r0, 80014ec <d_bare_function_type+0x38>
 80014ce:	4620      	mov	r0, r4
 80014d0:	462a      	mov	r2, r5
 80014d2:	2129      	movs	r1, #41	; 0x29
 80014d4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80014d8:	f7fe be76 	b.w	80001c8 <d_make_comp>
 80014dc:	3301      	adds	r3, #1
 80014de:	60c3      	str	r3, [r0, #12]
 80014e0:	4620      	mov	r0, r4
 80014e2:	f7ff fc1f 	bl	8000d24 <d_type>
 80014e6:	4605      	mov	r5, r0
 80014e8:	2800      	cmp	r0, #0
 80014ea:	d1eb      	bne.n	80014c4 <d_bare_function_type+0x10>
 80014ec:	2000      	movs	r0, #0
 80014ee:	bd70      	pop	{r4, r5, r6, pc}

080014f0 <d_encoding>:
 80014f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80014f4:	68c3      	ldr	r3, [r0, #12]
 80014f6:	781a      	ldrb	r2, [r3, #0]
 80014f8:	2a47      	cmp	r2, #71	; 0x47
 80014fa:	4605      	mov	r5, r0
 80014fc:	460e      	mov	r6, r1
 80014fe:	d034      	beq.n	800156a <d_encoding+0x7a>
 8001500:	2a54      	cmp	r2, #84	; 0x54
 8001502:	d032      	beq.n	800156a <d_encoding+0x7a>
 8001504:	f7ff faae 	bl	8000a64 <d_name>
 8001508:	4604      	mov	r4, r0
 800150a:	b358      	cbz	r0, 8001564 <d_encoding+0x74>
 800150c:	b116      	cbz	r6, 8001514 <d_encoding+0x24>
 800150e:	68ab      	ldr	r3, [r5, #8]
 8001510:	07db      	lsls	r3, r3, #31
 8001512:	d51f      	bpl.n	8001554 <d_encoding+0x64>
 8001514:	68eb      	ldr	r3, [r5, #12]
 8001516:	781b      	ldrb	r3, [r3, #0]
 8001518:	b323      	cbz	r3, 8001564 <d_encoding+0x74>
 800151a:	2b45      	cmp	r3, #69	; 0x45
 800151c:	d022      	beq.n	8001564 <d_encoding+0x74>
 800151e:	4621      	mov	r1, r4
 8001520:	780b      	ldrb	r3, [r1, #0]
 8001522:	2b04      	cmp	r3, #4
 8001524:	f1a3 021c 	sub.w	r2, r3, #28
 8001528:	f000 80a4 	beq.w	8001674 <d_encoding+0x184>
 800152c:	f0c0 80a0 	bcc.w	8001670 <d_encoding+0x180>
 8001530:	2a04      	cmp	r2, #4
 8001532:	f200 809d 	bhi.w	8001670 <d_encoding+0x180>
 8001536:	6849      	ldr	r1, [r1, #4]
 8001538:	2900      	cmp	r1, #0
 800153a:	d1f1      	bne.n	8001520 <d_encoding+0x30>
 800153c:	4628      	mov	r0, r5
 800153e:	f7ff ffb9 	bl	80014b4 <d_bare_function_type>
 8001542:	4622      	mov	r2, r4
 8001544:	4603      	mov	r3, r0
 8001546:	2103      	movs	r1, #3
 8001548:	4628      	mov	r0, r5
 800154a:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800154e:	f7fe be3b 	b.w	80001c8 <d_make_comp>
 8001552:	6864      	ldr	r4, [r4, #4]
 8001554:	7823      	ldrb	r3, [r4, #0]
 8001556:	f1a3 021c 	sub.w	r2, r3, #28
 800155a:	2a04      	cmp	r2, #4
 800155c:	d9f9      	bls.n	8001552 <d_encoding+0x62>
 800155e:	2b02      	cmp	r3, #2
 8001560:	f000 816e 	beq.w	8001840 <d_encoding+0x350>
 8001564:	4620      	mov	r0, r4
 8001566:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800156a:	6b29      	ldr	r1, [r5, #48]	; 0x30
 800156c:	f101 0214 	add.w	r2, r1, #20
 8001570:	632a      	str	r2, [r5, #48]	; 0x30
 8001572:	781a      	ldrb	r2, [r3, #0]
 8001574:	2a54      	cmp	r2, #84	; 0x54
 8001576:	d005      	beq.n	8001584 <d_encoding+0x94>
 8001578:	2a47      	cmp	r2, #71	; 0x47
 800157a:	f000 80ed 	beq.w	8001758 <d_encoding+0x268>
 800157e:	2000      	movs	r0, #0
 8001580:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001584:	1c5a      	adds	r2, r3, #1
 8001586:	60ea      	str	r2, [r5, #12]
 8001588:	785a      	ldrb	r2, [r3, #1]
 800158a:	2a00      	cmp	r2, #0
 800158c:	d0f7      	beq.n	800157e <d_encoding+0x8e>
 800158e:	1c9a      	adds	r2, r3, #2
 8001590:	60ea      	str	r2, [r5, #12]
 8001592:	785b      	ldrb	r3, [r3, #1]
 8001594:	3b43      	subs	r3, #67	; 0x43
 8001596:	2b33      	cmp	r3, #51	; 0x33
 8001598:	d8f1      	bhi.n	800157e <d_encoding+0x8e>
 800159a:	a201      	add	r2, pc, #4	; (adr r2, 80015a0 <d_encoding+0xb0>)
 800159c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015a0:	08001aad 	.word	0x08001aad
 80015a4:	0800157f 	.word	0x0800157f
 80015a8:	0800157f 	.word	0x0800157f
 80015ac:	08001a97 	.word	0x08001a97
 80015b0:	0800157f 	.word	0x0800157f
 80015b4:	08001a81 	.word	0x08001a81
 80015b8:	08001a6b 	.word	0x08001a6b
 80015bc:	08001a55 	.word	0x08001a55
 80015c0:	0800157f 	.word	0x0800157f
 80015c4:	0800157f 	.word	0x0800157f
 80015c8:	0800157f 	.word	0x0800157f
 80015cc:	0800157f 	.word	0x0800157f
 80015d0:	0800157f 	.word	0x0800157f
 80015d4:	0800157f 	.word	0x0800157f
 80015d8:	0800157f 	.word	0x0800157f
 80015dc:	0800157f 	.word	0x0800157f
 80015e0:	08001a3f 	.word	0x08001a3f
 80015e4:	08001a25 	.word	0x08001a25
 80015e8:	0800157f 	.word	0x0800157f
 80015ec:	08001a0b 	.word	0x08001a0b
 80015f0:	080019cf 	.word	0x080019cf
 80015f4:	0800157f 	.word	0x0800157f
 80015f8:	0800157f 	.word	0x0800157f
 80015fc:	0800157f 	.word	0x0800157f
 8001600:	0800157f 	.word	0x0800157f
 8001604:	0800157f 	.word	0x0800157f
 8001608:	0800157f 	.word	0x0800157f
 800160c:	0800157f 	.word	0x0800157f
 8001610:	0800157f 	.word	0x0800157f
 8001614:	0800157f 	.word	0x0800157f
 8001618:	0800157f 	.word	0x0800157f
 800161c:	0800157f 	.word	0x0800157f
 8001620:	0800199b 	.word	0x0800199b
 8001624:	0800157f 	.word	0x0800157f
 8001628:	0800157f 	.word	0x0800157f
 800162c:	0800157f 	.word	0x0800157f
 8001630:	0800157f 	.word	0x0800157f
 8001634:	080019e5 	.word	0x080019e5
 8001638:	0800157f 	.word	0x0800157f
 800163c:	0800157f 	.word	0x0800157f
 8001640:	0800157f 	.word	0x0800157f
 8001644:	0800157f 	.word	0x0800157f
 8001648:	0800157f 	.word	0x0800157f
 800164c:	0800157f 	.word	0x0800157f
 8001650:	0800157f 	.word	0x0800157f
 8001654:	0800157f 	.word	0x0800157f
 8001658:	0800157f 	.word	0x0800157f
 800165c:	0800157f 	.word	0x0800157f
 8001660:	0800157f 	.word	0x0800157f
 8001664:	0800157f 	.word	0x0800157f
 8001668:	0800157f 	.word	0x0800157f
 800166c:	08001975 	.word	0x08001975
 8001670:	2100      	movs	r1, #0
 8001672:	e763      	b.n	800153c <d_encoding+0x4c>
 8001674:	684b      	ldr	r3, [r1, #4]
 8001676:	2b00      	cmp	r3, #0
 8001678:	f000 80f4 	beq.w	8001864 <d_encoding+0x374>
 800167c:	781a      	ldrb	r2, [r3, #0]
 800167e:	3a01      	subs	r2, #1
 8001680:	2a32      	cmp	r2, #50	; 0x32
 8001682:	f200 80ef 	bhi.w	8001864 <d_encoding+0x374>
 8001686:	a101      	add	r1, pc, #4	; (adr r1, 800168c <d_encoding+0x19c>)
 8001688:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800168c:	0800185d 	.word	0x0800185d
 8001690:	0800185d 	.word	0x0800185d
 8001694:	08001865 	.word	0x08001865
 8001698:	08001865 	.word	0x08001865
 800169c:	08001865 	.word	0x08001865
 80016a0:	08001865 	.word	0x08001865
 80016a4:	08001671 	.word	0x08001671
 80016a8:	08001671 	.word	0x08001671
 80016ac:	08001865 	.word	0x08001865
 80016b0:	08001865 	.word	0x08001865
 80016b4:	08001865 	.word	0x08001865
 80016b8:	08001865 	.word	0x08001865
 80016bc:	08001865 	.word	0x08001865
 80016c0:	08001865 	.word	0x08001865
 80016c4:	08001865 	.word	0x08001865
 80016c8:	08001865 	.word	0x08001865
 80016cc:	08001865 	.word	0x08001865
 80016d0:	08001865 	.word	0x08001865
 80016d4:	08001865 	.word	0x08001865
 80016d8:	08001865 	.word	0x08001865
 80016dc:	08001865 	.word	0x08001865
 80016e0:	08001865 	.word	0x08001865
 80016e4:	08001865 	.word	0x08001865
 80016e8:	08001865 	.word	0x08001865
 80016ec:	08001865 	.word	0x08001865
 80016f0:	08001865 	.word	0x08001865
 80016f4:	08001865 	.word	0x08001865
 80016f8:	08001865 	.word	0x08001865
 80016fc:	08001865 	.word	0x08001865
 8001700:	08001865 	.word	0x08001865
 8001704:	08001865 	.word	0x08001865
 8001708:	08001865 	.word	0x08001865
 800170c:	08001865 	.word	0x08001865
 8001710:	08001865 	.word	0x08001865
 8001714:	08001865 	.word	0x08001865
 8001718:	08001865 	.word	0x08001865
 800171c:	08001865 	.word	0x08001865
 8001720:	08001865 	.word	0x08001865
 8001724:	08001865 	.word	0x08001865
 8001728:	08001865 	.word	0x08001865
 800172c:	08001865 	.word	0x08001865
 8001730:	08001865 	.word	0x08001865
 8001734:	08001865 	.word	0x08001865
 8001738:	08001865 	.word	0x08001865
 800173c:	08001865 	.word	0x08001865
 8001740:	08001865 	.word	0x08001865
 8001744:	08001865 	.word	0x08001865
 8001748:	08001865 	.word	0x08001865
 800174c:	08001865 	.word	0x08001865
 8001750:	08001865 	.word	0x08001865
 8001754:	08001671 	.word	0x08001671
 8001758:	1c5a      	adds	r2, r3, #1
 800175a:	60ea      	str	r2, [r5, #12]
 800175c:	785a      	ldrb	r2, [r3, #1]
 800175e:	2a00      	cmp	r2, #0
 8001760:	f43f af0d 	beq.w	800157e <d_encoding+0x8e>
 8001764:	1c9a      	adds	r2, r3, #2
 8001766:	60ea      	str	r2, [r5, #12]
 8001768:	785a      	ldrb	r2, [r3, #1]
 800176a:	3a41      	subs	r2, #65	; 0x41
 800176c:	2a31      	cmp	r2, #49	; 0x31
 800176e:	f63f af06 	bhi.w	800157e <d_encoding+0x8e>
 8001772:	a101      	add	r1, pc, #4	; (adr r1, 8001778 <d_encoding+0x288>)
 8001774:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8001778:	08001931 	.word	0x08001931
 800177c:	0800157f 	.word	0x0800157f
 8001780:	0800157f 	.word	0x0800157f
 8001784:	0800157f 	.word	0x0800157f
 8001788:	0800157f 	.word	0x0800157f
 800178c:	0800157f 	.word	0x0800157f
 8001790:	0800157f 	.word	0x0800157f
 8001794:	0800157f 	.word	0x0800157f
 8001798:	0800157f 	.word	0x0800157f
 800179c:	0800157f 	.word	0x0800157f
 80017a0:	0800157f 	.word	0x0800157f
 80017a4:	0800157f 	.word	0x0800157f
 80017a8:	0800157f 	.word	0x0800157f
 80017ac:	0800157f 	.word	0x0800157f
 80017b0:	0800157f 	.word	0x0800157f
 80017b4:	0800157f 	.word	0x0800157f
 80017b8:	0800157f 	.word	0x0800157f
 80017bc:	08001913 	.word	0x08001913
 80017c0:	0800157f 	.word	0x0800157f
 80017c4:	08001949 	.word	0x08001949
 80017c8:	0800157f 	.word	0x0800157f
 80017cc:	080018fd 	.word	0x080018fd
 80017d0:	0800157f 	.word	0x0800157f
 80017d4:	0800157f 	.word	0x0800157f
 80017d8:	0800157f 	.word	0x0800157f
 80017dc:	0800157f 	.word	0x0800157f
 80017e0:	0800157f 	.word	0x0800157f
 80017e4:	0800157f 	.word	0x0800157f
 80017e8:	0800157f 	.word	0x0800157f
 80017ec:	0800157f 	.word	0x0800157f
 80017f0:	0800157f 	.word	0x0800157f
 80017f4:	0800157f 	.word	0x0800157f
 80017f8:	0800157f 	.word	0x0800157f
 80017fc:	0800157f 	.word	0x0800157f
 8001800:	0800157f 	.word	0x0800157f
 8001804:	0800157f 	.word	0x0800157f
 8001808:	0800157f 	.word	0x0800157f
 800180c:	0800157f 	.word	0x0800157f
 8001810:	0800157f 	.word	0x0800157f
 8001814:	0800157f 	.word	0x0800157f
 8001818:	0800157f 	.word	0x0800157f
 800181c:	0800157f 	.word	0x0800157f
 8001820:	0800157f 	.word	0x0800157f
 8001824:	0800157f 	.word	0x0800157f
 8001828:	0800157f 	.word	0x0800157f
 800182c:	0800157f 	.word	0x0800157f
 8001830:	0800157f 	.word	0x0800157f
 8001834:	0800157f 	.word	0x0800157f
 8001838:	0800157f 	.word	0x0800157f
 800183c:	08001869 	.word	0x08001869
 8001840:	68a3      	ldr	r3, [r4, #8]
 8001842:	781a      	ldrb	r2, [r3, #0]
 8001844:	3a1c      	subs	r2, #28
 8001846:	2a04      	cmp	r2, #4
 8001848:	d804      	bhi.n	8001854 <d_encoding+0x364>
 800184a:	685b      	ldr	r3, [r3, #4]
 800184c:	781a      	ldrb	r2, [r3, #0]
 800184e:	3a1c      	subs	r2, #28
 8001850:	2a04      	cmp	r2, #4
 8001852:	d9fa      	bls.n	800184a <d_encoding+0x35a>
 8001854:	60a3      	str	r3, [r4, #8]
 8001856:	4620      	mov	r0, r4
 8001858:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800185c:	689b      	ldr	r3, [r3, #8]
 800185e:	2b00      	cmp	r3, #0
 8001860:	f47f af0c 	bne.w	800167c <d_encoding+0x18c>
 8001864:	2101      	movs	r1, #1
 8001866:	e669      	b.n	800153c <d_encoding+0x4c>
 8001868:	f105 000c 	add.w	r0, r5, #12
 800186c:	f7fe fe9a 	bl	80005a4 <d_number.isra.0>
 8001870:	2801      	cmp	r0, #1
 8001872:	f77f ae84 	ble.w	800157e <d_encoding+0x8e>
 8001876:	68eb      	ldr	r3, [r5, #12]
 8001878:	781a      	ldrb	r2, [r3, #0]
 800187a:	2a00      	cmp	r2, #0
 800187c:	f43f ae7f 	beq.w	800157e <d_encoding+0x8e>
 8001880:	1c5e      	adds	r6, r3, #1
 8001882:	60ee      	str	r6, [r5, #12]
 8001884:	781b      	ldrb	r3, [r3, #0]
 8001886:	2b5f      	cmp	r3, #95	; 0x5f
 8001888:	f47f ae79 	bne.w	800157e <d_encoding+0x8e>
 800188c:	1e47      	subs	r7, r0, #1
 800188e:	f04f 0800 	mov.w	r8, #0
 8001892:	f04f 093f 	mov.w	r9, #63	; 0x3f
 8001896:	7833      	ldrb	r3, [r6, #0]
 8001898:	2b00      	cmp	r3, #0
 800189a:	f43f ae70 	beq.w	800157e <d_encoding+0x8e>
 800189e:	2b24      	cmp	r3, #36	; 0x24
 80018a0:	f000 8124 	beq.w	8001aec <d_encoding+0x5fc>
 80018a4:	2400      	movs	r4, #0
 80018a6:	5d33      	ldrb	r3, [r6, r4]
 80018a8:	b123      	cbz	r3, 80018b4 <d_encoding+0x3c4>
 80018aa:	2b24      	cmp	r3, #36	; 0x24
 80018ac:	d002      	beq.n	80018b4 <d_encoding+0x3c4>
 80018ae:	3401      	adds	r4, #1
 80018b0:	42bc      	cmp	r4, r7
 80018b2:	dbf8      	blt.n	80018a6 <d_encoding+0x3b6>
 80018b4:	4631      	mov	r1, r6
 80018b6:	4628      	mov	r0, r5
 80018b8:	4622      	mov	r2, r4
 80018ba:	f7fe fcd1 	bl	8000260 <d_make_name>
 80018be:	68ee      	ldr	r6, [r5, #12]
 80018c0:	4426      	add	r6, r4
 80018c2:	1b3f      	subs	r7, r7, r4
 80018c4:	60ee      	str	r6, [r5, #12]
 80018c6:	2800      	cmp	r0, #0
 80018c8:	f43f ae59 	beq.w	800157e <d_encoding+0x8e>
 80018cc:	f1b8 0f00 	cmp.w	r8, #0
 80018d0:	f000 8129 	beq.w	8001b26 <d_encoding+0x636>
 80018d4:	4642      	mov	r2, r8
 80018d6:	4603      	mov	r3, r0
 80018d8:	213e      	movs	r1, #62	; 0x3e
 80018da:	4628      	mov	r0, r5
 80018dc:	f7fe fc74 	bl	80001c8 <d_make_comp>
 80018e0:	4680      	mov	r8, r0
 80018e2:	2800      	cmp	r0, #0
 80018e4:	f43f ae4b 	beq.w	800157e <d_encoding+0x8e>
 80018e8:	2f00      	cmp	r7, #0
 80018ea:	dcd4      	bgt.n	8001896 <d_encoding+0x3a6>
 80018ec:	4628      	mov	r0, r5
 80018ee:	4642      	mov	r2, r8
 80018f0:	213d      	movs	r1, #61	; 0x3d
 80018f2:	2300      	movs	r3, #0
 80018f4:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80018f8:	f7fe bc66 	b.w	80001c8 <d_make_comp>
 80018fc:	4628      	mov	r0, r5
 80018fe:	f7ff f8b1 	bl	8000a64 <d_name>
 8001902:	2113      	movs	r1, #19
 8001904:	4602      	mov	r2, r0
 8001906:	2300      	movs	r3, #0
 8001908:	4628      	mov	r0, r5
 800190a:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800190e:	f7fe bc5b 	b.w	80001c8 <d_make_comp>
 8001912:	4628      	mov	r0, r5
 8001914:	f7ff f8a6 	bl	8000a64 <d_name>
 8001918:	4604      	mov	r4, r0
 800191a:	4628      	mov	r0, r5
 800191c:	f7fe fe68 	bl	80005f0 <d_number_component>
 8001920:	4622      	mov	r2, r4
 8001922:	4603      	mov	r3, r0
 8001924:	2116      	movs	r1, #22
 8001926:	4628      	mov	r0, r5
 8001928:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800192c:	f7fe bc4c 	b.w	80001c8 <d_make_comp>
 8001930:	4628      	mov	r0, r5
 8001932:	2100      	movs	r1, #0
 8001934:	f7ff fddc 	bl	80014f0 <d_encoding>
 8001938:	2117      	movs	r1, #23
 800193a:	4602      	mov	r2, r0
 800193c:	2300      	movs	r3, #0
 800193e:	4628      	mov	r0, r5
 8001940:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001944:	f7fe bc40 	b.w	80001c8 <d_make_comp>
 8001948:	789a      	ldrb	r2, [r3, #2]
 800194a:	4628      	mov	r0, r5
 800194c:	2100      	movs	r1, #0
 800194e:	2a00      	cmp	r2, #0
 8001950:	f000 80eb 	beq.w	8001b2a <d_encoding+0x63a>
 8001954:	1cda      	adds	r2, r3, #3
 8001956:	60ea      	str	r2, [r5, #12]
 8001958:	789b      	ldrb	r3, [r3, #2]
 800195a:	2b6e      	cmp	r3, #110	; 0x6e
 800195c:	f040 80e5 	bne.w	8001b2a <d_encoding+0x63a>
 8001960:	f7ff fdc6 	bl	80014f0 <d_encoding>
 8001964:	2148      	movs	r1, #72	; 0x48
 8001966:	4602      	mov	r2, r0
 8001968:	2300      	movs	r3, #0
 800196a:	4628      	mov	r0, r5
 800196c:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001970:	f7fe bc2a 	b.w	80001c8 <d_make_comp>
 8001974:	4628      	mov	r0, r5
 8001976:	2176      	movs	r1, #118	; 0x76
 8001978:	f7fe fee2 	bl	8000740 <d_call_offset>
 800197c:	2800      	cmp	r0, #0
 800197e:	f43f adfe 	beq.w	800157e <d_encoding+0x8e>
 8001982:	4628      	mov	r0, r5
 8001984:	2100      	movs	r1, #0
 8001986:	f7ff fdb3 	bl	80014f0 <d_encoding>
 800198a:	2110      	movs	r1, #16
 800198c:	4602      	mov	r2, r0
 800198e:	2300      	movs	r3, #0
 8001990:	4628      	mov	r0, r5
 8001992:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001996:	f7fe bc17 	b.w	80001c8 <d_make_comp>
 800199a:	4628      	mov	r0, r5
 800199c:	2100      	movs	r1, #0
 800199e:	f7fe fecf 	bl	8000740 <d_call_offset>
 80019a2:	2800      	cmp	r0, #0
 80019a4:	f43f adeb 	beq.w	800157e <d_encoding+0x8e>
 80019a8:	4628      	mov	r0, r5
 80019aa:	2100      	movs	r1, #0
 80019ac:	f7fe fec8 	bl	8000740 <d_call_offset>
 80019b0:	2800      	cmp	r0, #0
 80019b2:	f43f ade4 	beq.w	800157e <d_encoding+0x8e>
 80019b6:	4628      	mov	r0, r5
 80019b8:	2100      	movs	r1, #0
 80019ba:	f7ff fd99 	bl	80014f0 <d_encoding>
 80019be:	2111      	movs	r1, #17
 80019c0:	4602      	mov	r2, r0
 80019c2:	2300      	movs	r3, #0
 80019c4:	4628      	mov	r0, r5
 80019c6:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80019ca:	f7fe bbfd 	b.w	80001c8 <d_make_comp>
 80019ce:	4628      	mov	r0, r5
 80019d0:	f7ff f848 	bl	8000a64 <d_name>
 80019d4:	2115      	movs	r1, #21
 80019d6:	4602      	mov	r2, r0
 80019d8:	2300      	movs	r3, #0
 80019da:	4628      	mov	r0, r5
 80019dc:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80019e0:	f7fe bbf2 	b.w	80001c8 <d_make_comp>
 80019e4:	4628      	mov	r0, r5
 80019e6:	2168      	movs	r1, #104	; 0x68
 80019e8:	f7fe feaa 	bl	8000740 <d_call_offset>
 80019ec:	2800      	cmp	r0, #0
 80019ee:	f43f adc6 	beq.w	800157e <d_encoding+0x8e>
 80019f2:	4628      	mov	r0, r5
 80019f4:	2100      	movs	r1, #0
 80019f6:	f7ff fd7b 	bl	80014f0 <d_encoding>
 80019fa:	210f      	movs	r1, #15
 80019fc:	4602      	mov	r2, r0
 80019fe:	2300      	movs	r3, #0
 8001a00:	4628      	mov	r0, r5
 8001a02:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001a06:	f7fe bbdf 	b.w	80001c8 <d_make_comp>
 8001a0a:	310f      	adds	r1, #15
 8001a0c:	6329      	str	r1, [r5, #48]	; 0x30
 8001a0e:	4628      	mov	r0, r5
 8001a10:	f7ff f988 	bl	8000d24 <d_type>
 8001a14:	2109      	movs	r1, #9
 8001a16:	4602      	mov	r2, r0
 8001a18:	2300      	movs	r3, #0
 8001a1a:	4628      	mov	r0, r5
 8001a1c:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001a20:	f7fe bbd2 	b.w	80001c8 <d_make_comp>
 8001a24:	310a      	adds	r1, #10
 8001a26:	6329      	str	r1, [r5, #48]	; 0x30
 8001a28:	4628      	mov	r0, r5
 8001a2a:	f7ff f97b 	bl	8000d24 <d_type>
 8001a2e:	210a      	movs	r1, #10
 8001a30:	4602      	mov	r2, r0
 8001a32:	2300      	movs	r3, #0
 8001a34:	4628      	mov	r0, r5
 8001a36:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001a3a:	f7fe bbc5 	b.w	80001c8 <d_make_comp>
 8001a3e:	4628      	mov	r0, r5
 8001a40:	f7ff f970 	bl	8000d24 <d_type>
 8001a44:	210d      	movs	r1, #13
 8001a46:	4602      	mov	r2, r0
 8001a48:	2300      	movs	r3, #0
 8001a4a:	4628      	mov	r0, r5
 8001a4c:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001a50:	f7fe bbba 	b.w	80001c8 <d_make_comp>
 8001a54:	4628      	mov	r0, r5
 8001a56:	f7ff f965 	bl	8000d24 <d_type>
 8001a5a:	2112      	movs	r1, #18
 8001a5c:	4602      	mov	r2, r0
 8001a5e:	2300      	movs	r3, #0
 8001a60:	4628      	mov	r0, r5
 8001a62:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001a66:	f7fe bbaf 	b.w	80001c8 <d_make_comp>
 8001a6a:	4628      	mov	r0, r5
 8001a6c:	f7ff f95a 	bl	8000d24 <d_type>
 8001a70:	210c      	movs	r1, #12
 8001a72:	4602      	mov	r2, r0
 8001a74:	2300      	movs	r3, #0
 8001a76:	4628      	mov	r0, r5
 8001a78:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001a7c:	f7fe bba4 	b.w	80001c8 <d_make_comp>
 8001a80:	4628      	mov	r0, r5
 8001a82:	f7fe ffef 	bl	8000a64 <d_name>
 8001a86:	2114      	movs	r1, #20
 8001a88:	4602      	mov	r2, r0
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	4628      	mov	r0, r5
 8001a8e:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001a92:	f7fe bb99 	b.w	80001c8 <d_make_comp>
 8001a96:	4628      	mov	r0, r5
 8001a98:	f7ff f944 	bl	8000d24 <d_type>
 8001a9c:	210e      	movs	r1, #14
 8001a9e:	4602      	mov	r2, r0
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	4628      	mov	r0, r5
 8001aa4:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001aa8:	f7fe bb8e 	b.w	80001c8 <d_make_comp>
 8001aac:	4628      	mov	r0, r5
 8001aae:	f7ff f939 	bl	8000d24 <d_type>
 8001ab2:	4604      	mov	r4, r0
 8001ab4:	f105 000c 	add.w	r0, r5, #12
 8001ab8:	f7fe fd74 	bl	80005a4 <d_number.isra.0>
 8001abc:	2800      	cmp	r0, #0
 8001abe:	f6ff ad5e 	blt.w	800157e <d_encoding+0x8e>
 8001ac2:	68ea      	ldr	r2, [r5, #12]
 8001ac4:	7811      	ldrb	r1, [r2, #0]
 8001ac6:	295f      	cmp	r1, #95	; 0x5f
 8001ac8:	f47f ad59 	bne.w	800157e <d_encoding+0x8e>
 8001acc:	3201      	adds	r2, #1
 8001ace:	60ea      	str	r2, [r5, #12]
 8001ad0:	4628      	mov	r0, r5
 8001ad2:	f7ff f927 	bl	8000d24 <d_type>
 8001ad6:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8001ad8:	1d59      	adds	r1, r3, #5
 8001ada:	6329      	str	r1, [r5, #48]	; 0x30
 8001adc:	4602      	mov	r2, r0
 8001ade:	4623      	mov	r3, r4
 8001ae0:	4628      	mov	r0, r5
 8001ae2:	210b      	movs	r1, #11
 8001ae4:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001ae8:	f7fe bb6e 	b.w	80001c8 <d_make_comp>
 8001aec:	7873      	ldrb	r3, [r6, #1]
 8001aee:	2b53      	cmp	r3, #83	; 0x53
 8001af0:	d027      	beq.n	8001b42 <d_encoding+0x652>
 8001af2:	2b5f      	cmp	r3, #95	; 0x5f
 8001af4:	d023      	beq.n	8001b3e <d_encoding+0x64e>
 8001af6:	2b24      	cmp	r3, #36	; 0x24
 8001af8:	f47f ad41 	bne.w	800157e <d_encoding+0x8e>
 8001afc:	461c      	mov	r4, r3
 8001afe:	696b      	ldr	r3, [r5, #20]
 8001b00:	69aa      	ldr	r2, [r5, #24]
 8001b02:	4293      	cmp	r3, r2
 8001b04:	da1f      	bge.n	8001b46 <d_encoding+0x656>
 8001b06:	692a      	ldr	r2, [r5, #16]
 8001b08:	1c58      	adds	r0, r3, #1
 8001b0a:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 8001b0e:	6168      	str	r0, [r5, #20]
 8001b10:	eb12 0081 	adds.w	r0, r2, r1, lsl #2
 8001b14:	d017      	beq.n	8001b46 <d_encoding+0x656>
 8001b16:	f802 9021 	strb.w	r9, [r2, r1, lsl #2]
 8001b1a:	6044      	str	r4, [r0, #4]
 8001b1c:	68ee      	ldr	r6, [r5, #12]
 8001b1e:	3602      	adds	r6, #2
 8001b20:	3f02      	subs	r7, #2
 8001b22:	60ee      	str	r6, [r5, #12]
 8001b24:	e6d2      	b.n	80018cc <d_encoding+0x3dc>
 8001b26:	4680      	mov	r8, r0
 8001b28:	e6de      	b.n	80018e8 <d_encoding+0x3f8>
 8001b2a:	f7ff fce1 	bl	80014f0 <d_encoding>
 8001b2e:	2147      	movs	r1, #71	; 0x47
 8001b30:	4602      	mov	r2, r0
 8001b32:	2300      	movs	r3, #0
 8001b34:	4628      	mov	r0, r5
 8001b36:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001b3a:	f7fe bb45 	b.w	80001c8 <d_make_comp>
 8001b3e:	242e      	movs	r4, #46	; 0x2e
 8001b40:	e7dd      	b.n	8001afe <d_encoding+0x60e>
 8001b42:	242f      	movs	r4, #47	; 0x2f
 8001b44:	e7db      	b.n	8001afe <d_encoding+0x60e>
 8001b46:	68eb      	ldr	r3, [r5, #12]
 8001b48:	3302      	adds	r3, #2
 8001b4a:	60eb      	str	r3, [r5, #12]
 8001b4c:	e517      	b.n	800157e <d_encoding+0x8e>
 8001b4e:	bf00      	nop

08001b50 <d_operator_name>:
 8001b50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001b54:	68c3      	ldr	r3, [r0, #12]
 8001b56:	781f      	ldrb	r7, [r3, #0]
 8001b58:	4680      	mov	r8, r0
 8001b5a:	b35f      	cbz	r7, 8001bb4 <d_operator_name+0x64>
 8001b5c:	1c5a      	adds	r2, r3, #1
 8001b5e:	60c2      	str	r2, [r0, #12]
 8001b60:	7858      	ldrb	r0, [r3, #1]
 8001b62:	781f      	ldrb	r7, [r3, #0]
 8001b64:	b118      	cbz	r0, 8001b6e <d_operator_name+0x1e>
 8001b66:	1c9a      	adds	r2, r3, #2
 8001b68:	f8c8 200c 	str.w	r2, [r8, #12]
 8001b6c:	7858      	ldrb	r0, [r3, #1]
 8001b6e:	2f76      	cmp	r7, #118	; 0x76
 8001b70:	d141      	bne.n	8001bf6 <d_operator_name+0xa6>
 8001b72:	f1a0 0430 	sub.w	r4, r0, #48	; 0x30
 8001b76:	b2e3      	uxtb	r3, r4
 8001b78:	2b09      	cmp	r3, #9
 8001b7a:	d81c      	bhi.n	8001bb6 <d_operator_name+0x66>
 8001b7c:	4640      	mov	r0, r8
 8001b7e:	f7fe fd9d 	bl	80006bc <d_source_name>
 8001b82:	f8d8 3014 	ldr.w	r3, [r8, #20]
 8001b86:	f8d8 2018 	ldr.w	r2, [r8, #24]
 8001b8a:	4293      	cmp	r3, r2
 8001b8c:	4601      	mov	r1, r0
 8001b8e:	da2f      	bge.n	8001bf0 <d_operator_name+0xa0>
 8001b90:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8001b94:	f8d8 0010 	ldr.w	r0, [r8, #16]
 8001b98:	3301      	adds	r3, #1
 8001b9a:	0092      	lsls	r2, r2, #2
 8001b9c:	f8c8 3014 	str.w	r3, [r8, #20]
 8001ba0:	1883      	adds	r3, r0, r2
 8001ba2:	d025      	beq.n	8001bf0 <d_operator_name+0xa0>
 8001ba4:	b321      	cbz	r1, 8001bf0 <d_operator_name+0xa0>
 8001ba6:	2532      	movs	r5, #50	; 0x32
 8001ba8:	5485      	strb	r5, [r0, r2]
 8001baa:	605c      	str	r4, [r3, #4]
 8001bac:	6099      	str	r1, [r3, #8]
 8001bae:	4618      	mov	r0, r3
 8001bb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001bb4:	4638      	mov	r0, r7
 8001bb6:	4e24      	ldr	r6, [pc, #144]	; (8001c48 <d_operator_name+0xf8>)
 8001bb8:	243d      	movs	r4, #61	; 0x3d
 8001bba:	2300      	movs	r3, #0
 8001bbc:	e004      	b.n	8001bc8 <d_operator_name+0x78>
 8001bbe:	42ba      	cmp	r2, r7
 8001bc0:	d913      	bls.n	8001bea <d_operator_name+0x9a>
 8001bc2:	460c      	mov	r4, r1
 8001bc4:	42a3      	cmp	r3, r4
 8001bc6:	d013      	beq.n	8001bf0 <d_operator_name+0xa0>
 8001bc8:	1ae2      	subs	r2, r4, r3
 8001bca:	eb02 72d2 	add.w	r2, r2, r2, lsr #31
 8001bce:	eb03 0162 	add.w	r1, r3, r2, asr #1
 8001bd2:	010a      	lsls	r2, r1, #4
 8001bd4:	eb06 0c02 	add.w	ip, r6, r2
 8001bd8:	58b5      	ldr	r5, [r6, r2]
 8001bda:	782a      	ldrb	r2, [r5, #0]
 8001bdc:	4297      	cmp	r7, r2
 8001bde:	d1ee      	bne.n	8001bbe <d_operator_name+0x6e>
 8001be0:	786a      	ldrb	r2, [r5, #1]
 8001be2:	4290      	cmp	r0, r2
 8001be4:	d016      	beq.n	8001c14 <d_operator_name+0xc4>
 8001be6:	4282      	cmp	r2, r0
 8001be8:	d8eb      	bhi.n	8001bc2 <d_operator_name+0x72>
 8001bea:	1c4b      	adds	r3, r1, #1
 8001bec:	42a3      	cmp	r3, r4
 8001bee:	d1eb      	bne.n	8001bc8 <d_operator_name+0x78>
 8001bf0:	2000      	movs	r0, #0
 8001bf2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001bf6:	2f63      	cmp	r7, #99	; 0x63
 8001bf8:	d1dd      	bne.n	8001bb6 <d_operator_name+0x66>
 8001bfa:	2876      	cmp	r0, #118	; 0x76
 8001bfc:	d1db      	bne.n	8001bb6 <d_operator_name+0x66>
 8001bfe:	4640      	mov	r0, r8
 8001c00:	f7ff f890 	bl	8000d24 <d_type>
 8001c04:	2133      	movs	r1, #51	; 0x33
 8001c06:	4602      	mov	r2, r0
 8001c08:	2300      	movs	r3, #0
 8001c0a:	4640      	mov	r0, r8
 8001c0c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001c10:	f7fe bada 	b.w	80001c8 <d_make_comp>
 8001c14:	f8d8 3014 	ldr.w	r3, [r8, #20]
 8001c18:	f8d8 2018 	ldr.w	r2, [r8, #24]
 8001c1c:	4293      	cmp	r3, r2
 8001c1e:	dae7      	bge.n	8001bf0 <d_operator_name+0xa0>
 8001c20:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8001c24:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8001c28:	3301      	adds	r3, #1
 8001c2a:	0092      	lsls	r2, r2, #2
 8001c2c:	f8c8 3014 	str.w	r3, [r8, #20]
 8001c30:	188b      	adds	r3, r1, r2
 8001c32:	d006      	beq.n	8001c42 <d_operator_name+0xf2>
 8001c34:	2031      	movs	r0, #49	; 0x31
 8001c36:	5488      	strb	r0, [r1, r2]
 8001c38:	f8c3 c004 	str.w	ip, [r3, #4]
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001c42:	4618      	mov	r0, r3
 8001c44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001c48:	0800ac84 	.word	0x0800ac84

08001c4c <d_unqualified_name>:
 8001c4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c4e:	68c2      	ldr	r2, [r0, #12]
 8001c50:	7813      	ldrb	r3, [r2, #0]
 8001c52:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8001c56:	2909      	cmp	r1, #9
 8001c58:	4604      	mov	r4, r0
 8001c5a:	d92e      	bls.n	8001cba <d_unqualified_name+0x6e>
 8001c5c:	f1a3 0161 	sub.w	r1, r3, #97	; 0x61
 8001c60:	2919      	cmp	r1, #25
 8001c62:	d933      	bls.n	8001ccc <d_unqualified_name+0x80>
 8001c64:	f1a3 0143 	sub.w	r1, r3, #67	; 0x43
 8001c68:	2901      	cmp	r1, #1
 8001c6a:	d971      	bls.n	8001d50 <d_unqualified_name+0x104>
 8001c6c:	2b4c      	cmp	r3, #76	; 0x4c
 8001c6e:	f000 8087 	beq.w	8001d80 <d_unqualified_name+0x134>
 8001c72:	2b55      	cmp	r3, #85	; 0x55
 8001c74:	f040 808f 	bne.w	8001d96 <d_unqualified_name+0x14a>
 8001c78:	7853      	ldrb	r3, [r2, #1]
 8001c7a:	2b6c      	cmp	r3, #108	; 0x6c
 8001c7c:	d030      	beq.n	8001ce0 <d_unqualified_name+0x94>
 8001c7e:	2b74      	cmp	r3, #116	; 0x74
 8001c80:	f040 8089 	bne.w	8001d96 <d_unqualified_name+0x14a>
 8001c84:	1c53      	adds	r3, r2, #1
 8001c86:	60c3      	str	r3, [r0, #12]
 8001c88:	7851      	ldrb	r1, [r2, #1]
 8001c8a:	2974      	cmp	r1, #116	; 0x74
 8001c8c:	f000 80c3 	beq.w	8001e16 <d_unqualified_name+0x1ca>
 8001c90:	2942      	cmp	r1, #66	; 0x42
 8001c92:	f04f 0500 	mov.w	r5, #0
 8001c96:	d117      	bne.n	8001cc8 <d_unqualified_name+0x7c>
 8001c98:	3301      	adds	r3, #1
 8001c9a:	60e3      	str	r3, [r4, #12]
 8001c9c:	4620      	mov	r0, r4
 8001c9e:	f7fe fd0d 	bl	80006bc <d_source_name>
 8001ca2:	462a      	mov	r2, r5
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	214a      	movs	r1, #74	; 0x4a
 8001ca8:	4620      	mov	r0, r4
 8001caa:	f7fe fa8d 	bl	80001c8 <d_make_comp>
 8001cae:	68e3      	ldr	r3, [r4, #12]
 8001cb0:	781a      	ldrb	r2, [r3, #0]
 8001cb2:	2a42      	cmp	r2, #66	; 0x42
 8001cb4:	4605      	mov	r5, r0
 8001cb6:	d0ef      	beq.n	8001c98 <d_unqualified_name+0x4c>
 8001cb8:	e006      	b.n	8001cc8 <d_unqualified_name+0x7c>
 8001cba:	f7fe fcff 	bl	80006bc <d_source_name>
 8001cbe:	68e3      	ldr	r3, [r4, #12]
 8001cc0:	7819      	ldrb	r1, [r3, #0]
 8001cc2:	4605      	mov	r5, r0
 8001cc4:	2942      	cmp	r1, #66	; 0x42
 8001cc6:	d0e7      	beq.n	8001c98 <d_unqualified_name+0x4c>
 8001cc8:	4628      	mov	r0, r5
 8001cca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001ccc:	f7ff ff40 	bl	8001b50 <d_operator_name>
 8001cd0:	4605      	mov	r5, r0
 8001cd2:	b110      	cbz	r0, 8001cda <d_unqualified_name+0x8e>
 8001cd4:	7803      	ldrb	r3, [r0, #0]
 8001cd6:	2b31      	cmp	r3, #49	; 0x31
 8001cd8:	d05f      	beq.n	8001d9a <d_unqualified_name+0x14e>
 8001cda:	68e3      	ldr	r3, [r4, #12]
 8001cdc:	7819      	ldrb	r1, [r3, #0]
 8001cde:	e7f1      	b.n	8001cc4 <d_unqualified_name+0x78>
 8001ce0:	1c53      	adds	r3, r2, #1
 8001ce2:	60c3      	str	r3, [r0, #12]
 8001ce4:	7851      	ldrb	r1, [r2, #1]
 8001ce6:	296c      	cmp	r1, #108	; 0x6c
 8001ce8:	d1d2      	bne.n	8001c90 <d_unqualified_name+0x44>
 8001cea:	3202      	adds	r2, #2
 8001cec:	60c2      	str	r2, [r0, #12]
 8001cee:	f7ff fb9d 	bl	800142c <d_parmlist>
 8001cf2:	68e3      	ldr	r3, [r4, #12]
 8001cf4:	4606      	mov	r6, r0
 8001cf6:	2800      	cmp	r0, #0
 8001cf8:	f000 80e1 	beq.w	8001ebe <d_unqualified_name+0x272>
 8001cfc:	7819      	ldrb	r1, [r3, #0]
 8001cfe:	2945      	cmp	r1, #69	; 0x45
 8001d00:	d1c6      	bne.n	8001c90 <d_unqualified_name+0x44>
 8001d02:	3301      	adds	r3, #1
 8001d04:	60e3      	str	r3, [r4, #12]
 8001d06:	4620      	mov	r0, r4
 8001d08:	f7fe fc8e 	bl	8000628 <d_compact_number>
 8001d0c:	2800      	cmp	r0, #0
 8001d0e:	f2c0 809c 	blt.w	8001e4a <d_unqualified_name+0x1fe>
 8001d12:	6963      	ldr	r3, [r4, #20]
 8001d14:	69a2      	ldr	r2, [r4, #24]
 8001d16:	4293      	cmp	r3, r2
 8001d18:	f280 8097 	bge.w	8001e4a <d_unqualified_name+0x1fe>
 8001d1c:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8001d20:	6921      	ldr	r1, [r4, #16]
 8001d22:	0092      	lsls	r2, r2, #2
 8001d24:	3301      	adds	r3, #1
 8001d26:	188d      	adds	r5, r1, r2
 8001d28:	6163      	str	r3, [r4, #20]
 8001d2a:	f000 808e 	beq.w	8001e4a <d_unqualified_name+0x1fe>
 8001d2e:	2344      	movs	r3, #68	; 0x44
 8001d30:	548b      	strb	r3, [r1, r2]
 8001d32:	606e      	str	r6, [r5, #4]
 8001d34:	60a8      	str	r0, [r5, #8]
 8001d36:	6a23      	ldr	r3, [r4, #32]
 8001d38:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001d3a:	4293      	cmp	r3, r2
 8001d3c:	f280 8085 	bge.w	8001e4a <d_unqualified_name+0x1fe>
 8001d40:	69e2      	ldr	r2, [r4, #28]
 8001d42:	f842 5023 	str.w	r5, [r2, r3, lsl #2]
 8001d46:	1c5a      	adds	r2, r3, #1
 8001d48:	68e3      	ldr	r3, [r4, #12]
 8001d4a:	6222      	str	r2, [r4, #32]
 8001d4c:	7819      	ldrb	r1, [r3, #0]
 8001d4e:	e7b9      	b.n	8001cc4 <d_unqualified_name+0x78>
 8001d50:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
 8001d52:	2800      	cmp	r0, #0
 8001d54:	d03c      	beq.n	8001dd0 <d_unqualified_name+0x184>
 8001d56:	7801      	ldrb	r1, [r0, #0]
 8001d58:	2900      	cmp	r1, #0
 8001d5a:	d137      	bne.n	8001dcc <d_unqualified_name+0x180>
 8001d5c:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8001d5e:	6883      	ldr	r3, [r0, #8]
 8001d60:	440b      	add	r3, r1
 8001d62:	6323      	str	r3, [r4, #48]	; 0x30
 8001d64:	7811      	ldrb	r1, [r2, #0]
 8001d66:	2943      	cmp	r1, #67	; 0x43
 8001d68:	d078      	beq.n	8001e5c <d_unqualified_name+0x210>
 8001d6a:	2944      	cmp	r1, #68	; 0x44
 8001d6c:	d173      	bne.n	8001e56 <d_unqualified_name+0x20a>
 8001d6e:	7853      	ldrb	r3, [r2, #1]
 8001d70:	3b30      	subs	r3, #48	; 0x30
 8001d72:	2b05      	cmp	r3, #5
 8001d74:	d84d      	bhi.n	8001e12 <d_unqualified_name+0x1c6>
 8001d76:	e8df f003 	tbb	[pc, r3]
 8001d7a:	2d48      	.short	0x2d48
 8001d7c:	4a4c4c46 	.word	0x4a4c4c46
 8001d80:	3201      	adds	r2, #1
 8001d82:	60c2      	str	r2, [r0, #12]
 8001d84:	f7fe fc9a 	bl	80006bc <d_source_name>
 8001d88:	4605      	mov	r5, r0
 8001d8a:	b120      	cbz	r0, 8001d96 <d_unqualified_name+0x14a>
 8001d8c:	4620      	mov	r0, r4
 8001d8e:	f7fe fc85 	bl	800069c <d_discriminator>
 8001d92:	2800      	cmp	r0, #0
 8001d94:	d1a1      	bne.n	8001cda <d_unqualified_name+0x8e>
 8001d96:	2000      	movs	r0, #0
 8001d98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001d9a:	6843      	ldr	r3, [r0, #4]
 8001d9c:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001d9e:	689e      	ldr	r6, [r3, #8]
 8001da0:	6818      	ldr	r0, [r3, #0]
 8001da2:	4948      	ldr	r1, [pc, #288]	; (8001ec4 <d_unqualified_name+0x278>)
 8001da4:	4432      	add	r2, r6
 8001da6:	3207      	adds	r2, #7
 8001da8:	6322      	str	r2, [r4, #48]	; 0x30
 8001daa:	f003 fdcf 	bl	800594c <strcmp>
 8001dae:	2800      	cmp	r0, #0
 8001db0:	d193      	bne.n	8001cda <d_unqualified_name+0x8e>
 8001db2:	4620      	mov	r0, r4
 8001db4:	f7fe fc82 	bl	80006bc <d_source_name>
 8001db8:	462a      	mov	r2, r5
 8001dba:	4603      	mov	r3, r0
 8001dbc:	2135      	movs	r1, #53	; 0x35
 8001dbe:	4620      	mov	r0, r4
 8001dc0:	f7fe fa02 	bl	80001c8 <d_make_comp>
 8001dc4:	68e3      	ldr	r3, [r4, #12]
 8001dc6:	4605      	mov	r5, r0
 8001dc8:	7819      	ldrb	r1, [r3, #0]
 8001dca:	e77b      	b.n	8001cc4 <d_unqualified_name+0x78>
 8001dcc:	2918      	cmp	r1, #24
 8001dce:	d0c5      	beq.n	8001d5c <d_unqualified_name+0x110>
 8001dd0:	4619      	mov	r1, r3
 8001dd2:	e7c8      	b.n	8001d66 <d_unqualified_name+0x11a>
 8001dd4:	2702      	movs	r7, #2
 8001dd6:	6961      	ldr	r1, [r4, #20]
 8001dd8:	69a5      	ldr	r5, [r4, #24]
 8001dda:	1c93      	adds	r3, r2, #2
 8001ddc:	42a9      	cmp	r1, r5
 8001dde:	60e3      	str	r3, [r4, #12]
 8001de0:	da37      	bge.n	8001e52 <d_unqualified_name+0x206>
 8001de2:	eb01 0541 	add.w	r5, r1, r1, lsl #1
 8001de6:	6926      	ldr	r6, [r4, #16]
 8001de8:	3101      	adds	r1, #1
 8001dea:	00ad      	lsls	r5, r5, #2
 8001dec:	6161      	str	r1, [r4, #20]
 8001dee:	1971      	adds	r1, r6, r5
 8001df0:	d02f      	beq.n	8001e52 <d_unqualified_name+0x206>
 8001df2:	b370      	cbz	r0, 8001e52 <d_unqualified_name+0x206>
 8001df4:	f04f 0c08 	mov.w	ip, #8
 8001df8:	f806 c005 	strb.w	ip, [r6, r5]
 8001dfc:	460d      	mov	r5, r1
 8001dfe:	710f      	strb	r7, [r1, #4]
 8001e00:	6088      	str	r0, [r1, #8]
 8001e02:	7891      	ldrb	r1, [r2, #2]
 8001e04:	e75e      	b.n	8001cc4 <d_unqualified_name+0x78>
 8001e06:	2703      	movs	r7, #3
 8001e08:	e7e5      	b.n	8001dd6 <d_unqualified_name+0x18a>
 8001e0a:	2701      	movs	r7, #1
 8001e0c:	e7e3      	b.n	8001dd6 <d_unqualified_name+0x18a>
 8001e0e:	2704      	movs	r7, #4
 8001e10:	e7e1      	b.n	8001dd6 <d_unqualified_name+0x18a>
 8001e12:	2500      	movs	r5, #0
 8001e14:	e758      	b.n	8001cc8 <d_unqualified_name+0x7c>
 8001e16:	3202      	adds	r2, #2
 8001e18:	60c2      	str	r2, [r0, #12]
 8001e1a:	f7fe fc05 	bl	8000628 <d_compact_number>
 8001e1e:	2800      	cmp	r0, #0
 8001e20:	db13      	blt.n	8001e4a <d_unqualified_name+0x1fe>
 8001e22:	6963      	ldr	r3, [r4, #20]
 8001e24:	69a2      	ldr	r2, [r4, #24]
 8001e26:	4293      	cmp	r3, r2
 8001e28:	da0f      	bge.n	8001e4a <d_unqualified_name+0x1fe>
 8001e2a:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8001e2e:	6921      	ldr	r1, [r4, #16]
 8001e30:	0092      	lsls	r2, r2, #2
 8001e32:	3301      	adds	r3, #1
 8001e34:	188d      	adds	r5, r1, r2
 8001e36:	6163      	str	r3, [r4, #20]
 8001e38:	d007      	beq.n	8001e4a <d_unqualified_name+0x1fe>
 8001e3a:	2346      	movs	r3, #70	; 0x46
 8001e3c:	548b      	strb	r3, [r1, r2]
 8001e3e:	6068      	str	r0, [r5, #4]
 8001e40:	6a23      	ldr	r3, [r4, #32]
 8001e42:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001e44:	4293      	cmp	r3, r2
 8001e46:	f6ff af7b 	blt.w	8001d40 <d_unqualified_name+0xf4>
 8001e4a:	68e3      	ldr	r3, [r4, #12]
 8001e4c:	2500      	movs	r5, #0
 8001e4e:	7819      	ldrb	r1, [r3, #0]
 8001e50:	e738      	b.n	8001cc4 <d_unqualified_name+0x78>
 8001e52:	2500      	movs	r5, #0
 8001e54:	e7d5      	b.n	8001e02 <d_unqualified_name+0x1b6>
 8001e56:	4613      	mov	r3, r2
 8001e58:	2500      	movs	r5, #0
 8001e5a:	e733      	b.n	8001cc4 <d_unqualified_name+0x78>
 8001e5c:	7853      	ldrb	r3, [r2, #1]
 8001e5e:	3b31      	subs	r3, #49	; 0x31
 8001e60:	2b04      	cmp	r3, #4
 8001e62:	d8d6      	bhi.n	8001e12 <d_unqualified_name+0x1c6>
 8001e64:	a101      	add	r1, pc, #4	; (adr r1, 8001e6c <d_unqualified_name+0x220>)
 8001e66:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8001e6a:	bf00      	nop
 8001e6c:	08001eb3 	.word	0x08001eb3
 8001e70:	08001e81 	.word	0x08001e81
 8001e74:	08001ebb 	.word	0x08001ebb
 8001e78:	08001e13 	.word	0x08001e13
 8001e7c:	08001eb7 	.word	0x08001eb7
 8001e80:	2702      	movs	r7, #2
 8001e82:	6961      	ldr	r1, [r4, #20]
 8001e84:	69a5      	ldr	r5, [r4, #24]
 8001e86:	1c93      	adds	r3, r2, #2
 8001e88:	42a9      	cmp	r1, r5
 8001e8a:	60e3      	str	r3, [r4, #12]
 8001e8c:	dae1      	bge.n	8001e52 <d_unqualified_name+0x206>
 8001e8e:	eb01 0541 	add.w	r5, r1, r1, lsl #1
 8001e92:	6926      	ldr	r6, [r4, #16]
 8001e94:	3101      	adds	r1, #1
 8001e96:	00ad      	lsls	r5, r5, #2
 8001e98:	6161      	str	r1, [r4, #20]
 8001e9a:	1971      	adds	r1, r6, r5
 8001e9c:	d0d9      	beq.n	8001e52 <d_unqualified_name+0x206>
 8001e9e:	2800      	cmp	r0, #0
 8001ea0:	d0d7      	beq.n	8001e52 <d_unqualified_name+0x206>
 8001ea2:	f04f 0c07 	mov.w	ip, #7
 8001ea6:	f806 c005 	strb.w	ip, [r6, r5]
 8001eaa:	460d      	mov	r5, r1
 8001eac:	710f      	strb	r7, [r1, #4]
 8001eae:	6088      	str	r0, [r1, #8]
 8001eb0:	e7a7      	b.n	8001e02 <d_unqualified_name+0x1b6>
 8001eb2:	2701      	movs	r7, #1
 8001eb4:	e7e5      	b.n	8001e82 <d_unqualified_name+0x236>
 8001eb6:	2704      	movs	r7, #4
 8001eb8:	e7e3      	b.n	8001e82 <d_unqualified_name+0x236>
 8001eba:	2703      	movs	r7, #3
 8001ebc:	e7e1      	b.n	8001e82 <d_unqualified_name+0x236>
 8001ebe:	4605      	mov	r5, r0
 8001ec0:	7819      	ldrb	r1, [r3, #0]
 8001ec2:	e6ff      	b.n	8001cc4 <d_unqualified_name+0x78>
 8001ec4:	0800b1a0 	.word	0x0800b1a0

08001ec8 <d_expression>:
 8001ec8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001ecc:	68c1      	ldr	r1, [r0, #12]
 8001ece:	780b      	ldrb	r3, [r1, #0]
 8001ed0:	2b4c      	cmp	r3, #76	; 0x4c
 8001ed2:	4604      	mov	r4, r0
 8001ed4:	f000 809e 	beq.w	8002014 <d_expression+0x14c>
 8001ed8:	2b54      	cmp	r3, #84	; 0x54
 8001eda:	f000 809f 	beq.w	800201c <d_expression+0x154>
 8001ede:	2b73      	cmp	r3, #115	; 0x73
 8001ee0:	d057      	beq.n	8001f92 <d_expression+0xca>
 8001ee2:	2b66      	cmp	r3, #102	; 0x66
 8001ee4:	d02d      	beq.n	8001f42 <d_expression+0x7a>
 8001ee6:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8001eea:	2a09      	cmp	r2, #9
 8001eec:	d80d      	bhi.n	8001f0a <d_expression+0x42>
 8001eee:	4620      	mov	r0, r4
 8001ef0:	f7ff feac 	bl	8001c4c <d_unqualified_name>
 8001ef4:	4605      	mov	r5, r0
 8001ef6:	2800      	cmp	r0, #0
 8001ef8:	f000 8083 	beq.w	8002002 <d_expression+0x13a>
 8001efc:	68e3      	ldr	r3, [r4, #12]
 8001efe:	781b      	ldrb	r3, [r3, #0]
 8001f00:	2b49      	cmp	r3, #73	; 0x49
 8001f02:	f000 80a3 	beq.w	800204c <d_expression+0x184>
 8001f06:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001f0a:	2b6f      	cmp	r3, #111	; 0x6f
 8001f0c:	d07c      	beq.n	8002008 <d_expression+0x140>
 8001f0e:	2b69      	cmp	r3, #105	; 0x69
 8001f10:	f000 80a7 	beq.w	8002062 <d_expression+0x19a>
 8001f14:	2b74      	cmp	r3, #116	; 0x74
 8001f16:	d117      	bne.n	8001f48 <d_expression+0x80>
 8001f18:	784b      	ldrb	r3, [r1, #1]
 8001f1a:	2b6c      	cmp	r3, #108	; 0x6c
 8001f1c:	d114      	bne.n	8001f48 <d_expression+0x80>
 8001f1e:	f7fe ff01 	bl	8000d24 <d_type>
 8001f22:	68e1      	ldr	r1, [r4, #12]
 8001f24:	4605      	mov	r5, r0
 8001f26:	3102      	adds	r1, #2
 8001f28:	60e1      	str	r1, [r4, #12]
 8001f2a:	4620      	mov	r0, r4
 8001f2c:	2145      	movs	r1, #69	; 0x45
 8001f2e:	f000 f9a9 	bl	8002284 <d_exprlist>
 8001f32:	462a      	mov	r2, r5
 8001f34:	4603      	mov	r3, r0
 8001f36:	2130      	movs	r1, #48	; 0x30
 8001f38:	4620      	mov	r0, r4
 8001f3a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001f3e:	f7fe b943 	b.w	80001c8 <d_make_comp>
 8001f42:	784b      	ldrb	r3, [r1, #1]
 8001f44:	2b70      	cmp	r3, #112	; 0x70
 8001f46:	d040      	beq.n	8001fca <d_expression+0x102>
 8001f48:	4620      	mov	r0, r4
 8001f4a:	f7ff fe01 	bl	8001b50 <d_operator_name>
 8001f4e:	4605      	mov	r5, r0
 8001f50:	2800      	cmp	r0, #0
 8001f52:	d056      	beq.n	8002002 <d_expression+0x13a>
 8001f54:	7806      	ldrb	r6, [r0, #0]
 8001f56:	2e31      	cmp	r6, #49	; 0x31
 8001f58:	d064      	beq.n	8002024 <d_expression+0x15c>
 8001f5a:	2e32      	cmp	r6, #50	; 0x32
 8001f5c:	d02b      	beq.n	8001fb6 <d_expression+0xee>
 8001f5e:	2e33      	cmp	r6, #51	; 0x33
 8001f60:	d14f      	bne.n	8002002 <d_expression+0x13a>
 8001f62:	2700      	movs	r7, #0
 8001f64:	68e3      	ldr	r3, [r4, #12]
 8001f66:	781a      	ldrb	r2, [r3, #0]
 8001f68:	2a5f      	cmp	r2, #95	; 0x5f
 8001f6a:	f000 810d 	beq.w	8002188 <d_expression+0x2c0>
 8001f6e:	4620      	mov	r0, r4
 8001f70:	f7ff ffaa 	bl	8001ec8 <d_expression>
 8001f74:	4603      	mov	r3, r0
 8001f76:	b12f      	cbz	r7, 8001f84 <d_expression+0xbc>
 8001f78:	461a      	mov	r2, r3
 8001f7a:	4620      	mov	r0, r4
 8001f7c:	2137      	movs	r1, #55	; 0x37
 8001f7e:	f7fe f923 	bl	80001c8 <d_make_comp>
 8001f82:	4603      	mov	r3, r0
 8001f84:	4620      	mov	r0, r4
 8001f86:	462a      	mov	r2, r5
 8001f88:	2135      	movs	r1, #53	; 0x35
 8001f8a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001f8e:	f7fe b91b 	b.w	80001c8 <d_make_comp>
 8001f92:	784b      	ldrb	r3, [r1, #1]
 8001f94:	2b72      	cmp	r3, #114	; 0x72
 8001f96:	f000 80de 	beq.w	8002156 <d_expression+0x28e>
 8001f9a:	2b70      	cmp	r3, #112	; 0x70
 8001f9c:	d1d4      	bne.n	8001f48 <d_expression+0x80>
 8001f9e:	3102      	adds	r1, #2
 8001fa0:	60c1      	str	r1, [r0, #12]
 8001fa2:	f7ff ff91 	bl	8001ec8 <d_expression>
 8001fa6:	2149      	movs	r1, #73	; 0x49
 8001fa8:	4602      	mov	r2, r0
 8001faa:	2300      	movs	r3, #0
 8001fac:	4620      	mov	r0, r4
 8001fae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001fb2:	f7fe b909 	b.w	80001c8 <d_make_comp>
 8001fb6:	6843      	ldr	r3, [r0, #4]
 8001fb8:	2700      	movs	r7, #0
 8001fba:	2b03      	cmp	r3, #3
 8001fbc:	d821      	bhi.n	8002002 <d_expression+0x13a>
 8001fbe:	e8df f013 	tbh	[pc, r3, lsl #1]
 8001fc2:	0056      	.short	0x0056
 8001fc4:	009a013f 	.word	0x009a013f
 8001fc8:	005e      	.short	0x005e
 8001fca:	1c8b      	adds	r3, r1, #2
 8001fcc:	60c3      	str	r3, [r0, #12]
 8001fce:	788b      	ldrb	r3, [r1, #2]
 8001fd0:	2b54      	cmp	r3, #84	; 0x54
 8001fd2:	f000 80d5 	beq.w	8002180 <d_expression+0x2b8>
 8001fd6:	f7fe fb27 	bl	8000628 <d_compact_number>
 8001fda:	1c45      	adds	r5, r0, #1
 8001fdc:	d011      	beq.n	8002002 <d_expression+0x13a>
 8001fde:	6963      	ldr	r3, [r4, #20]
 8001fe0:	69a2      	ldr	r2, [r4, #24]
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	da0d      	bge.n	8002002 <d_expression+0x13a>
 8001fe6:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8001fea:	6921      	ldr	r1, [r4, #16]
 8001fec:	3301      	adds	r3, #1
 8001fee:	0092      	lsls	r2, r2, #2
 8001ff0:	6163      	str	r3, [r4, #20]
 8001ff2:	188b      	adds	r3, r1, r2
 8001ff4:	d005      	beq.n	8002002 <d_expression+0x13a>
 8001ff6:	2006      	movs	r0, #6
 8001ff8:	5488      	strb	r0, [r1, r2]
 8001ffa:	605d      	str	r5, [r3, #4]
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002002:	2000      	movs	r0, #0
 8002004:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002008:	784b      	ldrb	r3, [r1, #1]
 800200a:	2b6e      	cmp	r3, #110	; 0x6e
 800200c:	d19c      	bne.n	8001f48 <d_expression+0x80>
 800200e:	3102      	adds	r1, #2
 8002010:	60c1      	str	r1, [r0, #12]
 8002012:	e76c      	b.n	8001eee <d_expression+0x26>
 8002014:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002018:	f7fe bc60 	b.w	80008dc <d_expr_primary>
 800201c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002020:	f7fe bb1a 	b.w	8000658 <d_template_param>
 8002024:	f8d0 8004 	ldr.w	r8, [r0, #4]
 8002028:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800202a:	f8d8 2008 	ldr.w	r2, [r8, #8]
 800202e:	f8d8 7000 	ldr.w	r7, [r8]
 8002032:	498f      	ldr	r1, [pc, #572]	; (8002270 <d_expression+0x3a8>)
 8002034:	3a02      	subs	r2, #2
 8002036:	4413      	add	r3, r2
 8002038:	6323      	str	r3, [r4, #48]	; 0x30
 800203a:	4638      	mov	r0, r7
 800203c:	f003 fc86 	bl	800594c <strcmp>
 8002040:	2800      	cmp	r0, #0
 8002042:	f000 80a9 	beq.w	8002198 <d_expression+0x2d0>
 8002046:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800204a:	e7b6      	b.n	8001fba <d_expression+0xf2>
 800204c:	4620      	mov	r0, r4
 800204e:	f7fe fcab 	bl	80009a8 <d_template_args>
 8002052:	462a      	mov	r2, r5
 8002054:	4603      	mov	r3, r0
 8002056:	2104      	movs	r1, #4
 8002058:	4620      	mov	r0, r4
 800205a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800205e:	f7fe b8b3 	b.w	80001c8 <d_make_comp>
 8002062:	784b      	ldrb	r3, [r1, #1]
 8002064:	2b6c      	cmp	r3, #108	; 0x6c
 8002066:	f47f af6f 	bne.w	8001f48 <d_expression+0x80>
 800206a:	2500      	movs	r5, #0
 800206c:	e75b      	b.n	8001f26 <d_expression+0x5e>
 800206e:	4620      	mov	r0, r4
 8002070:	462a      	mov	r2, r5
 8002072:	2134      	movs	r1, #52	; 0x34
 8002074:	2300      	movs	r3, #0
 8002076:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800207a:	f7fe b8a5 	b.w	80001c8 <d_make_comp>
 800207e:	4638      	mov	r0, r7
 8002080:	497c      	ldr	r1, [pc, #496]	; (8002274 <d_expression+0x3ac>)
 8002082:	f003 fc63 	bl	800594c <strcmp>
 8002086:	2800      	cmp	r0, #0
 8002088:	f000 808a 	beq.w	80021a0 <d_expression+0x2d8>
 800208c:	783b      	ldrb	r3, [r7, #0]
 800208e:	2b6e      	cmp	r3, #110	; 0x6e
 8002090:	d1b7      	bne.n	8002002 <d_expression+0x13a>
 8002092:	787b      	ldrb	r3, [r7, #1]
 8002094:	2b77      	cmp	r3, #119	; 0x77
 8002096:	d001      	beq.n	800209c <d_expression+0x1d4>
 8002098:	2b61      	cmp	r3, #97	; 0x61
 800209a:	d1b2      	bne.n	8002002 <d_expression+0x13a>
 800209c:	215f      	movs	r1, #95	; 0x5f
 800209e:	4620      	mov	r0, r4
 80020a0:	f000 f8f0 	bl	8002284 <d_exprlist>
 80020a4:	4606      	mov	r6, r0
 80020a6:	4620      	mov	r0, r4
 80020a8:	f7fe fe3c 	bl	8000d24 <d_type>
 80020ac:	68e1      	ldr	r1, [r4, #12]
 80020ae:	780b      	ldrb	r3, [r1, #0]
 80020b0:	2b45      	cmp	r3, #69	; 0x45
 80020b2:	4607      	mov	r7, r0
 80020b4:	f000 80a9 	beq.w	800220a <d_expression+0x342>
 80020b8:	2b70      	cmp	r3, #112	; 0x70
 80020ba:	f000 80b5 	beq.w	8002228 <d_expression+0x360>
 80020be:	2b69      	cmp	r3, #105	; 0x69
 80020c0:	d19f      	bne.n	8002002 <d_expression+0x13a>
 80020c2:	784b      	ldrb	r3, [r1, #1]
 80020c4:	2b6c      	cmp	r3, #108	; 0x6c
 80020c6:	d19c      	bne.n	8002002 <d_expression+0x13a>
 80020c8:	4620      	mov	r0, r4
 80020ca:	f7ff fefd 	bl	8001ec8 <d_expression>
 80020ce:	4603      	mov	r3, r0
 80020d0:	463a      	mov	r2, r7
 80020d2:	4620      	mov	r0, r4
 80020d4:	213a      	movs	r1, #58	; 0x3a
 80020d6:	f7fe f877 	bl	80001c8 <d_make_comp>
 80020da:	4632      	mov	r2, r6
 80020dc:	4603      	mov	r3, r0
 80020de:	2139      	movs	r1, #57	; 0x39
 80020e0:	4620      	mov	r0, r4
 80020e2:	f7fe f871 	bl	80001c8 <d_make_comp>
 80020e6:	462a      	mov	r2, r5
 80020e8:	4603      	mov	r3, r0
 80020ea:	2138      	movs	r1, #56	; 0x38
 80020ec:	4620      	mov	r0, r4
 80020ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80020f2:	f7fe b869 	b.w	80001c8 <d_make_comp>
 80020f6:	686b      	ldr	r3, [r5, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	785a      	ldrb	r2, [r3, #1]
 80020fc:	2a63      	cmp	r2, #99	; 0x63
 80020fe:	d062      	beq.n	80021c6 <d_expression+0x2fe>
 8002100:	4620      	mov	r0, r4
 8002102:	f7ff fee1 	bl	8001ec8 <d_expression>
 8002106:	4680      	mov	r8, r0
 8002108:	4638      	mov	r0, r7
 800210a:	495b      	ldr	r1, [pc, #364]	; (8002278 <d_expression+0x3b0>)
 800210c:	f003 fc1e 	bl	800594c <strcmp>
 8002110:	2800      	cmp	r0, #0
 8002112:	d052      	beq.n	80021ba <d_expression+0x2f2>
 8002114:	4638      	mov	r0, r7
 8002116:	4959      	ldr	r1, [pc, #356]	; (800227c <d_expression+0x3b4>)
 8002118:	f003 fc18 	bl	800594c <strcmp>
 800211c:	b128      	cbz	r0, 800212a <d_expression+0x262>
 800211e:	4638      	mov	r0, r7
 8002120:	4957      	ldr	r1, [pc, #348]	; (8002280 <d_expression+0x3b8>)
 8002122:	f003 fc13 	bl	800594c <strcmp>
 8002126:	2800      	cmp	r0, #0
 8002128:	d16a      	bne.n	8002200 <d_expression+0x338>
 800212a:	4620      	mov	r0, r4
 800212c:	f7ff fd8e 	bl	8001c4c <d_unqualified_name>
 8002130:	68e3      	ldr	r3, [r4, #12]
 8002132:	781b      	ldrb	r3, [r3, #0]
 8002134:	2b49      	cmp	r3, #73	; 0x49
 8002136:	4606      	mov	r6, r0
 8002138:	d06b      	beq.n	8002212 <d_expression+0x34a>
 800213a:	4642      	mov	r2, r8
 800213c:	4633      	mov	r3, r6
 800213e:	4620      	mov	r0, r4
 8002140:	2137      	movs	r1, #55	; 0x37
 8002142:	f7fe f841 	bl	80001c8 <d_make_comp>
 8002146:	462a      	mov	r2, r5
 8002148:	4603      	mov	r3, r0
 800214a:	2136      	movs	r1, #54	; 0x36
 800214c:	4620      	mov	r0, r4
 800214e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002152:	f7fe b839 	b.w	80001c8 <d_make_comp>
 8002156:	3102      	adds	r1, #2
 8002158:	60c1      	str	r1, [r0, #12]
 800215a:	f7fe fde3 	bl	8000d24 <d_type>
 800215e:	4605      	mov	r5, r0
 8002160:	4620      	mov	r0, r4
 8002162:	f7ff fd73 	bl	8001c4c <d_unqualified_name>
 8002166:	68e1      	ldr	r1, [r4, #12]
 8002168:	7809      	ldrb	r1, [r1, #0]
 800216a:	2949      	cmp	r1, #73	; 0x49
 800216c:	4606      	mov	r6, r0
 800216e:	4620      	mov	r0, r4
 8002170:	d036      	beq.n	80021e0 <d_expression+0x318>
 8002172:	462a      	mov	r2, r5
 8002174:	4633      	mov	r3, r6
 8002176:	2101      	movs	r1, #1
 8002178:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800217c:	f7fe b824 	b.w	80001c8 <d_make_comp>
 8002180:	3103      	adds	r1, #3
 8002182:	60c1      	str	r1, [r0, #12]
 8002184:	2500      	movs	r5, #0
 8002186:	e72a      	b.n	8001fde <d_expression+0x116>
 8002188:	3301      	adds	r3, #1
 800218a:	60e3      	str	r3, [r4, #12]
 800218c:	4620      	mov	r0, r4
 800218e:	2145      	movs	r1, #69	; 0x45
 8002190:	f000 f878 	bl	8002284 <d_exprlist>
 8002194:	4603      	mov	r3, r0
 8002196:	e6ee      	b.n	8001f76 <d_expression+0xae>
 8002198:	4620      	mov	r0, r4
 800219a:	f7fe fdc3 	bl	8000d24 <d_type>
 800219e:	e6f0      	b.n	8001f82 <d_expression+0xba>
 80021a0:	4620      	mov	r0, r4
 80021a2:	f7ff fe91 	bl	8001ec8 <d_expression>
 80021a6:	4606      	mov	r6, r0
 80021a8:	4620      	mov	r0, r4
 80021aa:	f7ff fe8d 	bl	8001ec8 <d_expression>
 80021ae:	4607      	mov	r7, r0
 80021b0:	4620      	mov	r0, r4
 80021b2:	f7ff fe89 	bl	8001ec8 <d_expression>
 80021b6:	4603      	mov	r3, r0
 80021b8:	e78a      	b.n	80020d0 <d_expression+0x208>
 80021ba:	4620      	mov	r0, r4
 80021bc:	2145      	movs	r1, #69	; 0x45
 80021be:	f000 f861 	bl	8002284 <d_exprlist>
 80021c2:	4606      	mov	r6, r0
 80021c4:	e7b9      	b.n	800213a <d_expression+0x272>
 80021c6:	781b      	ldrb	r3, [r3, #0]
 80021c8:	f1a3 0263 	sub.w	r2, r3, #99	; 0x63
 80021cc:	2a01      	cmp	r2, #1
 80021ce:	d902      	bls.n	80021d6 <d_expression+0x30e>
 80021d0:	3b72      	subs	r3, #114	; 0x72
 80021d2:	2b01      	cmp	r3, #1
 80021d4:	d894      	bhi.n	8002100 <d_expression+0x238>
 80021d6:	4620      	mov	r0, r4
 80021d8:	f7fe fda4 	bl	8000d24 <d_type>
 80021dc:	4680      	mov	r8, r0
 80021de:	e793      	b.n	8002108 <d_expression+0x240>
 80021e0:	f7fe fbe2 	bl	80009a8 <d_template_args>
 80021e4:	4632      	mov	r2, r6
 80021e6:	4603      	mov	r3, r0
 80021e8:	2104      	movs	r1, #4
 80021ea:	4620      	mov	r0, r4
 80021ec:	f7fd ffec 	bl	80001c8 <d_make_comp>
 80021f0:	462a      	mov	r2, r5
 80021f2:	4603      	mov	r3, r0
 80021f4:	2101      	movs	r1, #1
 80021f6:	4620      	mov	r0, r4
 80021f8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80021fc:	f7fd bfe4 	b.w	80001c8 <d_make_comp>
 8002200:	4620      	mov	r0, r4
 8002202:	f7ff fe61 	bl	8001ec8 <d_expression>
 8002206:	4606      	mov	r6, r0
 8002208:	e797      	b.n	800213a <d_expression+0x272>
 800220a:	3101      	adds	r1, #1
 800220c:	60e1      	str	r1, [r4, #12]
 800220e:	2300      	movs	r3, #0
 8002210:	e75e      	b.n	80020d0 <d_expression+0x208>
 8002212:	4620      	mov	r0, r4
 8002214:	f7fe fbc8 	bl	80009a8 <d_template_args>
 8002218:	4632      	mov	r2, r6
 800221a:	4603      	mov	r3, r0
 800221c:	2104      	movs	r1, #4
 800221e:	4620      	mov	r0, r4
 8002220:	f7fd ffd2 	bl	80001c8 <d_make_comp>
 8002224:	4606      	mov	r6, r0
 8002226:	e788      	b.n	800213a <d_expression+0x272>
 8002228:	784b      	ldrb	r3, [r1, #1]
 800222a:	2b69      	cmp	r3, #105	; 0x69
 800222c:	f47f aee9 	bne.w	8002002 <d_expression+0x13a>
 8002230:	3102      	adds	r1, #2
 8002232:	60e1      	str	r1, [r4, #12]
 8002234:	4620      	mov	r0, r4
 8002236:	2145      	movs	r1, #69	; 0x45
 8002238:	f000 f824 	bl	8002284 <d_exprlist>
 800223c:	4603      	mov	r3, r0
 800223e:	e747      	b.n	80020d0 <d_expression+0x208>
 8002240:	b12f      	cbz	r7, 800224e <d_expression+0x386>
 8002242:	783b      	ldrb	r3, [r7, #0]
 8002244:	2b70      	cmp	r3, #112	; 0x70
 8002246:	d006      	beq.n	8002256 <d_expression+0x38e>
 8002248:	2b6d      	cmp	r3, #109	; 0x6d
 800224a:	d004      	beq.n	8002256 <d_expression+0x38e>
 800224c:	2700      	movs	r7, #0
 800224e:	2e33      	cmp	r6, #51	; 0x33
 8002250:	f47f ae8d 	bne.w	8001f6e <d_expression+0xa6>
 8002254:	e686      	b.n	8001f64 <d_expression+0x9c>
 8002256:	787a      	ldrb	r2, [r7, #1]
 8002258:	429a      	cmp	r2, r3
 800225a:	d1f7      	bne.n	800224c <d_expression+0x384>
 800225c:	68e3      	ldr	r3, [r4, #12]
 800225e:	781a      	ldrb	r2, [r3, #0]
 8002260:	2a5f      	cmp	r2, #95	; 0x5f
 8002262:	d001      	beq.n	8002268 <d_expression+0x3a0>
 8002264:	2701      	movs	r7, #1
 8002266:	e7f2      	b.n	800224e <d_expression+0x386>
 8002268:	3301      	adds	r3, #1
 800226a:	60e3      	str	r3, [r4, #12]
 800226c:	2700      	movs	r7, #0
 800226e:	e7ee      	b.n	800224e <d_expression+0x386>
 8002270:	0800b64c 	.word	0x0800b64c
 8002274:	0800b1b0 	.word	0x0800b1b0
 8002278:	0800b1a4 	.word	0x0800b1a4
 800227c:	0800b1a8 	.word	0x0800b1a8
 8002280:	0800b1ac 	.word	0x0800b1ac

08002284 <d_exprlist>:
 8002284:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002286:	68c3      	ldr	r3, [r0, #12]
 8002288:	460f      	mov	r7, r1
 800228a:	7819      	ldrb	r1, [r3, #0]
 800228c:	b083      	sub	sp, #12
 800228e:	2200      	movs	r2, #0
 8002290:	42b9      	cmp	r1, r7
 8002292:	4604      	mov	r4, r0
 8002294:	9201      	str	r2, [sp, #4]
 8002296:	bf18      	it	ne
 8002298:	ae01      	addne	r6, sp, #4
 800229a:	d10a      	bne.n	80022b2 <d_exprlist+0x2e>
 800229c:	e01b      	b.n	80022d6 <d_exprlist+0x52>
 800229e:	f7fd ff93 	bl	80001c8 <d_make_comp>
 80022a2:	6030      	str	r0, [r6, #0]
 80022a4:	f100 0608 	add.w	r6, r0, #8
 80022a8:	b168      	cbz	r0, 80022c6 <d_exprlist+0x42>
 80022aa:	68e3      	ldr	r3, [r4, #12]
 80022ac:	781a      	ldrb	r2, [r3, #0]
 80022ae:	42ba      	cmp	r2, r7
 80022b0:	d00c      	beq.n	80022cc <d_exprlist+0x48>
 80022b2:	4620      	mov	r0, r4
 80022b4:	f7ff fe08 	bl	8001ec8 <d_expression>
 80022b8:	4605      	mov	r5, r0
 80022ba:	212e      	movs	r1, #46	; 0x2e
 80022bc:	4620      	mov	r0, r4
 80022be:	462a      	mov	r2, r5
 80022c0:	2300      	movs	r3, #0
 80022c2:	2d00      	cmp	r5, #0
 80022c4:	d1eb      	bne.n	800229e <d_exprlist+0x1a>
 80022c6:	2000      	movs	r0, #0
 80022c8:	b003      	add	sp, #12
 80022ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80022cc:	9801      	ldr	r0, [sp, #4]
 80022ce:	3301      	adds	r3, #1
 80022d0:	60e3      	str	r3, [r4, #12]
 80022d2:	b003      	add	sp, #12
 80022d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80022d6:	3301      	adds	r3, #1
 80022d8:	60c3      	str	r3, [r0, #12]
 80022da:	212e      	movs	r1, #46	; 0x2e
 80022dc:	4613      	mov	r3, r2
 80022de:	b003      	add	sp, #12
 80022e0:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 80022e4:	f7fd bf70 	b.w	80001c8 <d_make_comp>

080022e8 <d_append_string>:
 80022e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80022ec:	4604      	mov	r4, r0
 80022ee:	4608      	mov	r0, r1
 80022f0:	460d      	mov	r5, r1
 80022f2:	f008 f8bf 	bl	800a474 <strlen>
 80022f6:	b348      	cbz	r0, 800234c <d_append_string+0x64>
 80022f8:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80022fc:	182f      	adds	r7, r5, r0
 80022fe:	f04f 0800 	mov.w	r8, #0
 8002302:	e009      	b.n	8002318 <d_append_string+0x30>
 8002304:	460b      	mov	r3, r1
 8002306:	42bd      	cmp	r5, r7
 8002308:	f101 0101 	add.w	r1, r1, #1
 800230c:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8002310:	54e6      	strb	r6, [r4, r3]
 8002312:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8002316:	d019      	beq.n	800234c <d_append_string+0x64>
 8002318:	29ff      	cmp	r1, #255	; 0xff
 800231a:	f815 6b01 	ldrb.w	r6, [r5], #1
 800231e:	d1f1      	bne.n	8002304 <d_append_string+0x1c>
 8002320:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002324:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8002328:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800232c:	4620      	mov	r0, r4
 800232e:	4798      	blx	r3
 8002330:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8002334:	3301      	adds	r3, #1
 8002336:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800233a:	2300      	movs	r3, #0
 800233c:	2101      	movs	r1, #1
 800233e:	42bd      	cmp	r5, r7
 8002340:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8002344:	54e6      	strb	r6, [r4, r3]
 8002346:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 800234a:	d1e5      	bne.n	8002318 <d_append_string+0x30>
 800234c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08002350 <d_print_comp.part.10>:
 8002350:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002354:	7813      	ldrb	r3, [r2, #0]
 8002356:	b097      	sub	sp, #92	; 0x5c
 8002358:	4615      	mov	r5, r2
 800235a:	4604      	mov	r4, r0
 800235c:	460e      	mov	r6, r1
 800235e:	2b4b      	cmp	r3, #75	; 0x4b
 8002360:	f201 818c 	bhi.w	800367c <d_print_comp.part.10+0x132c>
 8002364:	e8df f013 	tbh	[pc, r3, lsl #1]
 8002368:	03a80488 	.word	0x03a80488
 800236c:	031f03a8 	.word	0x031f03a8
 8002370:	04e004f8 	.word	0x04e004f8
 8002374:	031a0561 	.word	0x031a0561
 8002378:	02e10308 	.word	0x02e10308
 800237c:	029302ba 	.word	0x029302ba
 8002380:	022e026c 	.word	0x022e026c
 8002384:	01e00207 	.word	0x01e00207
 8002388:	019201b9 	.word	0x019201b9
 800238c:	0144016b 	.word	0x0144016b
 8002390:	00f6011d 	.word	0x00f6011d
 8002394:	00a800cf 	.word	0x00a800cf
 8002398:	006b0080 	.word	0x006b0080
 800239c:	006b006b 	.word	0x006b006b
 80023a0:	004c004c 	.word	0x004c004c
 80023a4:	004c004c 	.word	0x004c004c
 80023a8:	004c004c 	.word	0x004c004c
 80023ac:	08ed004c 	.word	0x08ed004c
 80023b0:	004c08ed 	.word	0x004c08ed
 80023b4:	08bf004c 	.word	0x08bf004c
 80023b8:	07b3090f 	.word	0x07b3090f
 80023bc:	07250742 	.word	0x07250742
 80023c0:	072506e2 	.word	0x072506e2
 80023c4:	06ae06ae 	.word	0x06ae06ae
 80023c8:	09150965 	.word	0x09150965
 80023cc:	0898093e 	.word	0x0898093e
 80023d0:	0547055b 	.word	0x0547055b
 80023d4:	0536053b 	.word	0x0536053b
 80023d8:	06700675 	.word	0x06700675
 80023dc:	06310670 	.word	0x06310670
 80023e0:	05fa0631 	.word	0x05fa0631
 80023e4:	05e105ef 	.word	0x05e105ef
 80023e8:	058905b0 	.word	0x058905b0
 80023ec:	08230871 	.word	0x08230871
 80023f0:	098a084a 	.word	0x098a084a
 80023f4:	07ee07c8 	.word	0x07ee07c8
 80023f8:	040c0461 	.word	0x040c0461
 80023fc:	04b503d5 	.word	0x04b503d5
 8002400:	f8d4 2114 	ldr.w	r2, [r4, #276]	; 0x114
 8002404:	ab16      	add	r3, sp, #88	; 0x58
 8002406:	2100      	movs	r1, #0
 8002408:	f843 2d40 	str.w	r2, [r3, #-64]!
 800240c:	f8d4 2110 	ldr.w	r2, [r4, #272]	; 0x110
 8002410:	9507      	str	r5, [sp, #28]
 8002412:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
 8002416:	9108      	str	r1, [sp, #32]
 8002418:	9209      	str	r2, [sp, #36]	; 0x24
 800241a:	686a      	ldr	r2, [r5, #4]
 800241c:	4620      	mov	r0, r4
 800241e:	4631      	mov	r1, r6
 8002420:	f002 fa2c 	bl	800487c <d_print_comp>
 8002424:	9b08      	ldr	r3, [sp, #32]
 8002426:	b923      	cbnz	r3, 8002432 <d_print_comp.part.10+0xe2>
 8002428:	4631      	mov	r1, r6
 800242a:	462a      	mov	r2, r5
 800242c:	4620      	mov	r0, r4
 800242e:	f002 fa31 	bl	8004894 <d_print_mod>
 8002432:	9b06      	ldr	r3, [sp, #24]
 8002434:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
 8002438:	b017      	add	sp, #92	; 0x5c
 800243a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800243e:	f8d0 7114 	ldr.w	r7, [r0, #276]	; 0x114
 8002442:	463a      	mov	r2, r7
 8002444:	2f00      	cmp	r7, #0
 8002446:	d0dd      	beq.n	8002404 <d_print_comp.part.10+0xb4>
 8002448:	6891      	ldr	r1, [r2, #8]
 800244a:	b941      	cbnz	r1, 800245e <d_print_comp.part.10+0x10e>
 800244c:	6851      	ldr	r1, [r2, #4]
 800244e:	7809      	ldrb	r1, [r1, #0]
 8002450:	f1a1 0019 	sub.w	r0, r1, #25
 8002454:	2802      	cmp	r0, #2
 8002456:	d805      	bhi.n	8002464 <d_print_comp.part.10+0x114>
 8002458:	428b      	cmp	r3, r1
 800245a:	f001 854f 	beq.w	8003efc <d_print_comp.part.10+0x1bac>
 800245e:	6812      	ldr	r2, [r2, #0]
 8002460:	2a00      	cmp	r2, #0
 8002462:	d1f1      	bne.n	8002448 <d_print_comp.part.10+0xf8>
 8002464:	463a      	mov	r2, r7
 8002466:	e7cd      	b.n	8002404 <d_print_comp.part.10+0xb4>
 8002468:	6897      	ldr	r7, [r2, #8]
 800246a:	f8d2 9004 	ldr.w	r9, [r2, #4]
 800246e:	2f00      	cmp	r7, #0
 8002470:	d0e2      	beq.n	8002438 <d_print_comp.part.10+0xe8>
 8002472:	2500      	movs	r5, #0
 8002474:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8002478:	46a8      	mov	r8, r5
 800247a:	e009      	b.n	8002490 <d_print_comp.part.10+0x140>
 800247c:	460b      	mov	r3, r1
 800247e:	3101      	adds	r1, #1
 8002480:	3501      	adds	r5, #1
 8002482:	42af      	cmp	r7, r5
 8002484:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8002488:	54e6      	strb	r6, [r4, r3]
 800248a:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 800248e:	d0d3      	beq.n	8002438 <d_print_comp.part.10+0xe8>
 8002490:	29ff      	cmp	r1, #255	; 0xff
 8002492:	f819 6005 	ldrb.w	r6, [r9, r5]
 8002496:	d1f1      	bne.n	800247c <d_print_comp.part.10+0x12c>
 8002498:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800249c:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 80024a0:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80024a4:	4620      	mov	r0, r4
 80024a6:	4798      	blx	r3
 80024a8:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80024ac:	3301      	adds	r3, #1
 80024ae:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80024b2:	2101      	movs	r1, #1
 80024b4:	2300      	movs	r3, #0
 80024b6:	e7e3      	b.n	8002480 <d_print_comp.part.10+0x130>
 80024b8:	4fd6      	ldr	r7, [pc, #856]	; (8002814 <d_print_comp.part.10+0x4c4>)
 80024ba:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80024be:	f107 0a11 	add.w	sl, r7, #17
 80024c2:	f04f 0900 	mov.w	r9, #0
 80024c6:	e00a      	b.n	80024de <d_print_comp.part.10+0x18e>
 80024c8:	460b      	mov	r3, r1
 80024ca:	3101      	adds	r1, #1
 80024cc:	4557      	cmp	r7, sl
 80024ce:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80024d2:	f804 8003 	strb.w	r8, [r4, r3]
 80024d6:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 80024da:	f001 8208 	beq.w	80038ee <d_print_comp.part.10+0x159e>
 80024de:	29ff      	cmp	r1, #255	; 0xff
 80024e0:	f817 8f01 	ldrb.w	r8, [r7, #1]!
 80024e4:	d1f0      	bne.n	80024c8 <d_print_comp.part.10+0x178>
 80024e6:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80024ea:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 80024ee:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80024f2:	4620      	mov	r0, r4
 80024f4:	4798      	blx	r3
 80024f6:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80024fa:	3301      	adds	r3, #1
 80024fc:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8002500:	2101      	movs	r1, #1
 8002502:	2300      	movs	r3, #0
 8002504:	e7e2      	b.n	80024cc <d_print_comp.part.10+0x17c>
 8002506:	4fc4      	ldr	r7, [pc, #784]	; (8002818 <d_print_comp.part.10+0x4c8>)
 8002508:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 800250c:	f107 0a15 	add.w	sl, r7, #21
 8002510:	f04f 0900 	mov.w	r9, #0
 8002514:	e00a      	b.n	800252c <d_print_comp.part.10+0x1dc>
 8002516:	460b      	mov	r3, r1
 8002518:	3101      	adds	r1, #1
 800251a:	4557      	cmp	r7, sl
 800251c:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8002520:	f804 8003 	strb.w	r8, [r4, r3]
 8002524:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8002528:	f001 80ec 	beq.w	8003704 <d_print_comp.part.10+0x13b4>
 800252c:	29ff      	cmp	r1, #255	; 0xff
 800252e:	f817 8f01 	ldrb.w	r8, [r7, #1]!
 8002532:	d1f0      	bne.n	8002516 <d_print_comp.part.10+0x1c6>
 8002534:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002538:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 800253c:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002540:	4620      	mov	r0, r4
 8002542:	4798      	blx	r3
 8002544:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8002548:	3301      	adds	r3, #1
 800254a:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800254e:	2101      	movs	r1, #1
 8002550:	2300      	movs	r3, #0
 8002552:	e7e2      	b.n	800251a <d_print_comp.part.10+0x1ca>
 8002554:	4fb1      	ldr	r7, [pc, #708]	; (800281c <d_print_comp.part.10+0x4cc>)
 8002556:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 800255a:	f107 0a19 	add.w	sl, r7, #25
 800255e:	f04f 0900 	mov.w	r9, #0
 8002562:	e00a      	b.n	800257a <d_print_comp.part.10+0x22a>
 8002564:	460b      	mov	r3, r1
 8002566:	3101      	adds	r1, #1
 8002568:	4557      	cmp	r7, sl
 800256a:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800256e:	f804 8003 	strb.w	r8, [r4, r3]
 8002572:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8002576:	f001 80b4 	beq.w	80036e2 <d_print_comp.part.10+0x1392>
 800257a:	29ff      	cmp	r1, #255	; 0xff
 800257c:	f817 8f01 	ldrb.w	r8, [r7, #1]!
 8002580:	d1f0      	bne.n	8002564 <d_print_comp.part.10+0x214>
 8002582:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002586:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 800258a:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800258e:	4620      	mov	r0, r4
 8002590:	4798      	blx	r3
 8002592:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8002596:	3301      	adds	r3, #1
 8002598:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800259c:	2101      	movs	r1, #1
 800259e:	2300      	movs	r3, #0
 80025a0:	e7e2      	b.n	8002568 <d_print_comp.part.10+0x218>
 80025a2:	4f9f      	ldr	r7, [pc, #636]	; (8002820 <d_print_comp.part.10+0x4d0>)
 80025a4:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80025a8:	f107 0a16 	add.w	sl, r7, #22
 80025ac:	f04f 0900 	mov.w	r9, #0
 80025b0:	e00a      	b.n	80025c8 <d_print_comp.part.10+0x278>
 80025b2:	460b      	mov	r3, r1
 80025b4:	3101      	adds	r1, #1
 80025b6:	4557      	cmp	r7, sl
 80025b8:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80025bc:	f804 8003 	strb.w	r8, [r4, r3]
 80025c0:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 80025c4:	f001 80d7 	beq.w	8003776 <d_print_comp.part.10+0x1426>
 80025c8:	29ff      	cmp	r1, #255	; 0xff
 80025ca:	f817 8f01 	ldrb.w	r8, [r7, #1]!
 80025ce:	d1f0      	bne.n	80025b2 <d_print_comp.part.10+0x262>
 80025d0:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80025d4:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 80025d8:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80025dc:	4620      	mov	r0, r4
 80025de:	4798      	blx	r3
 80025e0:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80025e4:	3301      	adds	r3, #1
 80025e6:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80025ea:	2101      	movs	r1, #1
 80025ec:	2300      	movs	r3, #0
 80025ee:	e7e2      	b.n	80025b6 <d_print_comp.part.10+0x266>
 80025f0:	4f8c      	ldr	r7, [pc, #560]	; (8002824 <d_print_comp.part.10+0x4d4>)
 80025f2:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80025f6:	f107 0a13 	add.w	sl, r7, #19
 80025fa:	f04f 0900 	mov.w	r9, #0
 80025fe:	e00a      	b.n	8002616 <d_print_comp.part.10+0x2c6>
 8002600:	460b      	mov	r3, r1
 8002602:	3101      	adds	r1, #1
 8002604:	4557      	cmp	r7, sl
 8002606:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800260a:	f804 8003 	strb.w	r8, [r4, r3]
 800260e:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8002612:	f001 80a9 	beq.w	8003768 <d_print_comp.part.10+0x1418>
 8002616:	29ff      	cmp	r1, #255	; 0xff
 8002618:	f817 8f01 	ldrb.w	r8, [r7, #1]!
 800261c:	d1f0      	bne.n	8002600 <d_print_comp.part.10+0x2b0>
 800261e:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002622:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8002626:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800262a:	4620      	mov	r0, r4
 800262c:	4798      	blx	r3
 800262e:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8002632:	3301      	adds	r3, #1
 8002634:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8002638:	2101      	movs	r1, #1
 800263a:	2300      	movs	r3, #0
 800263c:	e7e2      	b.n	8002604 <d_print_comp.part.10+0x2b4>
 800263e:	4f7a      	ldr	r7, [pc, #488]	; (8002828 <d_print_comp.part.10+0x4d8>)
 8002640:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8002644:	f107 0a0f 	add.w	sl, r7, #15
 8002648:	f04f 0900 	mov.w	r9, #0
 800264c:	e00a      	b.n	8002664 <d_print_comp.part.10+0x314>
 800264e:	460b      	mov	r3, r1
 8002650:	3101      	adds	r1, #1
 8002652:	4557      	cmp	r7, sl
 8002654:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8002658:	f804 8003 	strb.w	r8, [r4, r3]
 800265c:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8002660:	f001 8090 	beq.w	8003784 <d_print_comp.part.10+0x1434>
 8002664:	29ff      	cmp	r1, #255	; 0xff
 8002666:	f817 8f01 	ldrb.w	r8, [r7, #1]!
 800266a:	d1f0      	bne.n	800264e <d_print_comp.part.10+0x2fe>
 800266c:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002670:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8002674:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002678:	4620      	mov	r0, r4
 800267a:	4798      	blx	r3
 800267c:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8002680:	3301      	adds	r3, #1
 8002682:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8002686:	2101      	movs	r1, #1
 8002688:	2300      	movs	r3, #0
 800268a:	e7e2      	b.n	8002652 <d_print_comp.part.10+0x302>
 800268c:	4f67      	ldr	r7, [pc, #412]	; (800282c <d_print_comp.part.10+0x4dc>)
 800268e:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8002692:	f107 0a1a 	add.w	sl, r7, #26
 8002696:	f04f 0900 	mov.w	r9, #0
 800269a:	e00a      	b.n	80026b2 <d_print_comp.part.10+0x362>
 800269c:	460b      	mov	r3, r1
 800269e:	3101      	adds	r1, #1
 80026a0:	4557      	cmp	r7, sl
 80026a2:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80026a6:	f804 8003 	strb.w	r8, [r4, r3]
 80026aa:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 80026ae:	f001 8011 	beq.w	80036d4 <d_print_comp.part.10+0x1384>
 80026b2:	29ff      	cmp	r1, #255	; 0xff
 80026b4:	f817 8f01 	ldrb.w	r8, [r7, #1]!
 80026b8:	d1f0      	bne.n	800269c <d_print_comp.part.10+0x34c>
 80026ba:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80026be:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 80026c2:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80026c6:	4620      	mov	r0, r4
 80026c8:	4798      	blx	r3
 80026ca:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80026ce:	3301      	adds	r3, #1
 80026d0:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80026d4:	2101      	movs	r1, #1
 80026d6:	2300      	movs	r3, #0
 80026d8:	e7e2      	b.n	80026a0 <d_print_comp.part.10+0x350>
 80026da:	4f55      	ldr	r7, [pc, #340]	; (8002830 <d_print_comp.part.10+0x4e0>)
 80026dc:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80026e0:	f107 0a11 	add.w	sl, r7, #17
 80026e4:	f04f 0900 	mov.w	r9, #0
 80026e8:	e00a      	b.n	8002700 <d_print_comp.part.10+0x3b0>
 80026ea:	460b      	mov	r3, r1
 80026ec:	3101      	adds	r1, #1
 80026ee:	4557      	cmp	r7, sl
 80026f0:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80026f4:	f804 8003 	strb.w	r8, [r4, r3]
 80026f8:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 80026fc:	f001 80a5 	beq.w	800384a <d_print_comp.part.10+0x14fa>
 8002700:	29ff      	cmp	r1, #255	; 0xff
 8002702:	f817 8f01 	ldrb.w	r8, [r7, #1]!
 8002706:	d1f0      	bne.n	80026ea <d_print_comp.part.10+0x39a>
 8002708:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800270c:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8002710:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002714:	4620      	mov	r0, r4
 8002716:	4798      	blx	r3
 8002718:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800271c:	3301      	adds	r3, #1
 800271e:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8002722:	2101      	movs	r1, #1
 8002724:	2300      	movs	r3, #0
 8002726:	e7e2      	b.n	80026ee <d_print_comp.part.10+0x39e>
 8002728:	4f42      	ldr	r7, [pc, #264]	; (8002834 <d_print_comp.part.10+0x4e4>)
 800272a:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 800272e:	f107 0a15 	add.w	sl, r7, #21
 8002732:	f04f 0900 	mov.w	r9, #0
 8002736:	e00a      	b.n	800274e <d_print_comp.part.10+0x3fe>
 8002738:	460b      	mov	r3, r1
 800273a:	3101      	adds	r1, #1
 800273c:	4557      	cmp	r7, sl
 800273e:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8002742:	f804 8003 	strb.w	r8, [r4, r3]
 8002746:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 800274a:	f001 8077 	beq.w	800383c <d_print_comp.part.10+0x14ec>
 800274e:	29ff      	cmp	r1, #255	; 0xff
 8002750:	f817 8f01 	ldrb.w	r8, [r7, #1]!
 8002754:	d1f0      	bne.n	8002738 <d_print_comp.part.10+0x3e8>
 8002756:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800275a:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 800275e:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002762:	4620      	mov	r0, r4
 8002764:	4798      	blx	r3
 8002766:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800276a:	3301      	adds	r3, #1
 800276c:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8002770:	2101      	movs	r1, #1
 8002772:	2300      	movs	r3, #0
 8002774:	e7e2      	b.n	800273c <d_print_comp.part.10+0x3ec>
 8002776:	4f30      	ldr	r7, [pc, #192]	; (8002838 <d_print_comp.part.10+0x4e8>)
 8002778:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 800277c:	f107 0a10 	add.w	sl, r7, #16
 8002780:	f04f 0900 	mov.w	r9, #0
 8002784:	e00a      	b.n	800279c <d_print_comp.part.10+0x44c>
 8002786:	460b      	mov	r3, r1
 8002788:	3101      	adds	r1, #1
 800278a:	4557      	cmp	r7, sl
 800278c:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8002790:	f804 8003 	strb.w	r8, [r4, r3]
 8002794:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8002798:	f001 8049 	beq.w	800382e <d_print_comp.part.10+0x14de>
 800279c:	29ff      	cmp	r1, #255	; 0xff
 800279e:	f817 8f01 	ldrb.w	r8, [r7, #1]!
 80027a2:	d1f0      	bne.n	8002786 <d_print_comp.part.10+0x436>
 80027a4:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80027a8:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 80027ac:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80027b0:	4620      	mov	r0, r4
 80027b2:	4798      	blx	r3
 80027b4:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80027b8:	3301      	adds	r3, #1
 80027ba:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80027be:	2101      	movs	r1, #1
 80027c0:	2300      	movs	r3, #0
 80027c2:	e7e2      	b.n	800278a <d_print_comp.part.10+0x43a>
 80027c4:	4f1d      	ldr	r7, [pc, #116]	; (800283c <d_print_comp.part.10+0x4ec>)
 80027c6:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80027ca:	f107 0a12 	add.w	sl, r7, #18
 80027ce:	f04f 0900 	mov.w	r9, #0
 80027d2:	e00a      	b.n	80027ea <d_print_comp.part.10+0x49a>
 80027d4:	460b      	mov	r3, r1
 80027d6:	3101      	adds	r1, #1
 80027d8:	4557      	cmp	r7, sl
 80027da:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80027de:	f804 8003 	strb.w	r8, [r4, r3]
 80027e2:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 80027e6:	f001 801b 	beq.w	8003820 <d_print_comp.part.10+0x14d0>
 80027ea:	29ff      	cmp	r1, #255	; 0xff
 80027ec:	f817 8f01 	ldrb.w	r8, [r7, #1]!
 80027f0:	d1f0      	bne.n	80027d4 <d_print_comp.part.10+0x484>
 80027f2:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80027f6:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 80027fa:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80027fe:	4620      	mov	r0, r4
 8002800:	4798      	blx	r3
 8002802:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8002806:	3301      	adds	r3, #1
 8002808:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800280c:	2101      	movs	r1, #1
 800280e:	2300      	movs	r3, #0
 8002810:	e7e2      	b.n	80027d8 <d_print_comp.part.10+0x488>
 8002812:	bf00      	nop
 8002814:	0800b2fb 	.word	0x0800b2fb
 8002818:	0800b2e3 	.word	0x0800b2e3
 800281c:	0800b2c7 	.word	0x0800b2c7
 8002820:	0800b2af 	.word	0x0800b2af
 8002824:	0800b29b 	.word	0x0800b29b
 8002828:	0800b28b 	.word	0x0800b28b
 800282c:	0800b26f 	.word	0x0800b26f
 8002830:	0800b25b 	.word	0x0800b25b
 8002834:	0800b257 	.word	0x0800b257
 8002838:	0800b243 	.word	0x0800b243
 800283c:	0800b22f 	.word	0x0800b22f
 8002840:	4fc9      	ldr	r7, [pc, #804]	; (8002b68 <d_print_comp.part.10+0x818>)
 8002842:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8002846:	f107 0a0d 	add.w	sl, r7, #13
 800284a:	f04f 0900 	mov.w	r9, #0
 800284e:	e00a      	b.n	8002866 <d_print_comp.part.10+0x516>
 8002850:	460b      	mov	r3, r1
 8002852:	3101      	adds	r1, #1
 8002854:	4557      	cmp	r7, sl
 8002856:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800285a:	f804 8003 	strb.w	r8, [r4, r3]
 800285e:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8002862:	f000 87cf 	beq.w	8003804 <d_print_comp.part.10+0x14b4>
 8002866:	29ff      	cmp	r1, #255	; 0xff
 8002868:	f817 8f01 	ldrb.w	r8, [r7, #1]!
 800286c:	d1f0      	bne.n	8002850 <d_print_comp.part.10+0x500>
 800286e:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002872:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8002876:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800287a:	4620      	mov	r0, r4
 800287c:	4798      	blx	r3
 800287e:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8002882:	3301      	adds	r3, #1
 8002884:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8002888:	2101      	movs	r1, #1
 800288a:	2300      	movs	r3, #0
 800288c:	e7e2      	b.n	8002854 <d_print_comp.part.10+0x504>
 800288e:	4fb7      	ldr	r7, [pc, #732]	; (8002b6c <d_print_comp.part.10+0x81c>)
 8002890:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8002894:	f107 0a18 	add.w	sl, r7, #24
 8002898:	f04f 0900 	mov.w	r9, #0
 800289c:	e00a      	b.n	80028b4 <d_print_comp.part.10+0x564>
 800289e:	460b      	mov	r3, r1
 80028a0:	3101      	adds	r1, #1
 80028a2:	4557      	cmp	r7, sl
 80028a4:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80028a8:	f804 8003 	strb.w	r8, [r4, r3]
 80028ac:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 80028b0:	f000 877d 	beq.w	80037ae <d_print_comp.part.10+0x145e>
 80028b4:	29ff      	cmp	r1, #255	; 0xff
 80028b6:	f817 8f01 	ldrb.w	r8, [r7, #1]!
 80028ba:	d1f0      	bne.n	800289e <d_print_comp.part.10+0x54e>
 80028bc:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80028c0:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 80028c4:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80028c8:	4620      	mov	r0, r4
 80028ca:	4798      	blx	r3
 80028cc:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80028d0:	3301      	adds	r3, #1
 80028d2:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80028d6:	2101      	movs	r1, #1
 80028d8:	2300      	movs	r3, #0
 80028da:	e7e2      	b.n	80028a2 <d_print_comp.part.10+0x552>
 80028dc:	4fa4      	ldr	r7, [pc, #656]	; (8002b70 <d_print_comp.part.10+0x820>)
 80028de:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80028e2:	f107 0a08 	add.w	sl, r7, #8
 80028e6:	f04f 0900 	mov.w	r9, #0
 80028ea:	e00a      	b.n	8002902 <d_print_comp.part.10+0x5b2>
 80028ec:	460b      	mov	r3, r1
 80028ee:	3101      	adds	r1, #1
 80028f0:	4557      	cmp	r7, sl
 80028f2:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80028f6:	f804 8003 	strb.w	r8, [r4, r3]
 80028fa:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 80028fe:	f000 874f 	beq.w	80037a0 <d_print_comp.part.10+0x1450>
 8002902:	29ff      	cmp	r1, #255	; 0xff
 8002904:	f817 8f01 	ldrb.w	r8, [r7, #1]!
 8002908:	d1f0      	bne.n	80028ec <d_print_comp.part.10+0x59c>
 800290a:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800290e:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8002912:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002916:	4620      	mov	r0, r4
 8002918:	4798      	blx	r3
 800291a:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800291e:	3301      	adds	r3, #1
 8002920:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8002924:	2101      	movs	r1, #1
 8002926:	2300      	movs	r3, #0
 8002928:	e7e2      	b.n	80028f0 <d_print_comp.part.10+0x5a0>
 800292a:	4f92      	ldr	r7, [pc, #584]	; (8002b74 <d_print_comp.part.10+0x824>)
 800292c:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8002930:	f107 0a0b 	add.w	sl, r7, #11
 8002934:	f04f 0900 	mov.w	r9, #0
 8002938:	e00a      	b.n	8002950 <d_print_comp.part.10+0x600>
 800293a:	460b      	mov	r3, r1
 800293c:	3101      	adds	r1, #1
 800293e:	4557      	cmp	r7, sl
 8002940:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8002944:	f804 8003 	strb.w	r8, [r4, r3]
 8002948:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 800294c:	f000 8721 	beq.w	8003792 <d_print_comp.part.10+0x1442>
 8002950:	29ff      	cmp	r1, #255	; 0xff
 8002952:	f817 8f01 	ldrb.w	r8, [r7, #1]!
 8002956:	d1f0      	bne.n	800293a <d_print_comp.part.10+0x5ea>
 8002958:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800295c:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8002960:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002964:	4620      	mov	r0, r4
 8002966:	4798      	blx	r3
 8002968:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800296c:	3301      	adds	r3, #1
 800296e:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8002972:	2101      	movs	r1, #1
 8002974:	2300      	movs	r3, #0
 8002976:	e7e2      	b.n	800293e <d_print_comp.part.10+0x5ee>
 8002978:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 800297c:	29ff      	cmp	r1, #255	; 0xff
 800297e:	f001 82c4 	beq.w	8003f0a <d_print_comp.part.10+0x1bba>
 8002982:	1c4a      	adds	r2, r1, #1
 8002984:	237e      	movs	r3, #126	; 0x7e
 8002986:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 800298a:	5463      	strb	r3, [r4, r1]
 800298c:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8002990:	4631      	mov	r1, r6
 8002992:	68aa      	ldr	r2, [r5, #8]
 8002994:	4620      	mov	r0, r4
 8002996:	f001 ff71 	bl	800487c <d_print_comp>
 800299a:	e54d      	b.n	8002438 <d_print_comp.part.10+0xe8>
 800299c:	4631      	mov	r1, r6
 800299e:	6892      	ldr	r2, [r2, #8]
 80029a0:	f001 ff6c 	bl	800487c <d_print_comp>
 80029a4:	e548      	b.n	8002438 <d_print_comp.part.10+0xe8>
 80029a6:	2200      	movs	r2, #0
 80029a8:	f8d0 3114 	ldr.w	r3, [r0, #276]	; 0x114
 80029ac:	f8c0 2114 	str.w	r2, [r0, #276]	; 0x114
 80029b0:	686f      	ldr	r7, [r5, #4]
 80029b2:	9302      	str	r3, [sp, #8]
 80029b4:	2f00      	cmp	r7, #0
 80029b6:	f001 8503 	beq.w	80043c0 <d_print_comp.part.10+0x2070>
 80029ba:	a906      	add	r1, sp, #24
 80029bc:	f8d0 a110 	ldr.w	sl, [r0, #272]	; 0x110
 80029c0:	9101      	str	r1, [sp, #4]
 80029c2:	4690      	mov	r8, r2
 80029c4:	4694      	mov	ip, r2
 80029c6:	460b      	mov	r3, r1
 80029c8:	7839      	ldrb	r1, [r7, #0]
 80029ca:	601a      	str	r2, [r3, #0]
 80029cc:	f1a1 001c 	sub.w	r0, r1, #28
 80029d0:	2804      	cmp	r0, #4
 80029d2:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
 80029d6:	605f      	str	r7, [r3, #4]
 80029d8:	f8c3 c008 	str.w	ip, [r3, #8]
 80029dc:	f8c3 a00c 	str.w	sl, [r3, #12]
 80029e0:	461a      	mov	r2, r3
 80029e2:	f108 0801 	add.w	r8, r8, #1
 80029e6:	f103 0310 	add.w	r3, r3, #16
 80029ea:	f240 864c 	bls.w	8003686 <d_print_comp.part.10+0x1336>
 80029ee:	2904      	cmp	r1, #4
 80029f0:	f001 8633 	beq.w	800465a <d_print_comp.part.10+0x230a>
 80029f4:	2902      	cmp	r1, #2
 80029f6:	d13d      	bne.n	8002a74 <d_print_comp.part.10+0x724>
 80029f8:	f8d7 b008 	ldr.w	fp, [r7, #8]
 80029fc:	f89b 3000 	ldrb.w	r3, [fp]
 8002a00:	2b45      	cmp	r3, #69	; 0x45
 8002a02:	bf08      	it	eq
 8002a04:	f8db b004 	ldreq.w	fp, [fp, #4]
 8002a08:	f89b 3000 	ldrb.w	r3, [fp]
 8002a0c:	3b1c      	subs	r3, #28
 8002a0e:	2b04      	cmp	r3, #4
 8002a10:	d830      	bhi.n	8002a74 <d_print_comp.part.10+0x724>
 8002a12:	f1b8 0f04 	cmp.w	r8, #4
 8002a16:	f001 8679 	beq.w	800470c <d_print_comp.part.10+0x23bc>
 8002a1a:	9a01      	ldr	r2, [sp, #4]
 8002a1c:	4623      	mov	r3, r4
 8002a1e:	eb02 1c08 	add.w	ip, r2, r8, lsl #4
 8002a22:	4629      	mov	r1, r5
 8002a24:	4632      	mov	r2, r6
 8002a26:	465d      	mov	r5, fp
 8002a28:	4656      	mov	r6, sl
 8002a2a:	4664      	mov	r4, ip
 8002a2c:	468b      	mov	fp, r1
 8002a2e:	4692      	mov	sl, r2
 8002a30:	4699      	mov	r9, r3
 8002a32:	e003      	b.n	8002a3c <d_print_comp.part.10+0x6ec>
 8002a34:	f1b8 0f04 	cmp.w	r8, #4
 8002a38:	f001 8667 	beq.w	800470a <d_print_comp.part.10+0x23ba>
 8002a3c:	e91c 000f 	ldmdb	ip, {r0, r1, r2, r3}
 8002a40:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8002a44:	f1a4 0310 	sub.w	r3, r4, #16
 8002a48:	6023      	str	r3, [r4, #0]
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	e90c 0048 	stmdb	ip, {r3, r6}
 8002a50:	f8c9 4114 	str.w	r4, [r9, #276]	; 0x114
 8002a54:	f84c 5c0c 	str.w	r5, [ip, #-12]
 8002a58:	686d      	ldr	r5, [r5, #4]
 8002a5a:	782b      	ldrb	r3, [r5, #0]
 8002a5c:	3b1c      	subs	r3, #28
 8002a5e:	2b04      	cmp	r3, #4
 8002a60:	f108 0801 	add.w	r8, r8, #1
 8002a64:	f10c 0c10 	add.w	ip, ip, #16
 8002a68:	f104 0410 	add.w	r4, r4, #16
 8002a6c:	d9e2      	bls.n	8002a34 <d_print_comp.part.10+0x6e4>
 8002a6e:	464c      	mov	r4, r9
 8002a70:	4656      	mov	r6, sl
 8002a72:	465d      	mov	r5, fp
 8002a74:	68aa      	ldr	r2, [r5, #8]
 8002a76:	4620      	mov	r0, r4
 8002a78:	4631      	mov	r1, r6
 8002a7a:	f001 feff 	bl	800487c <d_print_comp>
 8002a7e:	783b      	ldrb	r3, [r7, #0]
 8002a80:	2b04      	cmp	r3, #4
 8002a82:	bf04      	itt	eq
 8002a84:	9b04      	ldreq	r3, [sp, #16]
 8002a86:	f8c4 3110 	streq.w	r3, [r4, #272]	; 0x110
 8002a8a:	f1b8 0f00 	cmp.w	r8, #0
 8002a8e:	d00f      	beq.n	8002ab0 <d_print_comp.part.10+0x760>
 8002a90:	9a01      	ldr	r2, [sp, #4]
 8002a92:	4647      	mov	r7, r8
 8002a94:	eb02 1508 	add.w	r5, r2, r8, lsl #4
 8002a98:	f04f 0920 	mov.w	r9, #32
 8002a9c:	46b0      	mov	r8, r6
 8002a9e:	f855 6c08 	ldr.w	r6, [r5, #-8]
 8002aa2:	3f01      	subs	r7, #1
 8002aa4:	2e00      	cmp	r6, #0
 8002aa6:	f001 8477 	beq.w	8004398 <d_print_comp.part.10+0x2048>
 8002aaa:	3d10      	subs	r5, #16
 8002aac:	2f00      	cmp	r7, #0
 8002aae:	d1f6      	bne.n	8002a9e <d_print_comp.part.10+0x74e>
 8002ab0:	9902      	ldr	r1, [sp, #8]
 8002ab2:	f8c4 1114 	str.w	r1, [r4, #276]	; 0x114
 8002ab6:	e4bf      	b.n	8002438 <d_print_comp.part.10+0xe8>
 8002ab8:	4631      	mov	r1, r6
 8002aba:	6852      	ldr	r2, [r2, #4]
 8002abc:	f001 fede 	bl	800487c <d_print_comp>
 8002ac0:	f016 0904 	ands.w	r9, r6, #4
 8002ac4:	f040 85ec 	bne.w	80036a0 <d_print_comp.part.10+0x1350>
 8002ac8:	4f2b      	ldr	r7, [pc, #172]	; (8002b78 <d_print_comp.part.10+0x828>)
 8002aca:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8002ace:	f107 0a02 	add.w	sl, r7, #2
 8002ad2:	e00a      	b.n	8002aea <d_print_comp.part.10+0x79a>
 8002ad4:	460b      	mov	r3, r1
 8002ad6:	3101      	adds	r1, #1
 8002ad8:	4557      	cmp	r7, sl
 8002ada:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8002ade:	f804 8003 	strb.w	r8, [r4, r3]
 8002ae2:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8002ae6:	f000 85e7 	beq.w	80036b8 <d_print_comp.part.10+0x1368>
 8002aea:	29ff      	cmp	r1, #255	; 0xff
 8002aec:	f817 8f01 	ldrb.w	r8, [r7, #1]!
 8002af0:	d1f0      	bne.n	8002ad4 <d_print_comp.part.10+0x784>
 8002af2:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002af6:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8002afa:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002afe:	4620      	mov	r0, r4
 8002b00:	4798      	blx	r3
 8002b02:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8002b06:	3301      	adds	r3, #1
 8002b08:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8002b0c:	2101      	movs	r1, #1
 8002b0e:	2300      	movs	r3, #0
 8002b10:	e7e2      	b.n	8002ad8 <d_print_comp.part.10+0x788>
 8002b12:	4f1a      	ldr	r7, [pc, #104]	; (8002b7c <d_print_comp.part.10+0x82c>)
 8002b14:	6852      	ldr	r2, [r2, #4]
 8002b16:	4631      	mov	r1, r6
 8002b18:	f001 feb0 	bl	800487c <d_print_comp>
 8002b1c:	f107 0a05 	add.w	sl, r7, #5
 8002b20:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8002b24:	f04f 0900 	mov.w	r9, #0
 8002b28:	e00a      	b.n	8002b40 <d_print_comp.part.10+0x7f0>
 8002b2a:	460b      	mov	r3, r1
 8002b2c:	3101      	adds	r1, #1
 8002b2e:	4557      	cmp	r7, sl
 8002b30:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8002b34:	f804 8003 	strb.w	r8, [r4, r3]
 8002b38:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8002b3c:	f000 87b2 	beq.w	8003aa4 <d_print_comp.part.10+0x1754>
 8002b40:	29ff      	cmp	r1, #255	; 0xff
 8002b42:	f817 8f01 	ldrb.w	r8, [r7, #1]!
 8002b46:	d1f0      	bne.n	8002b2a <d_print_comp.part.10+0x7da>
 8002b48:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002b4c:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8002b50:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002b54:	4620      	mov	r0, r4
 8002b56:	4798      	blx	r3
 8002b58:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8002b5c:	3301      	adds	r3, #1
 8002b5e:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8002b62:	2101      	movs	r1, #1
 8002b64:	2300      	movs	r3, #0
 8002b66:	e7e2      	b.n	8002b2e <d_print_comp.part.10+0x7de>
 8002b68:	0800b21f 	.word	0x0800b21f
 8002b6c:	0800b1fb 	.word	0x0800b1fb
 8002b70:	0800b1ef 	.word	0x0800b1ef
 8002b74:	0800b1e3 	.word	0x0800b1e3
 8002b78:	0800b1bb 	.word	0x0800b1bb
 8002b7c:	0800b1b3 	.word	0x0800b1b3
 8002b80:	6851      	ldr	r1, [r2, #4]
 8002b82:	f7fd fe29 	bl	80007d8 <d_find_pack>
 8002b86:	2800      	cmp	r0, #0
 8002b88:	f001 856f 	beq.w	800466a <d_print_comp.part.10+0x231a>
 8002b8c:	f04f 0800 	mov.w	r8, #0
 8002b90:	7803      	ldrb	r3, [r0, #0]
 8002b92:	2b2f      	cmp	r3, #47	; 0x2f
 8002b94:	f040 87ca 	bne.w	8003b2c <d_print_comp.part.10+0x17dc>
 8002b98:	6843      	ldr	r3, [r0, #4]
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	f000 87c6 	beq.w	8003b2c <d_print_comp.part.10+0x17dc>
 8002ba0:	6880      	ldr	r0, [r0, #8]
 8002ba2:	f108 0801 	add.w	r8, r8, #1
 8002ba6:	2800      	cmp	r0, #0
 8002ba8:	d1f2      	bne.n	8002b90 <d_print_comp.part.10+0x840>
 8002baa:	686d      	ldr	r5, [r5, #4]
 8002bac:	9501      	str	r5, [sp, #4]
 8002bae:	2700      	movs	r7, #0
 8002bb0:	f108 33ff 	add.w	r3, r8, #4294967295
 8002bb4:	f8df a3cc 	ldr.w	sl, [pc, #972]	; 8002f84 <d_print_comp.part.10+0xc34>
 8002bb8:	9302      	str	r3, [sp, #8]
 8002bba:	46b9      	mov	r9, r7
 8002bbc:	f8c4 711c 	str.w	r7, [r4, #284]	; 0x11c
 8002bc0:	4620      	mov	r0, r4
 8002bc2:	4631      	mov	r1, r6
 8002bc4:	9a01      	ldr	r2, [sp, #4]
 8002bc6:	f001 fe59 	bl	800487c <d_print_comp>
 8002bca:	9b02      	ldr	r3, [sp, #8]
 8002bcc:	42bb      	cmp	r3, r7
 8002bce:	dd28      	ble.n	8002c22 <d_print_comp.part.10+0x8d2>
 8002bd0:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8002bd4:	f8df b3b0 	ldr.w	fp, [pc, #944]	; 8002f88 <d_print_comp.part.10+0xc38>
 8002bd8:	e009      	b.n	8002bee <d_print_comp.part.10+0x89e>
 8002bda:	460b      	mov	r3, r1
 8002bdc:	45d3      	cmp	fp, sl
 8002bde:	f101 0101 	add.w	r1, r1, #1
 8002be2:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8002be6:	54e5      	strb	r5, [r4, r3]
 8002be8:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 8002bec:	d019      	beq.n	8002c22 <d_print_comp.part.10+0x8d2>
 8002bee:	29ff      	cmp	r1, #255	; 0xff
 8002bf0:	f81b 5f01 	ldrb.w	r5, [fp, #1]!
 8002bf4:	d1f1      	bne.n	8002bda <d_print_comp.part.10+0x88a>
 8002bf6:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002bfa:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8002bfe:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002c02:	4620      	mov	r0, r4
 8002c04:	4798      	blx	r3
 8002c06:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8002c0a:	3301      	adds	r3, #1
 8002c0c:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8002c10:	2300      	movs	r3, #0
 8002c12:	2101      	movs	r1, #1
 8002c14:	45d3      	cmp	fp, sl
 8002c16:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8002c1a:	54e5      	strb	r5, [r4, r3]
 8002c1c:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 8002c20:	d1e5      	bne.n	8002bee <d_print_comp.part.10+0x89e>
 8002c22:	3701      	adds	r7, #1
 8002c24:	4547      	cmp	r7, r8
 8002c26:	d1c9      	bne.n	8002bbc <d_print_comp.part.10+0x86c>
 8002c28:	e406      	b.n	8002438 <d_print_comp.part.10+0xe8>
 8002c2a:	4fd0      	ldr	r7, [pc, #832]	; (8002f6c <d_print_comp.part.10+0xc1c>)
 8002c2c:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8002c30:	f107 0a1a 	add.w	sl, r7, #26
 8002c34:	f04f 0900 	mov.w	r9, #0
 8002c38:	e00a      	b.n	8002c50 <d_print_comp.part.10+0x900>
 8002c3a:	460b      	mov	r3, r1
 8002c3c:	3101      	adds	r1, #1
 8002c3e:	4557      	cmp	r7, sl
 8002c40:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8002c44:	f804 8003 	strb.w	r8, [r4, r3]
 8002c48:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8002c4c:	f000 8604 	beq.w	8003858 <d_print_comp.part.10+0x1508>
 8002c50:	29ff      	cmp	r1, #255	; 0xff
 8002c52:	f817 8f01 	ldrb.w	r8, [r7, #1]!
 8002c56:	d1f0      	bne.n	8002c3a <d_print_comp.part.10+0x8ea>
 8002c58:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002c5c:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8002c60:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002c64:	4620      	mov	r0, r4
 8002c66:	4798      	blx	r3
 8002c68:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8002c6c:	3301      	adds	r3, #1
 8002c6e:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8002c72:	2101      	movs	r1, #1
 8002c74:	2300      	movs	r3, #0
 8002c76:	e7e2      	b.n	8002c3e <d_print_comp.part.10+0x8ee>
 8002c78:	f016 0604 	ands.w	r6, r6, #4
 8002c7c:	f041 81ae 	bne.w	8003fdc <d_print_comp.part.10+0x1c8c>
 8002c80:	6897      	ldr	r7, [r2, #8]
 8002c82:	f8d2 9004 	ldr.w	r9, [r2, #4]
 8002c86:	2f00      	cmp	r7, #0
 8002c88:	f43f abd6 	beq.w	8002438 <d_print_comp.part.10+0xe8>
 8002c8c:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8002c90:	46b0      	mov	r8, r6
 8002c92:	e00a      	b.n	8002caa <d_print_comp.part.10+0x95a>
 8002c94:	460b      	mov	r3, r1
 8002c96:	3101      	adds	r1, #1
 8002c98:	3601      	adds	r6, #1
 8002c9a:	42b7      	cmp	r7, r6
 8002c9c:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8002ca0:	54e5      	strb	r5, [r4, r3]
 8002ca2:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 8002ca6:	f43f abc7 	beq.w	8002438 <d_print_comp.part.10+0xe8>
 8002caa:	29ff      	cmp	r1, #255	; 0xff
 8002cac:	f819 5006 	ldrb.w	r5, [r9, r6]
 8002cb0:	d1f0      	bne.n	8002c94 <d_print_comp.part.10+0x944>
 8002cb2:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002cb6:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8002cba:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002cbe:	4620      	mov	r0, r4
 8002cc0:	4798      	blx	r3
 8002cc2:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8002cc6:	3301      	adds	r3, #1
 8002cc8:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8002ccc:	2101      	movs	r1, #1
 8002cce:	2300      	movs	r3, #0
 8002cd0:	e7e2      	b.n	8002c98 <d_print_comp.part.10+0x948>
 8002cd2:	4fa7      	ldr	r7, [pc, #668]	; (8002f70 <d_print_comp.part.10+0xc20>)
 8002cd4:	6852      	ldr	r2, [r2, #4]
 8002cd6:	4631      	mov	r1, r6
 8002cd8:	f001 fdd0 	bl	800487c <d_print_comp>
 8002cdc:	f107 0a08 	add.w	sl, r7, #8
 8002ce0:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8002ce4:	f04f 0900 	mov.w	r9, #0
 8002ce8:	e00a      	b.n	8002d00 <d_print_comp.part.10+0x9b0>
 8002cea:	460b      	mov	r3, r1
 8002cec:	3101      	adds	r1, #1
 8002cee:	4557      	cmp	r7, sl
 8002cf0:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8002cf4:	f804 8003 	strb.w	r8, [r4, r3]
 8002cf8:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8002cfc:	f000 86e5 	beq.w	8003aca <d_print_comp.part.10+0x177a>
 8002d00:	29ff      	cmp	r1, #255	; 0xff
 8002d02:	f817 8f01 	ldrb.w	r8, [r7, #1]!
 8002d06:	d1f0      	bne.n	8002cea <d_print_comp.part.10+0x99a>
 8002d08:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002d0c:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8002d10:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002d14:	4620      	mov	r0, r4
 8002d16:	4798      	blx	r3
 8002d18:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8002d1c:	3301      	adds	r3, #1
 8002d1e:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8002d22:	2101      	movs	r1, #1
 8002d24:	2300      	movs	r3, #0
 8002d26:	e7e2      	b.n	8002cee <d_print_comp.part.10+0x99e>
 8002d28:	1d11      	adds	r1, r2, #4
 8002d2a:	f7fd fd33 	bl	8000794 <d_lookup_template_argument.isra.6>
 8002d2e:	2800      	cmp	r0, #0
 8002d30:	f001 8013 	beq.w	8003d5a <d_print_comp.part.10+0x1a0a>
 8002d34:	7803      	ldrb	r3, [r0, #0]
 8002d36:	2b2f      	cmp	r3, #47	; 0x2f
 8002d38:	f001 8002 	beq.w	8003d40 <d_print_comp.part.10+0x19f0>
 8002d3c:	f8d4 5110 	ldr.w	r5, [r4, #272]	; 0x110
 8002d40:	682b      	ldr	r3, [r5, #0]
 8002d42:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
 8002d46:	4602      	mov	r2, r0
 8002d48:	4631      	mov	r1, r6
 8002d4a:	4620      	mov	r0, r4
 8002d4c:	f001 fd96 	bl	800487c <d_print_comp>
 8002d50:	f8c4 5110 	str.w	r5, [r4, #272]	; 0x110
 8002d54:	f7ff bb70 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8002d58:	2300      	movs	r3, #0
 8002d5a:	f8d0 8114 	ldr.w	r8, [r0, #276]	; 0x114
 8002d5e:	f8c0 3114 	str.w	r3, [r0, #276]	; 0x114
 8002d62:	6857      	ldr	r7, [r2, #4]
 8002d64:	0772      	lsls	r2, r6, #29
 8002d66:	d505      	bpl.n	8002d74 <d_print_comp.part.10+0xa24>
 8002d68:	783b      	ldrb	r3, [r7, #0]
 8002d6a:	b91b      	cbnz	r3, 8002d74 <d_print_comp.part.10+0xa24>
 8002d6c:	68ba      	ldr	r2, [r7, #8]
 8002d6e:	2a06      	cmp	r2, #6
 8002d70:	f001 83bb 	beq.w	80044ea <d_print_comp.part.10+0x219a>
 8002d74:	463a      	mov	r2, r7
 8002d76:	4620      	mov	r0, r4
 8002d78:	4631      	mov	r1, r6
 8002d7a:	f001 fd7f 	bl	800487c <d_print_comp>
 8002d7e:	f894 3104 	ldrb.w	r3, [r4, #260]	; 0x104
 8002d82:	2b3c      	cmp	r3, #60	; 0x3c
 8002d84:	f001 832f 	beq.w	80043e6 <d_print_comp.part.10+0x2096>
 8002d88:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8002d8c:	2bff      	cmp	r3, #255	; 0xff
 8002d8e:	f001 822a 	beq.w	80041e6 <d_print_comp.part.10+0x1e96>
 8002d92:	1c59      	adds	r1, r3, #1
 8002d94:	223c      	movs	r2, #60	; 0x3c
 8002d96:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8002d9a:	54e2      	strb	r2, [r4, r3]
 8002d9c:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 8002da0:	4631      	mov	r1, r6
 8002da2:	68aa      	ldr	r2, [r5, #8]
 8002da4:	4620      	mov	r0, r4
 8002da6:	f001 fd69 	bl	800487c <d_print_comp>
 8002daa:	f894 3104 	ldrb.w	r3, [r4, #260]	; 0x104
 8002dae:	2b3e      	cmp	r3, #62	; 0x3e
 8002db0:	f001 830b 	beq.w	80043ca <d_print_comp.part.10+0x207a>
 8002db4:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8002db8:	2bff      	cmp	r3, #255	; 0xff
 8002dba:	f001 8201 	beq.w	80041c0 <d_print_comp.part.10+0x1e70>
 8002dbe:	1c59      	adds	r1, r3, #1
 8002dc0:	223e      	movs	r2, #62	; 0x3e
 8002dc2:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8002dc6:	54e2      	strb	r2, [r4, r3]
 8002dc8:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 8002dcc:	f8c4 8114 	str.w	r8, [r4, #276]	; 0x114
 8002dd0:	f7ff bb32 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8002dd4:	2301      	movs	r3, #1
 8002dd6:	f8c0 3118 	str.w	r3, [r0, #280]	; 0x118
 8002dda:	f7ff bb2d 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8002dde:	f8d2 8008 	ldr.w	r8, [r2, #8]
 8002de2:	f898 3000 	ldrb.w	r3, [r8]
 8002de6:	2b37      	cmp	r3, #55	; 0x37
 8002de8:	f000 875d 	beq.w	8003ca6 <d_print_comp.part.10+0x1956>
 8002dec:	2301      	movs	r3, #1
 8002dee:	f8c4 3118 	str.w	r3, [r4, #280]	; 0x118
 8002df2:	f7ff bb21 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8002df6:	6857      	ldr	r7, [r2, #4]
 8002df8:	6895      	ldr	r5, [r2, #8]
 8002dfa:	783b      	ldrb	r3, [r7, #0]
 8002dfc:	2b31      	cmp	r3, #49	; 0x31
 8002dfe:	f001 8003 	beq.w	8003e08 <d_print_comp.part.10+0x1ab8>
 8002e02:	2b33      	cmp	r3, #51	; 0x33
 8002e04:	f001 8046 	beq.w	8003e94 <d_print_comp.part.10+0x1b44>
 8002e08:	463a      	mov	r2, r7
 8002e0a:	4631      	mov	r1, r6
 8002e0c:	f002 fb98 	bl	8005540 <d_print_expr_op>
 8002e10:	4620      	mov	r0, r4
 8002e12:	4631      	mov	r1, r6
 8002e14:	462a      	mov	r2, r5
 8002e16:	f002 fbcd 	bl	80055b4 <d_print_subexpr>
 8002e1a:	f7ff bb0d 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8002e1e:	4631      	mov	r1, r6
 8002e20:	6852      	ldr	r2, [r2, #4]
 8002e22:	f002 fb8d 	bl	8005540 <d_print_expr_op>
 8002e26:	f7ff bb07 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8002e2a:	6857      	ldr	r7, [r2, #4]
 8002e2c:	2f00      	cmp	r7, #0
 8002e2e:	f040 86d4 	bne.w	8003bda <d_print_comp.part.10+0x188a>
 8002e32:	4d50      	ldr	r5, [pc, #320]	; (8002f74 <d_print_comp.part.10+0xc24>)
 8002e34:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8002e38:	f105 0804 	add.w	r8, r5, #4
 8002e3c:	e009      	b.n	8002e52 <d_print_comp.part.10+0xb02>
 8002e3e:	460b      	mov	r3, r1
 8002e40:	3101      	adds	r1, #1
 8002e42:	4545      	cmp	r5, r8
 8002e44:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8002e48:	54e6      	strb	r6, [r4, r3]
 8002e4a:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8002e4e:	f43f aaf3 	beq.w	8002438 <d_print_comp.part.10+0xe8>
 8002e52:	29ff      	cmp	r1, #255	; 0xff
 8002e54:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8002e58:	d1f1      	bne.n	8002e3e <d_print_comp.part.10+0xaee>
 8002e5a:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002e5e:	f884 70ff 	strb.w	r7, [r4, #255]	; 0xff
 8002e62:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002e66:	4620      	mov	r0, r4
 8002e68:	4798      	blx	r3
 8002e6a:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8002e6e:	3301      	adds	r3, #1
 8002e70:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8002e74:	2101      	movs	r1, #1
 8002e76:	2300      	movs	r3, #0
 8002e78:	e7e3      	b.n	8002e42 <d_print_comp.part.10+0xaf2>
 8002e7a:	4f3f      	ldr	r7, [pc, #252]	; (8002f78 <d_print_comp.part.10+0xc28>)
 8002e7c:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8002e80:	f107 0a0a 	add.w	sl, r7, #10
 8002e84:	f04f 0900 	mov.w	r9, #0
 8002e88:	e00a      	b.n	8002ea0 <d_print_comp.part.10+0xb50>
 8002e8a:	460b      	mov	r3, r1
 8002e8c:	3101      	adds	r1, #1
 8002e8e:	4557      	cmp	r7, sl
 8002e90:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8002e94:	f804 8003 	strb.w	r8, [r4, r3]
 8002e98:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8002e9c:	f000 85e8 	beq.w	8003a70 <d_print_comp.part.10+0x1720>
 8002ea0:	29ff      	cmp	r1, #255	; 0xff
 8002ea2:	f817 8f01 	ldrb.w	r8, [r7, #1]!
 8002ea6:	d1f0      	bne.n	8002e8a <d_print_comp.part.10+0xb3a>
 8002ea8:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002eac:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8002eb0:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002eb4:	4620      	mov	r0, r4
 8002eb6:	4798      	blx	r3
 8002eb8:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8002ebc:	3301      	adds	r3, #1
 8002ebe:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8002ec2:	2101      	movs	r1, #1
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	e7e2      	b.n	8002e8e <d_print_comp.part.10+0xb3e>
 8002ec8:	6852      	ldr	r2, [r2, #4]
 8002eca:	492c      	ldr	r1, [pc, #176]	; (8002f7c <d_print_comp.part.10+0xc2c>)
 8002ecc:	a806      	add	r0, sp, #24
 8002ece:	f003 fa1b 	bl	8006308 <siprintf>
 8002ed2:	a806      	add	r0, sp, #24
 8002ed4:	f007 face 	bl	800a474 <strlen>
 8002ed8:	2800      	cmp	r0, #0
 8002eda:	f43f aaad 	beq.w	8002438 <d_print_comp.part.10+0xe8>
 8002ede:	f10d 0517 	add.w	r5, sp, #23
 8002ee2:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8002ee6:	182f      	adds	r7, r5, r0
 8002ee8:	f04f 0800 	mov.w	r8, #0
 8002eec:	e009      	b.n	8002f02 <d_print_comp.part.10+0xbb2>
 8002eee:	460b      	mov	r3, r1
 8002ef0:	3101      	adds	r1, #1
 8002ef2:	42bd      	cmp	r5, r7
 8002ef4:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8002ef8:	54e6      	strb	r6, [r4, r3]
 8002efa:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8002efe:	f43f aa9b 	beq.w	8002438 <d_print_comp.part.10+0xe8>
 8002f02:	29ff      	cmp	r1, #255	; 0xff
 8002f04:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8002f08:	d1f1      	bne.n	8002eee <d_print_comp.part.10+0xb9e>
 8002f0a:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002f0e:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8002f12:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002f16:	4620      	mov	r0, r4
 8002f18:	4798      	blx	r3
 8002f1a:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8002f1e:	3301      	adds	r3, #1
 8002f20:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8002f24:	2101      	movs	r1, #1
 8002f26:	2300      	movs	r3, #0
 8002f28:	e7e3      	b.n	8002ef2 <d_print_comp.part.10+0xba2>
 8002f2a:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8002f2e:	7915      	ldrb	r5, [r2, #4]
 8002f30:	29ff      	cmp	r1, #255	; 0xff
 8002f32:	f001 80ae 	beq.w	8004092 <d_print_comp.part.10+0x1d42>
 8002f36:	1c4b      	adds	r3, r1, #1
 8002f38:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8002f3c:	5465      	strb	r5, [r4, r1]
 8002f3e:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 8002f42:	f7ff ba79 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8002f46:	4631      	mov	r1, r6
 8002f48:	6852      	ldr	r2, [r2, #4]
 8002f4a:	f001 fc97 	bl	800487c <d_print_comp>
 8002f4e:	4620      	mov	r0, r4
 8002f50:	4631      	mov	r1, r6
 8002f52:	68aa      	ldr	r2, [r5, #8]
 8002f54:	f001 fc92 	bl	800487c <d_print_comp>
 8002f58:	f7ff ba6e 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8002f5c:	4f08      	ldr	r7, [pc, #32]	; (8002f80 <d_print_comp.part.10+0xc30>)
 8002f5e:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8002f62:	f107 0a0e 	add.w	sl, r7, #14
 8002f66:	f04f 0900 	mov.w	r9, #0
 8002f6a:	e01a      	b.n	8002fa2 <d_print_comp.part.10+0xc52>
 8002f6c:	0800b30f 	.word	0x0800b30f
 8002f70:	0800b423 	.word	0x0800b423
 8002f74:	0800b3b3 	.word	0x0800b3b3
 8002f78:	0800b3a3 	.word	0x0800b3a3
 8002f7c:	0800b1d0 	.word	0x0800b1d0
 8002f80:	0800b393 	.word	0x0800b393
 8002f84:	0800b345 	.word	0x0800b345
 8002f88:	0800b343 	.word	0x0800b343
 8002f8c:	460b      	mov	r3, r1
 8002f8e:	3101      	adds	r1, #1
 8002f90:	4557      	cmp	r7, sl
 8002f92:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8002f96:	f804 8003 	strb.w	r8, [r4, r3]
 8002f9a:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8002f9e:	f000 8560 	beq.w	8003a62 <d_print_comp.part.10+0x1712>
 8002fa2:	29ff      	cmp	r1, #255	; 0xff
 8002fa4:	f817 8f01 	ldrb.w	r8, [r7, #1]!
 8002fa8:	d1f0      	bne.n	8002f8c <d_print_comp.part.10+0xc3c>
 8002faa:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002fae:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8002fb2:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002fb6:	4620      	mov	r0, r4
 8002fb8:	4798      	blx	r3
 8002fba:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8002fbe:	3301      	adds	r3, #1
 8002fc0:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8002fc4:	2101      	movs	r1, #1
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	e7e2      	b.n	8002f90 <d_print_comp.part.10+0xc40>
 8002fca:	6852      	ldr	r2, [r2, #4]
 8002fcc:	7811      	ldrb	r1, [r2, #0]
 8002fce:	2927      	cmp	r1, #39	; 0x27
 8002fd0:	f040 85b4 	bne.w	8003b3c <d_print_comp.part.10+0x17ec>
 8002fd4:	6852      	ldr	r2, [r2, #4]
 8002fd6:	7c17      	ldrb	r7, [r2, #16]
 8002fd8:	b15f      	cbz	r7, 8002ff2 <d_print_comp.part.10+0xca2>
 8002fda:	2f06      	cmp	r7, #6
 8002fdc:	f241 8178 	bls.w	80042d0 <d_print_comp.part.10+0x1f80>
 8002fe0:	2f07      	cmp	r7, #7
 8002fe2:	d106      	bne.n	8002ff2 <d_print_comp.part.10+0xca2>
 8002fe4:	68aa      	ldr	r2, [r5, #8]
 8002fe6:	7811      	ldrb	r1, [r2, #0]
 8002fe8:	b919      	cbnz	r1, 8002ff2 <d_print_comp.part.10+0xca2>
 8002fea:	6891      	ldr	r1, [r2, #8]
 8002fec:	2901      	cmp	r1, #1
 8002fee:	f001 83ad 	beq.w	800474c <d_print_comp.part.10+0x23fc>
 8002ff2:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8002ff6:	29ff      	cmp	r1, #255	; 0xff
 8002ff8:	f001 8150 	beq.w	800429c <d_print_comp.part.10+0x1f4c>
 8002ffc:	1c4a      	adds	r2, r1, #1
 8002ffe:	2328      	movs	r3, #40	; 0x28
 8003000:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8003004:	5463      	strb	r3, [r4, r1]
 8003006:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 800300a:	686a      	ldr	r2, [r5, #4]
 800300c:	4620      	mov	r0, r4
 800300e:	4631      	mov	r1, r6
 8003010:	f001 fc34 	bl	800487c <d_print_comp>
 8003014:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8003018:	2bff      	cmp	r3, #255	; 0xff
 800301a:	f001 811c 	beq.w	8004256 <d_print_comp.part.10+0x1f06>
 800301e:	1c59      	adds	r1, r3, #1
 8003020:	2229      	movs	r2, #41	; 0x29
 8003022:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003026:	54e2      	strb	r2, [r4, r3]
 8003028:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 800302c:	782b      	ldrb	r3, [r5, #0]
 800302e:	2b3c      	cmp	r3, #60	; 0x3c
 8003030:	f001 8206 	beq.w	8004440 <d_print_comp.part.10+0x20f0>
 8003034:	2f08      	cmp	r7, #8
 8003036:	f001 81e4 	beq.w	8004402 <d_print_comp.part.10+0x20b2>
 800303a:	4620      	mov	r0, r4
 800303c:	4631      	mov	r1, r6
 800303e:	68aa      	ldr	r2, [r5, #8]
 8003040:	f001 fc1c 	bl	800487c <d_print_comp>
 8003044:	f7ff b9f8 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8003048:	2301      	movs	r3, #1
 800304a:	f8c0 3118 	str.w	r3, [r0, #280]	; 0x118
 800304e:	f7ff b9f3 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8003052:	6893      	ldr	r3, [r2, #8]
 8003054:	781a      	ldrb	r2, [r3, #0]
 8003056:	2a39      	cmp	r2, #57	; 0x39
 8003058:	f47f aec8 	bne.w	8002dec <d_print_comp.part.10+0xa9c>
 800305c:	689f      	ldr	r7, [r3, #8]
 800305e:	783a      	ldrb	r2, [r7, #0]
 8003060:	2a3a      	cmp	r2, #58	; 0x3a
 8003062:	f47f aec3 	bne.w	8002dec <d_print_comp.part.10+0xa9c>
 8003066:	f8d5 a004 	ldr.w	sl, [r5, #4]
 800306a:	49ba      	ldr	r1, [pc, #744]	; (8003354 <d_print_comp.part.10+0x1004>)
 800306c:	f8da 2004 	ldr.w	r2, [sl, #4]
 8003070:	f8d3 8004 	ldr.w	r8, [r3, #4]
 8003074:	6810      	ldr	r0, [r2, #0]
 8003076:	f8d7 9004 	ldr.w	r9, [r7, #4]
 800307a:	68bd      	ldr	r5, [r7, #8]
 800307c:	f002 fc66 	bl	800594c <strcmp>
 8003080:	2800      	cmp	r0, #0
 8003082:	f001 8290 	beq.w	80045a6 <d_print_comp.part.10+0x2256>
 8003086:	4620      	mov	r0, r4
 8003088:	49b3      	ldr	r1, [pc, #716]	; (8003358 <d_print_comp.part.10+0x1008>)
 800308a:	f7ff f92d 	bl	80022e8 <d_append_string>
 800308e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8003092:	b143      	cbz	r3, 80030a6 <d_print_comp.part.10+0xd56>
 8003094:	4620      	mov	r0, r4
 8003096:	4631      	mov	r1, r6
 8003098:	4642      	mov	r2, r8
 800309a:	f002 fa8b 	bl	80055b4 <d_print_subexpr>
 800309e:	4620      	mov	r0, r4
 80030a0:	2120      	movs	r1, #32
 80030a2:	f7fd fa5b 	bl	800055c <d_append_char>
 80030a6:	464a      	mov	r2, r9
 80030a8:	4620      	mov	r0, r4
 80030aa:	4631      	mov	r1, r6
 80030ac:	f001 fbe6 	bl	800487c <d_print_comp>
 80030b0:	2d00      	cmp	r5, #0
 80030b2:	f43f a9c1 	beq.w	8002438 <d_print_comp.part.10+0xe8>
 80030b6:	4620      	mov	r0, r4
 80030b8:	4631      	mov	r1, r6
 80030ba:	462a      	mov	r2, r5
 80030bc:	f002 fa7a 	bl	80055b4 <d_print_subexpr>
 80030c0:	f7ff b9ba 	b.w	8002438 <d_print_comp.part.10+0xe8>
 80030c4:	6852      	ldr	r2, [r2, #4]
 80030c6:	b112      	cbz	r2, 80030ce <d_print_comp.part.10+0xd7e>
 80030c8:	4631      	mov	r1, r6
 80030ca:	f001 fbd7 	bl	800487c <d_print_comp>
 80030ce:	68ab      	ldr	r3, [r5, #8]
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	f43f a9b1 	beq.w	8002438 <d_print_comp.part.10+0xe8>
 80030d6:	f8d4 7100 	ldr.w	r7, [r4, #256]	; 0x100
 80030da:	2ffd      	cmp	r7, #253	; 0xfd
 80030dc:	f200 86f9 	bhi.w	8003ed2 <d_print_comp.part.10+0x1b82>
 80030e0:	f8df 8288 	ldr.w	r8, [pc, #648]	; 800336c <d_print_comp.part.10+0x101c>
 80030e4:	f04f 0a00 	mov.w	sl, #0
 80030e8:	f108 0b02 	add.w	fp, r8, #2
 80030ec:	4639      	mov	r1, r7
 80030ee:	e009      	b.n	8003104 <d_print_comp.part.10+0xdb4>
 80030f0:	460b      	mov	r3, r1
 80030f2:	3101      	adds	r1, #1
 80030f4:	45d8      	cmp	r8, fp
 80030f6:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80030fa:	54e7      	strb	r7, [r4, r3]
 80030fc:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 8003100:	f000 84fd 	beq.w	8003afe <d_print_comp.part.10+0x17ae>
 8003104:	29ff      	cmp	r1, #255	; 0xff
 8003106:	f818 7f01 	ldrb.w	r7, [r8, #1]!
 800310a:	d1f1      	bne.n	80030f0 <d_print_comp.part.10+0xda0>
 800310c:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003110:	f884 a0ff 	strb.w	sl, [r4, #255]	; 0xff
 8003114:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003118:	4620      	mov	r0, r4
 800311a:	4798      	blx	r3
 800311c:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8003120:	3301      	adds	r3, #1
 8003122:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8003126:	2101      	movs	r1, #1
 8003128:	2300      	movs	r3, #0
 800312a:	e7e3      	b.n	80030f4 <d_print_comp.part.10+0xda4>
 800312c:	f9b2 300a 	ldrsh.w	r3, [r2, #10]
 8003130:	2b00      	cmp	r3, #0
 8003132:	f040 8629 	bne.w	8003d88 <d_print_comp.part.10+0x1a38>
 8003136:	686a      	ldr	r2, [r5, #4]
 8003138:	4988      	ldr	r1, [pc, #544]	; (800335c <d_print_comp.part.10+0x100c>)
 800313a:	6853      	ldr	r3, [r2, #4]
 800313c:	428b      	cmp	r3, r1
 800313e:	f000 85fb 	beq.w	8003d38 <d_print_comp.part.10+0x19e8>
 8003142:	4631      	mov	r1, r6
 8003144:	4620      	mov	r0, r4
 8003146:	f001 fb99 	bl	800487c <d_print_comp>
 800314a:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 800314e:	2bff      	cmp	r3, #255	; 0xff
 8003150:	f001 80f4 	beq.w	800433c <d_print_comp.part.10+0x1fec>
 8003154:	1c59      	adds	r1, r3, #1
 8003156:	2220      	movs	r2, #32
 8003158:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800315c:	54e2      	strb	r2, [r4, r3]
 800315e:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 8003162:	f9b5 3008 	ldrsh.w	r3, [r5, #8]
 8003166:	2b00      	cmp	r3, #0
 8003168:	f000 84eb 	beq.w	8003b42 <d_print_comp.part.10+0x17f2>
 800316c:	4d7c      	ldr	r5, [pc, #496]	; (8003360 <d_print_comp.part.10+0x1010>)
 800316e:	f04f 0800 	mov.w	r8, #0
 8003172:	1daf      	adds	r7, r5, #6
 8003174:	e009      	b.n	800318a <d_print_comp.part.10+0xe3a>
 8003176:	460b      	mov	r3, r1
 8003178:	3101      	adds	r1, #1
 800317a:	42bd      	cmp	r5, r7
 800317c:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003180:	54e6      	strb	r6, [r4, r3]
 8003182:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8003186:	f43f a957 	beq.w	8002438 <d_print_comp.part.10+0xe8>
 800318a:	29ff      	cmp	r1, #255	; 0xff
 800318c:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8003190:	d1f1      	bne.n	8003176 <d_print_comp.part.10+0xe26>
 8003192:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003196:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 800319a:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800319e:	4620      	mov	r0, r4
 80031a0:	4798      	blx	r3
 80031a2:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80031a6:	3301      	adds	r3, #1
 80031a8:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80031ac:	2101      	movs	r1, #1
 80031ae:	2300      	movs	r3, #0
 80031b0:	e7e3      	b.n	800317a <d_print_comp.part.10+0xe2a>
 80031b2:	ab16      	add	r3, sp, #88	; 0x58
 80031b4:	f8d0 2114 	ldr.w	r2, [r0, #276]	; 0x114
 80031b8:	f843 2d40 	str.w	r2, [r3, #-64]!
 80031bc:	f8c0 3114 	str.w	r3, [r0, #276]	; 0x114
 80031c0:	68aa      	ldr	r2, [r5, #8]
 80031c2:	f8d0 3110 	ldr.w	r3, [r0, #272]	; 0x110
 80031c6:	9309      	str	r3, [sp, #36]	; 0x24
 80031c8:	2700      	movs	r7, #0
 80031ca:	4631      	mov	r1, r6
 80031cc:	9507      	str	r5, [sp, #28]
 80031ce:	9708      	str	r7, [sp, #32]
 80031d0:	f001 fb54 	bl	800487c <d_print_comp>
 80031d4:	9b08      	ldr	r3, [sp, #32]
 80031d6:	b923      	cbnz	r3, 80031e2 <d_print_comp.part.10+0xe92>
 80031d8:	4631      	mov	r1, r6
 80031da:	462a      	mov	r2, r5
 80031dc:	4620      	mov	r0, r4
 80031de:	f001 fb59 	bl	8004894 <d_print_mod>
 80031e2:	9b06      	ldr	r3, [sp, #24]
 80031e4:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
 80031e8:	f7ff b926 	b.w	8002438 <d_print_comp.part.10+0xe8>
 80031ec:	f8d0 b114 	ldr.w	fp, [r0, #276]	; 0x114
 80031f0:	f8d0 3110 	ldr.w	r3, [r0, #272]	; 0x110
 80031f4:	f8cd b008 	str.w	fp, [sp, #8]
 80031f8:	a916      	add	r1, sp, #88	; 0x58
 80031fa:	2200      	movs	r2, #0
 80031fc:	f841 bd40 	str.w	fp, [r1, #-64]!
 8003200:	9309      	str	r3, [sp, #36]	; 0x24
 8003202:	9b02      	ldr	r3, [sp, #8]
 8003204:	9101      	str	r1, [sp, #4]
 8003206:	f8c0 1114 	str.w	r1, [r0, #276]	; 0x114
 800320a:	9507      	str	r5, [sp, #28]
 800320c:	9208      	str	r2, [sp, #32]
 800320e:	2b00      	cmp	r3, #0
 8003210:	f001 831d 	beq.w	800484e <d_print_comp.part.10+0x24fe>
 8003214:	685b      	ldr	r3, [r3, #4]
 8003216:	781b      	ldrb	r3, [r3, #0]
 8003218:	3b19      	subs	r3, #25
 800321a:	2b02      	cmp	r3, #2
 800321c:	f201 8317 	bhi.w	800484e <d_print_comp.part.10+0x24fe>
 8003220:	46ab      	mov	fp, r5
 8003222:	f04f 0801 	mov.w	r8, #1
 8003226:	9f02      	ldr	r7, [sp, #8]
 8003228:	9603      	str	r6, [sp, #12]
 800322a:	468a      	mov	sl, r1
 800322c:	460d      	mov	r5, r1
 800322e:	e004      	b.n	800323a <d_print_comp.part.10+0xeea>
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	781b      	ldrb	r3, [r3, #0]
 8003234:	3b19      	subs	r3, #25
 8003236:	2b02      	cmp	r3, #2
 8003238:	d81d      	bhi.n	8003276 <d_print_comp.part.10+0xf26>
 800323a:	ea4f 1c08 	mov.w	ip, r8, lsl #4
 800323e:	f10d 0958 	add.w	r9, sp, #88	; 0x58
 8003242:	68bb      	ldr	r3, [r7, #8]
 8003244:	44e1      	add	r9, ip
 8003246:	f1a9 0640 	sub.w	r6, r9, #64	; 0x40
 800324a:	b98b      	cbnz	r3, 8003270 <d_print_comp.part.10+0xf20>
 800324c:	f1b8 0f03 	cmp.w	r8, #3
 8003250:	f200 87dc 	bhi.w	800420c <d_print_comp.part.10+0x1ebc>
 8003254:	e897 000f 	ldmia.w	r7, {r0, r1, r2, r3}
 8003258:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
 800325c:	f849 5c40 	str.w	r5, [r9, #-64]
 8003260:	2101      	movs	r1, #1
 8003262:	eb0a 050c 	add.w	r5, sl, ip
 8003266:	f8c4 5114 	str.w	r5, [r4, #276]	; 0x114
 800326a:	f108 0801 	add.w	r8, r8, #1
 800326e:	60b9      	str	r1, [r7, #8]
 8003270:	683f      	ldr	r7, [r7, #0]
 8003272:	2f00      	cmp	r7, #0
 8003274:	d1dc      	bne.n	8003230 <d_print_comp.part.10+0xee0>
 8003276:	9e03      	ldr	r6, [sp, #12]
 8003278:	f8db 2008 	ldr.w	r2, [fp, #8]
 800327c:	4620      	mov	r0, r4
 800327e:	4631      	mov	r1, r6
 8003280:	f001 fafc 	bl	800487c <d_print_comp>
 8003284:	9b08      	ldr	r3, [sp, #32]
 8003286:	9a02      	ldr	r2, [sp, #8]
 8003288:	f8c4 2114 	str.w	r2, [r4, #276]	; 0x114
 800328c:	465d      	mov	r5, fp
 800328e:	2b00      	cmp	r3, #0
 8003290:	f47f a8d2 	bne.w	8002438 <d_print_comp.part.10+0xe8>
 8003294:	f1b8 0f01 	cmp.w	r8, #1
 8003298:	f001 8139 	beq.w	800450e <d_print_comp.part.10+0x21be>
 800329c:	9b01      	ldr	r3, [sp, #4]
 800329e:	eb03 1708 	add.w	r7, r3, r8, lsl #4
 80032a2:	f857 2c0c 	ldr.w	r2, [r7, #-12]
 80032a6:	f108 38ff 	add.w	r8, r8, #4294967295
 80032aa:	4620      	mov	r0, r4
 80032ac:	4631      	mov	r1, r6
 80032ae:	f001 faf1 	bl	8004894 <d_print_mod>
 80032b2:	f1b8 0f01 	cmp.w	r8, #1
 80032b6:	f1a7 0710 	sub.w	r7, r7, #16
 80032ba:	d1f2      	bne.n	80032a2 <d_print_comp.part.10+0xf52>
 80032bc:	f8d4 3114 	ldr.w	r3, [r4, #276]	; 0x114
 80032c0:	4620      	mov	r0, r4
 80032c2:	4631      	mov	r1, r6
 80032c4:	1d2a      	adds	r2, r5, #4
 80032c6:	f001 febb 	bl	8005040 <d_print_array_type.isra.9>
 80032ca:	f7ff b8b5 	b.w	8002438 <d_print_comp.part.10+0xe8>
 80032ce:	06b3      	lsls	r3, r6, #26
 80032d0:	f100 8548 	bmi.w	8003d64 <d_print_comp.part.10+0x1a14>
 80032d4:	6853      	ldr	r3, [r2, #4]
 80032d6:	b11b      	cbz	r3, 80032e0 <d_print_comp.part.10+0xf90>
 80032d8:	f016 0340 	ands.w	r3, r6, #64	; 0x40
 80032dc:	f000 879b 	beq.w	8004216 <d_print_comp.part.10+0x1ec6>
 80032e0:	f026 0660 	bic.w	r6, r6, #96	; 0x60
 80032e4:	4620      	mov	r0, r4
 80032e6:	4631      	mov	r1, r6
 80032e8:	f105 0208 	add.w	r2, r5, #8
 80032ec:	f8d4 3114 	ldr.w	r3, [r4, #276]	; 0x114
 80032f0:	f001 ff76 	bl	80051e0 <d_print_function_type.isra.11>
 80032f4:	f7ff b8a0 	b.w	8002438 <d_print_comp.part.10+0xe8>
 80032f8:	4e1a      	ldr	r6, [pc, #104]	; (8003364 <d_print_comp.part.10+0x1014>)
 80032fa:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80032fe:	f106 090e 	add.w	r9, r6, #14
 8003302:	f04f 0800 	mov.w	r8, #0
 8003306:	e009      	b.n	800331c <d_print_comp.part.10+0xfcc>
 8003308:	460b      	mov	r3, r1
 800330a:	3101      	adds	r1, #1
 800330c:	454e      	cmp	r6, r9
 800330e:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003312:	54e7      	strb	r7, [r4, r3]
 8003314:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 8003318:	f000 82f7 	beq.w	800390a <d_print_comp.part.10+0x15ba>
 800331c:	29ff      	cmp	r1, #255	; 0xff
 800331e:	f816 7f01 	ldrb.w	r7, [r6, #1]!
 8003322:	d1f1      	bne.n	8003308 <d_print_comp.part.10+0xfb8>
 8003324:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003328:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 800332c:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003330:	4620      	mov	r0, r4
 8003332:	4798      	blx	r3
 8003334:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8003338:	3301      	adds	r3, #1
 800333a:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800333e:	2101      	movs	r1, #1
 8003340:	2300      	movs	r3, #0
 8003342:	e7e3      	b.n	800330c <d_print_comp.part.10+0xfbc>
 8003344:	4f08      	ldr	r7, [pc, #32]	; (8003368 <d_print_comp.part.10+0x1018>)
 8003346:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 800334a:	f107 0a16 	add.w	sl, r7, #22
 800334e:	f04f 0900 	mov.w	r9, #0
 8003352:	e018      	b.n	8003386 <d_print_comp.part.10+0x1036>
 8003354:	0800b1b0 	.word	0x0800b1b0
 8003358:	0800b370 	.word	0x0800b370
 800335c:	0800aa90 	.word	0x0800aa90
 8003360:	0800b333 	.word	0x0800b333
 8003364:	0800b413 	.word	0x0800b413
 8003368:	0800b313 	.word	0x0800b313
 800336c:	0800b343 	.word	0x0800b343
 8003370:	460b      	mov	r3, r1
 8003372:	3101      	adds	r1, #1
 8003374:	4557      	cmp	r7, sl
 8003376:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800337a:	f804 8003 	strb.w	r8, [r4, r3]
 800337e:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8003382:	f000 82bb 	beq.w	80038fc <d_print_comp.part.10+0x15ac>
 8003386:	29ff      	cmp	r1, #255	; 0xff
 8003388:	f817 8f01 	ldrb.w	r8, [r7, #1]!
 800338c:	d1f0      	bne.n	8003370 <d_print_comp.part.10+0x1020>
 800338e:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003392:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8003396:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800339a:	4620      	mov	r0, r4
 800339c:	4798      	blx	r3
 800339e:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80033a2:	3301      	adds	r3, #1
 80033a4:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80033a8:	2101      	movs	r1, #1
 80033aa:	2300      	movs	r3, #0
 80033ac:	e7e2      	b.n	8003374 <d_print_comp.part.10+0x1024>
 80033ae:	4fd0      	ldr	r7, [pc, #832]	; (80036f0 <d_print_comp.part.10+0x13a0>)
 80033b0:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80033b4:	f107 0a1c 	add.w	sl, r7, #28
 80033b8:	f04f 0900 	mov.w	r9, #0
 80033bc:	e00a      	b.n	80033d4 <d_print_comp.part.10+0x1084>
 80033be:	460b      	mov	r3, r1
 80033c0:	3101      	adds	r1, #1
 80033c2:	4557      	cmp	r7, sl
 80033c4:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80033c8:	f804 8003 	strb.w	r8, [r4, r3]
 80033cc:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 80033d0:	f000 8361 	beq.w	8003a96 <d_print_comp.part.10+0x1746>
 80033d4:	29ff      	cmp	r1, #255	; 0xff
 80033d6:	f817 8f01 	ldrb.w	r8, [r7, #1]!
 80033da:	d1f0      	bne.n	80033be <d_print_comp.part.10+0x106e>
 80033dc:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80033e0:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 80033e4:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80033e8:	4620      	mov	r0, r4
 80033ea:	4798      	blx	r3
 80033ec:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80033f0:	3301      	adds	r3, #1
 80033f2:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80033f6:	2101      	movs	r1, #1
 80033f8:	2300      	movs	r3, #0
 80033fa:	e7e2      	b.n	80033c2 <d_print_comp.part.10+0x1072>
 80033fc:	4fbd      	ldr	r7, [pc, #756]	; (80036f4 <d_print_comp.part.10+0x13a4>)
 80033fe:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8003402:	f107 0a08 	add.w	sl, r7, #8
 8003406:	f04f 0900 	mov.w	r9, #0
 800340a:	e00a      	b.n	8003422 <d_print_comp.part.10+0x10d2>
 800340c:	460b      	mov	r3, r1
 800340e:	3101      	adds	r1, #1
 8003410:	4557      	cmp	r7, sl
 8003412:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003416:	f804 8003 	strb.w	r8, [r4, r3]
 800341a:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 800341e:	f000 82b1 	beq.w	8003984 <d_print_comp.part.10+0x1634>
 8003422:	29ff      	cmp	r1, #255	; 0xff
 8003424:	f817 8f01 	ldrb.w	r8, [r7, #1]!
 8003428:	d1f0      	bne.n	800340c <d_print_comp.part.10+0x10bc>
 800342a:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800342e:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8003432:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003436:	4620      	mov	r0, r4
 8003438:	4798      	blx	r3
 800343a:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800343e:	3301      	adds	r3, #1
 8003440:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8003444:	2101      	movs	r1, #1
 8003446:	2300      	movs	r3, #0
 8003448:	e7e2      	b.n	8003410 <d_print_comp.part.10+0x10c0>
 800344a:	4fab      	ldr	r7, [pc, #684]	; (80036f8 <d_print_comp.part.10+0x13a8>)
 800344c:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8003450:	f107 0a1d 	add.w	sl, r7, #29
 8003454:	f04f 0900 	mov.w	r9, #0
 8003458:	e00a      	b.n	8003470 <d_print_comp.part.10+0x1120>
 800345a:	460b      	mov	r3, r1
 800345c:	3101      	adds	r1, #1
 800345e:	4557      	cmp	r7, sl
 8003460:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003464:	f804 8003 	strb.w	r8, [r4, r3]
 8003468:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 800346c:	f000 8340 	beq.w	8003af0 <d_print_comp.part.10+0x17a0>
 8003470:	29ff      	cmp	r1, #255	; 0xff
 8003472:	f817 8f01 	ldrb.w	r8, [r7, #1]!
 8003476:	d1f0      	bne.n	800345a <d_print_comp.part.10+0x110a>
 8003478:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800347c:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8003480:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003484:	4620      	mov	r0, r4
 8003486:	4798      	blx	r3
 8003488:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800348c:	3301      	adds	r3, #1
 800348e:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8003492:	2101      	movs	r1, #1
 8003494:	2300      	movs	r3, #0
 8003496:	e7e2      	b.n	800345e <d_print_comp.part.10+0x110e>
 8003498:	4f98      	ldr	r7, [pc, #608]	; (80036fc <d_print_comp.part.10+0x13ac>)
 800349a:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 800349e:	f107 0a09 	add.w	sl, r7, #9
 80034a2:	f04f 0900 	mov.w	r9, #0
 80034a6:	e00a      	b.n	80034be <d_print_comp.part.10+0x116e>
 80034a8:	460b      	mov	r3, r1
 80034aa:	3101      	adds	r1, #1
 80034ac:	4557      	cmp	r7, sl
 80034ae:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80034b2:	f804 8003 	strb.w	r8, [r4, r3]
 80034b6:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 80034ba:	f000 81d4 	beq.w	8003866 <d_print_comp.part.10+0x1516>
 80034be:	29ff      	cmp	r1, #255	; 0xff
 80034c0:	f817 8f01 	ldrb.w	r8, [r7, #1]!
 80034c4:	d1f0      	bne.n	80034a8 <d_print_comp.part.10+0x1158>
 80034c6:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80034ca:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 80034ce:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80034d2:	4620      	mov	r0, r4
 80034d4:	4798      	blx	r3
 80034d6:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80034da:	3301      	adds	r3, #1
 80034dc:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80034e0:	2101      	movs	r1, #1
 80034e2:	2300      	movs	r3, #0
 80034e4:	e7e2      	b.n	80034ac <d_print_comp.part.10+0x115c>
 80034e6:	f016 0604 	ands.w	r6, r6, #4
 80034ea:	6853      	ldr	r3, [r2, #4]
 80034ec:	f040 834b 	bne.w	8003b86 <d_print_comp.part.10+0x1836>
 80034f0:	685f      	ldr	r7, [r3, #4]
 80034f2:	f8d3 9000 	ldr.w	r9, [r3]
 80034f6:	2f00      	cmp	r7, #0
 80034f8:	f43e af9e 	beq.w	8002438 <d_print_comp.part.10+0xe8>
 80034fc:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8003500:	46b0      	mov	r8, r6
 8003502:	e00a      	b.n	800351a <d_print_comp.part.10+0x11ca>
 8003504:	460b      	mov	r3, r1
 8003506:	3101      	adds	r1, #1
 8003508:	3601      	adds	r6, #1
 800350a:	42b7      	cmp	r7, r6
 800350c:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003510:	54e5      	strb	r5, [r4, r3]
 8003512:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 8003516:	f43e af8f 	beq.w	8002438 <d_print_comp.part.10+0xe8>
 800351a:	29ff      	cmp	r1, #255	; 0xff
 800351c:	f819 5006 	ldrb.w	r5, [r9, r6]
 8003520:	d1f0      	bne.n	8003504 <d_print_comp.part.10+0x11b4>
 8003522:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003526:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 800352a:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800352e:	4620      	mov	r0, r4
 8003530:	4798      	blx	r3
 8003532:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8003536:	3301      	adds	r3, #1
 8003538:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800353c:	2101      	movs	r1, #1
 800353e:	2300      	movs	r3, #0
 8003540:	e7e2      	b.n	8003508 <d_print_comp.part.10+0x11b8>
 8003542:	6850      	ldr	r0, [r2, #4]
 8003544:	7803      	ldrb	r3, [r0, #0]
 8003546:	2b05      	cmp	r3, #5
 8003548:	f000 870b 	beq.w	8004362 <d_print_comp.part.10+0x2012>
 800354c:	2b23      	cmp	r3, #35	; 0x23
 800354e:	f000 83a5 	beq.w	8003c9c <d_print_comp.part.10+0x194c>
 8003552:	782a      	ldrb	r2, [r5, #0]
 8003554:	429a      	cmp	r2, r3
 8003556:	f000 83a1 	beq.w	8003c9c <d_print_comp.part.10+0x194c>
 800355a:	2b24      	cmp	r3, #36	; 0x24
 800355c:	f47e af50 	bne.w	8002400 <d_print_comp.part.10+0xb0>
 8003560:	ab16      	add	r3, sp, #88	; 0x58
 8003562:	f8d4 1114 	ldr.w	r1, [r4, #276]	; 0x114
 8003566:	6842      	ldr	r2, [r0, #4]
 8003568:	f843 1d40 	str.w	r1, [r3, #-64]!
 800356c:	2000      	movs	r0, #0
 800356e:	f8d4 1110 	ldr.w	r1, [r4, #272]	; 0x110
 8003572:	9507      	str	r5, [sp, #28]
 8003574:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
 8003578:	9008      	str	r0, [sp, #32]
 800357a:	9109      	str	r1, [sp, #36]	; 0x24
 800357c:	2a00      	cmp	r2, #0
 800357e:	f47e af4d 	bne.w	800241c <d_print_comp.part.10+0xcc>
 8003582:	f7fe bf4a 	b.w	800241a <d_print_comp.part.10+0xca>
 8003586:	4631      	mov	r1, r6
 8003588:	6852      	ldr	r2, [r2, #4]
 800358a:	f001 f977 	bl	800487c <d_print_comp>
 800358e:	f7fe bf53 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8003592:	6857      	ldr	r7, [r2, #4]
 8003594:	4d5a      	ldr	r5, [pc, #360]	; (8003700 <d_print_comp.part.10+0x13b0>)
 8003596:	f8d7 9008 	ldr.w	r9, [r7, #8]
 800359a:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 800359e:	f105 0a08 	add.w	sl, r5, #8
 80035a2:	f04f 0800 	mov.w	r8, #0
 80035a6:	e009      	b.n	80035bc <d_print_comp.part.10+0x126c>
 80035a8:	460b      	mov	r3, r1
 80035aa:	3101      	adds	r1, #1
 80035ac:	4555      	cmp	r5, sl
 80035ae:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80035b2:	54e6      	strb	r6, [r4, r3]
 80035b4:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 80035b8:	f000 8163 	beq.w	8003882 <d_print_comp.part.10+0x1532>
 80035bc:	29ff      	cmp	r1, #255	; 0xff
 80035be:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 80035c2:	d1f1      	bne.n	80035a8 <d_print_comp.part.10+0x1258>
 80035c4:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80035c8:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 80035cc:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80035d0:	4620      	mov	r0, r4
 80035d2:	4798      	blx	r3
 80035d4:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80035d8:	3301      	adds	r3, #1
 80035da:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80035de:	2101      	movs	r1, #1
 80035e0:	2300      	movs	r3, #0
 80035e2:	e7e3      	b.n	80035ac <d_print_comp.part.10+0x125c>
 80035e4:	4f45      	ldr	r7, [pc, #276]	; (80036fc <d_print_comp.part.10+0x13ac>)
 80035e6:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80035ea:	f107 0a09 	add.w	sl, r7, #9
 80035ee:	f04f 0900 	mov.w	r9, #0
 80035f2:	e00a      	b.n	800360a <d_print_comp.part.10+0x12ba>
 80035f4:	460b      	mov	r3, r1
 80035f6:	3101      	adds	r1, #1
 80035f8:	4557      	cmp	r7, sl
 80035fa:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80035fe:	f804 8003 	strb.w	r8, [r4, r3]
 8003602:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8003606:	f000 8135 	beq.w	8003874 <d_print_comp.part.10+0x1524>
 800360a:	29ff      	cmp	r1, #255	; 0xff
 800360c:	f817 8f01 	ldrb.w	r8, [r7, #1]!
 8003610:	d1f0      	bne.n	80035f4 <d_print_comp.part.10+0x12a4>
 8003612:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003616:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 800361a:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800361e:	4620      	mov	r0, r4
 8003620:	4798      	blx	r3
 8003622:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8003626:	3301      	adds	r3, #1
 8003628:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800362c:	2101      	movs	r1, #1
 800362e:	2300      	movs	r3, #0
 8003630:	e7e2      	b.n	80035f8 <d_print_comp.part.10+0x12a8>
 8003632:	6852      	ldr	r2, [r2, #4]
 8003634:	68af      	ldr	r7, [r5, #8]
 8003636:	b112      	cbz	r2, 800363e <d_print_comp.part.10+0x12ee>
 8003638:	4631      	mov	r1, r6
 800363a:	f001 f91f 	bl	800487c <d_print_comp>
 800363e:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8003642:	2bff      	cmp	r3, #255	; 0xff
 8003644:	f000 8484 	beq.w	8003f50 <d_print_comp.part.10+0x1c00>
 8003648:	1c5a      	adds	r2, r3, #1
 800364a:	257b      	movs	r5, #123	; 0x7b
 800364c:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8003650:	4631      	mov	r1, r6
 8003652:	54e5      	strb	r5, [r4, r3]
 8003654:	463a      	mov	r2, r7
 8003656:	4620      	mov	r0, r4
 8003658:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 800365c:	f001 f90e 	bl	800487c <d_print_comp>
 8003660:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8003664:	29ff      	cmp	r1, #255	; 0xff
 8003666:	f000 8461 	beq.w	8003f2c <d_print_comp.part.10+0x1bdc>
 800366a:	1c4a      	adds	r2, r1, #1
 800366c:	237d      	movs	r3, #125	; 0x7d
 800366e:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8003672:	5463      	strb	r3, [r4, r1]
 8003674:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8003678:	f7fe bede 	b.w	8002438 <d_print_comp.part.10+0xe8>
 800367c:	2301      	movs	r3, #1
 800367e:	f8c0 3118 	str.w	r3, [r0, #280]	; 0x118
 8003682:	f7fe bed9 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8003686:	687f      	ldr	r7, [r7, #4]
 8003688:	2f00      	cmp	r7, #0
 800368a:	f000 8699 	beq.w	80043c0 <d_print_comp.part.10+0x2070>
 800368e:	f1b8 0f04 	cmp.w	r8, #4
 8003692:	f47f a999 	bne.w	80029c8 <d_print_comp.part.10+0x678>
 8003696:	2301      	movs	r3, #1
 8003698:	f8c4 3118 	str.w	r3, [r4, #280]	; 0x118
 800369c:	f7fe becc 	b.w	8002438 <d_print_comp.part.10+0xe8>
 80036a0:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80036a4:	29ff      	cmp	r1, #255	; 0xff
 80036a6:	f000 870e 	beq.w	80044c6 <d_print_comp.part.10+0x2176>
 80036aa:	1c4a      	adds	r2, r1, #1
 80036ac:	232e      	movs	r3, #46	; 0x2e
 80036ae:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 80036b2:	5463      	strb	r3, [r4, r1]
 80036b4:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 80036b8:	f8d5 8008 	ldr.w	r8, [r5, #8]
 80036bc:	f898 3000 	ldrb.w	r3, [r8]
 80036c0:	2b45      	cmp	r3, #69	; 0x45
 80036c2:	f000 84c1 	beq.w	8004048 <d_print_comp.part.10+0x1cf8>
 80036c6:	4620      	mov	r0, r4
 80036c8:	4631      	mov	r1, r6
 80036ca:	4642      	mov	r2, r8
 80036cc:	f001 f8d6 	bl	800487c <d_print_comp>
 80036d0:	f7fe beb2 	b.w	8002438 <d_print_comp.part.10+0xe8>
 80036d4:	4620      	mov	r0, r4
 80036d6:	4631      	mov	r1, r6
 80036d8:	686a      	ldr	r2, [r5, #4]
 80036da:	f001 f8cf 	bl	800487c <d_print_comp>
 80036de:	f7fe beab 	b.w	8002438 <d_print_comp.part.10+0xe8>
 80036e2:	4620      	mov	r0, r4
 80036e4:	4631      	mov	r1, r6
 80036e6:	686a      	ldr	r2, [r5, #4]
 80036e8:	f001 f8c8 	bl	800487c <d_print_comp>
 80036ec:	f7fe bea4 	b.w	8002438 <d_print_comp.part.10+0xe8>
 80036f0:	0800b3e3 	.word	0x0800b3e3
 80036f4:	0800b403 	.word	0x0800b403
 80036f8:	0800b3c3 	.word	0x0800b3c3
 80036fc:	0800b353 	.word	0x0800b353
 8003700:	0800b347 	.word	0x0800b347
 8003704:	4fbd      	ldr	r7, [pc, #756]	; (80039fc <d_print_comp.part.10+0x16ac>)
 8003706:	68aa      	ldr	r2, [r5, #8]
 8003708:	4631      	mov	r1, r6
 800370a:	4620      	mov	r0, r4
 800370c:	f001 f8b6 	bl	800487c <d_print_comp>
 8003710:	f107 0a05 	add.w	sl, r7, #5
 8003714:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8003718:	f04f 0900 	mov.w	r9, #0
 800371c:	e009      	b.n	8003732 <d_print_comp.part.10+0x13e2>
 800371e:	460b      	mov	r3, r1
 8003720:	3101      	adds	r1, #1
 8003722:	4557      	cmp	r7, sl
 8003724:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003728:	f804 8003 	strb.w	r8, [r4, r3]
 800372c:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8003730:	d013      	beq.n	800375a <d_print_comp.part.10+0x140a>
 8003732:	29ff      	cmp	r1, #255	; 0xff
 8003734:	f817 8f01 	ldrb.w	r8, [r7, #1]!
 8003738:	d1f1      	bne.n	800371e <d_print_comp.part.10+0x13ce>
 800373a:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800373e:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8003742:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003746:	4620      	mov	r0, r4
 8003748:	4798      	blx	r3
 800374a:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800374e:	3301      	adds	r3, #1
 8003750:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8003754:	2101      	movs	r1, #1
 8003756:	2300      	movs	r3, #0
 8003758:	e7e3      	b.n	8003722 <d_print_comp.part.10+0x13d2>
 800375a:	4620      	mov	r0, r4
 800375c:	4631      	mov	r1, r6
 800375e:	686a      	ldr	r2, [r5, #4]
 8003760:	f001 f88c 	bl	800487c <d_print_comp>
 8003764:	f7fe be68 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8003768:	4620      	mov	r0, r4
 800376a:	4631      	mov	r1, r6
 800376c:	686a      	ldr	r2, [r5, #4]
 800376e:	f001 f885 	bl	800487c <d_print_comp>
 8003772:	f7fe be61 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8003776:	4620      	mov	r0, r4
 8003778:	4631      	mov	r1, r6
 800377a:	686a      	ldr	r2, [r5, #4]
 800377c:	f001 f87e 	bl	800487c <d_print_comp>
 8003780:	f7fe be5a 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8003784:	4620      	mov	r0, r4
 8003786:	4631      	mov	r1, r6
 8003788:	686a      	ldr	r2, [r5, #4]
 800378a:	f001 f877 	bl	800487c <d_print_comp>
 800378e:	f7fe be53 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8003792:	4620      	mov	r0, r4
 8003794:	4631      	mov	r1, r6
 8003796:	686a      	ldr	r2, [r5, #4]
 8003798:	f001 f870 	bl	800487c <d_print_comp>
 800379c:	f7fe be4c 	b.w	8002438 <d_print_comp.part.10+0xe8>
 80037a0:	4620      	mov	r0, r4
 80037a2:	4631      	mov	r1, r6
 80037a4:	686a      	ldr	r2, [r5, #4]
 80037a6:	f001 f869 	bl	800487c <d_print_comp>
 80037aa:	f7fe be45 	b.w	8002438 <d_print_comp.part.10+0xe8>
 80037ae:	4f94      	ldr	r7, [pc, #592]	; (8003a00 <d_print_comp.part.10+0x16b0>)
 80037b0:	686a      	ldr	r2, [r5, #4]
 80037b2:	4631      	mov	r1, r6
 80037b4:	4620      	mov	r0, r4
 80037b6:	f001 f861 	bl	800487c <d_print_comp>
 80037ba:	f107 0a04 	add.w	sl, r7, #4
 80037be:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80037c2:	f04f 0900 	mov.w	r9, #0
 80037c6:	e009      	b.n	80037dc <d_print_comp.part.10+0x148c>
 80037c8:	460b      	mov	r3, r1
 80037ca:	3101      	adds	r1, #1
 80037cc:	4557      	cmp	r7, sl
 80037ce:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80037d2:	f804 8003 	strb.w	r8, [r4, r3]
 80037d6:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 80037da:	d01a      	beq.n	8003812 <d_print_comp.part.10+0x14c2>
 80037dc:	29ff      	cmp	r1, #255	; 0xff
 80037de:	f817 8f01 	ldrb.w	r8, [r7, #1]!
 80037e2:	d1f1      	bne.n	80037c8 <d_print_comp.part.10+0x1478>
 80037e4:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80037e8:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 80037ec:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80037f0:	4620      	mov	r0, r4
 80037f2:	4798      	blx	r3
 80037f4:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80037f8:	3301      	adds	r3, #1
 80037fa:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80037fe:	2101      	movs	r1, #1
 8003800:	2300      	movs	r3, #0
 8003802:	e7e3      	b.n	80037cc <d_print_comp.part.10+0x147c>
 8003804:	4620      	mov	r0, r4
 8003806:	4631      	mov	r1, r6
 8003808:	686a      	ldr	r2, [r5, #4]
 800380a:	f001 f837 	bl	800487c <d_print_comp>
 800380e:	f7fe be13 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8003812:	4620      	mov	r0, r4
 8003814:	4631      	mov	r1, r6
 8003816:	68aa      	ldr	r2, [r5, #8]
 8003818:	f001 f830 	bl	800487c <d_print_comp>
 800381c:	f7fe be0c 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8003820:	4620      	mov	r0, r4
 8003822:	4631      	mov	r1, r6
 8003824:	686a      	ldr	r2, [r5, #4]
 8003826:	f001 f829 	bl	800487c <d_print_comp>
 800382a:	f7fe be05 	b.w	8002438 <d_print_comp.part.10+0xe8>
 800382e:	4620      	mov	r0, r4
 8003830:	4631      	mov	r1, r6
 8003832:	686a      	ldr	r2, [r5, #4]
 8003834:	f001 f822 	bl	800487c <d_print_comp>
 8003838:	f7fe bdfe 	b.w	8002438 <d_print_comp.part.10+0xe8>
 800383c:	4620      	mov	r0, r4
 800383e:	4631      	mov	r1, r6
 8003840:	686a      	ldr	r2, [r5, #4]
 8003842:	f001 f81b 	bl	800487c <d_print_comp>
 8003846:	f7fe bdf7 	b.w	8002438 <d_print_comp.part.10+0xe8>
 800384a:	4620      	mov	r0, r4
 800384c:	4631      	mov	r1, r6
 800384e:	686a      	ldr	r2, [r5, #4]
 8003850:	f001 f814 	bl	800487c <d_print_comp>
 8003854:	f7fe bdf0 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8003858:	4620      	mov	r0, r4
 800385a:	4631      	mov	r1, r6
 800385c:	686a      	ldr	r2, [r5, #4]
 800385e:	f001 f80d 	bl	800487c <d_print_comp>
 8003862:	f7fe bde9 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8003866:	4620      	mov	r0, r4
 8003868:	4631      	mov	r1, r6
 800386a:	1d2a      	adds	r2, r5, #4
 800386c:	f001 fda4 	bl	80053b8 <d_print_cast.isra.12>
 8003870:	f7fe bde2 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8003874:	4620      	mov	r0, r4
 8003876:	4631      	mov	r1, r6
 8003878:	68aa      	ldr	r2, [r5, #8]
 800387a:	f000 ffff 	bl	800487c <d_print_comp>
 800387e:	f7fe bddb 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8003882:	687d      	ldr	r5, [r7, #4]
 8003884:	782b      	ldrb	r3, [r5, #0]
 8003886:	3b61      	subs	r3, #97	; 0x61
 8003888:	2b19      	cmp	r3, #25
 800388a:	f240 82a4 	bls.w	8003dd6 <d_print_comp.part.10+0x1a86>
 800388e:	eb05 0309 	add.w	r3, r5, r9
 8003892:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8003896:	2b20      	cmp	r3, #32
 8003898:	bf0c      	ite	eq
 800389a:	f109 37ff 	addeq.w	r7, r9, #4294967295
 800389e:	464f      	movne	r7, r9
 80038a0:	2f00      	cmp	r7, #0
 80038a2:	f43e adc9 	beq.w	8002438 <d_print_comp.part.10+0xe8>
 80038a6:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80038aa:	442f      	add	r7, r5
 80038ac:	f04f 0800 	mov.w	r8, #0
 80038b0:	e009      	b.n	80038c6 <d_print_comp.part.10+0x1576>
 80038b2:	460b      	mov	r3, r1
 80038b4:	3101      	adds	r1, #1
 80038b6:	42bd      	cmp	r5, r7
 80038b8:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80038bc:	54e6      	strb	r6, [r4, r3]
 80038be:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 80038c2:	f43e adb9 	beq.w	8002438 <d_print_comp.part.10+0xe8>
 80038c6:	29ff      	cmp	r1, #255	; 0xff
 80038c8:	f815 6b01 	ldrb.w	r6, [r5], #1
 80038cc:	d1f1      	bne.n	80038b2 <d_print_comp.part.10+0x1562>
 80038ce:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80038d2:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 80038d6:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80038da:	4620      	mov	r0, r4
 80038dc:	4798      	blx	r3
 80038de:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80038e2:	3301      	adds	r3, #1
 80038e4:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80038e8:	2101      	movs	r1, #1
 80038ea:	2300      	movs	r3, #0
 80038ec:	e7e3      	b.n	80038b6 <d_print_comp.part.10+0x1566>
 80038ee:	4620      	mov	r0, r4
 80038f0:	4631      	mov	r1, r6
 80038f2:	686a      	ldr	r2, [r5, #4]
 80038f4:	f000 ffc2 	bl	800487c <d_print_comp>
 80038f8:	f7fe bd9e 	b.w	8002438 <d_print_comp.part.10+0xe8>
 80038fc:	4620      	mov	r0, r4
 80038fe:	4631      	mov	r1, r6
 8003900:	686a      	ldr	r2, [r5, #4]
 8003902:	f000 ffbb 	bl	800487c <d_print_comp>
 8003906:	f7fe bd97 	b.w	8002438 <d_print_comp.part.10+0xe8>
 800390a:	686a      	ldr	r2, [r5, #4]
 800390c:	493d      	ldr	r1, [pc, #244]	; (8003a04 <d_print_comp.part.10+0x16b4>)
 800390e:	3201      	adds	r2, #1
 8003910:	a806      	add	r0, sp, #24
 8003912:	f002 fcf9 	bl	8006308 <siprintf>
 8003916:	a806      	add	r0, sp, #24
 8003918:	f006 fdac 	bl	800a474 <strlen>
 800391c:	b320      	cbz	r0, 8003968 <d_print_comp.part.10+0x1618>
 800391e:	f10d 0517 	add.w	r5, sp, #23
 8003922:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8003926:	182f      	adds	r7, r5, r0
 8003928:	f04f 0800 	mov.w	r8, #0
 800392c:	e008      	b.n	8003940 <d_print_comp.part.10+0x15f0>
 800392e:	460b      	mov	r3, r1
 8003930:	3101      	adds	r1, #1
 8003932:	42bd      	cmp	r5, r7
 8003934:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003938:	54e6      	strb	r6, [r4, r3]
 800393a:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 800393e:	d015      	beq.n	800396c <d_print_comp.part.10+0x161c>
 8003940:	29ff      	cmp	r1, #255	; 0xff
 8003942:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8003946:	d1f2      	bne.n	800392e <d_print_comp.part.10+0x15de>
 8003948:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800394c:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8003950:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003954:	4620      	mov	r0, r4
 8003956:	4798      	blx	r3
 8003958:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800395c:	3301      	adds	r3, #1
 800395e:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8003962:	2101      	movs	r1, #1
 8003964:	2300      	movs	r3, #0
 8003966:	e7e4      	b.n	8003932 <d_print_comp.part.10+0x15e2>
 8003968:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 800396c:	29ff      	cmp	r1, #255	; 0xff
 800396e:	f000 8302 	beq.w	8003f76 <d_print_comp.part.10+0x1c26>
 8003972:	1c4a      	adds	r2, r1, #1
 8003974:	237d      	movs	r3, #125	; 0x7d
 8003976:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 800397a:	5463      	strb	r3, [r4, r1]
 800397c:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8003980:	f7fe bd5a 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8003984:	4631      	mov	r1, r6
 8003986:	4e20      	ldr	r6, [pc, #128]	; (8003a08 <d_print_comp.part.10+0x16b8>)
 8003988:	686a      	ldr	r2, [r5, #4]
 800398a:	4620      	mov	r0, r4
 800398c:	f000 ff76 	bl	800487c <d_print_comp>
 8003990:	f106 0902 	add.w	r9, r6, #2
 8003994:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8003998:	f04f 0800 	mov.w	r8, #0
 800399c:	e008      	b.n	80039b0 <d_print_comp.part.10+0x1660>
 800399e:	460b      	mov	r3, r1
 80039a0:	3101      	adds	r1, #1
 80039a2:	454e      	cmp	r6, r9
 80039a4:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80039a8:	54e7      	strb	r7, [r4, r3]
 80039aa:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 80039ae:	d013      	beq.n	80039d8 <d_print_comp.part.10+0x1688>
 80039b0:	29ff      	cmp	r1, #255	; 0xff
 80039b2:	f816 7f01 	ldrb.w	r7, [r6, #1]!
 80039b6:	d1f2      	bne.n	800399e <d_print_comp.part.10+0x164e>
 80039b8:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80039bc:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 80039c0:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80039c4:	4620      	mov	r0, r4
 80039c6:	4798      	blx	r3
 80039c8:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80039cc:	3301      	adds	r3, #1
 80039ce:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80039d2:	2101      	movs	r1, #1
 80039d4:	2300      	movs	r3, #0
 80039d6:	e7e4      	b.n	80039a2 <d_print_comp.part.10+0x1652>
 80039d8:	68aa      	ldr	r2, [r5, #8]
 80039da:	490a      	ldr	r1, [pc, #40]	; (8003a04 <d_print_comp.part.10+0x16b4>)
 80039dc:	3201      	adds	r2, #1
 80039de:	a806      	add	r0, sp, #24
 80039e0:	f002 fc92 	bl	8006308 <siprintf>
 80039e4:	a806      	add	r0, sp, #24
 80039e6:	f006 fd45 	bl	800a474 <strlen>
 80039ea:	b360      	cbz	r0, 8003a46 <d_print_comp.part.10+0x16f6>
 80039ec:	f10d 0517 	add.w	r5, sp, #23
 80039f0:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80039f4:	182f      	adds	r7, r5, r0
 80039f6:	f04f 0800 	mov.w	r8, #0
 80039fa:	e010      	b.n	8003a1e <d_print_comp.part.10+0x16ce>
 80039fc:	0800b2db 	.word	0x0800b2db
 8003a00:	0800b217 	.word	0x0800b217
 8003a04:	0800b1d0 	.word	0x0800b1d0
 8003a08:	0800b40f 	.word	0x0800b40f
 8003a0c:	460b      	mov	r3, r1
 8003a0e:	3101      	adds	r1, #1
 8003a10:	42bd      	cmp	r5, r7
 8003a12:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003a16:	54e6      	strb	r6, [r4, r3]
 8003a18:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8003a1c:	d015      	beq.n	8003a4a <d_print_comp.part.10+0x16fa>
 8003a1e:	29ff      	cmp	r1, #255	; 0xff
 8003a20:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8003a24:	d1f2      	bne.n	8003a0c <d_print_comp.part.10+0x16bc>
 8003a26:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003a2a:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8003a2e:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003a32:	4620      	mov	r0, r4
 8003a34:	4798      	blx	r3
 8003a36:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8003a3a:	3301      	adds	r3, #1
 8003a3c:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8003a40:	2101      	movs	r1, #1
 8003a42:	2300      	movs	r3, #0
 8003a44:	e7e4      	b.n	8003a10 <d_print_comp.part.10+0x16c0>
 8003a46:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8003a4a:	29ff      	cmp	r1, #255	; 0xff
 8003a4c:	f000 8332 	beq.w	80040b4 <d_print_comp.part.10+0x1d64>
 8003a50:	1c4a      	adds	r2, r1, #1
 8003a52:	237d      	movs	r3, #125	; 0x7d
 8003a54:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8003a58:	5463      	strb	r3, [r4, r1]
 8003a5a:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8003a5e:	f7fe bceb 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8003a62:	4620      	mov	r0, r4
 8003a64:	4631      	mov	r1, r6
 8003a66:	686a      	ldr	r2, [r5, #4]
 8003a68:	f000 ff08 	bl	800487c <d_print_comp>
 8003a6c:	f7fe bce4 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8003a70:	4631      	mov	r1, r6
 8003a72:	686a      	ldr	r2, [r5, #4]
 8003a74:	4620      	mov	r0, r4
 8003a76:	f000 ff01 	bl	800487c <d_print_comp>
 8003a7a:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8003a7e:	29ff      	cmp	r1, #255	; 0xff
 8003a80:	f000 828a 	beq.w	8003f98 <d_print_comp.part.10+0x1c48>
 8003a84:	1c4a      	adds	r2, r1, #1
 8003a86:	2329      	movs	r3, #41	; 0x29
 8003a88:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8003a8c:	5463      	strb	r3, [r4, r1]
 8003a8e:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8003a92:	f7fe bcd1 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8003a96:	4620      	mov	r0, r4
 8003a98:	4631      	mov	r1, r6
 8003a9a:	686a      	ldr	r2, [r5, #4]
 8003a9c:	f000 feee 	bl	800487c <d_print_comp>
 8003aa0:	f7fe bcca 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8003aa4:	4631      	mov	r1, r6
 8003aa6:	68aa      	ldr	r2, [r5, #8]
 8003aa8:	4620      	mov	r0, r4
 8003aaa:	f000 fee7 	bl	800487c <d_print_comp>
 8003aae:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8003ab2:	29ff      	cmp	r1, #255	; 0xff
 8003ab4:	f000 830f 	beq.w	80040d6 <d_print_comp.part.10+0x1d86>
 8003ab8:	1c4a      	adds	r2, r1, #1
 8003aba:	235d      	movs	r3, #93	; 0x5d
 8003abc:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8003ac0:	5463      	strb	r3, [r4, r1]
 8003ac2:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8003ac6:	f7fe bcb7 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8003aca:	4631      	mov	r1, r6
 8003acc:	68aa      	ldr	r2, [r5, #8]
 8003ace:	4620      	mov	r0, r4
 8003ad0:	f000 fed4 	bl	800487c <d_print_comp>
 8003ad4:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8003ad8:	29ff      	cmp	r1, #255	; 0xff
 8003ada:	f000 826e 	beq.w	8003fba <d_print_comp.part.10+0x1c6a>
 8003ade:	1c4a      	adds	r2, r1, #1
 8003ae0:	235d      	movs	r3, #93	; 0x5d
 8003ae2:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8003ae6:	5463      	strb	r3, [r4, r1]
 8003ae8:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8003aec:	f7fe bca4 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8003af0:	4620      	mov	r0, r4
 8003af2:	4631      	mov	r1, r6
 8003af4:	686a      	ldr	r2, [r5, #4]
 8003af6:	f000 fec1 	bl	800487c <d_print_comp>
 8003afa:	f7fe bc9d 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8003afe:	68aa      	ldr	r2, [r5, #8]
 8003b00:	f8d4 5120 	ldr.w	r5, [r4, #288]	; 0x120
 8003b04:	460f      	mov	r7, r1
 8003b06:	4620      	mov	r0, r4
 8003b08:	4631      	mov	r1, r6
 8003b0a:	f000 feb7 	bl	800487c <d_print_comp>
 8003b0e:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8003b12:	429d      	cmp	r5, r3
 8003b14:	f47e ac90 	bne.w	8002438 <d_print_comp.part.10+0xe8>
 8003b18:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8003b1c:	42bb      	cmp	r3, r7
 8003b1e:	f47e ac8b 	bne.w	8002438 <d_print_comp.part.10+0xe8>
 8003b22:	3f02      	subs	r7, #2
 8003b24:	f8c4 7100 	str.w	r7, [r4, #256]	; 0x100
 8003b28:	f7fe bc86 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8003b2c:	686d      	ldr	r5, [r5, #4]
 8003b2e:	9501      	str	r5, [sp, #4]
 8003b30:	f1b8 0f00 	cmp.w	r8, #0
 8003b34:	f47f a83b 	bne.w	8002bae <d_print_comp.part.10+0x85e>
 8003b38:	f7fe bc7e 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8003b3c:	2700      	movs	r7, #0
 8003b3e:	f7ff ba58 	b.w	8002ff2 <d_print_comp.part.10+0xca2>
 8003b42:	4dab      	ldr	r5, [pc, #684]	; (8003df0 <d_print_comp.part.10+0x1aa0>)
 8003b44:	4698      	mov	r8, r3
 8003b46:	1daf      	adds	r7, r5, #6
 8003b48:	e009      	b.n	8003b5e <d_print_comp.part.10+0x180e>
 8003b4a:	460b      	mov	r3, r1
 8003b4c:	3101      	adds	r1, #1
 8003b4e:	42bd      	cmp	r5, r7
 8003b50:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003b54:	54e6      	strb	r6, [r4, r3]
 8003b56:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8003b5a:	f43e ac6d 	beq.w	8002438 <d_print_comp.part.10+0xe8>
 8003b5e:	29ff      	cmp	r1, #255	; 0xff
 8003b60:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8003b64:	d1f1      	bne.n	8003b4a <d_print_comp.part.10+0x17fa>
 8003b66:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003b6a:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8003b6e:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003b72:	4620      	mov	r0, r4
 8003b74:	4798      	blx	r3
 8003b76:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8003b7a:	3301      	adds	r3, #1
 8003b7c:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8003b80:	2101      	movs	r1, #1
 8003b82:	2300      	movs	r3, #0
 8003b84:	e7e3      	b.n	8003b4e <d_print_comp.part.10+0x17fe>
 8003b86:	68df      	ldr	r7, [r3, #12]
 8003b88:	f8d3 9008 	ldr.w	r9, [r3, #8]
 8003b8c:	2f00      	cmp	r7, #0
 8003b8e:	f43e ac53 	beq.w	8002438 <d_print_comp.part.10+0xe8>
 8003b92:	2500      	movs	r5, #0
 8003b94:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8003b98:	46a8      	mov	r8, r5
 8003b9a:	e00a      	b.n	8003bb2 <d_print_comp.part.10+0x1862>
 8003b9c:	460b      	mov	r3, r1
 8003b9e:	3101      	adds	r1, #1
 8003ba0:	3501      	adds	r5, #1
 8003ba2:	42af      	cmp	r7, r5
 8003ba4:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003ba8:	54e6      	strb	r6, [r4, r3]
 8003baa:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8003bae:	f43e ac43 	beq.w	8002438 <d_print_comp.part.10+0xe8>
 8003bb2:	29ff      	cmp	r1, #255	; 0xff
 8003bb4:	f819 6005 	ldrb.w	r6, [r9, r5]
 8003bb8:	d1f0      	bne.n	8003b9c <d_print_comp.part.10+0x184c>
 8003bba:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003bbe:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8003bc2:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003bc6:	4620      	mov	r0, r4
 8003bc8:	4798      	blx	r3
 8003bca:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8003bce:	3301      	adds	r3, #1
 8003bd0:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8003bd4:	2101      	movs	r1, #1
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	e7e2      	b.n	8003ba0 <d_print_comp.part.10+0x1850>
 8003bda:	4d86      	ldr	r5, [pc, #536]	; (8003df4 <d_print_comp.part.10+0x1aa4>)
 8003bdc:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8003be0:	f105 0906 	add.w	r9, r5, #6
 8003be4:	f04f 0800 	mov.w	r8, #0
 8003be8:	e008      	b.n	8003bfc <d_print_comp.part.10+0x18ac>
 8003bea:	460b      	mov	r3, r1
 8003bec:	3101      	adds	r1, #1
 8003bee:	454d      	cmp	r5, r9
 8003bf0:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003bf4:	54e6      	strb	r6, [r4, r3]
 8003bf6:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8003bfa:	d013      	beq.n	8003c24 <d_print_comp.part.10+0x18d4>
 8003bfc:	29ff      	cmp	r1, #255	; 0xff
 8003bfe:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8003c02:	d1f2      	bne.n	8003bea <d_print_comp.part.10+0x189a>
 8003c04:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003c08:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8003c0c:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003c10:	4620      	mov	r0, r4
 8003c12:	4798      	blx	r3
 8003c14:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8003c18:	3301      	adds	r3, #1
 8003c1a:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8003c1e:	2101      	movs	r1, #1
 8003c20:	2300      	movs	r3, #0
 8003c22:	e7e4      	b.n	8003bee <d_print_comp.part.10+0x189e>
 8003c24:	463a      	mov	r2, r7
 8003c26:	a806      	add	r0, sp, #24
 8003c28:	4973      	ldr	r1, [pc, #460]	; (8003df8 <d_print_comp.part.10+0x1aa8>)
 8003c2a:	f002 fb6d 	bl	8006308 <siprintf>
 8003c2e:	a806      	add	r0, sp, #24
 8003c30:	f006 fc20 	bl	800a474 <strlen>
 8003c34:	b320      	cbz	r0, 8003c80 <d_print_comp.part.10+0x1930>
 8003c36:	f10d 0517 	add.w	r5, sp, #23
 8003c3a:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8003c3e:	182f      	adds	r7, r5, r0
 8003c40:	f04f 0800 	mov.w	r8, #0
 8003c44:	e008      	b.n	8003c58 <d_print_comp.part.10+0x1908>
 8003c46:	460b      	mov	r3, r1
 8003c48:	3101      	adds	r1, #1
 8003c4a:	42bd      	cmp	r5, r7
 8003c4c:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003c50:	54e6      	strb	r6, [r4, r3]
 8003c52:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8003c56:	d015      	beq.n	8003c84 <d_print_comp.part.10+0x1934>
 8003c58:	29ff      	cmp	r1, #255	; 0xff
 8003c5a:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8003c5e:	d1f2      	bne.n	8003c46 <d_print_comp.part.10+0x18f6>
 8003c60:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003c64:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8003c68:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003c6c:	4620      	mov	r0, r4
 8003c6e:	4798      	blx	r3
 8003c70:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8003c74:	3301      	adds	r3, #1
 8003c76:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8003c7a:	2101      	movs	r1, #1
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	e7e4      	b.n	8003c4a <d_print_comp.part.10+0x18fa>
 8003c80:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8003c84:	29ff      	cmp	r1, #255	; 0xff
 8003c86:	f000 8445 	beq.w	8004514 <d_print_comp.part.10+0x21c4>
 8003c8a:	1c4a      	adds	r2, r1, #1
 8003c8c:	237d      	movs	r3, #125	; 0x7d
 8003c8e:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8003c92:	5463      	strb	r3, [r4, r1]
 8003c94:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8003c98:	f7fe bbce 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8003c9c:	4605      	mov	r5, r0
 8003c9e:	f8d4 2114 	ldr.w	r2, [r4, #276]	; 0x114
 8003ca2:	f7fe bbaf 	b.w	8002404 <d_print_comp.part.10+0xb4>
 8003ca6:	6852      	ldr	r2, [r2, #4]
 8003ca8:	6853      	ldr	r3, [r2, #4]
 8003caa:	6819      	ldr	r1, [r3, #0]
 8003cac:	7848      	ldrb	r0, [r1, #1]
 8003cae:	2863      	cmp	r0, #99	; 0x63
 8003cb0:	f000 83e2 	beq.w	8004478 <d_print_comp.part.10+0x2128>
 8003cb4:	7811      	ldrb	r1, [r2, #0]
 8003cb6:	2931      	cmp	r1, #49	; 0x31
 8003cb8:	f000 844e 	beq.w	8004558 <d_print_comp.part.10+0x2208>
 8003cbc:	6853      	ldr	r3, [r2, #4]
 8003cbe:	494f      	ldr	r1, [pc, #316]	; (8003dfc <d_print_comp.part.10+0x1aac>)
 8003cc0:	6818      	ldr	r0, [r3, #0]
 8003cc2:	f001 fe43 	bl	800594c <strcmp>
 8003cc6:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8003cca:	b918      	cbnz	r0, 8003cd4 <d_print_comp.part.10+0x1984>
 8003ccc:	7813      	ldrb	r3, [r2, #0]
 8003cce:	2b03      	cmp	r3, #3
 8003cd0:	f000 845b 	beq.w	800458a <d_print_comp.part.10+0x223a>
 8003cd4:	4620      	mov	r0, r4
 8003cd6:	4631      	mov	r1, r6
 8003cd8:	f001 fc6c 	bl	80055b4 <d_print_subexpr>
 8003cdc:	f8d5 8004 	ldr.w	r8, [r5, #4]
 8003ce0:	4947      	ldr	r1, [pc, #284]	; (8003e00 <d_print_comp.part.10+0x1ab0>)
 8003ce2:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8003ce6:	681f      	ldr	r7, [r3, #0]
 8003ce8:	4638      	mov	r0, r7
 8003cea:	f001 fe2f 	bl	800594c <strcmp>
 8003cee:	2800      	cmp	r0, #0
 8003cf0:	f000 8422 	beq.w	8004538 <d_print_comp.part.10+0x21e8>
 8003cf4:	4638      	mov	r0, r7
 8003cf6:	4941      	ldr	r1, [pc, #260]	; (8003dfc <d_print_comp.part.10+0x1aac>)
 8003cf8:	f001 fe28 	bl	800594c <strcmp>
 8003cfc:	2800      	cmp	r0, #0
 8003cfe:	f040 843d 	bne.w	800457c <d_print_comp.part.10+0x222c>
 8003d02:	68ab      	ldr	r3, [r5, #8]
 8003d04:	4631      	mov	r1, r6
 8003d06:	689a      	ldr	r2, [r3, #8]
 8003d08:	4620      	mov	r0, r4
 8003d0a:	f001 fc53 	bl	80055b4 <d_print_subexpr>
 8003d0e:	686b      	ldr	r3, [r5, #4]
 8003d10:	781a      	ldrb	r2, [r3, #0]
 8003d12:	2a31      	cmp	r2, #49	; 0x31
 8003d14:	f47e ab90 	bne.w	8002438 <d_print_comp.part.10+0xe8>
 8003d18:	685b      	ldr	r3, [r3, #4]
 8003d1a:	689a      	ldr	r2, [r3, #8]
 8003d1c:	2a01      	cmp	r2, #1
 8003d1e:	f47e ab8b 	bne.w	8002438 <d_print_comp.part.10+0xe8>
 8003d22:	685b      	ldr	r3, [r3, #4]
 8003d24:	781b      	ldrb	r3, [r3, #0]
 8003d26:	2b3e      	cmp	r3, #62	; 0x3e
 8003d28:	f47e ab86 	bne.w	8002438 <d_print_comp.part.10+0xe8>
 8003d2c:	4620      	mov	r0, r4
 8003d2e:	2129      	movs	r1, #41	; 0x29
 8003d30:	f7fc fc14 	bl	800055c <d_append_char>
 8003d34:	f7fe bb80 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8003d38:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8003d3c:	f7ff ba11 	b.w	8003162 <d_print_comp.part.10+0xe12>
 8003d40:	f8d4 311c 	ldr.w	r3, [r4, #284]	; 0x11c
 8003d44:	e002      	b.n	8003d4c <d_print_comp.part.10+0x19fc>
 8003d46:	7802      	ldrb	r2, [r0, #0]
 8003d48:	2a2f      	cmp	r2, #47	; 0x2f
 8003d4a:	d106      	bne.n	8003d5a <d_print_comp.part.10+0x1a0a>
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	f340 8576 	ble.w	800483e <d_print_comp.part.10+0x24ee>
 8003d52:	6880      	ldr	r0, [r0, #8]
 8003d54:	3b01      	subs	r3, #1
 8003d56:	2800      	cmp	r0, #0
 8003d58:	d1f5      	bne.n	8003d46 <d_print_comp.part.10+0x19f6>
 8003d5a:	2301      	movs	r3, #1
 8003d5c:	f8c4 3118 	str.w	r3, [r4, #280]	; 0x118
 8003d60:	f7fe bb6a 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8003d64:	f026 0660 	bic.w	r6, r6, #96	; 0x60
 8003d68:	3208      	adds	r2, #8
 8003d6a:	4631      	mov	r1, r6
 8003d6c:	f8d4 3114 	ldr.w	r3, [r4, #276]	; 0x114
 8003d70:	f001 fa36 	bl	80051e0 <d_print_function_type.isra.11>
 8003d74:	686a      	ldr	r2, [r5, #4]
 8003d76:	2a00      	cmp	r2, #0
 8003d78:	f43e ab5e 	beq.w	8002438 <d_print_comp.part.10+0xe8>
 8003d7c:	4620      	mov	r0, r4
 8003d7e:	4631      	mov	r1, r6
 8003d80:	f000 fd7c 	bl	800487c <d_print_comp>
 8003d84:	f7fe bb58 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8003d88:	4f1e      	ldr	r7, [pc, #120]	; (8003e04 <d_print_comp.part.10+0x1ab4>)
 8003d8a:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8003d8e:	f107 0a05 	add.w	sl, r7, #5
 8003d92:	f04f 0900 	mov.w	r9, #0
 8003d96:	e00a      	b.n	8003dae <d_print_comp.part.10+0x1a5e>
 8003d98:	460b      	mov	r3, r1
 8003d9a:	3101      	adds	r1, #1
 8003d9c:	4557      	cmp	r7, sl
 8003d9e:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003da2:	f804 8003 	strb.w	r8, [r4, r3]
 8003da6:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8003daa:	f43f a9c4 	beq.w	8003136 <d_print_comp.part.10+0xde6>
 8003dae:	29ff      	cmp	r1, #255	; 0xff
 8003db0:	f817 8f01 	ldrb.w	r8, [r7, #1]!
 8003db4:	d1f0      	bne.n	8003d98 <d_print_comp.part.10+0x1a48>
 8003db6:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003dba:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8003dbe:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003dc2:	4620      	mov	r0, r4
 8003dc4:	4798      	blx	r3
 8003dc6:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8003dca:	3301      	adds	r3, #1
 8003dcc:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8003dd0:	2101      	movs	r1, #1
 8003dd2:	2300      	movs	r3, #0
 8003dd4:	e7e2      	b.n	8003d9c <d_print_comp.part.10+0x1a4c>
 8003dd6:	29ff      	cmp	r1, #255	; 0xff
 8003dd8:	f000 8421 	beq.w	800461e <d_print_comp.part.10+0x22ce>
 8003ddc:	1c4a      	adds	r2, r1, #1
 8003dde:	2320      	movs	r3, #32
 8003de0:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8003de4:	5463      	strb	r3, [r4, r1]
 8003de6:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8003dea:	687d      	ldr	r5, [r7, #4]
 8003dec:	e54f      	b.n	800388e <d_print_comp.part.10+0x153e>
 8003dee:	bf00      	nop
 8003df0:	0800b33b 	.word	0x0800b33b
 8003df4:	0800b3bb 	.word	0x0800b3bb
 8003df8:	0800b1d0 	.word	0x0800b1d0
 8003dfc:	0800b1a4 	.word	0x0800b1a4
 8003e00:	0800b368 	.word	0x0800b368
 8003e04:	0800b32b 	.word	0x0800b32b
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	49c5      	ldr	r1, [pc, #788]	; (8004120 <d_print_comp.part.10+0x1dd0>)
 8003e0c:	f8d3 8000 	ldr.w	r8, [r3]
 8003e10:	4640      	mov	r0, r8
 8003e12:	f001 fd9b 	bl	800594c <strcmp>
 8003e16:	782b      	ldrb	r3, [r5, #0]
 8003e18:	b910      	cbnz	r0, 8003e20 <d_print_comp.part.10+0x1ad0>
 8003e1a:	2b03      	cmp	r3, #3
 8003e1c:	f000 8411 	beq.w	8004642 <d_print_comp.part.10+0x22f2>
 8003e20:	2b37      	cmp	r3, #55	; 0x37
 8003e22:	f000 8487 	beq.w	8004734 <d_print_comp.part.10+0x23e4>
 8003e26:	463a      	mov	r2, r7
 8003e28:	4620      	mov	r0, r4
 8003e2a:	4631      	mov	r1, r6
 8003e2c:	f001 fb88 	bl	8005540 <d_print_expr_op>
 8003e30:	f1b8 0f00 	cmp.w	r8, #0
 8003e34:	f43e afec 	beq.w	8002e10 <d_print_comp.part.10+0xac0>
 8003e38:	4640      	mov	r0, r8
 8003e3a:	49ba      	ldr	r1, [pc, #744]	; (8004124 <d_print_comp.part.10+0x1dd4>)
 8003e3c:	f001 fd86 	bl	800594c <strcmp>
 8003e40:	2800      	cmp	r0, #0
 8003e42:	f000 823e 	beq.w	80042c2 <d_print_comp.part.10+0x1f72>
 8003e46:	4640      	mov	r0, r8
 8003e48:	49b7      	ldr	r1, [pc, #732]	; (8004128 <d_print_comp.part.10+0x1dd8>)
 8003e4a:	f001 fd7f 	bl	800594c <strcmp>
 8003e4e:	4607      	mov	r7, r0
 8003e50:	2800      	cmp	r0, #0
 8003e52:	f47e afdd 	bne.w	8002e10 <d_print_comp.part.10+0xac0>
 8003e56:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8003e5a:	2bff      	cmp	r3, #255	; 0xff
 8003e5c:	f000 8421 	beq.w	80046a2 <d_print_comp.part.10+0x2352>
 8003e60:	1c58      	adds	r0, r3, #1
 8003e62:	2728      	movs	r7, #40	; 0x28
 8003e64:	f8c4 0100 	str.w	r0, [r4, #256]	; 0x100
 8003e68:	4631      	mov	r1, r6
 8003e6a:	54e7      	strb	r7, [r4, r3]
 8003e6c:	462a      	mov	r2, r5
 8003e6e:	4620      	mov	r0, r4
 8003e70:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 8003e74:	f000 fd02 	bl	800487c <d_print_comp>
 8003e78:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8003e7c:	29ff      	cmp	r1, #255	; 0xff
 8003e7e:	f000 83ff 	beq.w	8004680 <d_print_comp.part.10+0x2330>
 8003e82:	2329      	movs	r3, #41	; 0x29
 8003e84:	1c4a      	adds	r2, r1, #1
 8003e86:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8003e8a:	5463      	strb	r3, [r4, r1]
 8003e8c:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8003e90:	f7fe bad2 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8003e94:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8003e98:	29ff      	cmp	r1, #255	; 0xff
 8003e9a:	f000 83af 	beq.w	80045fc <d_print_comp.part.10+0x22ac>
 8003e9e:	1c4a      	adds	r2, r1, #1
 8003ea0:	2328      	movs	r3, #40	; 0x28
 8003ea2:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8003ea6:	4620      	mov	r0, r4
 8003ea8:	5463      	strb	r3, [r4, r1]
 8003eaa:	1d3a      	adds	r2, r7, #4
 8003eac:	4631      	mov	r1, r6
 8003eae:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8003eb2:	f001 fa81 	bl	80053b8 <d_print_cast.isra.12>
 8003eb6:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8003eba:	29ff      	cmp	r1, #255	; 0xff
 8003ebc:	f000 838d 	beq.w	80045da <d_print_comp.part.10+0x228a>
 8003ec0:	1c4a      	adds	r2, r1, #1
 8003ec2:	2329      	movs	r3, #41	; 0x29
 8003ec4:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8003ec8:	5463      	strb	r3, [r4, r1]
 8003eca:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8003ece:	f7fe bf9f 	b.w	8002e10 <d_print_comp.part.10+0xac0>
 8003ed2:	f04f 0800 	mov.w	r8, #0
 8003ed6:	f804 8007 	strb.w	r8, [r4, r7]
 8003eda:	4639      	mov	r1, r7
 8003edc:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003ee0:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003ee4:	4620      	mov	r0, r4
 8003ee6:	4798      	blx	r3
 8003ee8:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8003eec:	f8c4 8100 	str.w	r8, [r4, #256]	; 0x100
 8003ef0:	3301      	adds	r3, #1
 8003ef2:	4647      	mov	r7, r8
 8003ef4:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8003ef8:	f7ff b8f2 	b.w	80030e0 <d_print_comp.part.10+0xd90>
 8003efc:	4620      	mov	r0, r4
 8003efe:	4631      	mov	r1, r6
 8003f00:	686a      	ldr	r2, [r5, #4]
 8003f02:	f000 fcbb 	bl	800487c <d_print_comp>
 8003f06:	f7fe ba97 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8003f0a:	2700      	movs	r7, #0
 8003f0c:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 8003f10:	f8d0 210c 	ldr.w	r2, [r0, #268]	; 0x10c
 8003f14:	f880 70ff 	strb.w	r7, [r0, #255]	; 0xff
 8003f18:	4798      	blx	r3
 8003f1a:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8003f1e:	3301      	adds	r3, #1
 8003f20:	4639      	mov	r1, r7
 8003f22:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8003f26:	2201      	movs	r2, #1
 8003f28:	f7fe bd2c 	b.w	8002984 <d_print_comp.part.10+0x634>
 8003f2c:	2500      	movs	r5, #0
 8003f2e:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003f32:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003f36:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8003f3a:	4620      	mov	r0, r4
 8003f3c:	4798      	blx	r3
 8003f3e:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8003f42:	3301      	adds	r3, #1
 8003f44:	4629      	mov	r1, r5
 8003f46:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8003f4a:	2201      	movs	r2, #1
 8003f4c:	f7ff bb8e 	b.w	800366c <d_print_comp.part.10+0x131c>
 8003f50:	2500      	movs	r5, #0
 8003f52:	4619      	mov	r1, r3
 8003f54:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003f58:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003f5c:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8003f60:	4620      	mov	r0, r4
 8003f62:	4798      	blx	r3
 8003f64:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8003f68:	1c5a      	adds	r2, r3, #1
 8003f6a:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
 8003f6e:	462b      	mov	r3, r5
 8003f70:	2201      	movs	r2, #1
 8003f72:	f7ff bb6a 	b.w	800364a <d_print_comp.part.10+0x12fa>
 8003f76:	2500      	movs	r5, #0
 8003f78:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003f7c:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003f80:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8003f84:	4620      	mov	r0, r4
 8003f86:	4798      	blx	r3
 8003f88:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8003f8c:	3301      	adds	r3, #1
 8003f8e:	4629      	mov	r1, r5
 8003f90:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8003f94:	2201      	movs	r2, #1
 8003f96:	e4ed      	b.n	8003974 <d_print_comp.part.10+0x1624>
 8003f98:	2500      	movs	r5, #0
 8003f9a:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003f9e:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003fa2:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8003fa6:	4620      	mov	r0, r4
 8003fa8:	4798      	blx	r3
 8003faa:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8003fae:	3301      	adds	r3, #1
 8003fb0:	4629      	mov	r1, r5
 8003fb2:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8003fb6:	2201      	movs	r2, #1
 8003fb8:	e565      	b.n	8003a86 <d_print_comp.part.10+0x1736>
 8003fba:	2500      	movs	r5, #0
 8003fbc:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003fc0:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003fc4:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8003fc8:	4620      	mov	r0, r4
 8003fca:	4798      	blx	r3
 8003fcc:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8003fd0:	3301      	adds	r3, #1
 8003fd2:	4629      	mov	r1, r5
 8003fd4:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8003fd8:	2201      	movs	r2, #1
 8003fda:	e581      	b.n	8003ae0 <d_print_comp.part.10+0x1790>
 8003fdc:	6856      	ldr	r6, [r2, #4]
 8003fde:	6897      	ldr	r7, [r2, #8]
 8003fe0:	4437      	add	r7, r6
 8003fe2:	42be      	cmp	r6, r7
 8003fe4:	f4be aa28 	bcs.w	8002438 <d_print_comp.part.10+0xe8>
 8003fe8:	f04f 0800 	mov.w	r8, #0
 8003fec:	e00d      	b.n	800400a <d_print_comp.part.10+0x1cba>
 8003fee:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8003ff2:	29ff      	cmp	r1, #255	; 0xff
 8003ff4:	d018      	beq.n	8004028 <d_print_comp.part.10+0x1cd8>
 8003ff6:	1c4b      	adds	r3, r1, #1
 8003ff8:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8003ffc:	5465      	strb	r5, [r4, r1]
 8003ffe:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 8004002:	3601      	adds	r6, #1
 8004004:	42b7      	cmp	r7, r6
 8004006:	f67e aa17 	bls.w	8002438 <d_print_comp.part.10+0xe8>
 800400a:	1bbb      	subs	r3, r7, r6
 800400c:	2b03      	cmp	r3, #3
 800400e:	7835      	ldrb	r5, [r6, #0]
 8004010:	dded      	ble.n	8003fee <d_print_comp.part.10+0x1c9e>
 8004012:	2d5f      	cmp	r5, #95	; 0x5f
 8004014:	d1eb      	bne.n	8003fee <d_print_comp.part.10+0x1c9e>
 8004016:	7872      	ldrb	r2, [r6, #1]
 8004018:	2a5f      	cmp	r2, #95	; 0x5f
 800401a:	d1e8      	bne.n	8003fee <d_print_comp.part.10+0x1c9e>
 800401c:	78b3      	ldrb	r3, [r6, #2]
 800401e:	2b55      	cmp	r3, #85	; 0x55
 8004020:	f000 8350 	beq.w	80046c4 <d_print_comp.part.10+0x2374>
 8004024:	4615      	mov	r5, r2
 8004026:	e7e2      	b.n	8003fee <d_print_comp.part.10+0x1c9e>
 8004028:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800402c:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8004030:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004034:	4620      	mov	r0, r4
 8004036:	4798      	blx	r3
 8004038:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800403c:	3301      	adds	r3, #1
 800403e:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8004042:	2100      	movs	r1, #0
 8004044:	2301      	movs	r3, #1
 8004046:	e7d7      	b.n	8003ff8 <d_print_comp.part.10+0x1ca8>
 8004048:	4d38      	ldr	r5, [pc, #224]	; (800412c <d_print_comp.part.10+0x1ddc>)
 800404a:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 800404e:	f105 0a0d 	add.w	sl, r5, #13
 8004052:	f04f 0900 	mov.w	r9, #0
 8004056:	e008      	b.n	800406a <d_print_comp.part.10+0x1d1a>
 8004058:	460b      	mov	r3, r1
 800405a:	3101      	adds	r1, #1
 800405c:	4555      	cmp	r5, sl
 800405e:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8004062:	54e7      	strb	r7, [r4, r3]
 8004064:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 8004068:	d046      	beq.n	80040f8 <d_print_comp.part.10+0x1da8>
 800406a:	29ff      	cmp	r1, #255	; 0xff
 800406c:	f815 7f01 	ldrb.w	r7, [r5, #1]!
 8004070:	d1f2      	bne.n	8004058 <d_print_comp.part.10+0x1d08>
 8004072:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004076:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 800407a:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800407e:	4620      	mov	r0, r4
 8004080:	4798      	blx	r3
 8004082:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8004086:	3301      	adds	r3, #1
 8004088:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800408c:	2101      	movs	r1, #1
 800408e:	2300      	movs	r3, #0
 8004090:	e7e4      	b.n	800405c <d_print_comp.part.10+0x1d0c>
 8004092:	2600      	movs	r6, #0
 8004094:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 8004098:	f880 60ff 	strb.w	r6, [r0, #255]	; 0xff
 800409c:	f8d0 210c 	ldr.w	r2, [r0, #268]	; 0x10c
 80040a0:	4798      	blx	r3
 80040a2:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80040a6:	3301      	adds	r3, #1
 80040a8:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80040ac:	4631      	mov	r1, r6
 80040ae:	2301      	movs	r3, #1
 80040b0:	f7fe bf42 	b.w	8002f38 <d_print_comp.part.10+0xbe8>
 80040b4:	2500      	movs	r5, #0
 80040b6:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80040ba:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80040be:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 80040c2:	4620      	mov	r0, r4
 80040c4:	4798      	blx	r3
 80040c6:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80040ca:	3301      	adds	r3, #1
 80040cc:	4629      	mov	r1, r5
 80040ce:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80040d2:	2201      	movs	r2, #1
 80040d4:	e4bd      	b.n	8003a52 <d_print_comp.part.10+0x1702>
 80040d6:	2500      	movs	r5, #0
 80040d8:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80040dc:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80040e0:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 80040e4:	4620      	mov	r0, r4
 80040e6:	4798      	blx	r3
 80040e8:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80040ec:	3301      	adds	r3, #1
 80040ee:	4629      	mov	r1, r5
 80040f0:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80040f4:	2201      	movs	r2, #1
 80040f6:	e4e0      	b.n	8003aba <d_print_comp.part.10+0x176a>
 80040f8:	f8d8 2008 	ldr.w	r2, [r8, #8]
 80040fc:	490c      	ldr	r1, [pc, #48]	; (8004130 <d_print_comp.part.10+0x1de0>)
 80040fe:	3201      	adds	r2, #1
 8004100:	a806      	add	r0, sp, #24
 8004102:	f002 f901 	bl	8006308 <siprintf>
 8004106:	a806      	add	r0, sp, #24
 8004108:	f006 f9b4 	bl	800a474 <strlen>
 800410c:	b378      	cbz	r0, 800416e <d_print_comp.part.10+0x1e1e>
 800410e:	f10d 0517 	add.w	r5, sp, #23
 8004112:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8004116:	eb05 0a00 	add.w	sl, r5, r0
 800411a:	f04f 0900 	mov.w	r9, #0
 800411e:	e012      	b.n	8004146 <d_print_comp.part.10+0x1df6>
 8004120:	0800b360 	.word	0x0800b360
 8004124:	0800b364 	.word	0x0800b364
 8004128:	0800b64c 	.word	0x0800b64c
 800412c:	0800b1bf 	.word	0x0800b1bf
 8004130:	0800b1d0 	.word	0x0800b1d0
 8004134:	460b      	mov	r3, r1
 8004136:	3101      	adds	r1, #1
 8004138:	4555      	cmp	r5, sl
 800413a:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800413e:	54e7      	strb	r7, [r4, r3]
 8004140:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 8004144:	d015      	beq.n	8004172 <d_print_comp.part.10+0x1e22>
 8004146:	29ff      	cmp	r1, #255	; 0xff
 8004148:	f815 7f01 	ldrb.w	r7, [r5, #1]!
 800414c:	d1f2      	bne.n	8004134 <d_print_comp.part.10+0x1de4>
 800414e:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004152:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8004156:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800415a:	4620      	mov	r0, r4
 800415c:	4798      	blx	r3
 800415e:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8004162:	3301      	adds	r3, #1
 8004164:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8004168:	2101      	movs	r1, #1
 800416a:	2300      	movs	r3, #0
 800416c:	e7e4      	b.n	8004138 <d_print_comp.part.10+0x1de8>
 800416e:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8004172:	4dbd      	ldr	r5, [pc, #756]	; (8004468 <d_print_comp.part.10+0x2118>)
 8004174:	f04f 0900 	mov.w	r9, #0
 8004178:	f105 0a03 	add.w	sl, r5, #3
 800417c:	e008      	b.n	8004190 <d_print_comp.part.10+0x1e40>
 800417e:	460b      	mov	r3, r1
 8004180:	3101      	adds	r1, #1
 8004182:	4555      	cmp	r5, sl
 8004184:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8004188:	54e7      	strb	r7, [r4, r3]
 800418a:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 800418e:	d013      	beq.n	80041b8 <d_print_comp.part.10+0x1e68>
 8004190:	29ff      	cmp	r1, #255	; 0xff
 8004192:	f815 7f01 	ldrb.w	r7, [r5, #1]!
 8004196:	d1f2      	bne.n	800417e <d_print_comp.part.10+0x1e2e>
 8004198:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800419c:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 80041a0:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80041a4:	4620      	mov	r0, r4
 80041a6:	4798      	blx	r3
 80041a8:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80041ac:	3301      	adds	r3, #1
 80041ae:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80041b2:	2101      	movs	r1, #1
 80041b4:	2300      	movs	r3, #0
 80041b6:	e7e4      	b.n	8004182 <d_print_comp.part.10+0x1e32>
 80041b8:	f8d8 8004 	ldr.w	r8, [r8, #4]
 80041bc:	f7ff ba83 	b.w	80036c6 <d_print_comp.part.10+0x1376>
 80041c0:	2500      	movs	r5, #0
 80041c2:	4619      	mov	r1, r3
 80041c4:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80041c8:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80041cc:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 80041d0:	4620      	mov	r0, r4
 80041d2:	4798      	blx	r3
 80041d4:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80041d8:	1c5a      	adds	r2, r3, #1
 80041da:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
 80041de:	462b      	mov	r3, r5
 80041e0:	2101      	movs	r1, #1
 80041e2:	f7fe bded 	b.w	8002dc0 <d_print_comp.part.10+0xa70>
 80041e6:	2700      	movs	r7, #0
 80041e8:	4619      	mov	r1, r3
 80041ea:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80041ee:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80041f2:	f884 70ff 	strb.w	r7, [r4, #255]	; 0xff
 80041f6:	4620      	mov	r0, r4
 80041f8:	4798      	blx	r3
 80041fa:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80041fe:	1c5a      	adds	r2, r3, #1
 8004200:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
 8004204:	463b      	mov	r3, r7
 8004206:	2101      	movs	r1, #1
 8004208:	f7fe bdc4 	b.w	8002d94 <d_print_comp.part.10+0xa44>
 800420c:	2301      	movs	r3, #1
 800420e:	f8c4 3118 	str.w	r3, [r4, #280]	; 0x118
 8004212:	f7fe b911 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8004216:	aa16      	add	r2, sp, #88	; 0x58
 8004218:	f8d4 1114 	ldr.w	r1, [r4, #276]	; 0x114
 800421c:	f842 1d40 	str.w	r1, [r2, #-64]!
 8004220:	f026 0660 	bic.w	r6, r6, #96	; 0x60
 8004224:	f8c4 2114 	str.w	r2, [r4, #276]	; 0x114
 8004228:	686a      	ldr	r2, [r5, #4]
 800422a:	f8d4 7110 	ldr.w	r7, [r4, #272]	; 0x110
 800422e:	9308      	str	r3, [sp, #32]
 8004230:	4631      	mov	r1, r6
 8004232:	4620      	mov	r0, r4
 8004234:	9507      	str	r5, [sp, #28]
 8004236:	9709      	str	r7, [sp, #36]	; 0x24
 8004238:	f000 fb20 	bl	800487c <d_print_comp>
 800423c:	9b08      	ldr	r3, [sp, #32]
 800423e:	9a06      	ldr	r2, [sp, #24]
 8004240:	f8c4 2114 	str.w	r2, [r4, #276]	; 0x114
 8004244:	2b00      	cmp	r3, #0
 8004246:	f47e a8f7 	bne.w	8002438 <d_print_comp.part.10+0xe8>
 800424a:	4620      	mov	r0, r4
 800424c:	2120      	movs	r1, #32
 800424e:	f7fc f985 	bl	800055c <d_append_char>
 8004252:	f7ff b847 	b.w	80032e4 <d_print_comp.part.10+0xf94>
 8004256:	2200      	movs	r2, #0
 8004258:	4619      	mov	r1, r3
 800425a:	f884 20ff 	strb.w	r2, [r4, #255]	; 0xff
 800425e:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004262:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004266:	4620      	mov	r0, r4
 8004268:	4798      	blx	r3
 800426a:	2329      	movs	r3, #41	; 0x29
 800426c:	7023      	strb	r3, [r4, #0]
 800426e:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8004272:	782a      	ldrb	r2, [r5, #0]
 8004274:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8004278:	2101      	movs	r1, #1
 800427a:	3301      	adds	r3, #1
 800427c:	2a3c      	cmp	r2, #60	; 0x3c
 800427e:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8004282:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8004286:	f47e aed5 	bne.w	8003034 <d_print_comp.part.10+0xce4>
 800428a:	232d      	movs	r3, #45	; 0x2d
 800428c:	1c4a      	adds	r2, r1, #1
 800428e:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8004292:	5463      	strb	r3, [r4, r1]
 8004294:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8004298:	f7fe becc 	b.w	8003034 <d_print_comp.part.10+0xce4>
 800429c:	f04f 0800 	mov.w	r8, #0
 80042a0:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80042a4:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80042a8:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 80042ac:	4620      	mov	r0, r4
 80042ae:	4798      	blx	r3
 80042b0:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80042b4:	3301      	adds	r3, #1
 80042b6:	4641      	mov	r1, r8
 80042b8:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80042bc:	2201      	movs	r2, #1
 80042be:	f7fe be9e 	b.w	8002ffe <d_print_comp.part.10+0xcae>
 80042c2:	4620      	mov	r0, r4
 80042c4:	4631      	mov	r1, r6
 80042c6:	462a      	mov	r2, r5
 80042c8:	f000 fad8 	bl	800487c <d_print_comp>
 80042cc:	f7fe b8b4 	b.w	8002438 <d_print_comp.part.10+0xe8>
 80042d0:	f8d5 8008 	ldr.w	r8, [r5, #8]
 80042d4:	f898 2000 	ldrb.w	r2, [r8]
 80042d8:	2a00      	cmp	r2, #0
 80042da:	f47e ae8a 	bne.w	8002ff2 <d_print_comp.part.10+0xca2>
 80042de:	2b3c      	cmp	r3, #60	; 0x3c
 80042e0:	f000 8290 	beq.w	8004804 <d_print_comp.part.10+0x24b4>
 80042e4:	4631      	mov	r1, r6
 80042e6:	4642      	mov	r2, r8
 80042e8:	4620      	mov	r0, r4
 80042ea:	3f02      	subs	r7, #2
 80042ec:	f000 fac6 	bl	800487c <d_print_comp>
 80042f0:	2f04      	cmp	r7, #4
 80042f2:	f63e a8a1 	bhi.w	8002438 <d_print_comp.part.10+0xe8>
 80042f6:	e8df f007 	tbb	[pc, r7]
 80042fa:	151b      	.short	0x151b
 80042fc:	090f      	.short	0x090f
 80042fe:	03          	.byte	0x03
 80042ff:	00          	.byte	0x00
 8004300:	4620      	mov	r0, r4
 8004302:	495a      	ldr	r1, [pc, #360]	; (800446c <d_print_comp.part.10+0x211c>)
 8004304:	f7fd fff0 	bl	80022e8 <d_append_string>
 8004308:	f7fe b896 	b.w	8002438 <d_print_comp.part.10+0xe8>
 800430c:	4620      	mov	r0, r4
 800430e:	4958      	ldr	r1, [pc, #352]	; (8004470 <d_print_comp.part.10+0x2120>)
 8004310:	f7fd ffea 	bl	80022e8 <d_append_string>
 8004314:	f7fe b890 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8004318:	4620      	mov	r0, r4
 800431a:	4956      	ldr	r1, [pc, #344]	; (8004474 <d_print_comp.part.10+0x2124>)
 800431c:	f7fd ffe4 	bl	80022e8 <d_append_string>
 8004320:	f7fe b88a 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8004324:	4620      	mov	r0, r4
 8004326:	216c      	movs	r1, #108	; 0x6c
 8004328:	f7fc f918 	bl	800055c <d_append_char>
 800432c:	f7fe b884 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8004330:	4620      	mov	r0, r4
 8004332:	2175      	movs	r1, #117	; 0x75
 8004334:	f7fc f912 	bl	800055c <d_append_char>
 8004338:	f7fe b87e 	b.w	8002438 <d_print_comp.part.10+0xe8>
 800433c:	2600      	movs	r6, #0
 800433e:	4619      	mov	r1, r3
 8004340:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004344:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004348:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 800434c:	4620      	mov	r0, r4
 800434e:	4798      	blx	r3
 8004350:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8004354:	1c5a      	adds	r2, r3, #1
 8004356:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
 800435a:	4633      	mov	r3, r6
 800435c:	2101      	movs	r1, #1
 800435e:	f7fe befa 	b.w	8003156 <d_print_comp.part.10+0xe06>
 8004362:	1d01      	adds	r1, r0, #4
 8004364:	4620      	mov	r0, r4
 8004366:	f7fc fa15 	bl	8000794 <d_lookup_template_argument.isra.6>
 800436a:	b180      	cbz	r0, 800438e <d_print_comp.part.10+0x203e>
 800436c:	7803      	ldrb	r3, [r0, #0]
 800436e:	2b2f      	cmp	r3, #47	; 0x2f
 8004370:	f47f a8ec 	bne.w	800354c <d_print_comp.part.10+0x11fc>
 8004374:	f8d4 311c 	ldr.w	r3, [r4, #284]	; 0x11c
 8004378:	e005      	b.n	8004386 <d_print_comp.part.10+0x2036>
 800437a:	6880      	ldr	r0, [r0, #8]
 800437c:	3b01      	subs	r3, #1
 800437e:	b130      	cbz	r0, 800438e <d_print_comp.part.10+0x203e>
 8004380:	7802      	ldrb	r2, [r0, #0]
 8004382:	2a2f      	cmp	r2, #47	; 0x2f
 8004384:	d103      	bne.n	800438e <d_print_comp.part.10+0x203e>
 8004386:	2b00      	cmp	r3, #0
 8004388:	dcf7      	bgt.n	800437a <d_print_comp.part.10+0x202a>
 800438a:	f000 8251 	beq.w	8004830 <d_print_comp.part.10+0x24e0>
 800438e:	2301      	movs	r3, #1
 8004390:	f8c4 3118 	str.w	r3, [r4, #280]	; 0x118
 8004394:	f7fe b850 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8004398:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 800439c:	29ff      	cmp	r1, #255	; 0xff
 800439e:	f000 81ba 	beq.w	8004716 <d_print_comp.part.10+0x23c6>
 80043a2:	1c4b      	adds	r3, r1, #1
 80043a4:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 80043a8:	4620      	mov	r0, r4
 80043aa:	f804 9001 	strb.w	r9, [r4, r1]
 80043ae:	f855 2c0c 	ldr.w	r2, [r5, #-12]
 80043b2:	f884 9104 	strb.w	r9, [r4, #260]	; 0x104
 80043b6:	4641      	mov	r1, r8
 80043b8:	f000 fa6c 	bl	8004894 <d_print_mod>
 80043bc:	f7fe bb75 	b.w	8002aaa <d_print_comp.part.10+0x75a>
 80043c0:	2301      	movs	r3, #1
 80043c2:	f8c4 3118 	str.w	r3, [r4, #280]	; 0x118
 80043c6:	f7fe b837 	b.w	8002438 <d_print_comp.part.10+0xe8>
 80043ca:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80043ce:	29ff      	cmp	r1, #255	; 0xff
 80043d0:	f000 81dc 	beq.w	800478c <d_print_comp.part.10+0x243c>
 80043d4:	2220      	movs	r2, #32
 80043d6:	1c4b      	adds	r3, r1, #1
 80043d8:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 80043dc:	5462      	strb	r2, [r4, r1]
 80043de:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 80043e2:	f7fe bce9 	b.w	8002db8 <d_print_comp.part.10+0xa68>
 80043e6:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80043ea:	29ff      	cmp	r1, #255	; 0xff
 80043ec:	f000 81ea 	beq.w	80047c4 <d_print_comp.part.10+0x2474>
 80043f0:	2220      	movs	r2, #32
 80043f2:	1c4b      	adds	r3, r1, #1
 80043f4:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 80043f8:	5462      	strb	r2, [r4, r1]
 80043fa:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 80043fe:	f7fe bcc5 	b.w	8002d8c <d_print_comp.part.10+0xa3c>
 8004402:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8004406:	29ff      	cmp	r1, #255	; 0xff
 8004408:	f000 81ec 	beq.w	80047e4 <d_print_comp.part.10+0x2494>
 800440c:	1c4a      	adds	r2, r1, #1
 800440e:	235b      	movs	r3, #91	; 0x5b
 8004410:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8004414:	5463      	strb	r3, [r4, r1]
 8004416:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 800441a:	4631      	mov	r1, r6
 800441c:	68aa      	ldr	r2, [r5, #8]
 800441e:	4620      	mov	r0, r4
 8004420:	f000 fa2c 	bl	800487c <d_print_comp>
 8004424:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8004428:	29ff      	cmp	r1, #255	; 0xff
 800442a:	f000 819f 	beq.w	800476c <d_print_comp.part.10+0x241c>
 800442e:	235d      	movs	r3, #93	; 0x5d
 8004430:	1c4a      	adds	r2, r1, #1
 8004432:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8004436:	5463      	strb	r3, [r4, r1]
 8004438:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 800443c:	f7fd bffc 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8004440:	29ff      	cmp	r1, #255	; 0xff
 8004442:	f47f af22 	bne.w	800428a <d_print_comp.part.10+0x1f3a>
 8004446:	f04f 0800 	mov.w	r8, #0
 800444a:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800444e:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8004452:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004456:	4620      	mov	r0, r4
 8004458:	4798      	blx	r3
 800445a:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800445e:	3301      	adds	r3, #1
 8004460:	4641      	mov	r1, r8
 8004462:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8004466:	e710      	b.n	800428a <d_print_comp.part.10+0x1f3a>
 8004468:	0800b1d3 	.word	0x0800b1d3
 800446c:	0800b380 	.word	0x0800b380
 8004470:	0800b37c 	.word	0x0800b37c
 8004474:	0800b378 	.word	0x0800b378
 8004478:	7809      	ldrb	r1, [r1, #0]
 800447a:	f1a1 0063 	sub.w	r0, r1, #99	; 0x63
 800447e:	2801      	cmp	r0, #1
 8004480:	d903      	bls.n	800448a <d_print_comp.part.10+0x213a>
 8004482:	3972      	subs	r1, #114	; 0x72
 8004484:	2901      	cmp	r1, #1
 8004486:	f63f ac15 	bhi.w	8003cb4 <d_print_comp.part.10+0x1964>
 800448a:	4620      	mov	r0, r4
 800448c:	4631      	mov	r1, r6
 800448e:	f001 f857 	bl	8005540 <d_print_expr_op>
 8004492:	4620      	mov	r0, r4
 8004494:	213c      	movs	r1, #60	; 0x3c
 8004496:	f7fc f861 	bl	800055c <d_append_char>
 800449a:	68ab      	ldr	r3, [r5, #8]
 800449c:	4620      	mov	r0, r4
 800449e:	685a      	ldr	r2, [r3, #4]
 80044a0:	4631      	mov	r1, r6
 80044a2:	f000 f9eb 	bl	800487c <d_print_comp>
 80044a6:	4620      	mov	r0, r4
 80044a8:	49c0      	ldr	r1, [pc, #768]	; (80047ac <d_print_comp.part.10+0x245c>)
 80044aa:	f7fd ff1d 	bl	80022e8 <d_append_string>
 80044ae:	68ab      	ldr	r3, [r5, #8]
 80044b0:	4631      	mov	r1, r6
 80044b2:	4620      	mov	r0, r4
 80044b4:	689a      	ldr	r2, [r3, #8]
 80044b6:	f000 f9e1 	bl	800487c <d_print_comp>
 80044ba:	4620      	mov	r0, r4
 80044bc:	2129      	movs	r1, #41	; 0x29
 80044be:	f7fc f84d 	bl	800055c <d_append_char>
 80044c2:	f7fd bfb9 	b.w	8002438 <d_print_comp.part.10+0xe8>
 80044c6:	2700      	movs	r7, #0
 80044c8:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80044cc:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80044d0:	f884 70ff 	strb.w	r7, [r4, #255]	; 0xff
 80044d4:	4620      	mov	r0, r4
 80044d6:	4798      	blx	r3
 80044d8:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80044dc:	3301      	adds	r3, #1
 80044de:	4639      	mov	r1, r7
 80044e0:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80044e4:	2201      	movs	r2, #1
 80044e6:	f7ff b8e1 	b.w	80036ac <d_print_comp.part.10+0x135c>
 80044ea:	6878      	ldr	r0, [r7, #4]
 80044ec:	49b0      	ldr	r1, [pc, #704]	; (80047b0 <d_print_comp.part.10+0x2460>)
 80044ee:	f006 f9a3 	bl	800a838 <strncmp>
 80044f2:	2800      	cmp	r0, #0
 80044f4:	f47e ac3e 	bne.w	8002d74 <d_print_comp.part.10+0xa24>
 80044f8:	4631      	mov	r1, r6
 80044fa:	4620      	mov	r0, r4
 80044fc:	68aa      	ldr	r2, [r5, #8]
 80044fe:	f000 f9bd 	bl	800487c <d_print_comp>
 8004502:	4620      	mov	r0, r4
 8004504:	49ab      	ldr	r1, [pc, #684]	; (80047b4 <d_print_comp.part.10+0x2464>)
 8004506:	f7fd feef 	bl	80022e8 <d_append_string>
 800450a:	f7fe bc5f 	b.w	8002dcc <d_print_comp.part.10+0xa7c>
 800450e:	9b02      	ldr	r3, [sp, #8]
 8004510:	f7fe bed6 	b.w	80032c0 <d_print_comp.part.10+0xf70>
 8004514:	2500      	movs	r5, #0
 8004516:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800451a:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800451e:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8004522:	4620      	mov	r0, r4
 8004524:	4798      	blx	r3
 8004526:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800452a:	3301      	adds	r3, #1
 800452c:	4629      	mov	r1, r5
 800452e:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8004532:	2201      	movs	r2, #1
 8004534:	f7ff bbaa 	b.w	8003c8c <d_print_comp.part.10+0x193c>
 8004538:	4620      	mov	r0, r4
 800453a:	215b      	movs	r1, #91	; 0x5b
 800453c:	f7fc f80e 	bl	800055c <d_append_char>
 8004540:	68ab      	ldr	r3, [r5, #8]
 8004542:	4631      	mov	r1, r6
 8004544:	4620      	mov	r0, r4
 8004546:	689a      	ldr	r2, [r3, #8]
 8004548:	f000 f998 	bl	800487c <d_print_comp>
 800454c:	4620      	mov	r0, r4
 800454e:	215d      	movs	r1, #93	; 0x5d
 8004550:	f7fc f804 	bl	800055c <d_append_char>
 8004554:	f7ff bbdb 	b.w	8003d0e <d_print_comp.part.10+0x19be>
 8004558:	6899      	ldr	r1, [r3, #8]
 800455a:	2901      	cmp	r1, #1
 800455c:	f47f abae 	bne.w	8003cbc <d_print_comp.part.10+0x196c>
 8004560:	685b      	ldr	r3, [r3, #4]
 8004562:	781b      	ldrb	r3, [r3, #0]
 8004564:	2b3e      	cmp	r3, #62	; 0x3e
 8004566:	f47f aba9 	bne.w	8003cbc <d_print_comp.part.10+0x196c>
 800456a:	4620      	mov	r0, r4
 800456c:	2128      	movs	r1, #40	; 0x28
 800456e:	f7fb fff5 	bl	800055c <d_append_char>
 8004572:	686a      	ldr	r2, [r5, #4]
 8004574:	f8d5 8008 	ldr.w	r8, [r5, #8]
 8004578:	f7ff bba0 	b.w	8003cbc <d_print_comp.part.10+0x196c>
 800457c:	4642      	mov	r2, r8
 800457e:	4620      	mov	r0, r4
 8004580:	4631      	mov	r1, r6
 8004582:	f000 ffdd 	bl	8005540 <d_print_expr_op>
 8004586:	f7ff bbbc 	b.w	8003d02 <d_print_comp.part.10+0x19b2>
 800458a:	6893      	ldr	r3, [r2, #8]
 800458c:	781b      	ldrb	r3, [r3, #0]
 800458e:	2b29      	cmp	r3, #41	; 0x29
 8004590:	bf1c      	itt	ne
 8004592:	2301      	movne	r3, #1
 8004594:	f8c4 3118 	strne.w	r3, [r4, #280]	; 0x118
 8004598:	6852      	ldr	r2, [r2, #4]
 800459a:	4620      	mov	r0, r4
 800459c:	4631      	mov	r1, r6
 800459e:	f001 f809 	bl	80055b4 <d_print_subexpr>
 80045a2:	f7ff bb9b 	b.w	8003cdc <d_print_comp.part.10+0x198c>
 80045a6:	4642      	mov	r2, r8
 80045a8:	4620      	mov	r0, r4
 80045aa:	4631      	mov	r1, r6
 80045ac:	f001 f802 	bl	80055b4 <d_print_subexpr>
 80045b0:	4620      	mov	r0, r4
 80045b2:	4631      	mov	r1, r6
 80045b4:	4652      	mov	r2, sl
 80045b6:	f000 ffc3 	bl	8005540 <d_print_expr_op>
 80045ba:	464a      	mov	r2, r9
 80045bc:	4620      	mov	r0, r4
 80045be:	4631      	mov	r1, r6
 80045c0:	f000 fff8 	bl	80055b4 <d_print_subexpr>
 80045c4:	4620      	mov	r0, r4
 80045c6:	497c      	ldr	r1, [pc, #496]	; (80047b8 <d_print_comp.part.10+0x2468>)
 80045c8:	f7fd fe8e 	bl	80022e8 <d_append_string>
 80045cc:	4620      	mov	r0, r4
 80045ce:	4631      	mov	r1, r6
 80045d0:	462a      	mov	r2, r5
 80045d2:	f000 ffef 	bl	80055b4 <d_print_subexpr>
 80045d6:	f7fd bf2f 	b.w	8002438 <d_print_comp.part.10+0xe8>
 80045da:	2700      	movs	r7, #0
 80045dc:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80045e0:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80045e4:	f884 70ff 	strb.w	r7, [r4, #255]	; 0xff
 80045e8:	4620      	mov	r0, r4
 80045ea:	4798      	blx	r3
 80045ec:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80045f0:	3301      	adds	r3, #1
 80045f2:	4639      	mov	r1, r7
 80045f4:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80045f8:	2201      	movs	r2, #1
 80045fa:	e462      	b.n	8003ec2 <d_print_comp.part.10+0x1b72>
 80045fc:	f04f 0800 	mov.w	r8, #0
 8004600:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 8004604:	f8d0 210c 	ldr.w	r2, [r0, #268]	; 0x10c
 8004608:	f880 80ff 	strb.w	r8, [r0, #255]	; 0xff
 800460c:	4798      	blx	r3
 800460e:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8004612:	3301      	adds	r3, #1
 8004614:	4641      	mov	r1, r8
 8004616:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800461a:	2201      	movs	r2, #1
 800461c:	e440      	b.n	8003ea0 <d_print_comp.part.10+0x1b50>
 800461e:	2500      	movs	r5, #0
 8004620:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004624:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004628:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 800462c:	4620      	mov	r0, r4
 800462e:	4798      	blx	r3
 8004630:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8004634:	3301      	adds	r3, #1
 8004636:	4629      	mov	r1, r5
 8004638:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800463c:	2201      	movs	r2, #1
 800463e:	f7ff bbce 	b.w	8003dde <d_print_comp.part.10+0x1a8e>
 8004642:	686b      	ldr	r3, [r5, #4]
 8004644:	781a      	ldrb	r2, [r3, #0]
 8004646:	2a01      	cmp	r2, #1
 8004648:	f47f abed 	bne.w	8003e26 <d_print_comp.part.10+0x1ad6>
 800464c:	68aa      	ldr	r2, [r5, #8]
 800464e:	7812      	ldrb	r2, [r2, #0]
 8004650:	2a29      	cmp	r2, #41	; 0x29
 8004652:	bf08      	it	eq
 8004654:	461d      	moveq	r5, r3
 8004656:	f7ff bbe6 	b.w	8003e26 <d_print_comp.part.10+0x1ad6>
 800465a:	ab16      	add	r3, sp, #88	; 0x58
 800465c:	9705      	str	r7, [sp, #20]
 800465e:	f843 ad48 	str.w	sl, [r3, #-72]!
 8004662:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
 8004666:	f7fe ba05 	b.w	8002a74 <d_print_comp.part.10+0x724>
 800466a:	4631      	mov	r1, r6
 800466c:	4620      	mov	r0, r4
 800466e:	686a      	ldr	r2, [r5, #4]
 8004670:	f000 ffa0 	bl	80055b4 <d_print_subexpr>
 8004674:	4620      	mov	r0, r4
 8004676:	4951      	ldr	r1, [pc, #324]	; (80047bc <d_print_comp.part.10+0x246c>)
 8004678:	f7fd fe36 	bl	80022e8 <d_append_string>
 800467c:	f7fd bedc 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8004680:	2500      	movs	r5, #0
 8004682:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004686:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 800468a:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800468e:	4620      	mov	r0, r4
 8004690:	4798      	blx	r3
 8004692:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8004696:	3301      	adds	r3, #1
 8004698:	4629      	mov	r1, r5
 800469a:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800469e:	f7ff bbf0 	b.w	8003e82 <d_print_comp.part.10+0x1b32>
 80046a2:	f884 00ff 	strb.w	r0, [r4, #255]	; 0xff
 80046a6:	4619      	mov	r1, r3
 80046a8:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80046ac:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80046b0:	4620      	mov	r0, r4
 80046b2:	4798      	blx	r3
 80046b4:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80046b8:	1c5a      	adds	r2, r3, #1
 80046ba:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
 80046be:	463b      	mov	r3, r7
 80046c0:	f7ff bbce 	b.w	8003e60 <d_print_comp.part.10+0x1b10>
 80046c4:	1cf3      	adds	r3, r6, #3
 80046c6:	429f      	cmp	r7, r3
 80046c8:	f67f acac 	bls.w	8004024 <d_print_comp.part.10+0x1cd4>
 80046cc:	2100      	movs	r1, #0
 80046ce:	e004      	b.n	80046da <d_print_comp.part.10+0x238a>
 80046d0:	4615      	mov	r5, r2
 80046d2:	42bb      	cmp	r3, r7
 80046d4:	eb05 1101 	add.w	r1, r5, r1, lsl #4
 80046d8:	d015      	beq.n	8004706 <d_print_comp.part.10+0x23b6>
 80046da:	469c      	mov	ip, r3
 80046dc:	f813 5b01 	ldrb.w	r5, [r3], #1
 80046e0:	f1a5 0230 	sub.w	r2, r5, #48	; 0x30
 80046e4:	b2d0      	uxtb	r0, r2
 80046e6:	2809      	cmp	r0, #9
 80046e8:	f1a5 0941 	sub.w	r9, r5, #65	; 0x41
 80046ec:	d9f0      	bls.n	80046d0 <d_print_comp.part.10+0x2380>
 80046ee:	f1b9 0f05 	cmp.w	r9, #5
 80046f2:	f1a5 0261 	sub.w	r2, r5, #97	; 0x61
 80046f6:	d801      	bhi.n	80046fc <d_print_comp.part.10+0x23ac>
 80046f8:	3d37      	subs	r5, #55	; 0x37
 80046fa:	e7ea      	b.n	80046d2 <d_print_comp.part.10+0x2382>
 80046fc:	2a05      	cmp	r2, #5
 80046fe:	f200 8087 	bhi.w	8004810 <d_print_comp.part.10+0x24c0>
 8004702:	3d57      	subs	r5, #87	; 0x57
 8004704:	e7e5      	b.n	80046d2 <d_print_comp.part.10+0x2382>
 8004706:	255f      	movs	r5, #95	; 0x5f
 8004708:	e471      	b.n	8003fee <d_print_comp.part.10+0x1c9e>
 800470a:	464c      	mov	r4, r9
 800470c:	2301      	movs	r3, #1
 800470e:	f8c4 3118 	str.w	r3, [r4, #280]	; 0x118
 8004712:	f7fd be91 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8004716:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800471a:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 800471e:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004722:	4620      	mov	r0, r4
 8004724:	4798      	blx	r3
 8004726:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800472a:	3301      	adds	r3, #1
 800472c:	4631      	mov	r1, r6
 800472e:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8004732:	e636      	b.n	80043a2 <d_print_comp.part.10+0x2052>
 8004734:	686a      	ldr	r2, [r5, #4]
 8004736:	4620      	mov	r0, r4
 8004738:	4631      	mov	r1, r6
 800473a:	f000 ff3b 	bl	80055b4 <d_print_subexpr>
 800473e:	4620      	mov	r0, r4
 8004740:	4631      	mov	r1, r6
 8004742:	463a      	mov	r2, r7
 8004744:	f000 fefc 	bl	8005540 <d_print_expr_op>
 8004748:	f7fd be76 	b.w	8002438 <d_print_comp.part.10+0xe8>
 800474c:	2b3b      	cmp	r3, #59	; 0x3b
 800474e:	f47e ac50 	bne.w	8002ff2 <d_print_comp.part.10+0xca2>
 8004752:	6853      	ldr	r3, [r2, #4]
 8004754:	781b      	ldrb	r3, [r3, #0]
 8004756:	2b30      	cmp	r3, #48	; 0x30
 8004758:	f000 8088 	beq.w	800486c <d_print_comp.part.10+0x251c>
 800475c:	2b31      	cmp	r3, #49	; 0x31
 800475e:	f47e ac48 	bne.w	8002ff2 <d_print_comp.part.10+0xca2>
 8004762:	4917      	ldr	r1, [pc, #92]	; (80047c0 <d_print_comp.part.10+0x2470>)
 8004764:	f7fd fdc0 	bl	80022e8 <d_append_string>
 8004768:	f7fd be66 	b.w	8002438 <d_print_comp.part.10+0xe8>
 800476c:	2500      	movs	r5, #0
 800476e:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004772:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8004776:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800477a:	4620      	mov	r0, r4
 800477c:	4798      	blx	r3
 800477e:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8004782:	3301      	adds	r3, #1
 8004784:	4629      	mov	r1, r5
 8004786:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800478a:	e650      	b.n	800442e <d_print_comp.part.10+0x20de>
 800478c:	2500      	movs	r5, #0
 800478e:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004792:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8004796:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800479a:	4620      	mov	r0, r4
 800479c:	4798      	blx	r3
 800479e:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80047a2:	3301      	adds	r3, #1
 80047a4:	4629      	mov	r1, r5
 80047a6:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80047aa:	e613      	b.n	80043d4 <d_print_comp.part.10+0x2084>
 80047ac:	0800b430 	.word	0x0800b430
 80047b0:	0800b1d8 	.word	0x0800b1d8
 80047b4:	0800b1e0 	.word	0x0800b1e0
 80047b8:	0800b36c 	.word	0x0800b36c
 80047bc:	0800b3b0 	.word	0x0800b3b0
 80047c0:	0800b38c 	.word	0x0800b38c
 80047c4:	2700      	movs	r7, #0
 80047c6:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80047ca:	f884 70ff 	strb.w	r7, [r4, #255]	; 0xff
 80047ce:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80047d2:	4620      	mov	r0, r4
 80047d4:	4798      	blx	r3
 80047d6:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80047da:	3301      	adds	r3, #1
 80047dc:	4639      	mov	r1, r7
 80047de:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80047e2:	e605      	b.n	80043f0 <d_print_comp.part.10+0x20a0>
 80047e4:	2700      	movs	r7, #0
 80047e6:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80047ea:	f884 70ff 	strb.w	r7, [r4, #255]	; 0xff
 80047ee:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80047f2:	4620      	mov	r0, r4
 80047f4:	4798      	blx	r3
 80047f6:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80047fa:	3301      	adds	r3, #1
 80047fc:	4639      	mov	r1, r7
 80047fe:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8004802:	e603      	b.n	800440c <d_print_comp.part.10+0x20bc>
 8004804:	212d      	movs	r1, #45	; 0x2d
 8004806:	f7fb fea9 	bl	800055c <d_append_char>
 800480a:	f8d5 8008 	ldr.w	r8, [r5, #8]
 800480e:	e569      	b.n	80042e4 <d_print_comp.part.10+0x1f94>
 8004810:	4567      	cmp	r7, ip
 8004812:	f67f af78 	bls.w	8004706 <d_print_comp.part.10+0x23b6>
 8004816:	2d5f      	cmp	r5, #95	; 0x5f
 8004818:	f47f af75 	bne.w	8004706 <d_print_comp.part.10+0x23b6>
 800481c:	29ff      	cmp	r1, #255	; 0xff
 800481e:	f63f abe6 	bhi.w	8003fee <d_print_comp.part.10+0x1c9e>
 8004822:	b2c9      	uxtb	r1, r1
 8004824:	4620      	mov	r0, r4
 8004826:	4666      	mov	r6, ip
 8004828:	f7fb fe98 	bl	800055c <d_append_char>
 800482c:	f7ff bbe9 	b.w	8004002 <d_print_comp.part.10+0x1cb2>
 8004830:	6840      	ldr	r0, [r0, #4]
 8004832:	2800      	cmp	r0, #0
 8004834:	f43f adab 	beq.w	800438e <d_print_comp.part.10+0x203e>
 8004838:	7803      	ldrb	r3, [r0, #0]
 800483a:	f7fe be87 	b.w	800354c <d_print_comp.part.10+0x11fc>
 800483e:	f47f aa8c 	bne.w	8003d5a <d_print_comp.part.10+0x1a0a>
 8004842:	6840      	ldr	r0, [r0, #4]
 8004844:	2800      	cmp	r0, #0
 8004846:	f47e aa79 	bne.w	8002d3c <d_print_comp.part.10+0x9ec>
 800484a:	f7ff ba86 	b.w	8003d5a <d_print_comp.part.10+0x1a0a>
 800484e:	4631      	mov	r1, r6
 8004850:	4620      	mov	r0, r4
 8004852:	68aa      	ldr	r2, [r5, #8]
 8004854:	f000 f812 	bl	800487c <d_print_comp>
 8004858:	9b08      	ldr	r3, [sp, #32]
 800485a:	9902      	ldr	r1, [sp, #8]
 800485c:	f8c4 1114 	str.w	r1, [r4, #276]	; 0x114
 8004860:	2b00      	cmp	r3, #0
 8004862:	f47d ade9 	bne.w	8002438 <d_print_comp.part.10+0xe8>
 8004866:	460b      	mov	r3, r1
 8004868:	f7fe bd2a 	b.w	80032c0 <d_print_comp.part.10+0xf70>
 800486c:	4902      	ldr	r1, [pc, #8]	; (8004878 <d_print_comp.part.10+0x2528>)
 800486e:	f7fd fd3b 	bl	80022e8 <d_append_string>
 8004872:	f7fd bde1 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8004876:	bf00      	nop
 8004878:	0800b384 	.word	0x0800b384

0800487c <d_print_comp>:
 800487c:	b12a      	cbz	r2, 800488a <d_print_comp+0xe>
 800487e:	f8d0 3118 	ldr.w	r3, [r0, #280]	; 0x118
 8004882:	b90b      	cbnz	r3, 8004888 <d_print_comp+0xc>
 8004884:	f7fd bd64 	b.w	8002350 <d_print_comp.part.10>
 8004888:	4770      	bx	lr
 800488a:	2201      	movs	r2, #1
 800488c:	f8c0 2118 	str.w	r2, [r0, #280]	; 0x118
 8004890:	4770      	bx	lr
 8004892:	bf00      	nop

08004894 <d_print_mod>:
 8004894:	7813      	ldrb	r3, [r2, #0]
 8004896:	3b03      	subs	r3, #3
 8004898:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800489c:	4615      	mov	r5, r2
 800489e:	4604      	mov	r4, r0
 80048a0:	4689      	mov	r9, r1
 80048a2:	2b2a      	cmp	r3, #42	; 0x2a
 80048a4:	f200 81d3 	bhi.w	8004c4e <d_print_mod+0x3ba>
 80048a8:	e8df f013 	tbh	[pc, r3, lsl #1]
 80048ac:	01d10052 	.word	0x01d10052
 80048b0:	01d101d1 	.word	0x01d101d1
 80048b4:	01d101d1 	.word	0x01d101d1
 80048b8:	01d101d1 	.word	0x01d101d1
 80048bc:	01d101d1 	.word	0x01d101d1
 80048c0:	01d101d1 	.word	0x01d101d1
 80048c4:	01d101d1 	.word	0x01d101d1
 80048c8:	01d101d1 	.word	0x01d101d1
 80048cc:	01d101d1 	.word	0x01d101d1
 80048d0:	01d101d1 	.word	0x01d101d1
 80048d4:	01d101d1 	.word	0x01d101d1
 80048d8:	0083005d 	.word	0x0083005d
 80048dc:	005d00a9 	.word	0x005d00a9
 80048e0:	00a90083 	.word	0x00a90083
 80048e4:	00e600ce 	.word	0x00e600ce
 80048e8:	0132011d 	.word	0x0132011d
 80048ec:	01470144 	.word	0x01470144
 80048f0:	0170014a 	.word	0x0170014a
 80048f4:	01d101d1 	.word	0x01d101d1
 80048f8:	01d101d1 	.word	0x01d101d1
 80048fc:	01d10195 	.word	0x01d10195
 8004900:	002b      	.short	0x002b
 8004902:	4ed9      	ldr	r6, [pc, #868]	; (8004c68 <d_print_mod+0x3d4>)
 8004904:	f8d0 3100 	ldr.w	r3, [r0, #256]	; 0x100
 8004908:	f106 0a0a 	add.w	sl, r6, #10
 800490c:	f04f 0800 	mov.w	r8, #0
 8004910:	e009      	b.n	8004926 <d_print_mod+0x92>
 8004912:	461a      	mov	r2, r3
 8004914:	3301      	adds	r3, #1
 8004916:	4556      	cmp	r6, sl
 8004918:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 800491c:	54a7      	strb	r7, [r4, r2]
 800491e:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 8004922:	f000 81b9 	beq.w	8004c98 <d_print_mod+0x404>
 8004926:	2bff      	cmp	r3, #255	; 0xff
 8004928:	f816 7f01 	ldrb.w	r7, [r6, #1]!
 800492c:	d1f1      	bne.n	8004912 <d_print_mod+0x7e>
 800492e:	4619      	mov	r1, r3
 8004930:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004934:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004938:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 800493c:	4620      	mov	r0, r4
 800493e:	4798      	blx	r3
 8004940:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8004944:	3301      	adds	r3, #1
 8004946:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800494a:	2200      	movs	r2, #0
 800494c:	2301      	movs	r3, #1
 800494e:	e7e2      	b.n	8004916 <d_print_mod+0x82>
 8004950:	686a      	ldr	r2, [r5, #4]
 8004952:	2a00      	cmp	r2, #0
 8004954:	f000 80d7 	beq.w	8004b06 <d_print_mod+0x272>
 8004958:	f8d4 3118 	ldr.w	r3, [r4, #280]	; 0x118
 800495c:	2b00      	cmp	r3, #0
 800495e:	f000 81ba 	beq.w	8004cd6 <d_print_mod+0x442>
 8004962:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004966:	4dc1      	ldr	r5, [pc, #772]	; (8004c6c <d_print_mod+0x3d8>)
 8004968:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 800496c:	f105 0709 	add.w	r7, r5, #9
 8004970:	f04f 0800 	mov.w	r8, #0
 8004974:	e009      	b.n	800498a <d_print_mod+0xf6>
 8004976:	460b      	mov	r3, r1
 8004978:	3101      	adds	r1, #1
 800497a:	42bd      	cmp	r5, r7
 800497c:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8004980:	54e6      	strb	r6, [r4, r3]
 8004982:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8004986:	f000 8183 	beq.w	8004c90 <d_print_mod+0x3fc>
 800498a:	29ff      	cmp	r1, #255	; 0xff
 800498c:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8004990:	d1f1      	bne.n	8004976 <d_print_mod+0xe2>
 8004992:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004996:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 800499a:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800499e:	4620      	mov	r0, r4
 80049a0:	4798      	blx	r3
 80049a2:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80049a6:	3301      	adds	r3, #1
 80049a8:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80049ac:	2101      	movs	r1, #1
 80049ae:	2300      	movs	r3, #0
 80049b0:	e7e3      	b.n	800497a <d_print_mod+0xe6>
 80049b2:	4daf      	ldr	r5, [pc, #700]	; (8004c70 <d_print_mod+0x3dc>)
 80049b4:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80049b8:	f105 0709 	add.w	r7, r5, #9
 80049bc:	f04f 0800 	mov.w	r8, #0
 80049c0:	e009      	b.n	80049d6 <d_print_mod+0x142>
 80049c2:	460b      	mov	r3, r1
 80049c4:	3101      	adds	r1, #1
 80049c6:	42bd      	cmp	r5, r7
 80049c8:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80049cc:	54e6      	strb	r6, [r4, r3]
 80049ce:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 80049d2:	f000 815f 	beq.w	8004c94 <d_print_mod+0x400>
 80049d6:	29ff      	cmp	r1, #255	; 0xff
 80049d8:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 80049dc:	d1f1      	bne.n	80049c2 <d_print_mod+0x12e>
 80049de:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80049e2:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 80049e6:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80049ea:	4620      	mov	r0, r4
 80049ec:	4798      	blx	r3
 80049ee:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80049f2:	3301      	adds	r3, #1
 80049f4:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80049f8:	2101      	movs	r1, #1
 80049fa:	2300      	movs	r3, #0
 80049fc:	e7e3      	b.n	80049c6 <d_print_mod+0x132>
 80049fe:	4d9d      	ldr	r5, [pc, #628]	; (8004c74 <d_print_mod+0x3e0>)
 8004a00:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8004a04:	1daf      	adds	r7, r5, #6
 8004a06:	f04f 0800 	mov.w	r8, #0
 8004a0a:	e009      	b.n	8004a20 <d_print_mod+0x18c>
 8004a0c:	460b      	mov	r3, r1
 8004a0e:	3101      	adds	r1, #1
 8004a10:	42bd      	cmp	r5, r7
 8004a12:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8004a16:	54e6      	strb	r6, [r4, r3]
 8004a18:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8004a1c:	f000 8121 	beq.w	8004c62 <d_print_mod+0x3ce>
 8004a20:	29ff      	cmp	r1, #255	; 0xff
 8004a22:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8004a26:	d1f1      	bne.n	8004a0c <d_print_mod+0x178>
 8004a28:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004a2c:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8004a30:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004a34:	4620      	mov	r0, r4
 8004a36:	4798      	blx	r3
 8004a38:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8004a3c:	3301      	adds	r3, #1
 8004a3e:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8004a42:	2101      	movs	r1, #1
 8004a44:	2300      	movs	r3, #0
 8004a46:	e7e3      	b.n	8004a10 <d_print_mod+0x17c>
 8004a48:	f8d0 3100 	ldr.w	r3, [r0, #256]	; 0x100
 8004a4c:	2bff      	cmp	r3, #255	; 0xff
 8004a4e:	f000 8159 	beq.w	8004d04 <d_print_mod+0x470>
 8004a52:	1c59      	adds	r1, r3, #1
 8004a54:	2220      	movs	r2, #32
 8004a56:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8004a5a:	54e2      	strb	r2, [r4, r3]
 8004a5c:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 8004a60:	29ff      	cmp	r1, #255	; 0xff
 8004a62:	f000 813e 	beq.w	8004ce2 <d_print_mod+0x44e>
 8004a66:	1c4a      	adds	r2, r1, #1
 8004a68:	2326      	movs	r3, #38	; 0x26
 8004a6a:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8004a6e:	5463      	strb	r3, [r4, r1]
 8004a70:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8004a74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a78:	f8d0 3100 	ldr.w	r3, [r0, #256]	; 0x100
 8004a7c:	2bff      	cmp	r3, #255	; 0xff
 8004a7e:	f000 8162 	beq.w	8004d46 <d_print_mod+0x4b2>
 8004a82:	1c59      	adds	r1, r3, #1
 8004a84:	2220      	movs	r2, #32
 8004a86:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8004a8a:	54e2      	strb	r2, [r4, r3]
 8004a8c:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 8004a90:	4d79      	ldr	r5, [pc, #484]	; (8004c78 <d_print_mod+0x3e4>)
 8004a92:	f04f 0800 	mov.w	r8, #0
 8004a96:	1caf      	adds	r7, r5, #2
 8004a98:	e009      	b.n	8004aae <d_print_mod+0x21a>
 8004a9a:	460b      	mov	r3, r1
 8004a9c:	42bd      	cmp	r5, r7
 8004a9e:	f101 0101 	add.w	r1, r1, #1
 8004aa2:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8004aa6:	54e6      	strb	r6, [r4, r3]
 8004aa8:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8004aac:	d019      	beq.n	8004ae2 <d_print_mod+0x24e>
 8004aae:	29ff      	cmp	r1, #255	; 0xff
 8004ab0:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8004ab4:	d1f1      	bne.n	8004a9a <d_print_mod+0x206>
 8004ab6:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004aba:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8004abe:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004ac2:	4620      	mov	r0, r4
 8004ac4:	4798      	blx	r3
 8004ac6:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8004aca:	3301      	adds	r3, #1
 8004acc:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8004ad0:	2300      	movs	r3, #0
 8004ad2:	2101      	movs	r1, #1
 8004ad4:	42bd      	cmp	r5, r7
 8004ad6:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8004ada:	54e6      	strb	r6, [r4, r3]
 8004adc:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8004ae0:	d1e5      	bne.n	8004aae <d_print_mod+0x21a>
 8004ae2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ae6:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8004aea:	29ff      	cmp	r1, #255	; 0xff
 8004aec:	f000 811b 	beq.w	8004d26 <d_print_mod+0x492>
 8004af0:	1c4a      	adds	r2, r1, #1
 8004af2:	2320      	movs	r3, #32
 8004af4:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8004af8:	5463      	strb	r3, [r4, r1]
 8004afa:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8004afe:	68aa      	ldr	r2, [r5, #8]
 8004b00:	2a00      	cmp	r2, #0
 8004b02:	f47f af29 	bne.w	8004958 <d_print_mod+0xc4>
 8004b06:	2301      	movs	r3, #1
 8004b08:	f8c4 3118 	str.w	r3, [r4, #280]	; 0x118
 8004b0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b10:	f011 0904 	ands.w	r9, r1, #4
 8004b14:	f47f af25 	bne.w	8004962 <d_print_mod+0xce>
 8004b18:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8004b1c:	29ff      	cmp	r1, #255	; 0xff
 8004b1e:	f000 814d 	beq.w	8004dbc <d_print_mod+0x528>
 8004b22:	1c4a      	adds	r2, r1, #1
 8004b24:	232a      	movs	r3, #42	; 0x2a
 8004b26:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8004b2a:	5463      	strb	r3, [r4, r1]
 8004b2c:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8004b30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b34:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8004b38:	e792      	b.n	8004a60 <d_print_mod+0x1cc>
 8004b3a:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8004b3e:	e7a7      	b.n	8004a90 <d_print_mod+0x1fc>
 8004b40:	4d4e      	ldr	r5, [pc, #312]	; (8004c7c <d_print_mod+0x3e8>)
 8004b42:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8004b46:	f105 0708 	add.w	r7, r5, #8
 8004b4a:	f04f 0800 	mov.w	r8, #0
 8004b4e:	e009      	b.n	8004b64 <d_print_mod+0x2d0>
 8004b50:	460b      	mov	r3, r1
 8004b52:	3101      	adds	r1, #1
 8004b54:	42bd      	cmp	r5, r7
 8004b56:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8004b5a:	54e6      	strb	r6, [r4, r3]
 8004b5c:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8004b60:	f000 8094 	beq.w	8004c8c <d_print_mod+0x3f8>
 8004b64:	29ff      	cmp	r1, #255	; 0xff
 8004b66:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8004b6a:	d1f1      	bne.n	8004b50 <d_print_mod+0x2bc>
 8004b6c:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004b70:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8004b74:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004b78:	4620      	mov	r0, r4
 8004b7a:	4798      	blx	r3
 8004b7c:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8004b80:	3301      	adds	r3, #1
 8004b82:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8004b86:	2101      	movs	r1, #1
 8004b88:	2300      	movs	r3, #0
 8004b8a:	e7e3      	b.n	8004b54 <d_print_mod+0x2c0>
 8004b8c:	4d3c      	ldr	r5, [pc, #240]	; (8004c80 <d_print_mod+0x3ec>)
 8004b8e:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8004b92:	f105 070a 	add.w	r7, r5, #10
 8004b96:	f04f 0800 	mov.w	r8, #0
 8004b9a:	e008      	b.n	8004bae <d_print_mod+0x31a>
 8004b9c:	460b      	mov	r3, r1
 8004b9e:	3101      	adds	r1, #1
 8004ba0:	42bd      	cmp	r5, r7
 8004ba2:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8004ba6:	54e6      	strb	r6, [r4, r3]
 8004ba8:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8004bac:	d06c      	beq.n	8004c88 <d_print_mod+0x3f4>
 8004bae:	29ff      	cmp	r1, #255	; 0xff
 8004bb0:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8004bb4:	d1f2      	bne.n	8004b9c <d_print_mod+0x308>
 8004bb6:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004bba:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8004bbe:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004bc2:	4620      	mov	r0, r4
 8004bc4:	4798      	blx	r3
 8004bc6:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8004bca:	3301      	adds	r3, #1
 8004bcc:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8004bd0:	2101      	movs	r1, #1
 8004bd2:	2300      	movs	r3, #0
 8004bd4:	e7e4      	b.n	8004ba0 <d_print_mod+0x30c>
 8004bd6:	f890 3104 	ldrb.w	r3, [r0, #260]	; 0x104
 8004bda:	2b28      	cmp	r3, #40	; 0x28
 8004bdc:	d00b      	beq.n	8004bf6 <d_print_mod+0x362>
 8004bde:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8004be2:	29ff      	cmp	r1, #255	; 0xff
 8004be4:	f000 80da 	beq.w	8004d9c <d_print_mod+0x508>
 8004be8:	1c4a      	adds	r2, r1, #1
 8004bea:	2320      	movs	r3, #32
 8004bec:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8004bf0:	5463      	strb	r3, [r4, r1]
 8004bf2:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8004bf6:	686a      	ldr	r2, [r5, #4]
 8004bf8:	2a00      	cmp	r2, #0
 8004bfa:	f000 80c7 	beq.w	8004d8c <d_print_mod+0x4f8>
 8004bfe:	f8d4 3118 	ldr.w	r3, [r4, #280]	; 0x118
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d062      	beq.n	8004ccc <d_print_mod+0x438>
 8004c06:	4d1f      	ldr	r5, [pc, #124]	; (8004c84 <d_print_mod+0x3f0>)
 8004c08:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8004c0c:	1cef      	adds	r7, r5, #3
 8004c0e:	f04f 0800 	mov.w	r8, #0
 8004c12:	e008      	b.n	8004c26 <d_print_mod+0x392>
 8004c14:	460b      	mov	r3, r1
 8004c16:	3101      	adds	r1, #1
 8004c18:	42bd      	cmp	r5, r7
 8004c1a:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8004c1e:	54e6      	strb	r6, [r4, r3]
 8004c20:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8004c24:	d049      	beq.n	8004cba <d_print_mod+0x426>
 8004c26:	29ff      	cmp	r1, #255	; 0xff
 8004c28:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8004c2c:	d1f2      	bne.n	8004c14 <d_print_mod+0x380>
 8004c2e:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004c32:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8004c36:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004c3a:	4620      	mov	r0, r4
 8004c3c:	4798      	blx	r3
 8004c3e:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8004c42:	3301      	adds	r3, #1
 8004c44:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8004c48:	2101      	movs	r1, #1
 8004c4a:	2300      	movs	r3, #0
 8004c4c:	e7e4      	b.n	8004c18 <d_print_mod+0x384>
 8004c4e:	f8d0 3118 	ldr.w	r3, [r0, #280]	; 0x118
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	f47f ae85 	bne.w	8004962 <d_print_mod+0xce>
 8004c58:	462a      	mov	r2, r5
 8004c5a:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c5e:	f7fd bb77 	b.w	8002350 <d_print_comp.part.10>
 8004c62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c66:	bf00      	nop
 8004c68:	0800b473 	.word	0x0800b473
 8004c6c:	0800b433 	.word	0x0800b433
 8004c70:	0800b43f 	.word	0x0800b43f
 8004c74:	0800b44b 	.word	0x0800b44b
 8004c78:	0800b453 	.word	0x0800b453
 8004c7c:	0800b457 	.word	0x0800b457
 8004c80:	0800b463 	.word	0x0800b463
 8004c84:	0800b46f 	.word	0x0800b46f
 8004c88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c98:	686a      	ldr	r2, [r5, #4]
 8004c9a:	2a00      	cmp	r2, #0
 8004c9c:	d07a      	beq.n	8004d94 <d_print_mod+0x500>
 8004c9e:	f8d4 1118 	ldr.w	r1, [r4, #280]	; 0x118
 8004ca2:	b161      	cbz	r1, 8004cbe <d_print_mod+0x42a>
 8004ca4:	2bff      	cmp	r3, #255	; 0xff
 8004ca6:	d05f      	beq.n	8004d68 <d_print_mod+0x4d4>
 8004ca8:	1c59      	adds	r1, r3, #1
 8004caa:	2229      	movs	r2, #41	; 0x29
 8004cac:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8004cb0:	54e2      	strb	r2, [r4, r3]
 8004cb2:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 8004cb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004cbe:	4649      	mov	r1, r9
 8004cc0:	4620      	mov	r0, r4
 8004cc2:	f7fd fb45 	bl	8002350 <d_print_comp.part.10>
 8004cc6:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8004cca:	e7eb      	b.n	8004ca4 <d_print_mod+0x410>
 8004ccc:	4649      	mov	r1, r9
 8004cce:	4620      	mov	r0, r4
 8004cd0:	f7fd fb3e 	bl	8002350 <d_print_comp.part.10>
 8004cd4:	e797      	b.n	8004c06 <d_print_mod+0x372>
 8004cd6:	4620      	mov	r0, r4
 8004cd8:	4649      	mov	r1, r9
 8004cda:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004cde:	f7fd bb37 	b.w	8002350 <d_print_comp.part.10>
 8004ce2:	2500      	movs	r5, #0
 8004ce4:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004ce8:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004cec:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8004cf0:	4620      	mov	r0, r4
 8004cf2:	4798      	blx	r3
 8004cf4:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8004cf8:	3301      	adds	r3, #1
 8004cfa:	4629      	mov	r1, r5
 8004cfc:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8004d00:	2201      	movs	r2, #1
 8004d02:	e6b1      	b.n	8004a68 <d_print_mod+0x1d4>
 8004d04:	2500      	movs	r5, #0
 8004d06:	4619      	mov	r1, r3
 8004d08:	f8d0 210c 	ldr.w	r2, [r0, #268]	; 0x10c
 8004d0c:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 8004d10:	f880 50ff 	strb.w	r5, [r0, #255]	; 0xff
 8004d14:	4798      	blx	r3
 8004d16:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8004d1a:	1c5a      	adds	r2, r3, #1
 8004d1c:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
 8004d20:	462b      	mov	r3, r5
 8004d22:	2101      	movs	r1, #1
 8004d24:	e696      	b.n	8004a54 <d_print_mod+0x1c0>
 8004d26:	2600      	movs	r6, #0
 8004d28:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 8004d2c:	f8d0 210c 	ldr.w	r2, [r0, #268]	; 0x10c
 8004d30:	f880 60ff 	strb.w	r6, [r0, #255]	; 0xff
 8004d34:	4798      	blx	r3
 8004d36:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8004d3a:	3301      	adds	r3, #1
 8004d3c:	4631      	mov	r1, r6
 8004d3e:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8004d42:	2201      	movs	r2, #1
 8004d44:	e6d5      	b.n	8004af2 <d_print_mod+0x25e>
 8004d46:	2500      	movs	r5, #0
 8004d48:	4619      	mov	r1, r3
 8004d4a:	f8d0 210c 	ldr.w	r2, [r0, #268]	; 0x10c
 8004d4e:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 8004d52:	f880 50ff 	strb.w	r5, [r0, #255]	; 0xff
 8004d56:	4798      	blx	r3
 8004d58:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8004d5c:	1c5a      	adds	r2, r3, #1
 8004d5e:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
 8004d62:	462b      	mov	r3, r5
 8004d64:	2101      	movs	r1, #1
 8004d66:	e68d      	b.n	8004a84 <d_print_mod+0x1f0>
 8004d68:	2500      	movs	r5, #0
 8004d6a:	4619      	mov	r1, r3
 8004d6c:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004d70:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004d74:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8004d78:	4620      	mov	r0, r4
 8004d7a:	4798      	blx	r3
 8004d7c:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8004d80:	1c5a      	adds	r2, r3, #1
 8004d82:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
 8004d86:	462b      	mov	r3, r5
 8004d88:	2101      	movs	r1, #1
 8004d8a:	e78e      	b.n	8004caa <d_print_mod+0x416>
 8004d8c:	2301      	movs	r3, #1
 8004d8e:	f8c4 3118 	str.w	r3, [r4, #280]	; 0x118
 8004d92:	e738      	b.n	8004c06 <d_print_mod+0x372>
 8004d94:	2201      	movs	r2, #1
 8004d96:	f8c4 2118 	str.w	r2, [r4, #280]	; 0x118
 8004d9a:	e783      	b.n	8004ca4 <d_print_mod+0x410>
 8004d9c:	2600      	movs	r6, #0
 8004d9e:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 8004da2:	f8d0 210c 	ldr.w	r2, [r0, #268]	; 0x10c
 8004da6:	f880 60ff 	strb.w	r6, [r0, #255]	; 0xff
 8004daa:	4798      	blx	r3
 8004dac:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8004db0:	3301      	adds	r3, #1
 8004db2:	4631      	mov	r1, r6
 8004db4:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8004db8:	2201      	movs	r2, #1
 8004dba:	e716      	b.n	8004bea <d_print_mod+0x356>
 8004dbc:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 8004dc0:	f8d0 210c 	ldr.w	r2, [r0, #268]	; 0x10c
 8004dc4:	f880 90ff 	strb.w	r9, [r0, #255]	; 0xff
 8004dc8:	4798      	blx	r3
 8004dca:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8004dce:	3301      	adds	r3, #1
 8004dd0:	4649      	mov	r1, r9
 8004dd2:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8004dd6:	2201      	movs	r2, #1
 8004dd8:	e6a4      	b.n	8004b24 <d_print_mod+0x290>
 8004dda:	bf00      	nop

08004ddc <d_print_mod_list>:
 8004ddc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004de0:	4614      	mov	r4, r2
 8004de2:	b089      	sub	sp, #36	; 0x24
 8004de4:	4605      	mov	r5, r0
 8004de6:	460f      	mov	r7, r1
 8004de8:	461e      	mov	r6, r3
 8004dea:	b33a      	cbz	r2, 8004e3c <d_print_mod_list+0x60>
 8004dec:	f8d0 3118 	ldr.w	r3, [r0, #280]	; 0x118
 8004df0:	bb23      	cbnz	r3, 8004e3c <d_print_mod_list+0x60>
 8004df2:	f04f 0801 	mov.w	r8, #1
 8004df6:	e002      	b.n	8004dfe <d_print_mod_list+0x22>
 8004df8:	f8d5 2118 	ldr.w	r2, [r5, #280]	; 0x118
 8004dfc:	b9f2      	cbnz	r2, 8004e3c <d_print_mod_list+0x60>
 8004dfe:	68a2      	ldr	r2, [r4, #8]
 8004e00:	b9ca      	cbnz	r2, 8004e36 <d_print_mod_list+0x5a>
 8004e02:	6862      	ldr	r2, [r4, #4]
 8004e04:	7810      	ldrb	r0, [r2, #0]
 8004e06:	b91e      	cbnz	r6, 8004e10 <d_print_mod_list+0x34>
 8004e08:	f1a0 031c 	sub.w	r3, r0, #28
 8004e0c:	2b04      	cmp	r3, #4
 8004e0e:	d912      	bls.n	8004e36 <d_print_mod_list+0x5a>
 8004e10:	68e3      	ldr	r3, [r4, #12]
 8004e12:	f8c4 8008 	str.w	r8, [r4, #8]
 8004e16:	2829      	cmp	r0, #41	; 0x29
 8004e18:	f8d5 9110 	ldr.w	r9, [r5, #272]	; 0x110
 8004e1c:	f8c5 3110 	str.w	r3, [r5, #272]	; 0x110
 8004e20:	d00f      	beq.n	8004e42 <d_print_mod_list+0x66>
 8004e22:	282a      	cmp	r0, #42	; 0x2a
 8004e24:	d018      	beq.n	8004e58 <d_print_mod_list+0x7c>
 8004e26:	2802      	cmp	r0, #2
 8004e28:	d021      	beq.n	8004e6e <d_print_mod_list+0x92>
 8004e2a:	4628      	mov	r0, r5
 8004e2c:	4639      	mov	r1, r7
 8004e2e:	f7ff fd31 	bl	8004894 <d_print_mod>
 8004e32:	f8c5 9110 	str.w	r9, [r5, #272]	; 0x110
 8004e36:	6824      	ldr	r4, [r4, #0]
 8004e38:	2c00      	cmp	r4, #0
 8004e3a:	d1dd      	bne.n	8004df8 <d_print_mod_list+0x1c>
 8004e3c:	b009      	add	sp, #36	; 0x24
 8004e3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e42:	4639      	mov	r1, r7
 8004e44:	3208      	adds	r2, #8
 8004e46:	6823      	ldr	r3, [r4, #0]
 8004e48:	4628      	mov	r0, r5
 8004e4a:	f000 f9c9 	bl	80051e0 <d_print_function_type.isra.11>
 8004e4e:	f8c5 9110 	str.w	r9, [r5, #272]	; 0x110
 8004e52:	b009      	add	sp, #36	; 0x24
 8004e54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e58:	4639      	mov	r1, r7
 8004e5a:	3204      	adds	r2, #4
 8004e5c:	6823      	ldr	r3, [r4, #0]
 8004e5e:	4628      	mov	r0, r5
 8004e60:	f000 f8ee 	bl	8005040 <d_print_array_type.isra.9>
 8004e64:	f8c5 9110 	str.w	r9, [r5, #272]	; 0x110
 8004e68:	b009      	add	sp, #36	; 0x24
 8004e6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e6e:	2600      	movs	r6, #0
 8004e70:	f8d5 8114 	ldr.w	r8, [r5, #276]	; 0x114
 8004e74:	f8c5 6114 	str.w	r6, [r5, #276]	; 0x114
 8004e78:	6852      	ldr	r2, [r2, #4]
 8004e7a:	4628      	mov	r0, r5
 8004e7c:	4639      	mov	r1, r7
 8004e7e:	f7ff fcfd 	bl	800487c <d_print_comp>
 8004e82:	f8c5 8114 	str.w	r8, [r5, #276]	; 0x114
 8004e86:	f017 0804 	ands.w	r8, r7, #4
 8004e8a:	d123      	bne.n	8004ed4 <d_print_mod_list+0xf8>
 8004e8c:	4e68      	ldr	r6, [pc, #416]	; (8005030 <d_print_mod_list+0x254>)
 8004e8e:	f8d5 1100 	ldr.w	r1, [r5, #256]	; 0x100
 8004e92:	f106 0b02 	add.w	fp, r6, #2
 8004e96:	e009      	b.n	8004eac <d_print_mod_list+0xd0>
 8004e98:	460b      	mov	r3, r1
 8004e9a:	3101      	adds	r1, #1
 8004e9c:	455e      	cmp	r6, fp
 8004e9e:	f8c5 1100 	str.w	r1, [r5, #256]	; 0x100
 8004ea2:	f805 a003 	strb.w	sl, [r5, r3]
 8004ea6:	f885 a104 	strb.w	sl, [r5, #260]	; 0x104
 8004eaa:	d01e      	beq.n	8004eea <d_print_mod_list+0x10e>
 8004eac:	29ff      	cmp	r1, #255	; 0xff
 8004eae:	f816 af01 	ldrb.w	sl, [r6, #1]!
 8004eb2:	d1f1      	bne.n	8004e98 <d_print_mod_list+0xbc>
 8004eb4:	f8d5 3108 	ldr.w	r3, [r5, #264]	; 0x108
 8004eb8:	f885 80ff 	strb.w	r8, [r5, #255]	; 0xff
 8004ebc:	f8d5 210c 	ldr.w	r2, [r5, #268]	; 0x10c
 8004ec0:	4628      	mov	r0, r5
 8004ec2:	4798      	blx	r3
 8004ec4:	f8d5 3120 	ldr.w	r3, [r5, #288]	; 0x120
 8004ec8:	3301      	adds	r3, #1
 8004eca:	f8c5 3120 	str.w	r3, [r5, #288]	; 0x120
 8004ece:	2101      	movs	r1, #1
 8004ed0:	2300      	movs	r3, #0
 8004ed2:	e7e3      	b.n	8004e9c <d_print_mod_list+0xc0>
 8004ed4:	f8d5 1100 	ldr.w	r1, [r5, #256]	; 0x100
 8004ed8:	29ff      	cmp	r1, #255	; 0xff
 8004eda:	d01b      	beq.n	8004f14 <d_print_mod_list+0x138>
 8004edc:	1c4a      	adds	r2, r1, #1
 8004ede:	232e      	movs	r3, #46	; 0x2e
 8004ee0:	f8c5 2100 	str.w	r2, [r5, #256]	; 0x100
 8004ee4:	546b      	strb	r3, [r5, r1]
 8004ee6:	f885 3104 	strb.w	r3, [r5, #260]	; 0x104
 8004eea:	6863      	ldr	r3, [r4, #4]
 8004eec:	689c      	ldr	r4, [r3, #8]
 8004eee:	7823      	ldrb	r3, [r4, #0]
 8004ef0:	2b45      	cmp	r3, #69	; 0x45
 8004ef2:	d102      	bne.n	8004efa <d_print_mod_list+0x11e>
 8004ef4:	e01e      	b.n	8004f34 <d_print_mod_list+0x158>
 8004ef6:	6864      	ldr	r4, [r4, #4]
 8004ef8:	7823      	ldrb	r3, [r4, #0]
 8004efa:	3b1c      	subs	r3, #28
 8004efc:	2b04      	cmp	r3, #4
 8004efe:	d9fa      	bls.n	8004ef6 <d_print_mod_list+0x11a>
 8004f00:	4639      	mov	r1, r7
 8004f02:	4622      	mov	r2, r4
 8004f04:	4628      	mov	r0, r5
 8004f06:	f7ff fcb9 	bl	800487c <d_print_comp>
 8004f0a:	f8c5 9110 	str.w	r9, [r5, #272]	; 0x110
 8004f0e:	b009      	add	sp, #36	; 0x24
 8004f10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f14:	f8d5 3108 	ldr.w	r3, [r5, #264]	; 0x108
 8004f18:	f8d5 210c 	ldr.w	r2, [r5, #268]	; 0x10c
 8004f1c:	f885 60ff 	strb.w	r6, [r5, #255]	; 0xff
 8004f20:	4628      	mov	r0, r5
 8004f22:	4798      	blx	r3
 8004f24:	f8d5 3120 	ldr.w	r3, [r5, #288]	; 0x120
 8004f28:	3301      	adds	r3, #1
 8004f2a:	4631      	mov	r1, r6
 8004f2c:	f8c5 3120 	str.w	r3, [r5, #288]	; 0x120
 8004f30:	2201      	movs	r2, #1
 8004f32:	e7d4      	b.n	8004ede <d_print_mod_list+0x102>
 8004f34:	4e3f      	ldr	r6, [pc, #252]	; (8005034 <d_print_mod_list+0x258>)
 8004f36:	f8d5 1100 	ldr.w	r1, [r5, #256]	; 0x100
 8004f3a:	f106 0a0d 	add.w	sl, r6, #13
 8004f3e:	f04f 0b00 	mov.w	fp, #0
 8004f42:	e009      	b.n	8004f58 <d_print_mod_list+0x17c>
 8004f44:	460b      	mov	r3, r1
 8004f46:	3101      	adds	r1, #1
 8004f48:	4556      	cmp	r6, sl
 8004f4a:	f8c5 1100 	str.w	r1, [r5, #256]	; 0x100
 8004f4e:	f805 8003 	strb.w	r8, [r5, r3]
 8004f52:	f885 8104 	strb.w	r8, [r5, #260]	; 0x104
 8004f56:	d013      	beq.n	8004f80 <d_print_mod_list+0x1a4>
 8004f58:	29ff      	cmp	r1, #255	; 0xff
 8004f5a:	f816 8f01 	ldrb.w	r8, [r6, #1]!
 8004f5e:	d1f1      	bne.n	8004f44 <d_print_mod_list+0x168>
 8004f60:	f8d5 3108 	ldr.w	r3, [r5, #264]	; 0x108
 8004f64:	f885 b0ff 	strb.w	fp, [r5, #255]	; 0xff
 8004f68:	f8d5 210c 	ldr.w	r2, [r5, #268]	; 0x10c
 8004f6c:	4628      	mov	r0, r5
 8004f6e:	4798      	blx	r3
 8004f70:	f8d5 3120 	ldr.w	r3, [r5, #288]	; 0x120
 8004f74:	3301      	adds	r3, #1
 8004f76:	f8c5 3120 	str.w	r3, [r5, #288]	; 0x120
 8004f7a:	2101      	movs	r1, #1
 8004f7c:	2300      	movs	r3, #0
 8004f7e:	e7e3      	b.n	8004f48 <d_print_mod_list+0x16c>
 8004f80:	68a2      	ldr	r2, [r4, #8]
 8004f82:	492d      	ldr	r1, [pc, #180]	; (8005038 <d_print_mod_list+0x25c>)
 8004f84:	3201      	adds	r2, #1
 8004f86:	a801      	add	r0, sp, #4
 8004f88:	f001 f9be 	bl	8006308 <siprintf>
 8004f8c:	a801      	add	r0, sp, #4
 8004f8e:	f005 fa71 	bl	800a474 <strlen>
 8004f92:	b330      	cbz	r0, 8004fe2 <d_print_mod_list+0x206>
 8004f94:	f10d 0603 	add.w	r6, sp, #3
 8004f98:	f8d5 1100 	ldr.w	r1, [r5, #256]	; 0x100
 8004f9c:	eb06 0a00 	add.w	sl, r6, r0
 8004fa0:	f04f 0b00 	mov.w	fp, #0
 8004fa4:	e009      	b.n	8004fba <d_print_mod_list+0x1de>
 8004fa6:	460b      	mov	r3, r1
 8004fa8:	3101      	adds	r1, #1
 8004faa:	4556      	cmp	r6, sl
 8004fac:	f8c5 1100 	str.w	r1, [r5, #256]	; 0x100
 8004fb0:	f805 8003 	strb.w	r8, [r5, r3]
 8004fb4:	f885 8104 	strb.w	r8, [r5, #260]	; 0x104
 8004fb8:	d015      	beq.n	8004fe6 <d_print_mod_list+0x20a>
 8004fba:	29ff      	cmp	r1, #255	; 0xff
 8004fbc:	f816 8f01 	ldrb.w	r8, [r6, #1]!
 8004fc0:	d1f1      	bne.n	8004fa6 <d_print_mod_list+0x1ca>
 8004fc2:	f8d5 3108 	ldr.w	r3, [r5, #264]	; 0x108
 8004fc6:	f885 b0ff 	strb.w	fp, [r5, #255]	; 0xff
 8004fca:	f8d5 210c 	ldr.w	r2, [r5, #268]	; 0x10c
 8004fce:	4628      	mov	r0, r5
 8004fd0:	4798      	blx	r3
 8004fd2:	f8d5 3120 	ldr.w	r3, [r5, #288]	; 0x120
 8004fd6:	3301      	adds	r3, #1
 8004fd8:	f8c5 3120 	str.w	r3, [r5, #288]	; 0x120
 8004fdc:	2101      	movs	r1, #1
 8004fde:	2300      	movs	r3, #0
 8004fe0:	e7e3      	b.n	8004faa <d_print_mod_list+0x1ce>
 8004fe2:	f8d5 1100 	ldr.w	r1, [r5, #256]	; 0x100
 8004fe6:	4e15      	ldr	r6, [pc, #84]	; (800503c <d_print_mod_list+0x260>)
 8004fe8:	f04f 0b00 	mov.w	fp, #0
 8004fec:	f106 0a03 	add.w	sl, r6, #3
 8004ff0:	e00a      	b.n	8005008 <d_print_mod_list+0x22c>
 8004ff2:	460b      	mov	r3, r1
 8004ff4:	3101      	adds	r1, #1
 8004ff6:	4556      	cmp	r6, sl
 8004ff8:	f8c5 1100 	str.w	r1, [r5, #256]	; 0x100
 8004ffc:	f805 8003 	strb.w	r8, [r5, r3]
 8005000:	f885 8104 	strb.w	r8, [r5, #260]	; 0x104
 8005004:	f43f af77 	beq.w	8004ef6 <d_print_mod_list+0x11a>
 8005008:	29ff      	cmp	r1, #255	; 0xff
 800500a:	f816 8f01 	ldrb.w	r8, [r6, #1]!
 800500e:	d1f0      	bne.n	8004ff2 <d_print_mod_list+0x216>
 8005010:	f8d5 3108 	ldr.w	r3, [r5, #264]	; 0x108
 8005014:	f885 b0ff 	strb.w	fp, [r5, #255]	; 0xff
 8005018:	f8d5 210c 	ldr.w	r2, [r5, #268]	; 0x10c
 800501c:	4628      	mov	r0, r5
 800501e:	4798      	blx	r3
 8005020:	f8d5 3120 	ldr.w	r3, [r5, #288]	; 0x120
 8005024:	3301      	adds	r3, #1
 8005026:	f8c5 3120 	str.w	r3, [r5, #288]	; 0x120
 800502a:	2101      	movs	r1, #1
 800502c:	2300      	movs	r3, #0
 800502e:	e7e2      	b.n	8004ff6 <d_print_mod_list+0x21a>
 8005030:	0800b1bb 	.word	0x0800b1bb
 8005034:	0800b1bf 	.word	0x0800b1bf
 8005038:	0800b1d0 	.word	0x0800b1d0
 800503c:	0800b1d3 	.word	0x0800b1d3

08005040 <d_print_array_type.isra.9>:
 8005040:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005044:	4699      	mov	r9, r3
 8005046:	4605      	mov	r5, r0
 8005048:	460f      	mov	r7, r1
 800504a:	4690      	mov	r8, r2
 800504c:	b14b      	cbz	r3, 8005062 <d_print_array_type.isra.9+0x22>
 800504e:	6898      	ldr	r0, [r3, #8]
 8005050:	b380      	cbz	r0, 80050b4 <d_print_array_type.isra.9+0x74>
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	2b00      	cmp	r3, #0
 8005056:	d1fa      	bne.n	800504e <d_print_array_type.isra.9+0xe>
 8005058:	464a      	mov	r2, r9
 800505a:	4628      	mov	r0, r5
 800505c:	4639      	mov	r1, r7
 800505e:	f7ff febd 	bl	8004ddc <d_print_mod_list>
 8005062:	f8d5 3100 	ldr.w	r3, [r5, #256]	; 0x100
 8005066:	2bff      	cmp	r3, #255	; 0xff
 8005068:	d069      	beq.n	800513e <d_print_array_type.isra.9+0xfe>
 800506a:	1c59      	adds	r1, r3, #1
 800506c:	2220      	movs	r2, #32
 800506e:	f8c5 1100 	str.w	r1, [r5, #256]	; 0x100
 8005072:	54ea      	strb	r2, [r5, r3]
 8005074:	f885 2104 	strb.w	r2, [r5, #260]	; 0x104
 8005078:	29ff      	cmp	r1, #255	; 0xff
 800507a:	f000 8095 	beq.w	80051a8 <d_print_array_type.isra.9+0x168>
 800507e:	1c4b      	adds	r3, r1, #1
 8005080:	225b      	movs	r2, #91	; 0x5b
 8005082:	f8c5 3100 	str.w	r3, [r5, #256]	; 0x100
 8005086:	546a      	strb	r2, [r5, r1]
 8005088:	f885 2104 	strb.w	r2, [r5, #260]	; 0x104
 800508c:	f8d8 2000 	ldr.w	r2, [r8]
 8005090:	b12a      	cbz	r2, 800509e <d_print_array_type.isra.9+0x5e>
 8005092:	4639      	mov	r1, r7
 8005094:	4628      	mov	r0, r5
 8005096:	f7ff fbf1 	bl	800487c <d_print_comp>
 800509a:	f8d5 3100 	ldr.w	r3, [r5, #256]	; 0x100
 800509e:	2bff      	cmp	r3, #255	; 0xff
 80050a0:	d070      	beq.n	8005184 <d_print_array_type.isra.9+0x144>
 80050a2:	1c59      	adds	r1, r3, #1
 80050a4:	225d      	movs	r2, #93	; 0x5d
 80050a6:	f8c5 1100 	str.w	r1, [r5, #256]	; 0x100
 80050aa:	54ea      	strb	r2, [r5, r3]
 80050ac:	f885 2104 	strb.w	r2, [r5, #260]	; 0x104
 80050b0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80050b4:	685b      	ldr	r3, [r3, #4]
 80050b6:	781b      	ldrb	r3, [r3, #0]
 80050b8:	2b2a      	cmp	r3, #42	; 0x2a
 80050ba:	f000 8086 	beq.w	80051ca <d_print_array_type.isra.9+0x18a>
 80050be:	4e47      	ldr	r6, [pc, #284]	; (80051dc <d_print_array_type.isra.9+0x19c>)
 80050c0:	f8d5 1100 	ldr.w	r1, [r5, #256]	; 0x100
 80050c4:	f106 0a02 	add.w	sl, r6, #2
 80050c8:	e00a      	b.n	80050e0 <d_print_array_type.isra.9+0xa0>
 80050ca:	460a      	mov	r2, r1
 80050cc:	4556      	cmp	r6, sl
 80050ce:	f101 0101 	add.w	r1, r1, #1
 80050d2:	f8c5 1100 	str.w	r1, [r5, #256]	; 0x100
 80050d6:	f805 b002 	strb.w	fp, [r5, r2]
 80050da:	f885 b104 	strb.w	fp, [r5, #260]	; 0x104
 80050de:	d01c      	beq.n	800511a <d_print_array_type.isra.9+0xda>
 80050e0:	29ff      	cmp	r1, #255	; 0xff
 80050e2:	f816 bf01 	ldrb.w	fp, [r6, #1]!
 80050e6:	d1f0      	bne.n	80050ca <d_print_array_type.isra.9+0x8a>
 80050e8:	f04f 0300 	mov.w	r3, #0
 80050ec:	f8d5 210c 	ldr.w	r2, [r5, #268]	; 0x10c
 80050f0:	f885 30ff 	strb.w	r3, [r5, #255]	; 0xff
 80050f4:	f8d5 4108 	ldr.w	r4, [r5, #264]	; 0x108
 80050f8:	4628      	mov	r0, r5
 80050fa:	47a0      	blx	r4
 80050fc:	f8d5 2120 	ldr.w	r2, [r5, #288]	; 0x120
 8005100:	3201      	adds	r2, #1
 8005102:	f8c5 2120 	str.w	r2, [r5, #288]	; 0x120
 8005106:	2200      	movs	r2, #0
 8005108:	2101      	movs	r1, #1
 800510a:	4556      	cmp	r6, sl
 800510c:	f8c5 1100 	str.w	r1, [r5, #256]	; 0x100
 8005110:	f805 b002 	strb.w	fp, [r5, r2]
 8005114:	f885 b104 	strb.w	fp, [r5, #260]	; 0x104
 8005118:	d1e2      	bne.n	80050e0 <d_print_array_type.isra.9+0xa0>
 800511a:	4639      	mov	r1, r7
 800511c:	464a      	mov	r2, r9
 800511e:	4628      	mov	r0, r5
 8005120:	2300      	movs	r3, #0
 8005122:	f7ff fe5b 	bl	8004ddc <d_print_mod_list>
 8005126:	f8d5 1100 	ldr.w	r1, [r5, #256]	; 0x100
 800512a:	29ff      	cmp	r1, #255	; 0xff
 800512c:	d019      	beq.n	8005162 <d_print_array_type.isra.9+0x122>
 800512e:	1c4b      	adds	r3, r1, #1
 8005130:	2229      	movs	r2, #41	; 0x29
 8005132:	f8c5 3100 	str.w	r3, [r5, #256]	; 0x100
 8005136:	546a      	strb	r2, [r5, r1]
 8005138:	f885 2104 	strb.w	r2, [r5, #260]	; 0x104
 800513c:	e793      	b.n	8005066 <d_print_array_type.isra.9+0x26>
 800513e:	2400      	movs	r4, #0
 8005140:	4619      	mov	r1, r3
 8005142:	f8d5 210c 	ldr.w	r2, [r5, #268]	; 0x10c
 8005146:	f8d5 3108 	ldr.w	r3, [r5, #264]	; 0x108
 800514a:	f885 40ff 	strb.w	r4, [r5, #255]	; 0xff
 800514e:	4628      	mov	r0, r5
 8005150:	4798      	blx	r3
 8005152:	f8d5 3120 	ldr.w	r3, [r5, #288]	; 0x120
 8005156:	1c5a      	adds	r2, r3, #1
 8005158:	f8c5 2120 	str.w	r2, [r5, #288]	; 0x120
 800515c:	4623      	mov	r3, r4
 800515e:	2101      	movs	r1, #1
 8005160:	e784      	b.n	800506c <d_print_array_type.isra.9+0x2c>
 8005162:	2400      	movs	r4, #0
 8005164:	f8d5 3108 	ldr.w	r3, [r5, #264]	; 0x108
 8005168:	f885 40ff 	strb.w	r4, [r5, #255]	; 0xff
 800516c:	f8d5 210c 	ldr.w	r2, [r5, #268]	; 0x10c
 8005170:	4628      	mov	r0, r5
 8005172:	4798      	blx	r3
 8005174:	f8d5 3120 	ldr.w	r3, [r5, #288]	; 0x120
 8005178:	3301      	adds	r3, #1
 800517a:	f8c5 3120 	str.w	r3, [r5, #288]	; 0x120
 800517e:	4621      	mov	r1, r4
 8005180:	2301      	movs	r3, #1
 8005182:	e7d5      	b.n	8005130 <d_print_array_type.isra.9+0xf0>
 8005184:	2400      	movs	r4, #0
 8005186:	4619      	mov	r1, r3
 8005188:	f8d5 210c 	ldr.w	r2, [r5, #268]	; 0x10c
 800518c:	f8d5 3108 	ldr.w	r3, [r5, #264]	; 0x108
 8005190:	f885 40ff 	strb.w	r4, [r5, #255]	; 0xff
 8005194:	4628      	mov	r0, r5
 8005196:	4798      	blx	r3
 8005198:	f8d5 3120 	ldr.w	r3, [r5, #288]	; 0x120
 800519c:	1c5a      	adds	r2, r3, #1
 800519e:	f8c5 2120 	str.w	r2, [r5, #288]	; 0x120
 80051a2:	4623      	mov	r3, r4
 80051a4:	2101      	movs	r1, #1
 80051a6:	e77d      	b.n	80050a4 <d_print_array_type.isra.9+0x64>
 80051a8:	2400      	movs	r4, #0
 80051aa:	f8d5 3108 	ldr.w	r3, [r5, #264]	; 0x108
 80051ae:	f885 40ff 	strb.w	r4, [r5, #255]	; 0xff
 80051b2:	f8d5 210c 	ldr.w	r2, [r5, #268]	; 0x10c
 80051b6:	4628      	mov	r0, r5
 80051b8:	4798      	blx	r3
 80051ba:	f8d5 3120 	ldr.w	r3, [r5, #288]	; 0x120
 80051be:	3301      	adds	r3, #1
 80051c0:	f8c5 3120 	str.w	r3, [r5, #288]	; 0x120
 80051c4:	4621      	mov	r1, r4
 80051c6:	2301      	movs	r3, #1
 80051c8:	e75a      	b.n	8005080 <d_print_array_type.isra.9+0x40>
 80051ca:	4603      	mov	r3, r0
 80051cc:	4639      	mov	r1, r7
 80051ce:	464a      	mov	r2, r9
 80051d0:	4628      	mov	r0, r5
 80051d2:	f7ff fe03 	bl	8004ddc <d_print_mod_list>
 80051d6:	f8d5 1100 	ldr.w	r1, [r5, #256]	; 0x100
 80051da:	e74d      	b.n	8005078 <d_print_array_type.isra.9+0x38>
 80051dc:	0800b3ab 	.word	0x0800b3ab

080051e0 <d_print_function_type.isra.11>:
 80051e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80051e4:	469a      	mov	sl, r3
 80051e6:	4607      	mov	r7, r0
 80051e8:	4688      	mov	r8, r1
 80051ea:	4691      	mov	r9, r2
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d03b      	beq.n	8005268 <d_print_function_type.isra.11+0x88>
 80051f0:	689b      	ldr	r3, [r3, #8]
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d138      	bne.n	8005268 <d_print_function_type.isra.11+0x88>
 80051f6:	4654      	mov	r4, sl
 80051f8:	2201      	movs	r2, #1
 80051fa:	e006      	b.n	800520a <d_print_function_type.isra.11+0x2a>
 80051fc:	f416 6f60 	tst.w	r6, #3584	; 0xe00
 8005200:	d17a      	bne.n	80052f8 <d_print_function_type.isra.11+0x118>
 8005202:	6824      	ldr	r4, [r4, #0]
 8005204:	b384      	cbz	r4, 8005268 <d_print_function_type.isra.11+0x88>
 8005206:	68a3      	ldr	r3, [r4, #8]
 8005208:	bb73      	cbnz	r3, 8005268 <d_print_function_type.isra.11+0x88>
 800520a:	6860      	ldr	r0, [r4, #4]
 800520c:	4d69      	ldr	r5, [pc, #420]	; (80053b4 <d_print_function_type.isra.11+0x1d4>)
 800520e:	7806      	ldrb	r6, [r0, #0]
 8005210:	3e19      	subs	r6, #25
 8005212:	b2f6      	uxtb	r6, r6
 8005214:	2e12      	cmp	r6, #18
 8005216:	d8f4      	bhi.n	8005202 <d_print_function_type.isra.11+0x22>
 8005218:	fa02 f606 	lsl.w	r6, r2, r6
 800521c:	4035      	ands	r5, r6
 800521e:	2d00      	cmp	r5, #0
 8005220:	d0ec      	beq.n	80051fc <d_print_function_type.isra.11+0x1c>
 8005222:	f897 3104 	ldrb.w	r3, [r7, #260]	; 0x104
 8005226:	2b20      	cmp	r3, #32
 8005228:	d06c      	beq.n	8005304 <d_print_function_type.isra.11+0x124>
 800522a:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800522e:	2bff      	cmp	r3, #255	; 0xff
 8005230:	f000 80ad 	beq.w	800538e <d_print_function_type.isra.11+0x1ae>
 8005234:	1c59      	adds	r1, r3, #1
 8005236:	2220      	movs	r2, #32
 8005238:	29ff      	cmp	r1, #255	; 0xff
 800523a:	f8c7 1100 	str.w	r1, [r7, #256]	; 0x100
 800523e:	54fa      	strb	r2, [r7, r3]
 8005240:	f887 2104 	strb.w	r2, [r7, #260]	; 0x104
 8005244:	d162      	bne.n	800530c <d_print_function_type.isra.11+0x12c>
 8005246:	2400      	movs	r4, #0
 8005248:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800524c:	f887 40ff 	strb.w	r4, [r7, #255]	; 0xff
 8005250:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 8005254:	4638      	mov	r0, r7
 8005256:	4798      	blx	r3
 8005258:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800525c:	3301      	adds	r3, #1
 800525e:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8005262:	4621      	mov	r1, r4
 8005264:	2301      	movs	r3, #1
 8005266:	e052      	b.n	800530e <d_print_function_type.isra.11+0x12e>
 8005268:	2300      	movs	r3, #0
 800526a:	f8d7 5114 	ldr.w	r5, [r7, #276]	; 0x114
 800526e:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8005272:	4641      	mov	r1, r8
 8005274:	4638      	mov	r0, r7
 8005276:	4652      	mov	r2, sl
 8005278:	f7ff fdb0 	bl	8004ddc <d_print_mod_list>
 800527c:	f8d7 1100 	ldr.w	r1, [r7, #256]	; 0x100
 8005280:	29ff      	cmp	r1, #255	; 0xff
 8005282:	d062      	beq.n	800534a <d_print_function_type.isra.11+0x16a>
 8005284:	1c4b      	adds	r3, r1, #1
 8005286:	2228      	movs	r2, #40	; 0x28
 8005288:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800528c:	547a      	strb	r2, [r7, r1]
 800528e:	f887 2104 	strb.w	r2, [r7, #260]	; 0x104
 8005292:	f8d9 2000 	ldr.w	r2, [r9]
 8005296:	b112      	cbz	r2, 800529e <d_print_function_type.isra.11+0xbe>
 8005298:	f8d7 1118 	ldr.w	r1, [r7, #280]	; 0x118
 800529c:	b191      	cbz	r1, 80052c4 <d_print_function_type.isra.11+0xe4>
 800529e:	2bff      	cmp	r3, #255	; 0xff
 80052a0:	d018      	beq.n	80052d4 <d_print_function_type.isra.11+0xf4>
 80052a2:	1c5a      	adds	r2, r3, #1
 80052a4:	2429      	movs	r4, #41	; 0x29
 80052a6:	f8c7 2100 	str.w	r2, [r7, #256]	; 0x100
 80052aa:	4641      	mov	r1, r8
 80052ac:	54fc      	strb	r4, [r7, r3]
 80052ae:	4652      	mov	r2, sl
 80052b0:	4638      	mov	r0, r7
 80052b2:	f887 4104 	strb.w	r4, [r7, #260]	; 0x104
 80052b6:	2301      	movs	r3, #1
 80052b8:	f7ff fd90 	bl	8004ddc <d_print_mod_list>
 80052bc:	f8c7 5114 	str.w	r5, [r7, #276]	; 0x114
 80052c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80052c4:	4638      	mov	r0, r7
 80052c6:	4641      	mov	r1, r8
 80052c8:	f7fd f842 	bl	8002350 <d_print_comp.part.10>
 80052cc:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80052d0:	2bff      	cmp	r3, #255	; 0xff
 80052d2:	d1e6      	bne.n	80052a2 <d_print_function_type.isra.11+0xc2>
 80052d4:	2400      	movs	r4, #0
 80052d6:	4619      	mov	r1, r3
 80052d8:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 80052dc:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80052e0:	f887 40ff 	strb.w	r4, [r7, #255]	; 0xff
 80052e4:	4638      	mov	r0, r7
 80052e6:	4798      	blx	r3
 80052e8:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80052ec:	1c5a      	adds	r2, r3, #1
 80052ee:	f8c7 2120 	str.w	r2, [r7, #288]	; 0x120
 80052f2:	4623      	mov	r3, r4
 80052f4:	2201      	movs	r2, #1
 80052f6:	e7d5      	b.n	80052a4 <d_print_function_type.isra.11+0xc4>
 80052f8:	f897 3104 	ldrb.w	r3, [r7, #260]	; 0x104
 80052fc:	f003 02fd 	and.w	r2, r3, #253	; 0xfd
 8005300:	2a28      	cmp	r2, #40	; 0x28
 8005302:	d190      	bne.n	8005226 <d_print_function_type.isra.11+0x46>
 8005304:	f8d7 1100 	ldr.w	r1, [r7, #256]	; 0x100
 8005308:	29ff      	cmp	r1, #255	; 0xff
 800530a:	d09c      	beq.n	8005246 <d_print_function_type.isra.11+0x66>
 800530c:	1c4b      	adds	r3, r1, #1
 800530e:	2228      	movs	r2, #40	; 0x28
 8005310:	2400      	movs	r4, #0
 8005312:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8005316:	f8d7 5114 	ldr.w	r5, [r7, #276]	; 0x114
 800531a:	547a      	strb	r2, [r7, r1]
 800531c:	4623      	mov	r3, r4
 800531e:	f887 2104 	strb.w	r2, [r7, #260]	; 0x104
 8005322:	f8c7 4114 	str.w	r4, [r7, #276]	; 0x114
 8005326:	4652      	mov	r2, sl
 8005328:	4638      	mov	r0, r7
 800532a:	4641      	mov	r1, r8
 800532c:	f7ff fd56 	bl	8004ddc <d_print_mod_list>
 8005330:	f8d7 2100 	ldr.w	r2, [r7, #256]	; 0x100
 8005334:	2aff      	cmp	r2, #255	; 0xff
 8005336:	d019      	beq.n	800536c <d_print_function_type.isra.11+0x18c>
 8005338:	1c51      	adds	r1, r2, #1
 800533a:	2329      	movs	r3, #41	; 0x29
 800533c:	29ff      	cmp	r1, #255	; 0xff
 800533e:	f8c7 1100 	str.w	r1, [r7, #256]	; 0x100
 8005342:	54bb      	strb	r3, [r7, r2]
 8005344:	f887 3104 	strb.w	r3, [r7, #260]	; 0x104
 8005348:	d19c      	bne.n	8005284 <d_print_function_type.isra.11+0xa4>
 800534a:	2400      	movs	r4, #0
 800534c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005350:	f887 40ff 	strb.w	r4, [r7, #255]	; 0xff
 8005354:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 8005358:	4638      	mov	r0, r7
 800535a:	4798      	blx	r3
 800535c:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8005360:	3301      	adds	r3, #1
 8005362:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8005366:	4621      	mov	r1, r4
 8005368:	2301      	movs	r3, #1
 800536a:	e78c      	b.n	8005286 <d_print_function_type.isra.11+0xa6>
 800536c:	4611      	mov	r1, r2
 800536e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005372:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 8005376:	f887 40ff 	strb.w	r4, [r7, #255]	; 0xff
 800537a:	4638      	mov	r0, r7
 800537c:	4798      	blx	r3
 800537e:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8005382:	3301      	adds	r3, #1
 8005384:	4622      	mov	r2, r4
 8005386:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800538a:	2101      	movs	r1, #1
 800538c:	e7d5      	b.n	800533a <d_print_function_type.isra.11+0x15a>
 800538e:	2400      	movs	r4, #0
 8005390:	4619      	mov	r1, r3
 8005392:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 8005396:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800539a:	f887 40ff 	strb.w	r4, [r7, #255]	; 0xff
 800539e:	4638      	mov	r0, r7
 80053a0:	4798      	blx	r3
 80053a2:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80053a6:	1c5a      	adds	r2, r3, #1
 80053a8:	f8c7 2120 	str.w	r2, [r7, #288]	; 0x120
 80053ac:	4623      	mov	r3, r4
 80053ae:	2101      	movs	r1, #1
 80053b0:	e741      	b.n	8005236 <d_print_function_type.isra.11+0x56>
 80053b2:	bf00      	nop
 80053b4:	00043107 	.word	0x00043107

080053b8 <d_print_cast.isra.12>:
 80053b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80053bc:	4615      	mov	r5, r2
 80053be:	6812      	ldr	r2, [r2, #0]
 80053c0:	7813      	ldrb	r3, [r2, #0]
 80053c2:	2b04      	cmp	r3, #4
 80053c4:	b082      	sub	sp, #8
 80053c6:	4604      	mov	r4, r0
 80053c8:	460e      	mov	r6, r1
 80053ca:	d006      	beq.n	80053da <d_print_cast.isra.12+0x22>
 80053cc:	f8d0 3118 	ldr.w	r3, [r0, #280]	; 0x118
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d03d      	beq.n	8005450 <d_print_cast.isra.12+0x98>
 80053d4:	b002      	add	sp, #8
 80053d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80053da:	ab02      	add	r3, sp, #8
 80053dc:	f8d0 7110 	ldr.w	r7, [r0, #272]	; 0x110
 80053e0:	f843 7d08 	str.w	r7, [r3, #-8]!
 80053e4:	2200      	movs	r2, #0
 80053e6:	f8c0 3110 	str.w	r3, [r0, #272]	; 0x110
 80053ea:	f8d0 8114 	ldr.w	r8, [r0, #276]	; 0x114
 80053ee:	f8c0 2114 	str.w	r2, [r0, #276]	; 0x114
 80053f2:	682b      	ldr	r3, [r5, #0]
 80053f4:	9301      	str	r3, [sp, #4]
 80053f6:	685a      	ldr	r2, [r3, #4]
 80053f8:	2a00      	cmp	r2, #0
 80053fa:	d06f      	beq.n	80054dc <d_print_cast.isra.12+0x124>
 80053fc:	f8d0 3118 	ldr.w	r3, [r0, #280]	; 0x118
 8005400:	2b00      	cmp	r3, #0
 8005402:	d03f      	beq.n	8005484 <d_print_cast.isra.12+0xcc>
 8005404:	f894 3104 	ldrb.w	r3, [r4, #260]	; 0x104
 8005408:	f8c4 7110 	str.w	r7, [r4, #272]	; 0x110
 800540c:	2b3c      	cmp	r3, #60	; 0x3c
 800540e:	d069      	beq.n	80054e4 <d_print_cast.isra.12+0x12c>
 8005410:	f8d4 2100 	ldr.w	r2, [r4, #256]	; 0x100
 8005414:	2aff      	cmp	r2, #255	; 0xff
 8005416:	d04b      	beq.n	80054b0 <d_print_cast.isra.12+0xf8>
 8005418:	1c53      	adds	r3, r2, #1
 800541a:	213c      	movs	r1, #60	; 0x3c
 800541c:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8005420:	54a1      	strb	r1, [r4, r2]
 8005422:	f884 1104 	strb.w	r1, [r4, #260]	; 0x104
 8005426:	682a      	ldr	r2, [r5, #0]
 8005428:	6892      	ldr	r2, [r2, #8]
 800542a:	2a00      	cmp	r2, #0
 800542c:	d052      	beq.n	80054d4 <d_print_cast.isra.12+0x11c>
 800542e:	f8d4 5118 	ldr.w	r5, [r4, #280]	; 0x118
 8005432:	b195      	cbz	r5, 800545a <d_print_cast.isra.12+0xa2>
 8005434:	2bff      	cmp	r3, #255	; 0xff
 8005436:	d029      	beq.n	800548c <d_print_cast.isra.12+0xd4>
 8005438:	1c59      	adds	r1, r3, #1
 800543a:	223e      	movs	r2, #62	; 0x3e
 800543c:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8005440:	54e2      	strb	r2, [r4, r3]
 8005442:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 8005446:	f8c4 8114 	str.w	r8, [r4, #276]	; 0x114
 800544a:	b002      	add	sp, #8
 800544c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005450:	f7fc ff7e 	bl	8002350 <d_print_comp.part.10>
 8005454:	b002      	add	sp, #8
 8005456:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800545a:	4631      	mov	r1, r6
 800545c:	4620      	mov	r0, r4
 800545e:	f7fc ff77 	bl	8002350 <d_print_comp.part.10>
 8005462:	f894 2104 	ldrb.w	r2, [r4, #260]	; 0x104
 8005466:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 800546a:	2a3e      	cmp	r2, #62	; 0x3e
 800546c:	d1e2      	bne.n	8005434 <d_print_cast.isra.12+0x7c>
 800546e:	2bff      	cmp	r3, #255	; 0xff
 8005470:	d044      	beq.n	80054fc <d_print_cast.isra.12+0x144>
 8005472:	461d      	mov	r5, r3
 8005474:	3301      	adds	r3, #1
 8005476:	2220      	movs	r2, #32
 8005478:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 800547c:	5562      	strb	r2, [r4, r5]
 800547e:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 8005482:	e7d7      	b.n	8005434 <d_print_cast.isra.12+0x7c>
 8005484:	f7fc ff64 	bl	8002350 <d_print_comp.part.10>
 8005488:	9f00      	ldr	r7, [sp, #0]
 800548a:	e7bb      	b.n	8005404 <d_print_cast.isra.12+0x4c>
 800548c:	2500      	movs	r5, #0
 800548e:	4619      	mov	r1, r3
 8005490:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8005494:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8005498:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 800549c:	4620      	mov	r0, r4
 800549e:	4798      	blx	r3
 80054a0:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80054a4:	1c5a      	adds	r2, r3, #1
 80054a6:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
 80054aa:	462b      	mov	r3, r5
 80054ac:	2101      	movs	r1, #1
 80054ae:	e7c4      	b.n	800543a <d_print_cast.isra.12+0x82>
 80054b0:	2700      	movs	r7, #0
 80054b2:	4611      	mov	r1, r2
 80054b4:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80054b8:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80054bc:	f884 70ff 	strb.w	r7, [r4, #255]	; 0xff
 80054c0:	4620      	mov	r0, r4
 80054c2:	4798      	blx	r3
 80054c4:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80054c8:	3301      	adds	r3, #1
 80054ca:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80054ce:	463a      	mov	r2, r7
 80054d0:	2301      	movs	r3, #1
 80054d2:	e7a2      	b.n	800541a <d_print_cast.isra.12+0x62>
 80054d4:	2201      	movs	r2, #1
 80054d6:	f8c4 2118 	str.w	r2, [r4, #280]	; 0x118
 80054da:	e7ab      	b.n	8005434 <d_print_cast.isra.12+0x7c>
 80054dc:	2301      	movs	r3, #1
 80054de:	f8c0 3118 	str.w	r3, [r0, #280]	; 0x118
 80054e2:	e78f      	b.n	8005404 <d_print_cast.isra.12+0x4c>
 80054e4:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80054e8:	29ff      	cmp	r1, #255	; 0xff
 80054ea:	d017      	beq.n	800551c <d_print_cast.isra.12+0x164>
 80054ec:	1c4a      	adds	r2, r1, #1
 80054ee:	2320      	movs	r3, #32
 80054f0:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 80054f4:	5463      	strb	r3, [r4, r1]
 80054f6:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 80054fa:	e78b      	b.n	8005414 <d_print_cast.isra.12+0x5c>
 80054fc:	4619      	mov	r1, r3
 80054fe:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8005502:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8005506:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800550a:	4620      	mov	r0, r4
 800550c:	4798      	blx	r3
 800550e:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8005512:	3301      	adds	r3, #1
 8005514:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8005518:	2301      	movs	r3, #1
 800551a:	e7ac      	b.n	8005476 <d_print_cast.isra.12+0xbe>
 800551c:	2700      	movs	r7, #0
 800551e:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8005522:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8005526:	f884 70ff 	strb.w	r7, [r4, #255]	; 0xff
 800552a:	4620      	mov	r0, r4
 800552c:	4798      	blx	r3
 800552e:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8005532:	3301      	adds	r3, #1
 8005534:	4639      	mov	r1, r7
 8005536:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800553a:	2201      	movs	r2, #1
 800553c:	e7d7      	b.n	80054ee <d_print_cast.isra.12+0x136>
 800553e:	bf00      	nop

08005540 <d_print_expr_op>:
 8005540:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005544:	7815      	ldrb	r5, [r2, #0]
 8005546:	2d31      	cmp	r5, #49	; 0x31
 8005548:	4604      	mov	r4, r0
 800554a:	d008      	beq.n	800555e <d_print_expr_op+0x1e>
 800554c:	f8d0 3118 	ldr.w	r3, [r0, #280]	; 0x118
 8005550:	b10b      	cbz	r3, 8005556 <d_print_expr_op+0x16>
 8005552:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005556:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800555a:	f7fc bef9 	b.w	8002350 <d_print_comp.part.10>
 800555e:	6853      	ldr	r3, [r2, #4]
 8005560:	689f      	ldr	r7, [r3, #8]
 8005562:	f8d3 9004 	ldr.w	r9, [r3, #4]
 8005566:	2f00      	cmp	r7, #0
 8005568:	d0f3      	beq.n	8005552 <d_print_expr_op+0x12>
 800556a:	2500      	movs	r5, #0
 800556c:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8005570:	46a8      	mov	r8, r5
 8005572:	e009      	b.n	8005588 <d_print_expr_op+0x48>
 8005574:	460b      	mov	r3, r1
 8005576:	3101      	adds	r1, #1
 8005578:	3501      	adds	r5, #1
 800557a:	42af      	cmp	r7, r5
 800557c:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8005580:	54e6      	strb	r6, [r4, r3]
 8005582:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8005586:	d013      	beq.n	80055b0 <d_print_expr_op+0x70>
 8005588:	29ff      	cmp	r1, #255	; 0xff
 800558a:	f819 6005 	ldrb.w	r6, [r9, r5]
 800558e:	d1f1      	bne.n	8005574 <d_print_expr_op+0x34>
 8005590:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8005594:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8005598:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800559c:	4620      	mov	r0, r4
 800559e:	4798      	blx	r3
 80055a0:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80055a4:	3301      	adds	r3, #1
 80055a6:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80055aa:	2101      	movs	r1, #1
 80055ac:	2300      	movs	r3, #0
 80055ae:	e7e3      	b.n	8005578 <d_print_expr_op+0x38>
 80055b0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

080055b4 <d_print_subexpr>:
 80055b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055b6:	7813      	ldrb	r3, [r2, #0]
 80055b8:	2b01      	cmp	r3, #1
 80055ba:	4615      	mov	r5, r2
 80055bc:	460f      	mov	r7, r1
 80055be:	4604      	mov	r4, r0
 80055c0:	d914      	bls.n	80055ec <d_print_subexpr+0x38>
 80055c2:	2b30      	cmp	r3, #48	; 0x30
 80055c4:	d012      	beq.n	80055ec <d_print_subexpr+0x38>
 80055c6:	2b06      	cmp	r3, #6
 80055c8:	d010      	beq.n	80055ec <d_print_subexpr+0x38>
 80055ca:	f8d0 3100 	ldr.w	r3, [r0, #256]	; 0x100
 80055ce:	2bff      	cmp	r3, #255	; 0xff
 80055d0:	d034      	beq.n	800563c <d_print_subexpr+0x88>
 80055d2:	1c59      	adds	r1, r3, #1
 80055d4:	2228      	movs	r2, #40	; 0x28
 80055d6:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80055da:	54e2      	strb	r2, [r4, r3]
 80055dc:	f8d4 3118 	ldr.w	r3, [r4, #280]	; 0x118
 80055e0:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 80055e4:	2600      	movs	r6, #0
 80055e6:	b133      	cbz	r3, 80055f6 <d_print_subexpr+0x42>
 80055e8:	b166      	cbz	r6, 8005604 <d_print_subexpr+0x50>
 80055ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80055ec:	f8d4 3118 	ldr.w	r3, [r4, #280]	; 0x118
 80055f0:	2601      	movs	r6, #1
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d1f8      	bne.n	80055e8 <d_print_subexpr+0x34>
 80055f6:	4639      	mov	r1, r7
 80055f8:	462a      	mov	r2, r5
 80055fa:	4620      	mov	r0, r4
 80055fc:	f7fc fea8 	bl	8002350 <d_print_comp.part.10>
 8005600:	2e00      	cmp	r6, #0
 8005602:	d1f2      	bne.n	80055ea <d_print_subexpr+0x36>
 8005604:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8005608:	29ff      	cmp	r1, #255	; 0xff
 800560a:	d007      	beq.n	800561c <d_print_subexpr+0x68>
 800560c:	1c4a      	adds	r2, r1, #1
 800560e:	2329      	movs	r3, #41	; 0x29
 8005610:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8005614:	5463      	strb	r3, [r4, r1]
 8005616:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 800561a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800561c:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8005620:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8005624:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 8005628:	4620      	mov	r0, r4
 800562a:	4798      	blx	r3
 800562c:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8005630:	3301      	adds	r3, #1
 8005632:	4631      	mov	r1, r6
 8005634:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8005638:	2201      	movs	r2, #1
 800563a:	e7e8      	b.n	800560e <d_print_subexpr+0x5a>
 800563c:	2600      	movs	r6, #0
 800563e:	4619      	mov	r1, r3
 8005640:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8005644:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8005648:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 800564c:	4798      	blx	r3
 800564e:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8005652:	1c5a      	adds	r2, r3, #1
 8005654:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
 8005658:	4633      	mov	r3, r6
 800565a:	2101      	movs	r1, #1
 800565c:	e7ba      	b.n	80055d4 <d_print_subexpr+0x20>
 800565e:	bf00      	nop

08005660 <d_demangle_callback.constprop.16>:
 8005660:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005664:	b0d7      	sub	sp, #348	; 0x15c
 8005666:	4604      	mov	r4, r0
 8005668:	7805      	ldrb	r5, [r0, #0]
 800566a:	2d5f      	cmp	r5, #95	; 0x5f
 800566c:	af00      	add	r7, sp, #0
 800566e:	460e      	mov	r6, r1
 8005670:	4690      	mov	r8, r2
 8005672:	d072      	beq.n	800575a <d_demangle_callback.constprop.16+0xfa>
 8005674:	4620      	mov	r0, r4
 8005676:	497c      	ldr	r1, [pc, #496]	; (8005868 <d_demangle_callback.constprop.16+0x208>)
 8005678:	2208      	movs	r2, #8
 800567a:	f005 f8dd 	bl	800a838 <strncmp>
 800567e:	b978      	cbnz	r0, 80056a0 <d_demangle_callback.constprop.16+0x40>
 8005680:	7a23      	ldrb	r3, [r4, #8]
 8005682:	2b2e      	cmp	r3, #46	; 0x2e
 8005684:	d005      	beq.n	8005692 <d_demangle_callback.constprop.16+0x32>
 8005686:	2b5f      	cmp	r3, #95	; 0x5f
 8005688:	d003      	beq.n	8005692 <d_demangle_callback.constprop.16+0x32>
 800568a:	2b24      	cmp	r3, #36	; 0x24
 800568c:	d001      	beq.n	8005692 <d_demangle_callback.constprop.16+0x32>
 800568e:	4681      	mov	r9, r0
 8005690:	e008      	b.n	80056a4 <d_demangle_callback.constprop.16+0x44>
 8005692:	7a63      	ldrb	r3, [r4, #9]
 8005694:	2b44      	cmp	r3, #68	; 0x44
 8005696:	f000 80df 	beq.w	8005858 <d_demangle_callback.constprop.16+0x1f8>
 800569a:	2b49      	cmp	r3, #73	; 0x49
 800569c:	f000 8098 	beq.w	80057d0 <d_demangle_callback.constprop.16+0x170>
 80056a0:	f04f 0900 	mov.w	r9, #0
 80056a4:	4620      	mov	r0, r4
 80056a6:	f004 fee5 	bl	800a474 <strlen>
 80056aa:	0042      	lsls	r2, r0, #1
 80056ac:	0083      	lsls	r3, r0, #2
 80056ae:	1899      	adds	r1, r3, r2
 80056b0:	0089      	lsls	r1, r1, #2
 80056b2:	3108      	adds	r1, #8
 80056b4:	330a      	adds	r3, #10
 80056b6:	ebad 0d01 	sub.w	sp, sp, r1
 80056ba:	f023 0307 	bic.w	r3, r3, #7
 80056be:	46ea      	mov	sl, sp
 80056c0:	eb04 0c00 	add.w	ip, r4, r0
 80056c4:	ebad 0d03 	sub.w	sp, sp, r3
 80056c8:	f04f 0b11 	mov.w	fp, #17
 80056cc:	2300      	movs	r3, #0
 80056ce:	f1b9 0f01 	cmp.w	r9, #1
 80056d2:	f8c7 a010 	str.w	sl, [r7, #16]
 80056d6:	f8c7 d01c 	str.w	sp, [r7, #28]
 80056da:	61ba      	str	r2, [r7, #24]
 80056dc:	603c      	str	r4, [r7, #0]
 80056de:	60fc      	str	r4, [r7, #12]
 80056e0:	6278      	str	r0, [r7, #36]	; 0x24
 80056e2:	f8c7 c004 	str.w	ip, [r7, #4]
 80056e6:	f8c7 b008 	str.w	fp, [r7, #8]
 80056ea:	617b      	str	r3, [r7, #20]
 80056ec:	623b      	str	r3, [r7, #32]
 80056ee:	62bb      	str	r3, [r7, #40]	; 0x28
 80056f0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80056f2:	633b      	str	r3, [r7, #48]	; 0x30
 80056f4:	d037      	beq.n	8005766 <d_demangle_callback.constprop.16+0x106>
 80056f6:	d373      	bcc.n	80057e0 <d_demangle_callback.constprop.16+0x180>
 80056f8:	f1b9 0f03 	cmp.w	r9, #3
 80056fc:	d870      	bhi.n	80057e0 <d_demangle_callback.constprop.16+0x180>
 80056fe:	7ae2      	ldrb	r2, [r4, #11]
 8005700:	f1b9 0f02 	cmp.w	r9, #2
 8005704:	f104 050b 	add.w	r5, r4, #11
 8005708:	bf14      	ite	ne
 800570a:	f04f 0943 	movne.w	r9, #67	; 0x43
 800570e:	f04f 0942 	moveq.w	r9, #66	; 0x42
 8005712:	2a5f      	cmp	r2, #95	; 0x5f
 8005714:	60fd      	str	r5, [r7, #12]
 8005716:	d103      	bne.n	8005720 <d_demangle_callback.constprop.16+0xc0>
 8005718:	7b22      	ldrb	r2, [r4, #12]
 800571a:	2a5a      	cmp	r2, #90	; 0x5a
 800571c:	f000 8091 	beq.w	8005842 <d_demangle_callback.constprop.16+0x1e2>
 8005720:	4628      	mov	r0, r5
 8005722:	f004 fea7 	bl	800a474 <strlen>
 8005726:	4629      	mov	r1, r5
 8005728:	4602      	mov	r2, r0
 800572a:	4638      	mov	r0, r7
 800572c:	f7fa fd98 	bl	8000260 <d_make_name>
 8005730:	4602      	mov	r2, r0
 8005732:	4649      	mov	r1, r9
 8005734:	2300      	movs	r3, #0
 8005736:	4638      	mov	r0, r7
 8005738:	f7fa fd46 	bl	80001c8 <d_make_comp>
 800573c:	68fc      	ldr	r4, [r7, #12]
 800573e:	4681      	mov	r9, r0
 8005740:	4620      	mov	r0, r4
 8005742:	f004 fe97 	bl	800a474 <strlen>
 8005746:	1823      	adds	r3, r4, r0
 8005748:	60fb      	str	r3, [r7, #12]
 800574a:	5c25      	ldrb	r5, [r4, r0]
 800574c:	b185      	cbz	r5, 8005770 <d_demangle_callback.constprop.16+0x110>
 800574e:	2000      	movs	r0, #0
 8005750:	f507 77ae 	add.w	r7, r7, #348	; 0x15c
 8005754:	46bd      	mov	sp, r7
 8005756:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800575a:	7843      	ldrb	r3, [r0, #1]
 800575c:	2b5a      	cmp	r3, #90	; 0x5a
 800575e:	d189      	bne.n	8005674 <d_demangle_callback.constprop.16+0x14>
 8005760:	f04f 0901 	mov.w	r9, #1
 8005764:	e79e      	b.n	80056a4 <d_demangle_callback.constprop.16+0x44>
 8005766:	2d5f      	cmp	r5, #95	; 0x5f
 8005768:	d041      	beq.n	80057ee <d_demangle_callback.constprop.16+0x18e>
 800576a:	4699      	mov	r9, r3
 800576c:	2d00      	cmp	r5, #0
 800576e:	d1ee      	bne.n	800574e <d_demangle_callback.constprop.16+0xee>
 8005770:	f1b9 0f00 	cmp.w	r9, #0
 8005774:	d063      	beq.n	800583e <d_demangle_callback.constprop.16+0x1de>
 8005776:	f107 0434 	add.w	r4, r7, #52	; 0x34
 800577a:	464a      	mov	r2, r9
 800577c:	4620      	mov	r0, r4
 800577e:	2111      	movs	r1, #17
 8005780:	f8c7 5134 	str.w	r5, [r7, #308]	; 0x134
 8005784:	f887 5138 	strb.w	r5, [r7, #312]	; 0x138
 8005788:	f8c7 5144 	str.w	r5, [r7, #324]	; 0x144
 800578c:	f8c7 5148 	str.w	r5, [r7, #328]	; 0x148
 8005790:	f8c7 5150 	str.w	r5, [r7, #336]	; 0x150
 8005794:	f8c7 5154 	str.w	r5, [r7, #340]	; 0x154
 8005798:	f8c7 613c 	str.w	r6, [r7, #316]	; 0x13c
 800579c:	f8c7 8140 	str.w	r8, [r7, #320]	; 0x140
 80057a0:	f8c7 514c 	str.w	r5, [r7, #332]	; 0x14c
 80057a4:	f7fc fdd4 	bl	8002350 <d_print_comp.part.10>
 80057a8:	f8d7 1134 	ldr.w	r1, [r7, #308]	; 0x134
 80057ac:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 80057b0:	f8d7 2140 	ldr.w	r2, [r7, #320]	; 0x140
 80057b4:	5465      	strb	r5, [r4, r1]
 80057b6:	4620      	mov	r0, r4
 80057b8:	4798      	blx	r3
 80057ba:	f8d7 014c 	ldr.w	r0, [r7, #332]	; 0x14c
 80057be:	f1d0 0001 	rsbs	r0, r0, #1
 80057c2:	bf38      	it	cc
 80057c4:	2000      	movcc	r0, #0
 80057c6:	f507 77ae 	add.w	r7, r7, #348	; 0x15c
 80057ca:	46bd      	mov	sp, r7
 80057cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80057d0:	7aa3      	ldrb	r3, [r4, #10]
 80057d2:	2b5f      	cmp	r3, #95	; 0x5f
 80057d4:	bf14      	ite	ne
 80057d6:	f04f 0900 	movne.w	r9, #0
 80057da:	f04f 0902 	moveq.w	r9, #2
 80057de:	e761      	b.n	80056a4 <d_demangle_callback.constprop.16+0x44>
 80057e0:	4638      	mov	r0, r7
 80057e2:	f7fb fa9f 	bl	8000d24 <d_type>
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	4681      	mov	r9, r0
 80057ea:	781d      	ldrb	r5, [r3, #0]
 80057ec:	e7ae      	b.n	800574c <d_demangle_callback.constprop.16+0xec>
 80057ee:	7865      	ldrb	r5, [r4, #1]
 80057f0:	1c62      	adds	r2, r4, #1
 80057f2:	2d5a      	cmp	r5, #90	; 0x5a
 80057f4:	60fa      	str	r2, [r7, #12]
 80057f6:	d1b8      	bne.n	800576a <d_demangle_callback.constprop.16+0x10a>
 80057f8:	4649      	mov	r1, r9
 80057fa:	3402      	adds	r4, #2
 80057fc:	4638      	mov	r0, r7
 80057fe:	60fc      	str	r4, [r7, #12]
 8005800:	f7fb fe76 	bl	80014f0 <d_encoding>
 8005804:	68bb      	ldr	r3, [r7, #8]
 8005806:	f013 0f01 	tst.w	r3, #1
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	4681      	mov	r9, r0
 800580e:	781d      	ldrb	r5, [r3, #0]
 8005810:	d112      	bne.n	8005838 <d_demangle_callback.constprop.16+0x1d8>
 8005812:	e79b      	b.n	800574c <d_demangle_callback.constprop.16+0xec>
 8005814:	785b      	ldrb	r3, [r3, #1]
 8005816:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800581a:	2a19      	cmp	r2, #25
 800581c:	4638      	mov	r0, r7
 800581e:	4649      	mov	r1, r9
 8005820:	f1a3 0430 	sub.w	r4, r3, #48	; 0x30
 8005824:	d903      	bls.n	800582e <d_demangle_callback.constprop.16+0x1ce>
 8005826:	2b5f      	cmp	r3, #95	; 0x5f
 8005828:	d001      	beq.n	800582e <d_demangle_callback.constprop.16+0x1ce>
 800582a:	2c09      	cmp	r4, #9
 800582c:	d811      	bhi.n	8005852 <d_demangle_callback.constprop.16+0x1f2>
 800582e:	f7fa fda7 	bl	8000380 <d_clone_suffix>
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	781d      	ldrb	r5, [r3, #0]
 8005836:	4681      	mov	r9, r0
 8005838:	2d2e      	cmp	r5, #46	; 0x2e
 800583a:	d0eb      	beq.n	8005814 <d_demangle_callback.constprop.16+0x1b4>
 800583c:	e786      	b.n	800574c <d_demangle_callback.constprop.16+0xec>
 800583e:	4648      	mov	r0, r9
 8005840:	e786      	b.n	8005750 <d_demangle_callback.constprop.16+0xf0>
 8005842:	340d      	adds	r4, #13
 8005844:	4619      	mov	r1, r3
 8005846:	4638      	mov	r0, r7
 8005848:	60fc      	str	r4, [r7, #12]
 800584a:	f7fb fe51 	bl	80014f0 <d_encoding>
 800584e:	4602      	mov	r2, r0
 8005850:	e76f      	b.n	8005732 <d_demangle_callback.constprop.16+0xd2>
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	781d      	ldrb	r5, [r3, #0]
 8005856:	e779      	b.n	800574c <d_demangle_callback.constprop.16+0xec>
 8005858:	7aa3      	ldrb	r3, [r4, #10]
 800585a:	2b5f      	cmp	r3, #95	; 0x5f
 800585c:	bf0c      	ite	eq
 800585e:	f04f 0903 	moveq.w	r9, #3
 8005862:	f04f 0900 	movne.w	r9, #0
 8005866:	e71d      	b.n	80056a4 <d_demangle_callback.constprop.16+0x44>
 8005868:	0800b160 	.word	0x0800b160

0800586c <__cxa_demangle>:
 800586c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005870:	460d      	mov	r5, r1
 8005872:	b084      	sub	sp, #16
 8005874:	4617      	mov	r7, r2
 8005876:	461e      	mov	r6, r3
 8005878:	2800      	cmp	r0, #0
 800587a:	d02e      	beq.n	80058da <__cxa_demangle+0x6e>
 800587c:	b109      	cbz	r1, 8005882 <__cxa_demangle+0x16>
 800587e:	2a00      	cmp	r2, #0
 8005880:	d02b      	beq.n	80058da <__cxa_demangle+0x6e>
 8005882:	2400      	movs	r4, #0
 8005884:	4929      	ldr	r1, [pc, #164]	; (800592c <__cxa_demangle+0xc0>)
 8005886:	9400      	str	r4, [sp, #0]
 8005888:	466a      	mov	r2, sp
 800588a:	9401      	str	r4, [sp, #4]
 800588c:	9402      	str	r4, [sp, #8]
 800588e:	9403      	str	r4, [sp, #12]
 8005890:	f7ff fee6 	bl	8005660 <d_demangle_callback.constprop.16>
 8005894:	2800      	cmp	r0, #0
 8005896:	d03e      	beq.n	8005916 <__cxa_demangle+0xaa>
 8005898:	9b03      	ldr	r3, [sp, #12]
 800589a:	b1db      	cbz	r3, 80058d4 <__cxa_demangle+0x68>
 800589c:	f04f 0801 	mov.w	r8, #1
 80058a0:	9c00      	ldr	r4, [sp, #0]
 80058a2:	b344      	cbz	r4, 80058f6 <__cxa_demangle+0x8a>
 80058a4:	2d00      	cmp	r5, #0
 80058a6:	d033      	beq.n	8005910 <__cxa_demangle+0xa4>
 80058a8:	4620      	mov	r0, r4
 80058aa:	f004 fde3 	bl	800a474 <strlen>
 80058ae:	683b      	ldr	r3, [r7, #0]
 80058b0:	4298      	cmp	r0, r3
 80058b2:	d21a      	bcs.n	80058ea <__cxa_demangle+0x7e>
 80058b4:	1c42      	adds	r2, r0, #1
 80058b6:	4621      	mov	r1, r4
 80058b8:	4628      	mov	r0, r5
 80058ba:	f004 ff66 	bl	800a78a <memcpy>
 80058be:	4620      	mov	r0, r4
 80058c0:	f004 ff4c 	bl	800a75c <free>
 80058c4:	462c      	mov	r4, r5
 80058c6:	b30e      	cbz	r6, 800590c <__cxa_demangle+0xa0>
 80058c8:	2300      	movs	r3, #0
 80058ca:	4620      	mov	r0, r4
 80058cc:	6033      	str	r3, [r6, #0]
 80058ce:	b004      	add	sp, #16
 80058d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80058d4:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80058d8:	e7e2      	b.n	80058a0 <__cxa_demangle+0x34>
 80058da:	b19e      	cbz	r6, 8005904 <__cxa_demangle+0x98>
 80058dc:	f06f 0302 	mvn.w	r3, #2
 80058e0:	2000      	movs	r0, #0
 80058e2:	6033      	str	r3, [r6, #0]
 80058e4:	b004      	add	sp, #16
 80058e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80058ea:	4628      	mov	r0, r5
 80058ec:	f004 ff36 	bl	800a75c <free>
 80058f0:	f8c7 8000 	str.w	r8, [r7]
 80058f4:	e7e7      	b.n	80058c6 <__cxa_demangle+0x5a>
 80058f6:	b12e      	cbz	r6, 8005904 <__cxa_demangle+0x98>
 80058f8:	f1b8 0f01 	cmp.w	r8, #1
 80058fc:	d011      	beq.n	8005922 <__cxa_demangle+0xb6>
 80058fe:	f06f 0301 	mvn.w	r3, #1
 8005902:	6033      	str	r3, [r6, #0]
 8005904:	2000      	movs	r0, #0
 8005906:	b004      	add	sp, #16
 8005908:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800590c:	4620      	mov	r0, r4
 800590e:	e7de      	b.n	80058ce <__cxa_demangle+0x62>
 8005910:	2f00      	cmp	r7, #0
 8005912:	d1ed      	bne.n	80058f0 <__cxa_demangle+0x84>
 8005914:	e7d7      	b.n	80058c6 <__cxa_demangle+0x5a>
 8005916:	9800      	ldr	r0, [sp, #0]
 8005918:	f004 ff20 	bl	800a75c <free>
 800591c:	2e00      	cmp	r6, #0
 800591e:	d1ee      	bne.n	80058fe <__cxa_demangle+0x92>
 8005920:	e7f0      	b.n	8005904 <__cxa_demangle+0x98>
 8005922:	f04f 33ff 	mov.w	r3, #4294967295
 8005926:	4620      	mov	r0, r4
 8005928:	6033      	str	r3, [r6, #0]
 800592a:	e7d0      	b.n	80058ce <__cxa_demangle+0x62>
 800592c:	08000861 	.word	0x08000861

08005930 <__gcclibcxx_demangle_callback>:
 8005930:	b508      	push	{r3, lr}
 8005932:	b140      	cbz	r0, 8005946 <__gcclibcxx_demangle_callback+0x16>
 8005934:	b139      	cbz	r1, 8005946 <__gcclibcxx_demangle_callback+0x16>
 8005936:	f7ff fe93 	bl	8005660 <d_demangle_callback.constprop.16>
 800593a:	2800      	cmp	r0, #0
 800593c:	bf14      	ite	ne
 800593e:	2000      	movne	r0, #0
 8005940:	f06f 0001 	mvneq.w	r0, #1
 8005944:	bd08      	pop	{r3, pc}
 8005946:	f06f 0002 	mvn.w	r0, #2
 800594a:	bd08      	pop	{r3, pc}

0800594c <strcmp>:
 800594c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005950:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005954:	2a01      	cmp	r2, #1
 8005956:	bf28      	it	cs
 8005958:	429a      	cmpcs	r2, r3
 800595a:	d0f7      	beq.n	800594c <strcmp>
 800595c:	1ad0      	subs	r0, r2, r3
 800595e:	4770      	bx	lr

08005960 <__aeabi_drsub>:
 8005960:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8005964:	e002      	b.n	800596c <__adddf3>
 8005966:	bf00      	nop

08005968 <__aeabi_dsub>:
 8005968:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800596c <__adddf3>:
 800596c:	b530      	push	{r4, r5, lr}
 800596e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8005972:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8005976:	ea94 0f05 	teq	r4, r5
 800597a:	bf08      	it	eq
 800597c:	ea90 0f02 	teqeq	r0, r2
 8005980:	bf1f      	itttt	ne
 8005982:	ea54 0c00 	orrsne.w	ip, r4, r0
 8005986:	ea55 0c02 	orrsne.w	ip, r5, r2
 800598a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800598e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8005992:	f000 80e2 	beq.w	8005b5a <__adddf3+0x1ee>
 8005996:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800599a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800599e:	bfb8      	it	lt
 80059a0:	426d      	neglt	r5, r5
 80059a2:	dd0c      	ble.n	80059be <__adddf3+0x52>
 80059a4:	442c      	add	r4, r5
 80059a6:	ea80 0202 	eor.w	r2, r0, r2
 80059aa:	ea81 0303 	eor.w	r3, r1, r3
 80059ae:	ea82 0000 	eor.w	r0, r2, r0
 80059b2:	ea83 0101 	eor.w	r1, r3, r1
 80059b6:	ea80 0202 	eor.w	r2, r0, r2
 80059ba:	ea81 0303 	eor.w	r3, r1, r3
 80059be:	2d36      	cmp	r5, #54	; 0x36
 80059c0:	bf88      	it	hi
 80059c2:	bd30      	pophi	{r4, r5, pc}
 80059c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80059c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80059cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80059d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80059d4:	d002      	beq.n	80059dc <__adddf3+0x70>
 80059d6:	4240      	negs	r0, r0
 80059d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80059dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80059e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80059e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80059e8:	d002      	beq.n	80059f0 <__adddf3+0x84>
 80059ea:	4252      	negs	r2, r2
 80059ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80059f0:	ea94 0f05 	teq	r4, r5
 80059f4:	f000 80a7 	beq.w	8005b46 <__adddf3+0x1da>
 80059f8:	f1a4 0401 	sub.w	r4, r4, #1
 80059fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8005a00:	db0d      	blt.n	8005a1e <__adddf3+0xb2>
 8005a02:	fa02 fc0e 	lsl.w	ip, r2, lr
 8005a06:	fa22 f205 	lsr.w	r2, r2, r5
 8005a0a:	1880      	adds	r0, r0, r2
 8005a0c:	f141 0100 	adc.w	r1, r1, #0
 8005a10:	fa03 f20e 	lsl.w	r2, r3, lr
 8005a14:	1880      	adds	r0, r0, r2
 8005a16:	fa43 f305 	asr.w	r3, r3, r5
 8005a1a:	4159      	adcs	r1, r3
 8005a1c:	e00e      	b.n	8005a3c <__adddf3+0xd0>
 8005a1e:	f1a5 0520 	sub.w	r5, r5, #32
 8005a22:	f10e 0e20 	add.w	lr, lr, #32
 8005a26:	2a01      	cmp	r2, #1
 8005a28:	fa03 fc0e 	lsl.w	ip, r3, lr
 8005a2c:	bf28      	it	cs
 8005a2e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8005a32:	fa43 f305 	asr.w	r3, r3, r5
 8005a36:	18c0      	adds	r0, r0, r3
 8005a38:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8005a3c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8005a40:	d507      	bpl.n	8005a52 <__adddf3+0xe6>
 8005a42:	f04f 0e00 	mov.w	lr, #0
 8005a46:	f1dc 0c00 	rsbs	ip, ip, #0
 8005a4a:	eb7e 0000 	sbcs.w	r0, lr, r0
 8005a4e:	eb6e 0101 	sbc.w	r1, lr, r1
 8005a52:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8005a56:	d31b      	bcc.n	8005a90 <__adddf3+0x124>
 8005a58:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8005a5c:	d30c      	bcc.n	8005a78 <__adddf3+0x10c>
 8005a5e:	0849      	lsrs	r1, r1, #1
 8005a60:	ea5f 0030 	movs.w	r0, r0, rrx
 8005a64:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8005a68:	f104 0401 	add.w	r4, r4, #1
 8005a6c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8005a70:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8005a74:	f080 809a 	bcs.w	8005bac <__adddf3+0x240>
 8005a78:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8005a7c:	bf08      	it	eq
 8005a7e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8005a82:	f150 0000 	adcs.w	r0, r0, #0
 8005a86:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8005a8a:	ea41 0105 	orr.w	r1, r1, r5
 8005a8e:	bd30      	pop	{r4, r5, pc}
 8005a90:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8005a94:	4140      	adcs	r0, r0
 8005a96:	eb41 0101 	adc.w	r1, r1, r1
 8005a9a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8005a9e:	f1a4 0401 	sub.w	r4, r4, #1
 8005aa2:	d1e9      	bne.n	8005a78 <__adddf3+0x10c>
 8005aa4:	f091 0f00 	teq	r1, #0
 8005aa8:	bf04      	itt	eq
 8005aaa:	4601      	moveq	r1, r0
 8005aac:	2000      	moveq	r0, #0
 8005aae:	fab1 f381 	clz	r3, r1
 8005ab2:	bf08      	it	eq
 8005ab4:	3320      	addeq	r3, #32
 8005ab6:	f1a3 030b 	sub.w	r3, r3, #11
 8005aba:	f1b3 0220 	subs.w	r2, r3, #32
 8005abe:	da0c      	bge.n	8005ada <__adddf3+0x16e>
 8005ac0:	320c      	adds	r2, #12
 8005ac2:	dd08      	ble.n	8005ad6 <__adddf3+0x16a>
 8005ac4:	f102 0c14 	add.w	ip, r2, #20
 8005ac8:	f1c2 020c 	rsb	r2, r2, #12
 8005acc:	fa01 f00c 	lsl.w	r0, r1, ip
 8005ad0:	fa21 f102 	lsr.w	r1, r1, r2
 8005ad4:	e00c      	b.n	8005af0 <__adddf3+0x184>
 8005ad6:	f102 0214 	add.w	r2, r2, #20
 8005ada:	bfd8      	it	le
 8005adc:	f1c2 0c20 	rsble	ip, r2, #32
 8005ae0:	fa01 f102 	lsl.w	r1, r1, r2
 8005ae4:	fa20 fc0c 	lsr.w	ip, r0, ip
 8005ae8:	bfdc      	itt	le
 8005aea:	ea41 010c 	orrle.w	r1, r1, ip
 8005aee:	4090      	lslle	r0, r2
 8005af0:	1ae4      	subs	r4, r4, r3
 8005af2:	bfa2      	ittt	ge
 8005af4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8005af8:	4329      	orrge	r1, r5
 8005afa:	bd30      	popge	{r4, r5, pc}
 8005afc:	ea6f 0404 	mvn.w	r4, r4
 8005b00:	3c1f      	subs	r4, #31
 8005b02:	da1c      	bge.n	8005b3e <__adddf3+0x1d2>
 8005b04:	340c      	adds	r4, #12
 8005b06:	dc0e      	bgt.n	8005b26 <__adddf3+0x1ba>
 8005b08:	f104 0414 	add.w	r4, r4, #20
 8005b0c:	f1c4 0220 	rsb	r2, r4, #32
 8005b10:	fa20 f004 	lsr.w	r0, r0, r4
 8005b14:	fa01 f302 	lsl.w	r3, r1, r2
 8005b18:	ea40 0003 	orr.w	r0, r0, r3
 8005b1c:	fa21 f304 	lsr.w	r3, r1, r4
 8005b20:	ea45 0103 	orr.w	r1, r5, r3
 8005b24:	bd30      	pop	{r4, r5, pc}
 8005b26:	f1c4 040c 	rsb	r4, r4, #12
 8005b2a:	f1c4 0220 	rsb	r2, r4, #32
 8005b2e:	fa20 f002 	lsr.w	r0, r0, r2
 8005b32:	fa01 f304 	lsl.w	r3, r1, r4
 8005b36:	ea40 0003 	orr.w	r0, r0, r3
 8005b3a:	4629      	mov	r1, r5
 8005b3c:	bd30      	pop	{r4, r5, pc}
 8005b3e:	fa21 f004 	lsr.w	r0, r1, r4
 8005b42:	4629      	mov	r1, r5
 8005b44:	bd30      	pop	{r4, r5, pc}
 8005b46:	f094 0f00 	teq	r4, #0
 8005b4a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8005b4e:	bf06      	itte	eq
 8005b50:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8005b54:	3401      	addeq	r4, #1
 8005b56:	3d01      	subne	r5, #1
 8005b58:	e74e      	b.n	80059f8 <__adddf3+0x8c>
 8005b5a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8005b5e:	bf18      	it	ne
 8005b60:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8005b64:	d029      	beq.n	8005bba <__adddf3+0x24e>
 8005b66:	ea94 0f05 	teq	r4, r5
 8005b6a:	bf08      	it	eq
 8005b6c:	ea90 0f02 	teqeq	r0, r2
 8005b70:	d005      	beq.n	8005b7e <__adddf3+0x212>
 8005b72:	ea54 0c00 	orrs.w	ip, r4, r0
 8005b76:	bf04      	itt	eq
 8005b78:	4619      	moveq	r1, r3
 8005b7a:	4610      	moveq	r0, r2
 8005b7c:	bd30      	pop	{r4, r5, pc}
 8005b7e:	ea91 0f03 	teq	r1, r3
 8005b82:	bf1e      	ittt	ne
 8005b84:	2100      	movne	r1, #0
 8005b86:	2000      	movne	r0, #0
 8005b88:	bd30      	popne	{r4, r5, pc}
 8005b8a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8005b8e:	d105      	bne.n	8005b9c <__adddf3+0x230>
 8005b90:	0040      	lsls	r0, r0, #1
 8005b92:	4149      	adcs	r1, r1
 8005b94:	bf28      	it	cs
 8005b96:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8005b9a:	bd30      	pop	{r4, r5, pc}
 8005b9c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8005ba0:	bf3c      	itt	cc
 8005ba2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8005ba6:	bd30      	popcc	{r4, r5, pc}
 8005ba8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8005bac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8005bb0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8005bb4:	f04f 0000 	mov.w	r0, #0
 8005bb8:	bd30      	pop	{r4, r5, pc}
 8005bba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8005bbe:	bf1a      	itte	ne
 8005bc0:	4619      	movne	r1, r3
 8005bc2:	4610      	movne	r0, r2
 8005bc4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8005bc8:	bf1c      	itt	ne
 8005bca:	460b      	movne	r3, r1
 8005bcc:	4602      	movne	r2, r0
 8005bce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8005bd2:	bf06      	itte	eq
 8005bd4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8005bd8:	ea91 0f03 	teqeq	r1, r3
 8005bdc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8005be0:	bd30      	pop	{r4, r5, pc}
 8005be2:	bf00      	nop

08005be4 <__aeabi_ui2d>:
 8005be4:	f090 0f00 	teq	r0, #0
 8005be8:	bf04      	itt	eq
 8005bea:	2100      	moveq	r1, #0
 8005bec:	4770      	bxeq	lr
 8005bee:	b530      	push	{r4, r5, lr}
 8005bf0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8005bf4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8005bf8:	f04f 0500 	mov.w	r5, #0
 8005bfc:	f04f 0100 	mov.w	r1, #0
 8005c00:	e750      	b.n	8005aa4 <__adddf3+0x138>
 8005c02:	bf00      	nop

08005c04 <__aeabi_i2d>:
 8005c04:	f090 0f00 	teq	r0, #0
 8005c08:	bf04      	itt	eq
 8005c0a:	2100      	moveq	r1, #0
 8005c0c:	4770      	bxeq	lr
 8005c0e:	b530      	push	{r4, r5, lr}
 8005c10:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8005c14:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8005c18:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8005c1c:	bf48      	it	mi
 8005c1e:	4240      	negmi	r0, r0
 8005c20:	f04f 0100 	mov.w	r1, #0
 8005c24:	e73e      	b.n	8005aa4 <__adddf3+0x138>
 8005c26:	bf00      	nop

08005c28 <__aeabi_f2d>:
 8005c28:	0042      	lsls	r2, r0, #1
 8005c2a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8005c2e:	ea4f 0131 	mov.w	r1, r1, rrx
 8005c32:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8005c36:	bf1f      	itttt	ne
 8005c38:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8005c3c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8005c40:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8005c44:	4770      	bxne	lr
 8005c46:	f092 0f00 	teq	r2, #0
 8005c4a:	bf14      	ite	ne
 8005c4c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8005c50:	4770      	bxeq	lr
 8005c52:	b530      	push	{r4, r5, lr}
 8005c54:	f44f 7460 	mov.w	r4, #896	; 0x380
 8005c58:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8005c5c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8005c60:	e720      	b.n	8005aa4 <__adddf3+0x138>
 8005c62:	bf00      	nop

08005c64 <__aeabi_ul2d>:
 8005c64:	ea50 0201 	orrs.w	r2, r0, r1
 8005c68:	bf08      	it	eq
 8005c6a:	4770      	bxeq	lr
 8005c6c:	b530      	push	{r4, r5, lr}
 8005c6e:	f04f 0500 	mov.w	r5, #0
 8005c72:	e00a      	b.n	8005c8a <__aeabi_l2d+0x16>

08005c74 <__aeabi_l2d>:
 8005c74:	ea50 0201 	orrs.w	r2, r0, r1
 8005c78:	bf08      	it	eq
 8005c7a:	4770      	bxeq	lr
 8005c7c:	b530      	push	{r4, r5, lr}
 8005c7e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8005c82:	d502      	bpl.n	8005c8a <__aeabi_l2d+0x16>
 8005c84:	4240      	negs	r0, r0
 8005c86:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8005c8a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8005c8e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8005c92:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8005c96:	f43f aedc 	beq.w	8005a52 <__adddf3+0xe6>
 8005c9a:	f04f 0203 	mov.w	r2, #3
 8005c9e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8005ca2:	bf18      	it	ne
 8005ca4:	3203      	addne	r2, #3
 8005ca6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8005caa:	bf18      	it	ne
 8005cac:	3203      	addne	r2, #3
 8005cae:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8005cb2:	f1c2 0320 	rsb	r3, r2, #32
 8005cb6:	fa00 fc03 	lsl.w	ip, r0, r3
 8005cba:	fa20 f002 	lsr.w	r0, r0, r2
 8005cbe:	fa01 fe03 	lsl.w	lr, r1, r3
 8005cc2:	ea40 000e 	orr.w	r0, r0, lr
 8005cc6:	fa21 f102 	lsr.w	r1, r1, r2
 8005cca:	4414      	add	r4, r2
 8005ccc:	e6c1      	b.n	8005a52 <__adddf3+0xe6>
 8005cce:	bf00      	nop

08005cd0 <__aeabi_dmul>:
 8005cd0:	b570      	push	{r4, r5, r6, lr}
 8005cd2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8005cd6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8005cda:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8005cde:	bf1d      	ittte	ne
 8005ce0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8005ce4:	ea94 0f0c 	teqne	r4, ip
 8005ce8:	ea95 0f0c 	teqne	r5, ip
 8005cec:	f000 f8de 	bleq	8005eac <__aeabi_dmul+0x1dc>
 8005cf0:	442c      	add	r4, r5
 8005cf2:	ea81 0603 	eor.w	r6, r1, r3
 8005cf6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8005cfa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8005cfe:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8005d02:	bf18      	it	ne
 8005d04:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8005d08:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8005d0c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005d10:	d038      	beq.n	8005d84 <__aeabi_dmul+0xb4>
 8005d12:	fba0 ce02 	umull	ip, lr, r0, r2
 8005d16:	f04f 0500 	mov.w	r5, #0
 8005d1a:	fbe1 e502 	umlal	lr, r5, r1, r2
 8005d1e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8005d22:	fbe0 e503 	umlal	lr, r5, r0, r3
 8005d26:	f04f 0600 	mov.w	r6, #0
 8005d2a:	fbe1 5603 	umlal	r5, r6, r1, r3
 8005d2e:	f09c 0f00 	teq	ip, #0
 8005d32:	bf18      	it	ne
 8005d34:	f04e 0e01 	orrne.w	lr, lr, #1
 8005d38:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8005d3c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8005d40:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8005d44:	d204      	bcs.n	8005d50 <__aeabi_dmul+0x80>
 8005d46:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8005d4a:	416d      	adcs	r5, r5
 8005d4c:	eb46 0606 	adc.w	r6, r6, r6
 8005d50:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8005d54:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8005d58:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8005d5c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8005d60:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8005d64:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8005d68:	bf88      	it	hi
 8005d6a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8005d6e:	d81e      	bhi.n	8005dae <__aeabi_dmul+0xde>
 8005d70:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8005d74:	bf08      	it	eq
 8005d76:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8005d7a:	f150 0000 	adcs.w	r0, r0, #0
 8005d7e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8005d82:	bd70      	pop	{r4, r5, r6, pc}
 8005d84:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8005d88:	ea46 0101 	orr.w	r1, r6, r1
 8005d8c:	ea40 0002 	orr.w	r0, r0, r2
 8005d90:	ea81 0103 	eor.w	r1, r1, r3
 8005d94:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8005d98:	bfc2      	ittt	gt
 8005d9a:	ebd4 050c 	rsbsgt	r5, r4, ip
 8005d9e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8005da2:	bd70      	popgt	{r4, r5, r6, pc}
 8005da4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8005da8:	f04f 0e00 	mov.w	lr, #0
 8005dac:	3c01      	subs	r4, #1
 8005dae:	f300 80ab 	bgt.w	8005f08 <__aeabi_dmul+0x238>
 8005db2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8005db6:	bfde      	ittt	le
 8005db8:	2000      	movle	r0, #0
 8005dba:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8005dbe:	bd70      	pople	{r4, r5, r6, pc}
 8005dc0:	f1c4 0400 	rsb	r4, r4, #0
 8005dc4:	3c20      	subs	r4, #32
 8005dc6:	da35      	bge.n	8005e34 <__aeabi_dmul+0x164>
 8005dc8:	340c      	adds	r4, #12
 8005dca:	dc1b      	bgt.n	8005e04 <__aeabi_dmul+0x134>
 8005dcc:	f104 0414 	add.w	r4, r4, #20
 8005dd0:	f1c4 0520 	rsb	r5, r4, #32
 8005dd4:	fa00 f305 	lsl.w	r3, r0, r5
 8005dd8:	fa20 f004 	lsr.w	r0, r0, r4
 8005ddc:	fa01 f205 	lsl.w	r2, r1, r5
 8005de0:	ea40 0002 	orr.w	r0, r0, r2
 8005de4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8005de8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8005dec:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8005df0:	fa21 f604 	lsr.w	r6, r1, r4
 8005df4:	eb42 0106 	adc.w	r1, r2, r6
 8005df8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8005dfc:	bf08      	it	eq
 8005dfe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8005e02:	bd70      	pop	{r4, r5, r6, pc}
 8005e04:	f1c4 040c 	rsb	r4, r4, #12
 8005e08:	f1c4 0520 	rsb	r5, r4, #32
 8005e0c:	fa00 f304 	lsl.w	r3, r0, r4
 8005e10:	fa20 f005 	lsr.w	r0, r0, r5
 8005e14:	fa01 f204 	lsl.w	r2, r1, r4
 8005e18:	ea40 0002 	orr.w	r0, r0, r2
 8005e1c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8005e20:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8005e24:	f141 0100 	adc.w	r1, r1, #0
 8005e28:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8005e2c:	bf08      	it	eq
 8005e2e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8005e32:	bd70      	pop	{r4, r5, r6, pc}
 8005e34:	f1c4 0520 	rsb	r5, r4, #32
 8005e38:	fa00 f205 	lsl.w	r2, r0, r5
 8005e3c:	ea4e 0e02 	orr.w	lr, lr, r2
 8005e40:	fa20 f304 	lsr.w	r3, r0, r4
 8005e44:	fa01 f205 	lsl.w	r2, r1, r5
 8005e48:	ea43 0302 	orr.w	r3, r3, r2
 8005e4c:	fa21 f004 	lsr.w	r0, r1, r4
 8005e50:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8005e54:	fa21 f204 	lsr.w	r2, r1, r4
 8005e58:	ea20 0002 	bic.w	r0, r0, r2
 8005e5c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8005e60:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8005e64:	bf08      	it	eq
 8005e66:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8005e6a:	bd70      	pop	{r4, r5, r6, pc}
 8005e6c:	f094 0f00 	teq	r4, #0
 8005e70:	d10f      	bne.n	8005e92 <__aeabi_dmul+0x1c2>
 8005e72:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8005e76:	0040      	lsls	r0, r0, #1
 8005e78:	eb41 0101 	adc.w	r1, r1, r1
 8005e7c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8005e80:	bf08      	it	eq
 8005e82:	3c01      	subeq	r4, #1
 8005e84:	d0f7      	beq.n	8005e76 <__aeabi_dmul+0x1a6>
 8005e86:	ea41 0106 	orr.w	r1, r1, r6
 8005e8a:	f095 0f00 	teq	r5, #0
 8005e8e:	bf18      	it	ne
 8005e90:	4770      	bxne	lr
 8005e92:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8005e96:	0052      	lsls	r2, r2, #1
 8005e98:	eb43 0303 	adc.w	r3, r3, r3
 8005e9c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8005ea0:	bf08      	it	eq
 8005ea2:	3d01      	subeq	r5, #1
 8005ea4:	d0f7      	beq.n	8005e96 <__aeabi_dmul+0x1c6>
 8005ea6:	ea43 0306 	orr.w	r3, r3, r6
 8005eaa:	4770      	bx	lr
 8005eac:	ea94 0f0c 	teq	r4, ip
 8005eb0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8005eb4:	bf18      	it	ne
 8005eb6:	ea95 0f0c 	teqne	r5, ip
 8005eba:	d00c      	beq.n	8005ed6 <__aeabi_dmul+0x206>
 8005ebc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8005ec0:	bf18      	it	ne
 8005ec2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8005ec6:	d1d1      	bne.n	8005e6c <__aeabi_dmul+0x19c>
 8005ec8:	ea81 0103 	eor.w	r1, r1, r3
 8005ecc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8005ed0:	f04f 0000 	mov.w	r0, #0
 8005ed4:	bd70      	pop	{r4, r5, r6, pc}
 8005ed6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8005eda:	bf06      	itte	eq
 8005edc:	4610      	moveq	r0, r2
 8005ede:	4619      	moveq	r1, r3
 8005ee0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8005ee4:	d019      	beq.n	8005f1a <__aeabi_dmul+0x24a>
 8005ee6:	ea94 0f0c 	teq	r4, ip
 8005eea:	d102      	bne.n	8005ef2 <__aeabi_dmul+0x222>
 8005eec:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8005ef0:	d113      	bne.n	8005f1a <__aeabi_dmul+0x24a>
 8005ef2:	ea95 0f0c 	teq	r5, ip
 8005ef6:	d105      	bne.n	8005f04 <__aeabi_dmul+0x234>
 8005ef8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8005efc:	bf1c      	itt	ne
 8005efe:	4610      	movne	r0, r2
 8005f00:	4619      	movne	r1, r3
 8005f02:	d10a      	bne.n	8005f1a <__aeabi_dmul+0x24a>
 8005f04:	ea81 0103 	eor.w	r1, r1, r3
 8005f08:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8005f0c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8005f10:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8005f14:	f04f 0000 	mov.w	r0, #0
 8005f18:	bd70      	pop	{r4, r5, r6, pc}
 8005f1a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8005f1e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8005f22:	bd70      	pop	{r4, r5, r6, pc}

08005f24 <__aeabi_ddiv>:
 8005f24:	b570      	push	{r4, r5, r6, lr}
 8005f26:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8005f2a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8005f2e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8005f32:	bf1d      	ittte	ne
 8005f34:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8005f38:	ea94 0f0c 	teqne	r4, ip
 8005f3c:	ea95 0f0c 	teqne	r5, ip
 8005f40:	f000 f8a7 	bleq	8006092 <__aeabi_ddiv+0x16e>
 8005f44:	eba4 0405 	sub.w	r4, r4, r5
 8005f48:	ea81 0e03 	eor.w	lr, r1, r3
 8005f4c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8005f50:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8005f54:	f000 8088 	beq.w	8006068 <__aeabi_ddiv+0x144>
 8005f58:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8005f5c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8005f60:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8005f64:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8005f68:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8005f6c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8005f70:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8005f74:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8005f78:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8005f7c:	429d      	cmp	r5, r3
 8005f7e:	bf08      	it	eq
 8005f80:	4296      	cmpeq	r6, r2
 8005f82:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8005f86:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8005f8a:	d202      	bcs.n	8005f92 <__aeabi_ddiv+0x6e>
 8005f8c:	085b      	lsrs	r3, r3, #1
 8005f8e:	ea4f 0232 	mov.w	r2, r2, rrx
 8005f92:	1ab6      	subs	r6, r6, r2
 8005f94:	eb65 0503 	sbc.w	r5, r5, r3
 8005f98:	085b      	lsrs	r3, r3, #1
 8005f9a:	ea4f 0232 	mov.w	r2, r2, rrx
 8005f9e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8005fa2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8005fa6:	ebb6 0e02 	subs.w	lr, r6, r2
 8005faa:	eb75 0e03 	sbcs.w	lr, r5, r3
 8005fae:	bf22      	ittt	cs
 8005fb0:	1ab6      	subcs	r6, r6, r2
 8005fb2:	4675      	movcs	r5, lr
 8005fb4:	ea40 000c 	orrcs.w	r0, r0, ip
 8005fb8:	085b      	lsrs	r3, r3, #1
 8005fba:	ea4f 0232 	mov.w	r2, r2, rrx
 8005fbe:	ebb6 0e02 	subs.w	lr, r6, r2
 8005fc2:	eb75 0e03 	sbcs.w	lr, r5, r3
 8005fc6:	bf22      	ittt	cs
 8005fc8:	1ab6      	subcs	r6, r6, r2
 8005fca:	4675      	movcs	r5, lr
 8005fcc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8005fd0:	085b      	lsrs	r3, r3, #1
 8005fd2:	ea4f 0232 	mov.w	r2, r2, rrx
 8005fd6:	ebb6 0e02 	subs.w	lr, r6, r2
 8005fda:	eb75 0e03 	sbcs.w	lr, r5, r3
 8005fde:	bf22      	ittt	cs
 8005fe0:	1ab6      	subcs	r6, r6, r2
 8005fe2:	4675      	movcs	r5, lr
 8005fe4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8005fe8:	085b      	lsrs	r3, r3, #1
 8005fea:	ea4f 0232 	mov.w	r2, r2, rrx
 8005fee:	ebb6 0e02 	subs.w	lr, r6, r2
 8005ff2:	eb75 0e03 	sbcs.w	lr, r5, r3
 8005ff6:	bf22      	ittt	cs
 8005ff8:	1ab6      	subcs	r6, r6, r2
 8005ffa:	4675      	movcs	r5, lr
 8005ffc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8006000:	ea55 0e06 	orrs.w	lr, r5, r6
 8006004:	d018      	beq.n	8006038 <__aeabi_ddiv+0x114>
 8006006:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800600a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800600e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8006012:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8006016:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800601a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800601e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8006022:	d1c0      	bne.n	8005fa6 <__aeabi_ddiv+0x82>
 8006024:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8006028:	d10b      	bne.n	8006042 <__aeabi_ddiv+0x11e>
 800602a:	ea41 0100 	orr.w	r1, r1, r0
 800602e:	f04f 0000 	mov.w	r0, #0
 8006032:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8006036:	e7b6      	b.n	8005fa6 <__aeabi_ddiv+0x82>
 8006038:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800603c:	bf04      	itt	eq
 800603e:	4301      	orreq	r1, r0
 8006040:	2000      	moveq	r0, #0
 8006042:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8006046:	bf88      	it	hi
 8006048:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800604c:	f63f aeaf 	bhi.w	8005dae <__aeabi_dmul+0xde>
 8006050:	ebb5 0c03 	subs.w	ip, r5, r3
 8006054:	bf04      	itt	eq
 8006056:	ebb6 0c02 	subseq.w	ip, r6, r2
 800605a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800605e:	f150 0000 	adcs.w	r0, r0, #0
 8006062:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8006066:	bd70      	pop	{r4, r5, r6, pc}
 8006068:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800606c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8006070:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8006074:	bfc2      	ittt	gt
 8006076:	ebd4 050c 	rsbsgt	r5, r4, ip
 800607a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800607e:	bd70      	popgt	{r4, r5, r6, pc}
 8006080:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8006084:	f04f 0e00 	mov.w	lr, #0
 8006088:	3c01      	subs	r4, #1
 800608a:	e690      	b.n	8005dae <__aeabi_dmul+0xde>
 800608c:	ea45 0e06 	orr.w	lr, r5, r6
 8006090:	e68d      	b.n	8005dae <__aeabi_dmul+0xde>
 8006092:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8006096:	ea94 0f0c 	teq	r4, ip
 800609a:	bf08      	it	eq
 800609c:	ea95 0f0c 	teqeq	r5, ip
 80060a0:	f43f af3b 	beq.w	8005f1a <__aeabi_dmul+0x24a>
 80060a4:	ea94 0f0c 	teq	r4, ip
 80060a8:	d10a      	bne.n	80060c0 <__aeabi_ddiv+0x19c>
 80060aa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80060ae:	f47f af34 	bne.w	8005f1a <__aeabi_dmul+0x24a>
 80060b2:	ea95 0f0c 	teq	r5, ip
 80060b6:	f47f af25 	bne.w	8005f04 <__aeabi_dmul+0x234>
 80060ba:	4610      	mov	r0, r2
 80060bc:	4619      	mov	r1, r3
 80060be:	e72c      	b.n	8005f1a <__aeabi_dmul+0x24a>
 80060c0:	ea95 0f0c 	teq	r5, ip
 80060c4:	d106      	bne.n	80060d4 <__aeabi_ddiv+0x1b0>
 80060c6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80060ca:	f43f aefd 	beq.w	8005ec8 <__aeabi_dmul+0x1f8>
 80060ce:	4610      	mov	r0, r2
 80060d0:	4619      	mov	r1, r3
 80060d2:	e722      	b.n	8005f1a <__aeabi_dmul+0x24a>
 80060d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80060d8:	bf18      	it	ne
 80060da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80060de:	f47f aec5 	bne.w	8005e6c <__aeabi_dmul+0x19c>
 80060e2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80060e6:	f47f af0d 	bne.w	8005f04 <__aeabi_dmul+0x234>
 80060ea:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80060ee:	f47f aeeb 	bne.w	8005ec8 <__aeabi_dmul+0x1f8>
 80060f2:	e712      	b.n	8005f1a <__aeabi_dmul+0x24a>

080060f4 <__aeabi_d2iz>:
 80060f4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80060f8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80060fc:	d215      	bcs.n	800612a <__aeabi_d2iz+0x36>
 80060fe:	d511      	bpl.n	8006124 <__aeabi_d2iz+0x30>
 8006100:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8006104:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8006108:	d912      	bls.n	8006130 <__aeabi_d2iz+0x3c>
 800610a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800610e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006112:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8006116:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800611a:	fa23 f002 	lsr.w	r0, r3, r2
 800611e:	bf18      	it	ne
 8006120:	4240      	negne	r0, r0
 8006122:	4770      	bx	lr
 8006124:	f04f 0000 	mov.w	r0, #0
 8006128:	4770      	bx	lr
 800612a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800612e:	d105      	bne.n	800613c <__aeabi_d2iz+0x48>
 8006130:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8006134:	bf08      	it	eq
 8006136:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 800613a:	4770      	bx	lr
 800613c:	f04f 0000 	mov.w	r0, #0
 8006140:	4770      	bx	lr
 8006142:	bf00      	nop

08006144 <ts_itoa>:
**  Abstract: Convert integer to ascii
**  Returns:  void
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
 8006144:	b480      	push	{r7}
 8006146:	b087      	sub	sp, #28
 8006148:	af00      	add	r7, sp, #0
 800614a:	60f8      	str	r0, [r7, #12]
 800614c:	60b9      	str	r1, [r7, #8]
 800614e:	607a      	str	r2, [r7, #4]
	int div = 1;
 8006150:	2301      	movs	r3, #1
 8006152:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8006154:	e004      	b.n	8006160 <ts_itoa+0x1c>
		div *= base;
 8006156:	697b      	ldr	r3, [r7, #20]
 8006158:	687a      	ldr	r2, [r7, #4]
 800615a:	fb02 f303 	mul.w	r3, r2, r3
 800615e:	617b      	str	r3, [r7, #20]
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
	int div = 1;
	while (d/div >= base)
 8006160:	697b      	ldr	r3, [r7, #20]
 8006162:	68ba      	ldr	r2, [r7, #8]
 8006164:	fbb2 f2f3 	udiv	r2, r2, r3
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	429a      	cmp	r2, r3
 800616c:	d2f3      	bcs.n	8006156 <ts_itoa+0x12>
		div *= base;

	while (div != 0)
 800616e:	e029      	b.n	80061c4 <ts_itoa+0x80>
	{
		int num = d/div;
 8006170:	697b      	ldr	r3, [r7, #20]
 8006172:	68ba      	ldr	r2, [r7, #8]
 8006174:	fbb2 f3f3 	udiv	r3, r2, r3
 8006178:	613b      	str	r3, [r7, #16]
		d = d%div;
 800617a:	697a      	ldr	r2, [r7, #20]
 800617c:	68bb      	ldr	r3, [r7, #8]
 800617e:	fbb3 f1f2 	udiv	r1, r3, r2
 8006182:	fb02 f201 	mul.w	r2, r2, r1
 8006186:	1a9b      	subs	r3, r3, r2
 8006188:	60bb      	str	r3, [r7, #8]
		div /= base;
 800618a:	697a      	ldr	r2, [r7, #20]
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	fb92 f3f3 	sdiv	r3, r2, r3
 8006192:	617b      	str	r3, [r7, #20]
		if (num > 9)
 8006194:	693b      	ldr	r3, [r7, #16]
 8006196:	2b09      	cmp	r3, #9
 8006198:	dd0a      	ble.n	80061b0 <ts_itoa+0x6c>
			*((*buf)++) = (num-10) + 'A';
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	1c59      	adds	r1, r3, #1
 80061a0:	68fa      	ldr	r2, [r7, #12]
 80061a2:	6011      	str	r1, [r2, #0]
 80061a4:	693a      	ldr	r2, [r7, #16]
 80061a6:	b2d2      	uxtb	r2, r2
 80061a8:	3237      	adds	r2, #55	; 0x37
 80061aa:	b2d2      	uxtb	r2, r2
 80061ac:	701a      	strb	r2, [r3, #0]
 80061ae:	e009      	b.n	80061c4 <ts_itoa+0x80>
		else
			*((*buf)++) = num + '0';
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	1c59      	adds	r1, r3, #1
 80061b6:	68fa      	ldr	r2, [r7, #12]
 80061b8:	6011      	str	r1, [r2, #0]
 80061ba:	693a      	ldr	r2, [r7, #16]
 80061bc:	b2d2      	uxtb	r2, r2
 80061be:	3230      	adds	r2, #48	; 0x30
 80061c0:	b2d2      	uxtb	r2, r2
 80061c2:	701a      	strb	r2, [r3, #0]
{
	int div = 1;
	while (d/div >= base)
		div *= base;

	while (div != 0)
 80061c4:	697b      	ldr	r3, [r7, #20]
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d1d2      	bne.n	8006170 <ts_itoa+0x2c>
		if (num > 9)
			*((*buf)++) = (num-10) + 'A';
		else
			*((*buf)++) = num + '0';
	}
}
 80061ca:	371c      	adds	r7, #28
 80061cc:	46bd      	mov	sp, r7
 80061ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d2:	4770      	bx	lr

080061d4 <ts_formatstring>:
**  Abstract: Writes arguments va to buffer buf according to format fmt
**  Returns:  Length of string
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
 80061d4:	b580      	push	{r7, lr}
 80061d6:	b088      	sub	sp, #32
 80061d8:	af00      	add	r7, sp, #0
 80061da:	60f8      	str	r0, [r7, #12]
 80061dc:	60b9      	str	r1, [r7, #8]
 80061de:	607a      	str	r2, [r7, #4]
	char *start_buf = buf;
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	617b      	str	r3, [r7, #20]
	while(*fmt)
 80061e4:	e07f      	b.n	80062e6 <ts_formatstring+0x112>
	{
		/* Character needs formating? */
		if (*fmt == '%')
 80061e6:	68bb      	ldr	r3, [r7, #8]
 80061e8:	781b      	ldrb	r3, [r3, #0]
 80061ea:	2b25      	cmp	r3, #37	; 0x25
 80061ec:	d173      	bne.n	80062d6 <ts_formatstring+0x102>
		{
			switch (*(++fmt))
 80061ee:	68bb      	ldr	r3, [r7, #8]
 80061f0:	3301      	adds	r3, #1
 80061f2:	60bb      	str	r3, [r7, #8]
 80061f4:	68bb      	ldr	r3, [r7, #8]
 80061f6:	781b      	ldrb	r3, [r3, #0]
 80061f8:	2b64      	cmp	r3, #100	; 0x64
 80061fa:	d01e      	beq.n	800623a <ts_formatstring+0x66>
 80061fc:	2b64      	cmp	r3, #100	; 0x64
 80061fe:	dc06      	bgt.n	800620e <ts_formatstring+0x3a>
 8006200:	2b58      	cmp	r3, #88	; 0x58
 8006202:	d052      	beq.n	80062aa <ts_formatstring+0xd6>
 8006204:	2b63      	cmp	r3, #99	; 0x63
 8006206:	d00e      	beq.n	8006226 <ts_formatstring+0x52>
 8006208:	2b25      	cmp	r3, #37	; 0x25
 800620a:	d05a      	beq.n	80062c2 <ts_formatstring+0xee>
 800620c:	e05f      	b.n	80062ce <ts_formatstring+0xfa>
 800620e:	2b73      	cmp	r3, #115	; 0x73
 8006210:	d02c      	beq.n	800626c <ts_formatstring+0x98>
 8006212:	2b73      	cmp	r3, #115	; 0x73
 8006214:	dc02      	bgt.n	800621c <ts_formatstring+0x48>
 8006216:	2b69      	cmp	r3, #105	; 0x69
 8006218:	d00f      	beq.n	800623a <ts_formatstring+0x66>
 800621a:	e058      	b.n	80062ce <ts_formatstring+0xfa>
 800621c:	2b75      	cmp	r3, #117	; 0x75
 800621e:	d038      	beq.n	8006292 <ts_formatstring+0xbe>
 8006220:	2b78      	cmp	r3, #120	; 0x78
 8006222:	d042      	beq.n	80062aa <ts_formatstring+0xd6>
 8006224:	e053      	b.n	80062ce <ts_formatstring+0xfa>
			{
			  case 'c':
				*buf++ = va_arg(va, int);
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	1c5a      	adds	r2, r3, #1
 800622a:	60fa      	str	r2, [r7, #12]
 800622c:	687a      	ldr	r2, [r7, #4]
 800622e:	1d11      	adds	r1, r2, #4
 8006230:	6079      	str	r1, [r7, #4]
 8006232:	6812      	ldr	r2, [r2, #0]
 8006234:	b2d2      	uxtb	r2, r2
 8006236:	701a      	strb	r2, [r3, #0]
				break;
 8006238:	e049      	b.n	80062ce <ts_formatstring+0xfa>
			  case 'd':
			  case 'i':
				{
					signed int val = va_arg(va, signed int);
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	1d1a      	adds	r2, r3, #4
 800623e:	607a      	str	r2, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	61fb      	str	r3, [r7, #28]
					if (val < 0)
 8006244:	69fb      	ldr	r3, [r7, #28]
 8006246:	2b00      	cmp	r3, #0
 8006248:	da07      	bge.n	800625a <ts_formatstring+0x86>
					{
						val *= -1;
 800624a:	69fb      	ldr	r3, [r7, #28]
 800624c:	425b      	negs	r3, r3
 800624e:	61fb      	str	r3, [r7, #28]
						*buf++ = '-';
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	1c5a      	adds	r2, r3, #1
 8006254:	60fa      	str	r2, [r7, #12]
 8006256:	222d      	movs	r2, #45	; 0x2d
 8006258:	701a      	strb	r2, [r3, #0]
					}
					ts_itoa(&buf, val, 10);
 800625a:	69fb      	ldr	r3, [r7, #28]
 800625c:	f107 020c 	add.w	r2, r7, #12
 8006260:	4610      	mov	r0, r2
 8006262:	4619      	mov	r1, r3
 8006264:	220a      	movs	r2, #10
 8006266:	f7ff ff6d 	bl	8006144 <ts_itoa>
				}
				break;
 800626a:	e030      	b.n	80062ce <ts_formatstring+0xfa>
			  case 's':
				{
					char * arg = va_arg(va, char *);
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	1d1a      	adds	r2, r3, #4
 8006270:	607a      	str	r2, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	61bb      	str	r3, [r7, #24]
					while (*arg)
 8006276:	e007      	b.n	8006288 <ts_formatstring+0xb4>
					{
						*buf++ = *arg++;
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	1c5a      	adds	r2, r3, #1
 800627c:	60fa      	str	r2, [r7, #12]
 800627e:	69ba      	ldr	r2, [r7, #24]
 8006280:	1c51      	adds	r1, r2, #1
 8006282:	61b9      	str	r1, [r7, #24]
 8006284:	7812      	ldrb	r2, [r2, #0]
 8006286:	701a      	strb	r2, [r3, #0]
				}
				break;
			  case 's':
				{
					char * arg = va_arg(va, char *);
					while (*arg)
 8006288:	69bb      	ldr	r3, [r7, #24]
 800628a:	781b      	ldrb	r3, [r3, #0]
 800628c:	2b00      	cmp	r3, #0
 800628e:	d1f3      	bne.n	8006278 <ts_formatstring+0xa4>
					{
						*buf++ = *arg++;
					}
				}
				break;
 8006290:	e01d      	b.n	80062ce <ts_formatstring+0xfa>
			  case 'u':
					ts_itoa(&buf, va_arg(va, unsigned int), 10);
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	1d1a      	adds	r2, r3, #4
 8006296:	607a      	str	r2, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	f107 020c 	add.w	r2, r7, #12
 800629e:	4610      	mov	r0, r2
 80062a0:	4619      	mov	r1, r3
 80062a2:	220a      	movs	r2, #10
 80062a4:	f7ff ff4e 	bl	8006144 <ts_itoa>
				break;
 80062a8:	e011      	b.n	80062ce <ts_formatstring+0xfa>
			  case 'x':
			  case 'X':
					ts_itoa(&buf, va_arg(va, int), 16);
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	1d1a      	adds	r2, r3, #4
 80062ae:	607a      	str	r2, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	f107 020c 	add.w	r2, r7, #12
 80062b6:	4610      	mov	r0, r2
 80062b8:	4619      	mov	r1, r3
 80062ba:	2210      	movs	r2, #16
 80062bc:	f7ff ff42 	bl	8006144 <ts_itoa>
				break;
 80062c0:	e005      	b.n	80062ce <ts_formatstring+0xfa>
			  case '%':
				  *buf++ = '%';
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	1c5a      	adds	r2, r3, #1
 80062c6:	60fa      	str	r2, [r7, #12]
 80062c8:	2225      	movs	r2, #37	; 0x25
 80062ca:	701a      	strb	r2, [r3, #0]
				  break;
 80062cc:	bf00      	nop
			}
			fmt++;
 80062ce:	68bb      	ldr	r3, [r7, #8]
 80062d0:	3301      	adds	r3, #1
 80062d2:	60bb      	str	r3, [r7, #8]
 80062d4:	e007      	b.n	80062e6 <ts_formatstring+0x112>
		}
		/* Else just copy */
		else
		{
			*buf++ = *fmt++;
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	1c5a      	adds	r2, r3, #1
 80062da:	60fa      	str	r2, [r7, #12]
 80062dc:	68ba      	ldr	r2, [r7, #8]
 80062de:	1c51      	adds	r1, r2, #1
 80062e0:	60b9      	str	r1, [r7, #8]
 80062e2:	7812      	ldrb	r2, [r2, #0]
 80062e4:	701a      	strb	r2, [r3, #0]
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
	char *start_buf = buf;
	while(*fmt)
 80062e6:	68bb      	ldr	r3, [r7, #8]
 80062e8:	781b      	ldrb	r3, [r3, #0]
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	f47f af7b 	bne.w	80061e6 <ts_formatstring+0x12>
		else
		{
			*buf++ = *fmt++;
		}
	}
	*buf = 0;
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	2200      	movs	r2, #0
 80062f4:	701a      	strb	r2, [r3, #0]

	return (int)(buf - start_buf);
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	461a      	mov	r2, r3
 80062fa:	697b      	ldr	r3, [r7, #20]
 80062fc:	1ad3      	subs	r3, r2, r3
}
 80062fe:	4618      	mov	r0, r3
 8006300:	3720      	adds	r7, #32
 8006302:	46bd      	mov	sp, r7
 8006304:	bd80      	pop	{r7, pc}
 8006306:	bf00      	nop

08006308 <siprintf>:
**            given character string according to the format parameter.
**  Returns:  Number of bytes written
**===========================================================================
*/
int siprintf(char *buf, const char *fmt, ...)
{
 8006308:	b40e      	push	{r1, r2, r3}
 800630a:	b580      	push	{r7, lr}
 800630c:	b085      	sub	sp, #20
 800630e:	af00      	add	r7, sp, #0
 8006310:	6078      	str	r0, [r7, #4]
	int length;
	va_list va;
	va_start(va, fmt);
 8006312:	f107 0320 	add.w	r3, r7, #32
 8006316:	60bb      	str	r3, [r7, #8]
	length = ts_formatstring(buf, fmt, va);
 8006318:	6878      	ldr	r0, [r7, #4]
 800631a:	69f9      	ldr	r1, [r7, #28]
 800631c:	68ba      	ldr	r2, [r7, #8]
 800631e:	f7ff ff59 	bl	80061d4 <ts_formatstring>
 8006322:	60f8      	str	r0, [r7, #12]
	va_end(va);
	return length;
 8006324:	68fb      	ldr	r3, [r7, #12]
}
 8006326:	4618      	mov	r0, r3
 8006328:	3714      	adds	r7, #20
 800632a:	46bd      	mov	sp, r7
 800632c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006330:	b003      	add	sp, #12
 8006332:	4770      	bx	lr

08006334 <fputs>:
**  Returns:  If successful, the result is 0; otherwise, the result is EOF.
**
**===========================================================================
*/
int fputs(const char *s, FILE *fp)
{
 8006334:	b580      	push	{r7, lr}
 8006336:	b086      	sub	sp, #24
 8006338:	af00      	add	r7, sp, #0
 800633a:	6078      	str	r0, [r7, #4]
 800633c:	6039      	str	r1, [r7, #0]
	int length = strlen(s);
 800633e:	6878      	ldr	r0, [r7, #4]
 8006340:	f004 f898 	bl	800a474 <strlen>
 8006344:	4603      	mov	r3, r0
 8006346:	613b      	str	r3, [r7, #16]
	int wlen = 0;
 8006348:	2300      	movs	r3, #0
 800634a:	60fb      	str	r3, [r7, #12]
	int res;

	wlen = _write((fp->_file), (char*)s, length);
 800634c:	683b      	ldr	r3, [r7, #0]
 800634e:	89db      	ldrh	r3, [r3, #14]
 8006350:	b21b      	sxth	r3, r3
 8006352:	4618      	mov	r0, r3
 8006354:	6879      	ldr	r1, [r7, #4]
 8006356:	693a      	ldr	r2, [r7, #16]
 8006358:	f004 f8a4 	bl	800a4a4 <_write>
 800635c:	60f8      	str	r0, [r7, #12]
	wlen += _write((fp->_file), "\n", 1);
 800635e:	683b      	ldr	r3, [r7, #0]
 8006360:	89db      	ldrh	r3, [r3, #14]
 8006362:	b21b      	sxth	r3, r3
 8006364:	4618      	mov	r0, r3
 8006366:	490c      	ldr	r1, [pc, #48]	; (8006398 <fputs+0x64>)
 8006368:	2201      	movs	r2, #1
 800636a:	f004 f89b 	bl	800a4a4 <_write>
 800636e:	4603      	mov	r3, r0
 8006370:	68fa      	ldr	r2, [r7, #12]
 8006372:	4413      	add	r3, r2
 8006374:	60fb      	str	r3, [r7, #12]

	if (wlen == (length+1))
 8006376:	693b      	ldr	r3, [r7, #16]
 8006378:	1c5a      	adds	r2, r3, #1
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	429a      	cmp	r2, r3
 800637e:	d102      	bne.n	8006386 <fputs+0x52>
	{
		res = 0;
 8006380:	2300      	movs	r3, #0
 8006382:	617b      	str	r3, [r7, #20]
 8006384:	e002      	b.n	800638c <fputs+0x58>
	}
	else
	{
		res = EOF;
 8006386:	f04f 33ff 	mov.w	r3, #4294967295
 800638a:	617b      	str	r3, [r7, #20]
	}

	return res;
 800638c:	697b      	ldr	r3, [r7, #20]
}
 800638e:	4618      	mov	r0, r3
 8006390:	3718      	adds	r7, #24
 8006392:	46bd      	mov	sp, r7
 8006394:	bd80      	pop	{r7, pc}
 8006396:	bf00      	nop
 8006398:	0800a920 	.word	0x0800a920

0800639c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800639c:	b580      	push	{r7, lr}
 800639e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80063a0:	4b15      	ldr	r3, [pc, #84]	; (80063f8 <SystemInit+0x5c>)
 80063a2:	4a15      	ldr	r2, [pc, #84]	; (80063f8 <SystemInit+0x5c>)
 80063a4:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 80063a8:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 80063ac:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80063b0:	4b12      	ldr	r3, [pc, #72]	; (80063fc <SystemInit+0x60>)
 80063b2:	4a12      	ldr	r2, [pc, #72]	; (80063fc <SystemInit+0x60>)
 80063b4:	6812      	ldr	r2, [r2, #0]
 80063b6:	f042 0201 	orr.w	r2, r2, #1
 80063ba:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80063bc:	4b0f      	ldr	r3, [pc, #60]	; (80063fc <SystemInit+0x60>)
 80063be:	2200      	movs	r2, #0
 80063c0:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80063c2:	4a0e      	ldr	r2, [pc, #56]	; (80063fc <SystemInit+0x60>)
 80063c4:	4b0d      	ldr	r3, [pc, #52]	; (80063fc <SystemInit+0x60>)
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80063cc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80063d0:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80063d2:	4b0a      	ldr	r3, [pc, #40]	; (80063fc <SystemInit+0x60>)
 80063d4:	4a0a      	ldr	r2, [pc, #40]	; (8006400 <SystemInit+0x64>)
 80063d6:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80063d8:	4b08      	ldr	r3, [pc, #32]	; (80063fc <SystemInit+0x60>)
 80063da:	4a08      	ldr	r2, [pc, #32]	; (80063fc <SystemInit+0x60>)
 80063dc:	6812      	ldr	r2, [r2, #0]
 80063de:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80063e2:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80063e4:	4b05      	ldr	r3, [pc, #20]	; (80063fc <SystemInit+0x60>)
 80063e6:	2200      	movs	r2, #0
 80063e8:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 80063ea:	f000 f80b 	bl	8006404 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80063ee:	4b02      	ldr	r3, [pc, #8]	; (80063f8 <SystemInit+0x5c>)
 80063f0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80063f4:	609a      	str	r2, [r3, #8]
#endif
}
 80063f6:	bd80      	pop	{r7, pc}
 80063f8:	e000ed00 	.word	0xe000ed00
 80063fc:	40023800 	.word	0x40023800
 8006400:	24003010 	.word	0x24003010

08006404 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8006404:	b480      	push	{r7}
 8006406:	b083      	sub	sp, #12
 8006408:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 800640a:	2300      	movs	r3, #0
 800640c:	607b      	str	r3, [r7, #4]
 800640e:	2300      	movs	r3, #0
 8006410:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8006412:	4b35      	ldr	r3, [pc, #212]	; (80064e8 <SetSysClock+0xe4>)
 8006414:	4a34      	ldr	r2, [pc, #208]	; (80064e8 <SetSysClock+0xe4>)
 8006416:	6812      	ldr	r2, [r2, #0]
 8006418:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800641c:	601a      	str	r2, [r3, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 800641e:	4b32      	ldr	r3, [pc, #200]	; (80064e8 <SetSysClock+0xe4>)
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006426:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	3301      	adds	r3, #1
 800642c:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 800642e:	683b      	ldr	r3, [r7, #0]
 8006430:	2b00      	cmp	r3, #0
 8006432:	d103      	bne.n	800643c <SetSysClock+0x38>
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800643a:	d1f0      	bne.n	800641e <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 800643c:	4b2a      	ldr	r3, [pc, #168]	; (80064e8 <SetSysClock+0xe4>)
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006444:	2b00      	cmp	r3, #0
 8006446:	d002      	beq.n	800644e <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8006448:	2301      	movs	r3, #1
 800644a:	603b      	str	r3, [r7, #0]
 800644c:	e001      	b.n	8006452 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 800644e:	2300      	movs	r3, #0
 8006450:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8006452:	683b      	ldr	r3, [r7, #0]
 8006454:	2b01      	cmp	r3, #1
 8006456:	d142      	bne.n	80064de <SetSysClock+0xda>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8006458:	4b23      	ldr	r3, [pc, #140]	; (80064e8 <SetSysClock+0xe4>)
 800645a:	4a23      	ldr	r2, [pc, #140]	; (80064e8 <SetSysClock+0xe4>)
 800645c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800645e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8006462:	641a      	str	r2, [r3, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 8006464:	4b21      	ldr	r3, [pc, #132]	; (80064ec <SetSysClock+0xe8>)
 8006466:	4a21      	ldr	r2, [pc, #132]	; (80064ec <SetSysClock+0xe8>)
 8006468:	6812      	ldr	r2, [r2, #0]
 800646a:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 800646e:	601a      	str	r2, [r3, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8006470:	4b1d      	ldr	r3, [pc, #116]	; (80064e8 <SetSysClock+0xe4>)
 8006472:	4a1d      	ldr	r2, [pc, #116]	; (80064e8 <SetSysClock+0xe4>)
 8006474:	6892      	ldr	r2, [r2, #8]
 8006476:	609a      	str	r2, [r3, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8006478:	4b1b      	ldr	r3, [pc, #108]	; (80064e8 <SetSysClock+0xe4>)
 800647a:	4a1b      	ldr	r2, [pc, #108]	; (80064e8 <SetSysClock+0xe4>)
 800647c:	6892      	ldr	r2, [r2, #8]
 800647e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006482:	609a      	str	r2, [r3, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8006484:	4b18      	ldr	r3, [pc, #96]	; (80064e8 <SetSysClock+0xe4>)
 8006486:	4a18      	ldr	r2, [pc, #96]	; (80064e8 <SetSysClock+0xe4>)
 8006488:	6892      	ldr	r2, [r2, #8]
 800648a:	f442 52a0 	orr.w	r2, r2, #5120	; 0x1400
 800648e:	609a      	str	r2, [r3, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8006490:	4b15      	ldr	r3, [pc, #84]	; (80064e8 <SetSysClock+0xe4>)
 8006492:	4a17      	ldr	r2, [pc, #92]	; (80064f0 <SetSysClock+0xec>)
 8006494:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8006496:	4b14      	ldr	r3, [pc, #80]	; (80064e8 <SetSysClock+0xe4>)
 8006498:	4a13      	ldr	r2, [pc, #76]	; (80064e8 <SetSysClock+0xe4>)
 800649a:	6812      	ldr	r2, [r2, #0]
 800649c:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80064a0:	601a      	str	r2, [r3, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80064a2:	bf00      	nop
 80064a4:	4b10      	ldr	r3, [pc, #64]	; (80064e8 <SetSysClock+0xe4>)
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d0f9      	beq.n	80064a4 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 80064b0:	4b10      	ldr	r3, [pc, #64]	; (80064f4 <SetSysClock+0xf0>)
 80064b2:	f240 6205 	movw	r2, #1541	; 0x605
 80064b6:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80064b8:	4b0b      	ldr	r3, [pc, #44]	; (80064e8 <SetSysClock+0xe4>)
 80064ba:	4a0b      	ldr	r2, [pc, #44]	; (80064e8 <SetSysClock+0xe4>)
 80064bc:	6892      	ldr	r2, [r2, #8]
 80064be:	f022 0203 	bic.w	r2, r2, #3
 80064c2:	609a      	str	r2, [r3, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 80064c4:	4b08      	ldr	r3, [pc, #32]	; (80064e8 <SetSysClock+0xe4>)
 80064c6:	4a08      	ldr	r2, [pc, #32]	; (80064e8 <SetSysClock+0xe4>)
 80064c8:	6892      	ldr	r2, [r2, #8]
 80064ca:	f042 0202 	orr.w	r2, r2, #2
 80064ce:	609a      	str	r2, [r3, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 80064d0:	bf00      	nop
 80064d2:	4b05      	ldr	r3, [pc, #20]	; (80064e8 <SetSysClock+0xe4>)
 80064d4:	689b      	ldr	r3, [r3, #8]
 80064d6:	f003 030c 	and.w	r3, r3, #12
 80064da:	2b08      	cmp	r3, #8
 80064dc:	d1f9      	bne.n	80064d2 <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 80064de:	370c      	adds	r7, #12
 80064e0:	46bd      	mov	sp, r7
 80064e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e6:	4770      	bx	lr
 80064e8:	40023800 	.word	0x40023800
 80064ec:	40007000 	.word	0x40007000
 80064f0:	07405408 	.word	0x07405408
 80064f4:	40023c00 	.word	0x40023c00

080064f8 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 80064f8:	b480      	push	{r7}
 80064fa:	af00      	add	r7, sp, #0
}
 80064fc:	46bd      	mov	sp, r7
 80064fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006502:	4770      	bx	lr

08006504 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8006504:	b480      	push	{r7}
 8006506:	af00      	add	r7, sp, #0
	//uint8_t hfsr=SCB->HFSR;
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
  }
 8006508:	e7fe      	b.n	8006508 <HardFault_Handler+0x4>
 800650a:	bf00      	nop

0800650c <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 800650c:	b480      	push	{r7}
 800650e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
  {
  }
 8006510:	e7fe      	b.n	8006510 <MemManage_Handler+0x4>
 8006512:	bf00      	nop

08006514 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8006514:	b480      	push	{r7}
 8006516:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
  {
  }
 8006518:	e7fe      	b.n	8006518 <BusFault_Handler+0x4>
 800651a:	bf00      	nop

0800651c <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 800651c:	b480      	push	{r7}
 800651e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
  {
  }
 8006520:	e7fe      	b.n	8006520 <UsageFault_Handler+0x4>
 8006522:	bf00      	nop

08006524 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8006524:	b480      	push	{r7}
 8006526:	af00      	add	r7, sp, #0
}
 8006528:	46bd      	mov	sp, r7
 800652a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800652e:	4770      	bx	lr

08006530 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8006530:	b480      	push	{r7}
 8006532:	af00      	add	r7, sp, #0
}
 8006534:	46bd      	mov	sp, r7
 8006536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800653a:	4770      	bx	lr

0800653c <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 800653c:	b480      	push	{r7}
 800653e:	af00      	add	r7, sp, #0
}
 8006540:	46bd      	mov	sp, r7
 8006542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006546:	4770      	bx	lr

08006548 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8006548:	f8df d03c 	ldr.w	sp, [pc, #60]	; 8006588 <LoopFillZerobss+0x16>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800654c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800654e:	f000 b804 	b.w	800655a <LoopCopyDataInit>

08006552 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8006552:	4b0e      	ldr	r3, [pc, #56]	; (800658c <LoopFillZerobss+0x1a>)
  ldr  r3, [r3, r1]
 8006554:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8006556:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8006558:	3104      	adds	r1, #4

0800655a <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800655a:	480d      	ldr	r0, [pc, #52]	; (8006590 <LoopFillZerobss+0x1e>)
  ldr  r3, =_edata
 800655c:	4b0d      	ldr	r3, [pc, #52]	; (8006594 <LoopFillZerobss+0x22>)
  adds  r2, r0, r1
 800655e:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8006560:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8006562:	f4ff aff6 	bcc.w	8006552 <CopyDataInit>
  ldr  r2, =_sbss
 8006566:	4a0c      	ldr	r2, [pc, #48]	; (8006598 <LoopFillZerobss+0x26>)
  b  LoopFillZerobss
 8006568:	f000 b803 	b.w	8006572 <LoopFillZerobss>

0800656c <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800656c:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800656e:	f842 3b04 	str.w	r3, [r2], #4

08006572 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8006572:	4b0a      	ldr	r3, [pc, #40]	; (800659c <LoopFillZerobss+0x2a>)
  cmp  r2, r3
 8006574:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8006576:	f4ff aff9 	bcc.w	800656c <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800657a:	f7ff ff0f 	bl	800639c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800657e:	f003 ff53 	bl	800a428 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8006582:	f001 fc87 	bl	8007e94 <main>
  bx  lr    
 8006586:	4770      	bx	lr

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8006588:	20020000 	.word	0x20020000
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
  b  LoopCopyDataInit

CopyDataInit:
  ldr  r3, =_sidata
 800658c:	0800b960 	.word	0x0800b960
  ldr  r3, [r3, r1]
  str  r3, [r0, r1]
  adds  r1, r1, #4
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8006590:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8006594:	200001a8 	.word	0x200001a8
  adds  r2, r0, r1
  cmp  r2, r3
  bcc  CopyDataInit
  ldr  r2, =_sbss
 8006598:	200001a8 	.word	0x200001a8
FillZerobss:
  movs  r3, #0
  str  r3, [r2], #4
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800659c:	200002fc 	.word	0x200002fc

080065a0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80065a0:	f7ff bffe 	b.w	80065a0 <ADC_IRQHandler>

080065a4 <_ZN3SPIC1EP11SPI_TypeDefP12GPIO_TypeDeft>:
#include "stm32f4xx_gpio.h"
#include "own_libraries/SPI_interface.h"
#include "own_libraries/CONFIG.h" //para usar SPI_Clock_Cmd() e GPIO_Clock_Cmd()

//TODO: resolver a incompatibilidade de velocidades do NRF e do SPI
SPI::SPI(SPI_TypeDef* SPI,GPIO_TypeDef* CS_GPIO,uint16_t CS_Pin){
 80065a4:	b580      	push	{r7, lr}
 80065a6:	b08c      	sub	sp, #48	; 0x30
 80065a8:	af00      	add	r7, sp, #0
 80065aa:	60f8      	str	r0, [r7, #12]
 80065ac:	60b9      	str	r1, [r7, #8]
 80065ae:	607a      	str	r2, [r7, #4]
 80065b0:	807b      	strh	r3, [r7, #2]
	NRF_SPI 	= SPI;
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	68ba      	ldr	r2, [r7, #8]
 80065b6:	601a      	str	r2, [r3, #0]
	NRF_CS_GPIO = CS_GPIO;
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	687a      	ldr	r2, [r7, #4]
 80065bc:	605a      	str	r2, [r3, #4]
	NRF_CS_Pin 	= CS_Pin;
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	887a      	ldrh	r2, [r7, #2]
 80065c2:	811a      	strh	r2, [r3, #8]

	//CSN CLOCK ENABLE
	GPIO_Clock_Cmd(NRF_CS_GPIO, ENABLE);
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	685b      	ldr	r3, [r3, #4]
 80065c8:	4618      	mov	r0, r3
 80065ca:	2101      	movs	r1, #1
 80065cc:	f001 f87e 	bl	80076cc <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState>

	//CSN GPIO configuration
	GPIO_InitTypeDef GPIO_CSN_initstruct;
	GPIO_CSN_initstruct.GPIO_Mode = GPIO_Mode_OUT;
 80065d0:	2301      	movs	r3, #1
 80065d2:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
	GPIO_CSN_initstruct.GPIO_OType = GPIO_OType_PP;
 80065d6:	2300      	movs	r3, #0
 80065d8:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
	GPIO_CSN_initstruct.GPIO_Pin = NRF_CS_Pin;
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	891b      	ldrh	r3, [r3, #8]
 80065e0:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_CSN_initstruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 80065e2:	2300      	movs	r3, #0
 80065e4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	GPIO_CSN_initstruct.GPIO_Speed = GPIO_Speed_50MHz;
 80065e8:	2302      	movs	r3, #2
 80065ea:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
	GPIO_Init(NRF_CS_GPIO, &GPIO_CSN_initstruct);
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	685a      	ldr	r2, [r3, #4]
 80065f2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80065f6:	4610      	mov	r0, r2
 80065f8:	4619      	mov	r1, r3
 80065fa:	f003 fbff 	bl	8009dfc <GPIO_Init>
	GPIO_SetBits(NRF_CS_GPIO, NRF_CS_Pin);//CSN inicialization
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	685a      	ldr	r2, [r3, #4]
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	891b      	ldrh	r3, [r3, #8]
 8006606:	4610      	mov	r0, r2
 8006608:	4619      	mov	r1, r3
 800660a:	f003 fc9f 	bl	8009f4c <GPIO_SetBits>

	//SPI1 CLOCK ENABLE
	SPI_Clock_Cmd(NRF_SPI,ENABLE);
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	4618      	mov	r0, r3
 8006614:	2101      	movs	r1, #1
 8006616:	f001 f8f7 	bl	8007808 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState>
	//SPI1 CONFIG
	SPI_InitTypeDef SPI_InitStruct;										//SPI config
	SPI_InitStruct.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_256;	//SPI config
 800661a:	2338      	movs	r3, #56	; 0x38
 800661c:	843b      	strh	r3, [r7, #32]
	SPI_InitStruct.SPI_CPHA = SPI_CPHA_1Edge;							//SPI config
 800661e:	2300      	movs	r3, #0
 8006620:	83bb      	strh	r3, [r7, #28]
	SPI_InitStruct.SPI_CPOL = SPI_CPOL_Low;								//SPI config
 8006622:	2300      	movs	r3, #0
 8006624:	837b      	strh	r3, [r7, #26]
	SPI_InitStruct.SPI_DataSize = SPI_DataSize_8b;						//SPI config
 8006626:	2300      	movs	r3, #0
 8006628:	833b      	strh	r3, [r7, #24]
	SPI_InitStruct.SPI_Direction = SPI_Direction_2Lines_FullDuplex;		//SPI config
 800662a:	2300      	movs	r3, #0
 800662c:	82bb      	strh	r3, [r7, #20]
	SPI_InitStruct.SPI_FirstBit = SPI_FirstBit_MSB;						//SPI config
 800662e:	2300      	movs	r3, #0
 8006630:	847b      	strh	r3, [r7, #34]	; 0x22
	SPI_InitStruct.SPI_Mode = SPI_Mode_Master;							//SPI config
 8006632:	f44f 7382 	mov.w	r3, #260	; 0x104
 8006636:	82fb      	strh	r3, [r7, #22]
	SPI_InitStruct.SPI_NSS = SPI_NSS_Soft;								//SPI config
 8006638:	f44f 7300 	mov.w	r3, #512	; 0x200
 800663c:	83fb      	strh	r3, [r7, #30]
	SPI_Init(NRF_SPI, &SPI_InitStruct);									//SPI config
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	681a      	ldr	r2, [r3, #0]
 8006642:	f107 0314 	add.w	r3, r7, #20
 8006646:	4610      	mov	r0, r2
 8006648:	4619      	mov	r1, r3
 800664a:	f003 faa5 	bl	8009b98 <SPI_Init>
	SPI_Cmd(NRF_SPI,ENABLE);											//SPI config
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	4618      	mov	r0, r3
 8006654:	2101      	movs	r1, #1
 8006656:	f003 fae3 	bl	8009c20 <SPI_Cmd>
}
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	4618      	mov	r0, r3
 800665e:	3730      	adds	r7, #48	; 0x30
 8006660:	46bd      	mov	sp, r7
 8006662:	bd80      	pop	{r7, pc}

08006664 <_ZN3SPI9ASSERT_CSEi>:

void SPI::ASSERT_CS(int STATE){
 8006664:	b580      	push	{r7, lr}
 8006666:	b082      	sub	sp, #8
 8006668:	af00      	add	r7, sp, #0
 800666a:	6078      	str	r0, [r7, #4]
 800666c:	6039      	str	r1, [r7, #0]
	if(STATE==SET){
 800666e:	683b      	ldr	r3, [r7, #0]
 8006670:	2b01      	cmp	r3, #1
 8006672:	d108      	bne.n	8006686 <_ZN3SPI9ASSERT_CSEi+0x22>
		GPIO_SetBits(NRF_CS_GPIO,NRF_CS_Pin);
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	685a      	ldr	r2, [r3, #4]
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	891b      	ldrh	r3, [r3, #8]
 800667c:	4610      	mov	r0, r2
 800667e:	4619      	mov	r1, r3
 8006680:	f003 fc64 	bl	8009f4c <GPIO_SetBits>
 8006684:	e00a      	b.n	800669c <_ZN3SPI9ASSERT_CSEi+0x38>
	}else if(STATE==RESET){
 8006686:	683b      	ldr	r3, [r7, #0]
 8006688:	2b00      	cmp	r3, #0
 800668a:	d107      	bne.n	800669c <_ZN3SPI9ASSERT_CSEi+0x38>
		GPIO_ResetBits(NRF_CS_GPIO,NRF_CS_Pin);
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	685a      	ldr	r2, [r3, #4]
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	891b      	ldrh	r3, [r3, #8]
 8006694:	4610      	mov	r0, r2
 8006696:	4619      	mov	r1, r3
 8006698:	f003 fc66 	bl	8009f68 <GPIO_ResetBits>
	}
}
 800669c:	3708      	adds	r7, #8
 800669e:	46bd      	mov	sp, r7
 80066a0:	bd80      	pop	{r7, pc}
 80066a2:	bf00      	nop

080066a4 <_ZN3SPI3CMDEhhPhS0_>:
 * cmd: comando a ser enviado pela discovery (master)
 * size: nmero de bytes que devem ser recebidos/enviados pelo SPI
 * ptr_send: ponteiro com os size bytes a serem enviados, use NULL para somente receber
 * ptr_receive: ponteiro com os size bytes a serem recebidos, use NULL para apenas enviar
 */
int SPI::CMD(uint8_t cmd, uint8_t size,uint8_t* ptr_send,uint8_t* ptr_receive){
 80066a4:	b580      	push	{r7, lr}
 80066a6:	b086      	sub	sp, #24
 80066a8:	af00      	add	r7, sp, #0
 80066aa:	60f8      	str	r0, [r7, #12]
 80066ac:	607b      	str	r3, [r7, #4]
 80066ae:	460b      	mov	r3, r1
 80066b0:	72fb      	strb	r3, [r7, #11]
 80066b2:	4613      	mov	r3, r2
 80066b4:	72bb      	strb	r3, [r7, #10]
	ASSERT_CS(RESET);
 80066b6:	68f8      	ldr	r0, [r7, #12]
 80066b8:	2100      	movs	r1, #0
 80066ba:	f7ff ffd3 	bl	8006664 <_ZN3SPI9ASSERT_CSEi>

	//limpa o buffer de recepo
	SPI_I2S_ReceiveData(NRF_SPI);
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	4618      	mov	r0, r3
 80066c4:	f003 facc 	bl	8009c60 <SPI_I2S_ReceiveData>

	SPI_I2S_SendData(NRF_SPI,cmd);
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	681a      	ldr	r2, [r3, #0]
 80066cc:	7afb      	ldrb	r3, [r7, #11]
 80066ce:	b29b      	uxth	r3, r3
 80066d0:	4610      	mov	r0, r2
 80066d2:	4619      	mov	r1, r3
 80066d4:	f003 fad2 	bl	8009c7c <SPI_I2S_SendData>
	while(!SPI_I2S_GetFlagStatus(NRF_SPI,SPI_I2S_FLAG_TXE));
 80066d8:	bf00      	nop
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	4618      	mov	r0, r3
 80066e0:	2102      	movs	r1, #2
 80066e2:	f003 fad9 	bl	8009c98 <SPI_I2S_GetFlagStatus>
 80066e6:	4603      	mov	r3, r0
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	bf14      	ite	ne
 80066ec:	2300      	movne	r3, #0
 80066ee:	2301      	moveq	r3, #1
 80066f0:	b2db      	uxtb	r3, r3
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d1f1      	bne.n	80066da <_ZN3SPI3CMDEhhPhS0_+0x36>
	while(!SPI_I2S_GetFlagStatus(NRF_SPI,SPI_I2S_FLAG_RXNE));
 80066f6:	bf00      	nop
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	4618      	mov	r0, r3
 80066fe:	2101      	movs	r1, #1
 8006700:	f003 faca 	bl	8009c98 <SPI_I2S_GetFlagStatus>
 8006704:	4603      	mov	r3, r0
 8006706:	2b00      	cmp	r3, #0
 8006708:	bf14      	ite	ne
 800670a:	2300      	movne	r3, #0
 800670c:	2301      	moveq	r3, #1
 800670e:	b2db      	uxtb	r3, r3
 8006710:	2b00      	cmp	r3, #0
 8006712:	d1f1      	bne.n	80066f8 <_ZN3SPI3CMDEhhPhS0_+0x54>
	uint8_t status = SPI_I2S_ReceiveData(NRF_SPI);
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	4618      	mov	r0, r3
 800671a:	f003 faa1 	bl	8009c60 <SPI_I2S_ReceiveData>
 800671e:	4603      	mov	r3, r0
 8006720:	75fb      	strb	r3, [r7, #23]

	uint8_t trash;

	while(size--){
 8006722:	e04a      	b.n	80067ba <_ZN3SPI3CMDEhhPhS0_+0x116>
		if(ptr_send!=0x00){
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	2b00      	cmp	r3, #0
 8006728:	d00b      	beq.n	8006742 <_ZN3SPI3CMDEhhPhS0_+0x9e>
			SPI_I2S_SendData(NRF_SPI,*ptr_send);
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	681a      	ldr	r2, [r3, #0]
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	781b      	ldrb	r3, [r3, #0]
 8006732:	4610      	mov	r0, r2
 8006734:	4619      	mov	r1, r3
 8006736:	f003 faa1 	bl	8009c7c <SPI_I2S_SendData>
			ptr_send++;
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	3301      	adds	r3, #1
 800673e:	607b      	str	r3, [r7, #4]
		}else{
			SPI_I2S_SendData(NRF_SPI,0x00);
		}
		while(!SPI_I2S_GetFlagStatus(NRF_SPI,SPI_I2S_FLAG_TXE));
 8006740:	e005      	b.n	800674e <_ZN3SPI3CMDEhhPhS0_+0xaa>
	while(size--){
		if(ptr_send!=0x00){
			SPI_I2S_SendData(NRF_SPI,*ptr_send);
			ptr_send++;
		}else{
			SPI_I2S_SendData(NRF_SPI,0x00);
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	4618      	mov	r0, r3
 8006748:	2100      	movs	r1, #0
 800674a:	f003 fa97 	bl	8009c7c <SPI_I2S_SendData>
		}
		while(!SPI_I2S_GetFlagStatus(NRF_SPI,SPI_I2S_FLAG_TXE));
 800674e:	bf00      	nop
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	4618      	mov	r0, r3
 8006756:	2102      	movs	r1, #2
 8006758:	f003 fa9e 	bl	8009c98 <SPI_I2S_GetFlagStatus>
 800675c:	4603      	mov	r3, r0
 800675e:	2b00      	cmp	r3, #0
 8006760:	bf14      	ite	ne
 8006762:	2300      	movne	r3, #0
 8006764:	2301      	moveq	r3, #1
 8006766:	b2db      	uxtb	r3, r3
 8006768:	2b00      	cmp	r3, #0
 800676a:	d1f1      	bne.n	8006750 <_ZN3SPI3CMDEhhPhS0_+0xac>

		while(!SPI_I2S_GetFlagStatus(NRF_SPI,SPI_I2S_FLAG_RXNE));
 800676c:	bf00      	nop
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	4618      	mov	r0, r3
 8006774:	2101      	movs	r1, #1
 8006776:	f003 fa8f 	bl	8009c98 <SPI_I2S_GetFlagStatus>
 800677a:	4603      	mov	r3, r0
 800677c:	2b00      	cmp	r3, #0
 800677e:	bf14      	ite	ne
 8006780:	2300      	movne	r3, #0
 8006782:	2301      	moveq	r3, #1
 8006784:	b2db      	uxtb	r3, r3
 8006786:	2b00      	cmp	r3, #0
 8006788:	d1f1      	bne.n	800676e <_ZN3SPI3CMDEhhPhS0_+0xca>
		if(ptr_receive!=0x00){
 800678a:	6a3b      	ldr	r3, [r7, #32]
 800678c:	2b00      	cmp	r3, #0
 800678e:	d00f      	beq.n	80067b0 <_ZN3SPI3CMDEhhPhS0_+0x10c>
			*ptr_receive = SPI_I2S_ReceiveData(NRF_SPI);
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	4618      	mov	r0, r3
 8006796:	f003 fa63 	bl	8009c60 <SPI_I2S_ReceiveData>
 800679a:	4603      	mov	r3, r0
 800679c:	b2da      	uxtb	r2, r3
 800679e:	6a3b      	ldr	r3, [r7, #32]
 80067a0:	701a      	strb	r2, [r3, #0]
			trash = *ptr_receive;
 80067a2:	6a3b      	ldr	r3, [r7, #32]
 80067a4:	781b      	ldrb	r3, [r3, #0]
 80067a6:	75bb      	strb	r3, [r7, #22]
			ptr_receive++;
 80067a8:	6a3b      	ldr	r3, [r7, #32]
 80067aa:	3301      	adds	r3, #1
 80067ac:	623b      	str	r3, [r7, #32]
 80067ae:	e004      	b.n	80067ba <_ZN3SPI3CMDEhhPhS0_+0x116>
		}else{
			SPI_I2S_ReceiveData(NRF_SPI);
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	4618      	mov	r0, r3
 80067b6:	f003 fa53 	bl	8009c60 <SPI_I2S_ReceiveData>
	while(!SPI_I2S_GetFlagStatus(NRF_SPI,SPI_I2S_FLAG_RXNE));
	uint8_t status = SPI_I2S_ReceiveData(NRF_SPI);

	uint8_t trash;

	while(size--){
 80067ba:	7abb      	ldrb	r3, [r7, #10]
 80067bc:	1e5a      	subs	r2, r3, #1
 80067be:	72ba      	strb	r2, [r7, #10]
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	bf0c      	ite	eq
 80067c4:	2300      	moveq	r3, #0
 80067c6:	2301      	movne	r3, #1
 80067c8:	b2db      	uxtb	r3, r3
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d1aa      	bne.n	8006724 <_ZN3SPI3CMDEhhPhS0_+0x80>
		}else{
			SPI_I2S_ReceiveData(NRF_SPI);
		}
	}

	while(!SPI_I2S_GetFlagStatus(NRF_SPI,SPI_I2S_FLAG_TXE));
 80067ce:	bf00      	nop
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	4618      	mov	r0, r3
 80067d6:	2102      	movs	r1, #2
 80067d8:	f003 fa5e 	bl	8009c98 <SPI_I2S_GetFlagStatus>
 80067dc:	4603      	mov	r3, r0
 80067de:	2b00      	cmp	r3, #0
 80067e0:	bf14      	ite	ne
 80067e2:	2300      	movne	r3, #0
 80067e4:	2301      	moveq	r3, #1
 80067e6:	b2db      	uxtb	r3, r3
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d1f1      	bne.n	80067d0 <_ZN3SPI3CMDEhhPhS0_+0x12c>
	while(SPI_I2S_GetFlagStatus(NRF_SPI,SPI_I2S_FLAG_BSY));
 80067ec:	bf00      	nop
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	4618      	mov	r0, r3
 80067f4:	2180      	movs	r1, #128	; 0x80
 80067f6:	f003 fa4f 	bl	8009c98 <SPI_I2S_GetFlagStatus>
 80067fa:	4603      	mov	r3, r0
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	bf0c      	ite	eq
 8006800:	2300      	moveq	r3, #0
 8006802:	2301      	movne	r3, #1
 8006804:	b2db      	uxtb	r3, r3
 8006806:	2b00      	cmp	r3, #0
 8006808:	d1f1      	bne.n	80067ee <_ZN3SPI3CMDEhhPhS0_+0x14a>

	ASSERT_CS(SET);
 800680a:	68f8      	ldr	r0, [r7, #12]
 800680c:	2101      	movs	r1, #1
 800680e:	f7ff ff29 	bl	8006664 <_ZN3SPI9ASSERT_CSEi>
	return status;
 8006812:	7dfb      	ldrb	r3, [r7, #23]
}
 8006814:	4618      	mov	r0, r3
 8006816:	3718      	adds	r7, #24
 8006818:	46bd      	mov	sp, r7
 800681a:	bd80      	pop	{r7, pc}

0800681c <_ZN3SPI10W_REGISTEREhhPh>:

//TODO: resolver a incompatibilidade de velocidades do NRF e da STM32 sem usar Delay_ms()
//escreve registrador do NRF24 via SPI
int SPI::W_REGISTER(uint8_t adress, uint8_t size,uint8_t* value){//VALUE: array com os bits do registrador SIZE: EM BYTES
 800681c:	b580      	push	{r7, lr}
 800681e:	b088      	sub	sp, #32
 8006820:	af02      	add	r7, sp, #8
 8006822:	60f8      	str	r0, [r7, #12]
 8006824:	607b      	str	r3, [r7, #4]
 8006826:	460b      	mov	r3, r1
 8006828:	72fb      	strb	r3, [r7, #11]
 800682a:	4613      	mov	r3, r2
 800682c:	72bb      	strb	r3, [r7, #10]
	//verifica se adress  mesmo um  endereo
	if(adress > 0x1d){
 800682e:	7afb      	ldrb	r3, [r7, #11]
 8006830:	2b1d      	cmp	r3, #29
 8006832:	d901      	bls.n	8006838 <_ZN3SPI10W_REGISTEREhhPh+0x1c>
		return 1;
 8006834:	2301      	movs	r3, #1
 8006836:	e010      	b.n	800685a <_ZN3SPI10W_REGISTEREhhPh+0x3e>
	}

	uint8_t wcommand = adress;
 8006838:	7afb      	ldrb	r3, [r7, #11]
 800683a:	75fb      	strb	r3, [r7, #23]
	wcommand |= 32;
 800683c:	7dfb      	ldrb	r3, [r7, #23]
 800683e:	f043 0320 	orr.w	r3, r3, #32
 8006842:	75fb      	strb	r3, [r7, #23]

	return CMD(wcommand,size,value,0x00);
 8006844:	7dfa      	ldrb	r2, [r7, #23]
 8006846:	7abb      	ldrb	r3, [r7, #10]
 8006848:	2100      	movs	r1, #0
 800684a:	9100      	str	r1, [sp, #0]
 800684c:	68f8      	ldr	r0, [r7, #12]
 800684e:	4611      	mov	r1, r2
 8006850:	461a      	mov	r2, r3
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	f7ff ff26 	bl	80066a4 <_ZN3SPI3CMDEhhPhS0_>
 8006858:	4603      	mov	r3, r0
}//WORKED! but SPI seems too much fast to NRF
 800685a:	4618      	mov	r0, r3
 800685c:	3718      	adds	r7, #24
 800685e:	46bd      	mov	sp, r7
 8006860:	bd80      	pop	{r7, pc}
 8006862:	bf00      	nop

08006864 <_ZN3SPI10R_REGISTEREhhPh>:

//POINTER: array com os bits do registrador SIZE: EM BYTES
int SPI::R_REGISTER(uint8_t address, uint8_t size,uint8_t* pointer){
 8006864:	b580      	push	{r7, lr}
 8006866:	b086      	sub	sp, #24
 8006868:	af02      	add	r7, sp, #8
 800686a:	60f8      	str	r0, [r7, #12]
 800686c:	607b      	str	r3, [r7, #4]
 800686e:	460b      	mov	r3, r1
 8006870:	72fb      	strb	r3, [r7, #11]
 8006872:	4613      	mov	r3, r2
 8006874:	72bb      	strb	r3, [r7, #10]
	if(address>0x1d)
 8006876:	7afb      	ldrb	r3, [r7, #11]
 8006878:	2b1d      	cmp	r3, #29
 800687a:	d902      	bls.n	8006882 <_ZN3SPI10R_REGISTEREhhPh+0x1e>
		return -1;
 800687c:	f04f 33ff 	mov.w	r3, #4294967295
 8006880:	e00a      	b.n	8006898 <_ZN3SPI10R_REGISTEREhhPh+0x34>
	return CMD(address,size,0x00,pointer);
 8006882:	7afa      	ldrb	r2, [r7, #11]
 8006884:	7abb      	ldrb	r3, [r7, #10]
 8006886:	6879      	ldr	r1, [r7, #4]
 8006888:	9100      	str	r1, [sp, #0]
 800688a:	68f8      	ldr	r0, [r7, #12]
 800688c:	4611      	mov	r1, r2
 800688e:	461a      	mov	r2, r3
 8006890:	2300      	movs	r3, #0
 8006892:	f7ff ff07 	bl	80066a4 <_ZN3SPI3CMDEhhPhS0_>
 8006896:	4603      	mov	r3, r0
}//WORKED!
 8006898:	4618      	mov	r0, r3
 800689a:	3710      	adds	r7, #16
 800689c:	46bd      	mov	sp, r7
 800689e:	bd80      	pop	{r7, pc}

080068a0 <_ZN3SPI3NOPEv>:

	ASSERT_CS(SET);//seta o CS, fim da escrita
	return;
}//doesn't work

uint8_t SPI::NOP(void){
 80068a0:	b580      	push	{r7, lr}
 80068a2:	b084      	sub	sp, #16
 80068a4:	af02      	add	r7, sp, #8
 80068a6:	6078      	str	r0, [r7, #4]
	return CMD(0xff,0,0x00,0x00);//NOP command, no data bytes, only sends back the content of STATUS register
 80068a8:	2300      	movs	r3, #0
 80068aa:	9300      	str	r3, [sp, #0]
 80068ac:	6878      	ldr	r0, [r7, #4]
 80068ae:	21ff      	movs	r1, #255	; 0xff
 80068b0:	2200      	movs	r2, #0
 80068b2:	2300      	movs	r3, #0
 80068b4:	f7ff fef6 	bl	80066a4 <_ZN3SPI3CMDEhhPhS0_>
 80068b8:	4603      	mov	r3, r0
 80068ba:	b2db      	uxtb	r3, r3
}
 80068bc:	4618      	mov	r0, r3
 80068be:	3708      	adds	r7, #8
 80068c0:	46bd      	mov	sp, r7
 80068c2:	bd80      	pop	{r7, pc}

080068c4 <_ZN8REGISTERC1Ev>:
 *      Author: Renan
 */
#include "stm32f4xx.h" //para incluir stdint.h
#include "own_libraries/REGISTER.h"

REGISTER::REGISTER(){//CONSTRUTOR, incializa o REGISTER
 80068c4:	b480      	push	{r7}
 80068c6:	b085      	sub	sp, #20
 80068c8:	af00      	add	r7, sp, #0
 80068ca:	6078      	str	r0, [r7, #4]
	size = 0;
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	2200      	movs	r2, #0
 80068d0:	701a      	strb	r2, [r3, #0]
	address = 0;
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	2200      	movs	r2, #0
 80068d6:	705a      	strb	r2, [r3, #1]
	uint8_t i;
	for(i=0;i<5;i++)
 80068d8:	2300      	movs	r3, #0
 80068da:	73fb      	strb	r3, [r7, #15]
 80068dc:	e007      	b.n	80068ee <_ZN8REGISTERC1Ev+0x2a>
		content[i]=0;
 80068de:	7bfb      	ldrb	r3, [r7, #15]
 80068e0:	687a      	ldr	r2, [r7, #4]
 80068e2:	4413      	add	r3, r2
 80068e4:	2200      	movs	r2, #0
 80068e6:	709a      	strb	r2, [r3, #2]

REGISTER::REGISTER(){//CONSTRUTOR, incializa o REGISTER
	size = 0;
	address = 0;
	uint8_t i;
	for(i=0;i<5;i++)
 80068e8:	7bfb      	ldrb	r3, [r7, #15]
 80068ea:	3301      	adds	r3, #1
 80068ec:	73fb      	strb	r3, [r7, #15]
 80068ee:	7bfb      	ldrb	r3, [r7, #15]
 80068f0:	2b04      	cmp	r3, #4
 80068f2:	d9f4      	bls.n	80068de <_ZN8REGISTERC1Ev+0x1a>
		content[i]=0;
}
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	4618      	mov	r0, r3
 80068f8:	3714      	adds	r7, #20
 80068fa:	46bd      	mov	sp, r7
 80068fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006900:	4770      	bx	lr
 8006902:	bf00      	nop

08006904 <_ZN8REGISTER8set_sizeEh>:

void REGISTER::set_size(uint8_t _size){
 8006904:	b480      	push	{r7}
 8006906:	b083      	sub	sp, #12
 8006908:	af00      	add	r7, sp, #0
 800690a:	6078      	str	r0, [r7, #4]
 800690c:	460b      	mov	r3, r1
 800690e:	70fb      	strb	r3, [r7, #3]
	size = _size;
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	78fa      	ldrb	r2, [r7, #3]
 8006914:	701a      	strb	r2, [r3, #0]
}
 8006916:	370c      	adds	r7, #12
 8006918:	46bd      	mov	sp, r7
 800691a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800691e:	4770      	bx	lr

08006920 <_ZN8REGISTER11set_addressEh>:

uint8_t REGISTER::get_size(){
	return size;
}

void REGISTER::set_address(uint8_t _address){
 8006920:	b480      	push	{r7}
 8006922:	b083      	sub	sp, #12
 8006924:	af00      	add	r7, sp, #0
 8006926:	6078      	str	r0, [r7, #4]
 8006928:	460b      	mov	r3, r1
 800692a:	70fb      	strb	r3, [r7, #3]
	address = _address;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	78fa      	ldrb	r2, [r7, #3]
 8006930:	705a      	strb	r2, [r3, #1]
}
 8006932:	370c      	adds	r7, #12
 8006934:	46bd      	mov	sp, r7
 8006936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800693a:	4770      	bx	lr

0800693c <_ZN16NRF_REGISTER_MAPC1Ev>:
	}
	return;
}//WORKED!

//inicializa objeto da classe NRF_REGISTERS, pe os valores de address e size, coloca os valores de RESET dos registradores
NRF_REGISTER_MAP::NRF_REGISTER_MAP(){
 800693c:	b580      	push	{r7, lr}
 800693e:	b084      	sub	sp, #16
 8006940:	af00      	add	r7, sp, #0
 8006942:	6078      	str	r0, [r7, #4]
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	4aa9      	ldr	r2, [pc, #676]	; (8006bec <_ZN16NRF_REGISTER_MAPC1Ev+0x2b0>)
 8006948:	601a      	str	r2, [r3, #0]
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	3304      	adds	r3, #4
 800694e:	4618      	mov	r0, r3
 8006950:	f7ff ffb8 	bl	80068c4 <_ZN8REGISTERC1Ev>
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	330b      	adds	r3, #11
 8006958:	4618      	mov	r0, r3
 800695a:	f7ff ffb3 	bl	80068c4 <_ZN8REGISTERC1Ev>
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	3312      	adds	r3, #18
 8006962:	4618      	mov	r0, r3
 8006964:	f7ff ffae 	bl	80068c4 <_ZN8REGISTERC1Ev>
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	3319      	adds	r3, #25
 800696c:	4618      	mov	r0, r3
 800696e:	f7ff ffa9 	bl	80068c4 <_ZN8REGISTERC1Ev>
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	3320      	adds	r3, #32
 8006976:	4618      	mov	r0, r3
 8006978:	f7ff ffa4 	bl	80068c4 <_ZN8REGISTERC1Ev>
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	3327      	adds	r3, #39	; 0x27
 8006980:	4618      	mov	r0, r3
 8006982:	f7ff ff9f 	bl	80068c4 <_ZN8REGISTERC1Ev>
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	332e      	adds	r3, #46	; 0x2e
 800698a:	4618      	mov	r0, r3
 800698c:	f7ff ff9a 	bl	80068c4 <_ZN8REGISTERC1Ev>
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	3335      	adds	r3, #53	; 0x35
 8006994:	4618      	mov	r0, r3
 8006996:	f7ff ff95 	bl	80068c4 <_ZN8REGISTERC1Ev>
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	333c      	adds	r3, #60	; 0x3c
 800699e:	4618      	mov	r0, r3
 80069a0:	f7ff ff90 	bl	80068c4 <_ZN8REGISTERC1Ev>
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	3343      	adds	r3, #67	; 0x43
 80069a8:	4618      	mov	r0, r3
 80069aa:	f7ff ff8b 	bl	80068c4 <_ZN8REGISTERC1Ev>
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	334a      	adds	r3, #74	; 0x4a
 80069b2:	4618      	mov	r0, r3
 80069b4:	f7ff ff86 	bl	80068c4 <_ZN8REGISTERC1Ev>
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	3351      	adds	r3, #81	; 0x51
 80069bc:	4618      	mov	r0, r3
 80069be:	f7ff ff81 	bl	80068c4 <_ZN8REGISTERC1Ev>
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	3358      	adds	r3, #88	; 0x58
 80069c6:	4618      	mov	r0, r3
 80069c8:	f7ff ff7c 	bl	80068c4 <_ZN8REGISTERC1Ev>
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	335f      	adds	r3, #95	; 0x5f
 80069d0:	4618      	mov	r0, r3
 80069d2:	f7ff ff77 	bl	80068c4 <_ZN8REGISTERC1Ev>
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	3366      	adds	r3, #102	; 0x66
 80069da:	4618      	mov	r0, r3
 80069dc:	f7ff ff72 	bl	80068c4 <_ZN8REGISTERC1Ev>
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	336d      	adds	r3, #109	; 0x6d
 80069e4:	4618      	mov	r0, r3
 80069e6:	f7ff ff6d 	bl	80068c4 <_ZN8REGISTERC1Ev>
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	3374      	adds	r3, #116	; 0x74
 80069ee:	4618      	mov	r0, r3
 80069f0:	f7ff ff68 	bl	80068c4 <_ZN8REGISTERC1Ev>
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	337b      	adds	r3, #123	; 0x7b
 80069f8:	4618      	mov	r0, r3
 80069fa:	f7ff ff63 	bl	80068c4 <_ZN8REGISTERC1Ev>
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	3382      	adds	r3, #130	; 0x82
 8006a02:	4618      	mov	r0, r3
 8006a04:	f7ff ff5e 	bl	80068c4 <_ZN8REGISTERC1Ev>
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	3389      	adds	r3, #137	; 0x89
 8006a0c:	4618      	mov	r0, r3
 8006a0e:	f7ff ff59 	bl	80068c4 <_ZN8REGISTERC1Ev>
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	3390      	adds	r3, #144	; 0x90
 8006a16:	4618      	mov	r0, r3
 8006a18:	f7ff ff54 	bl	80068c4 <_ZN8REGISTERC1Ev>
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	3397      	adds	r3, #151	; 0x97
 8006a20:	4618      	mov	r0, r3
 8006a22:	f7ff ff4f 	bl	80068c4 <_ZN8REGISTERC1Ev>
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	339e      	adds	r3, #158	; 0x9e
 8006a2a:	4618      	mov	r0, r3
 8006a2c:	f7ff ff4a 	bl	80068c4 <_ZN8REGISTERC1Ev>
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	33a5      	adds	r3, #165	; 0xa5
 8006a34:	4618      	mov	r0, r3
 8006a36:	f7ff ff45 	bl	80068c4 <_ZN8REGISTERC1Ev>
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	33ac      	adds	r3, #172	; 0xac
 8006a3e:	4618      	mov	r0, r3
 8006a40:	f7ff ff40 	bl	80068c4 <_ZN8REGISTERC1Ev>
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	33b3      	adds	r3, #179	; 0xb3
 8006a48:	4618      	mov	r0, r3
 8006a4a:	f7ff ff3b 	bl	80068c4 <_ZN8REGISTERC1Ev>
	REGISTER* tmp_pointer = &CONFIG;//percorre os registradores do objeto NRF_REGISTERS
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	3304      	adds	r3, #4
 8006a52:	60fb      	str	r3, [r7, #12]

	//inicializa os campos address
	uint8_t i=0;
 8006a54:	2300      	movs	r3, #0
 8006a56:	72fb      	strb	r3, [r7, #11]
	for(i=0x00;i<=0x17;i++){
 8006a58:	2300      	movs	r3, #0
 8006a5a:	72fb      	strb	r3, [r7, #11]
 8006a5c:	e00a      	b.n	8006a74 <_ZN16NRF_REGISTER_MAPC1Ev+0x138>
		tmp_pointer->set_address(i);
 8006a5e:	7afb      	ldrb	r3, [r7, #11]
 8006a60:	68f8      	ldr	r0, [r7, #12]
 8006a62:	4619      	mov	r1, r3
 8006a64:	f7ff ff5c 	bl	8006920 <_ZN8REGISTER11set_addressEh>
		tmp_pointer++;
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	3307      	adds	r3, #7
 8006a6c:	60fb      	str	r3, [r7, #12]
NRF_REGISTER_MAP::NRF_REGISTER_MAP(){
	REGISTER* tmp_pointer = &CONFIG;//percorre os registradores do objeto NRF_REGISTERS

	//inicializa os campos address
	uint8_t i=0;
	for(i=0x00;i<=0x17;i++){
 8006a6e:	7afb      	ldrb	r3, [r7, #11]
 8006a70:	3301      	adds	r3, #1
 8006a72:	72fb      	strb	r3, [r7, #11]
 8006a74:	7afb      	ldrb	r3, [r7, #11]
 8006a76:	2b17      	cmp	r3, #23
 8006a78:	d9f1      	bls.n	8006a5e <_ZN16NRF_REGISTER_MAPC1Ev+0x122>
		tmp_pointer->set_address(i);
		tmp_pointer++;
	}
	for(i=0x1c;i<=0x1d;i++){
 8006a7a:	231c      	movs	r3, #28
 8006a7c:	72fb      	strb	r3, [r7, #11]
 8006a7e:	e00a      	b.n	8006a96 <_ZN16NRF_REGISTER_MAPC1Ev+0x15a>
		tmp_pointer->set_address(i);
 8006a80:	7afb      	ldrb	r3, [r7, #11]
 8006a82:	68f8      	ldr	r0, [r7, #12]
 8006a84:	4619      	mov	r1, r3
 8006a86:	f7ff ff4b 	bl	8006920 <_ZN8REGISTER11set_addressEh>
		tmp_pointer++;
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	3307      	adds	r3, #7
 8006a8e:	60fb      	str	r3, [r7, #12]
	uint8_t i=0;
	for(i=0x00;i<=0x17;i++){
		tmp_pointer->set_address(i);
		tmp_pointer++;
	}
	for(i=0x1c;i<=0x1d;i++){
 8006a90:	7afb      	ldrb	r3, [r7, #11]
 8006a92:	3301      	adds	r3, #1
 8006a94:	72fb      	strb	r3, [r7, #11]
 8006a96:	7afb      	ldrb	r3, [r7, #11]
 8006a98:	2b1d      	cmp	r3, #29
 8006a9a:	d9f1      	bls.n	8006a80 <_ZN16NRF_REGISTER_MAPC1Ev+0x144>
		tmp_pointer->set_address(i);
		tmp_pointer++;
	}//terminou de inicializar os campos de address

	tmp_pointer = &CONFIG;// tmp_pointer tem de percorrer os registradores 3 vezes
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	3304      	adds	r3, #4
 8006aa0:	60fb      	str	r3, [r7, #12]
	//inicializa os campos size
	for(i=0x00;i<=0x09;i++){
 8006aa2:	2300      	movs	r3, #0
 8006aa4:	72fb      	strb	r3, [r7, #11]
 8006aa6:	e009      	b.n	8006abc <_ZN16NRF_REGISTER_MAPC1Ev+0x180>
		tmp_pointer->set_size(1);
 8006aa8:	68f8      	ldr	r0, [r7, #12]
 8006aaa:	2101      	movs	r1, #1
 8006aac:	f7ff ff2a 	bl	8006904 <_ZN8REGISTER8set_sizeEh>
		tmp_pointer++;
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	3307      	adds	r3, #7
 8006ab4:	60fb      	str	r3, [r7, #12]
		tmp_pointer++;
	}//terminou de inicializar os campos de address

	tmp_pointer = &CONFIG;// tmp_pointer tem de percorrer os registradores 3 vezes
	//inicializa os campos size
	for(i=0x00;i<=0x09;i++){
 8006ab6:	7afb      	ldrb	r3, [r7, #11]
 8006ab8:	3301      	adds	r3, #1
 8006aba:	72fb      	strb	r3, [r7, #11]
 8006abc:	7afb      	ldrb	r3, [r7, #11]
 8006abe:	2b09      	cmp	r3, #9
 8006ac0:	d9f2      	bls.n	8006aa8 <_ZN16NRF_REGISTER_MAPC1Ev+0x16c>
		tmp_pointer->set_size(1);
		tmp_pointer++;
	}
	for(i=0x0a;i<=0x0b;i++){
 8006ac2:	230a      	movs	r3, #10
 8006ac4:	72fb      	strb	r3, [r7, #11]
 8006ac6:	e009      	b.n	8006adc <_ZN16NRF_REGISTER_MAPC1Ev+0x1a0>
		tmp_pointer->set_size(5);
 8006ac8:	68f8      	ldr	r0, [r7, #12]
 8006aca:	2105      	movs	r1, #5
 8006acc:	f7ff ff1a 	bl	8006904 <_ZN8REGISTER8set_sizeEh>
		tmp_pointer++;
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	3307      	adds	r3, #7
 8006ad4:	60fb      	str	r3, [r7, #12]
	//inicializa os campos size
	for(i=0x00;i<=0x09;i++){
		tmp_pointer->set_size(1);
		tmp_pointer++;
	}
	for(i=0x0a;i<=0x0b;i++){
 8006ad6:	7afb      	ldrb	r3, [r7, #11]
 8006ad8:	3301      	adds	r3, #1
 8006ada:	72fb      	strb	r3, [r7, #11]
 8006adc:	7afb      	ldrb	r3, [r7, #11]
 8006ade:	2b0b      	cmp	r3, #11
 8006ae0:	d9f2      	bls.n	8006ac8 <_ZN16NRF_REGISTER_MAPC1Ev+0x18c>
		tmp_pointer->set_size(5);
		tmp_pointer++;
	}
	for(i=0x0c;i<=0x0f;i++){
 8006ae2:	230c      	movs	r3, #12
 8006ae4:	72fb      	strb	r3, [r7, #11]
 8006ae6:	e009      	b.n	8006afc <_ZN16NRF_REGISTER_MAPC1Ev+0x1c0>
		tmp_pointer->set_size(1);
 8006ae8:	68f8      	ldr	r0, [r7, #12]
 8006aea:	2101      	movs	r1, #1
 8006aec:	f7ff ff0a 	bl	8006904 <_ZN8REGISTER8set_sizeEh>
		tmp_pointer++;
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	3307      	adds	r3, #7
 8006af4:	60fb      	str	r3, [r7, #12]
	}
	for(i=0x0a;i<=0x0b;i++){
		tmp_pointer->set_size(5);
		tmp_pointer++;
	}
	for(i=0x0c;i<=0x0f;i++){
 8006af6:	7afb      	ldrb	r3, [r7, #11]
 8006af8:	3301      	adds	r3, #1
 8006afa:	72fb      	strb	r3, [r7, #11]
 8006afc:	7afb      	ldrb	r3, [r7, #11]
 8006afe:	2b0f      	cmp	r3, #15
 8006b00:	d9f2      	bls.n	8006ae8 <_ZN16NRF_REGISTER_MAPC1Ev+0x1ac>
		tmp_pointer->set_size(1);
		tmp_pointer++;
	}
	for(i=0x10;i<=0x10;i++){
 8006b02:	2310      	movs	r3, #16
 8006b04:	72fb      	strb	r3, [r7, #11]
 8006b06:	e009      	b.n	8006b1c <_ZN16NRF_REGISTER_MAPC1Ev+0x1e0>
		tmp_pointer->set_size(5);
 8006b08:	68f8      	ldr	r0, [r7, #12]
 8006b0a:	2105      	movs	r1, #5
 8006b0c:	f7ff fefa 	bl	8006904 <_ZN8REGISTER8set_sizeEh>
		tmp_pointer++;
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	3307      	adds	r3, #7
 8006b14:	60fb      	str	r3, [r7, #12]
	}
	for(i=0x0c;i<=0x0f;i++){
		tmp_pointer->set_size(1);
		tmp_pointer++;
	}
	for(i=0x10;i<=0x10;i++){
 8006b16:	7afb      	ldrb	r3, [r7, #11]
 8006b18:	3301      	adds	r3, #1
 8006b1a:	72fb      	strb	r3, [r7, #11]
 8006b1c:	7afb      	ldrb	r3, [r7, #11]
 8006b1e:	2b10      	cmp	r3, #16
 8006b20:	d9f2      	bls.n	8006b08 <_ZN16NRF_REGISTER_MAPC1Ev+0x1cc>
		tmp_pointer->set_size(5);
		tmp_pointer++;
	}
	for(i=0x11;i<=0x19;i++){
 8006b22:	2311      	movs	r3, #17
 8006b24:	72fb      	strb	r3, [r7, #11]
 8006b26:	e009      	b.n	8006b3c <_ZN16NRF_REGISTER_MAPC1Ev+0x200>
		tmp_pointer->set_size(1);
 8006b28:	68f8      	ldr	r0, [r7, #12]
 8006b2a:	2101      	movs	r1, #1
 8006b2c:	f7ff feea 	bl	8006904 <_ZN8REGISTER8set_sizeEh>
		tmp_pointer++;
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	3307      	adds	r3, #7
 8006b34:	60fb      	str	r3, [r7, #12]
	}
	for(i=0x10;i<=0x10;i++){
		tmp_pointer->set_size(5);
		tmp_pointer++;
	}
	for(i=0x11;i<=0x19;i++){
 8006b36:	7afb      	ldrb	r3, [r7, #11]
 8006b38:	3301      	adds	r3, #1
 8006b3a:	72fb      	strb	r3, [r7, #11]
 8006b3c:	7afb      	ldrb	r3, [r7, #11]
 8006b3e:	2b19      	cmp	r3, #25
 8006b40:	d9f2      	bls.n	8006b28 <_ZN16NRF_REGISTER_MAPC1Ev+0x1ec>
		tmp_pointer->set_size(1);
		tmp_pointer++;
	}//terminou de inicializar os campos de size

	//inicializa os campos content
	(CONFIG).content[0] = 0b1000;
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	2208      	movs	r2, #8
 8006b46:	719a      	strb	r2, [r3, #6]
	(EN_AA).content[0] = 0b111111;
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	223f      	movs	r2, #63	; 0x3f
 8006b4c:	735a      	strb	r2, [r3, #13]
	(EN_RXADDR).content[0] = 0b11;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	2203      	movs	r2, #3
 8006b52:	751a      	strb	r2, [r3, #20]
	(SETUP_AW).content[0] = 0b11;
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	2203      	movs	r2, #3
 8006b58:	76da      	strb	r2, [r3, #27]
	(SETUP_RETR).content[0] = 0b11;
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	2203      	movs	r2, #3
 8006b5e:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	(RF_CH).content[0] = 0b10;
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	2202      	movs	r2, #2
 8006b66:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	(RF_SETUP).content[0] = 0b1111;
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	220f      	movs	r2, #15
 8006b6e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	(STATUS).content[0] = 0b1110;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	220e      	movs	r2, #14
 8006b76:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
	(OBSERVE_TX).content[0] = 0b0;
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	2200      	movs	r2, #0
 8006b7e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
	(CD).content[0] = 0b0;
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	2200      	movs	r2, #0
 8006b86:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

	for(i=0;i<5;i++){
 8006b8a:	2300      	movs	r3, #0
 8006b8c:	72fb      	strb	r3, [r7, #11]
 8006b8e:	e008      	b.n	8006ba2 <_ZN16NRF_REGISTER_MAPC1Ev+0x266>
		(RX_ADDR_P0).content[i] = 0xe7;
 8006b90:	7afb      	ldrb	r3, [r7, #11]
 8006b92:	687a      	ldr	r2, [r7, #4]
 8006b94:	4413      	add	r3, r2
 8006b96:	22e7      	movs	r2, #231	; 0xe7
 8006b98:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
	(RF_SETUP).content[0] = 0b1111;
	(STATUS).content[0] = 0b1110;
	(OBSERVE_TX).content[0] = 0b0;
	(CD).content[0] = 0b0;

	for(i=0;i<5;i++){
 8006b9c:	7afb      	ldrb	r3, [r7, #11]
 8006b9e:	3301      	adds	r3, #1
 8006ba0:	72fb      	strb	r3, [r7, #11]
 8006ba2:	7afb      	ldrb	r3, [r7, #11]
 8006ba4:	2b04      	cmp	r3, #4
 8006ba6:	d9f3      	bls.n	8006b90 <_ZN16NRF_REGISTER_MAPC1Ev+0x254>
		(RX_ADDR_P0).content[i] = 0xe7;
	}
	for(i=0;i<5;i++){
 8006ba8:	2300      	movs	r3, #0
 8006baa:	72fb      	strb	r3, [r7, #11]
 8006bac:	e008      	b.n	8006bc0 <_ZN16NRF_REGISTER_MAPC1Ev+0x284>
		(RX_ADDR_P1).content[i] = 0xc2;
 8006bae:	7afb      	ldrb	r3, [r7, #11]
 8006bb0:	687a      	ldr	r2, [r7, #4]
 8006bb2:	4413      	add	r3, r2
 8006bb4:	22c2      	movs	r2, #194	; 0xc2
 8006bb6:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
	(CD).content[0] = 0b0;

	for(i=0;i<5;i++){
		(RX_ADDR_P0).content[i] = 0xe7;
	}
	for(i=0;i<5;i++){
 8006bba:	7afb      	ldrb	r3, [r7, #11]
 8006bbc:	3301      	adds	r3, #1
 8006bbe:	72fb      	strb	r3, [r7, #11]
 8006bc0:	7afb      	ldrb	r3, [r7, #11]
 8006bc2:	2b04      	cmp	r3, #4
 8006bc4:	d9f3      	bls.n	8006bae <_ZN16NRF_REGISTER_MAPC1Ev+0x272>
		(RX_ADDR_P1).content[i] = 0xc2;
	}
	(RX_ADDR_P2).content[0] = 0xc3;
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	22c3      	movs	r2, #195	; 0xc3
 8006bca:	f883 205a 	strb.w	r2, [r3, #90]	; 0x5a
	(RX_ADDR_P3).content[0] = 0xc4;
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	22c4      	movs	r2, #196	; 0xc4
 8006bd2:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
	(RX_ADDR_P4).content[0] = 0xc5;
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	22c5      	movs	r2, #197	; 0xc5
 8006bda:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
	(RX_ADDR_P5).content[0] = 0xc6;
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	22c6      	movs	r2, #198	; 0xc6
 8006be2:	f883 206f 	strb.w	r2, [r3, #111]	; 0x6f
	for(i=0;i<5;i++){
 8006be6:	2300      	movs	r3, #0
 8006be8:	72fb      	strb	r3, [r7, #11]
 8006bea:	e00a      	b.n	8006c02 <_ZN16NRF_REGISTER_MAPC1Ev+0x2c6>
 8006bec:	0800b070 	.word	0x0800b070
		(TX_ADDR).content[i] = 0xe7;
 8006bf0:	7afb      	ldrb	r3, [r7, #11]
 8006bf2:	687a      	ldr	r2, [r7, #4]
 8006bf4:	4413      	add	r3, r2
 8006bf6:	22e7      	movs	r2, #231	; 0xe7
 8006bf8:	f883 2076 	strb.w	r2, [r3, #118]	; 0x76
	}
	(RX_ADDR_P2).content[0] = 0xc3;
	(RX_ADDR_P3).content[0] = 0xc4;
	(RX_ADDR_P4).content[0] = 0xc5;
	(RX_ADDR_P5).content[0] = 0xc6;
	for(i=0;i<5;i++){
 8006bfc:	7afb      	ldrb	r3, [r7, #11]
 8006bfe:	3301      	adds	r3, #1
 8006c00:	72fb      	strb	r3, [r7, #11]
 8006c02:	7afb      	ldrb	r3, [r7, #11]
 8006c04:	2b04      	cmp	r3, #4
 8006c06:	d9f3      	bls.n	8006bf0 <_ZN16NRF_REGISTER_MAPC1Ev+0x2b4>
		(TX_ADDR).content[i] = 0xe7;
	}
	(RX_PW_P0).content[0] = 0x00;
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	2200      	movs	r2, #0
 8006c0c:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
	(RX_PW_P1).content[0] = 0x00;
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	2200      	movs	r2, #0
 8006c14:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
	(RX_PW_P2).content[0] = 0x00;
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	2200      	movs	r2, #0
 8006c1c:	f883 208b 	strb.w	r2, [r3, #139]	; 0x8b
	(RX_PW_P3).content[0] = 0x00;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	2200      	movs	r2, #0
 8006c24:	f883 2092 	strb.w	r2, [r3, #146]	; 0x92
	(RX_PW_P4).content[0] = 0x00;
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	2200      	movs	r2, #0
 8006c2c:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
	(RX_PW_P5).content[0] = 0x00;
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	2200      	movs	r2, #0
 8006c34:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
	(FIFO_STATUS).content[0] = 0b10001;
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	2211      	movs	r2, #17
 8006c3c:	f883 20a7 	strb.w	r2, [r3, #167]	; 0xa7
	(DYNPD).content[0] = 0x00;
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	2200      	movs	r2, #0
 8006c44:	f883 20ae 	strb.w	r2, [r3, #174]	; 0xae
	(FEATURE).content[0] = 0x00;
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	2200      	movs	r2, #0
 8006c4c:	f883 20b5 	strb.w	r2, [r3, #181]	; 0xb5
	//terminou de inicializar os campos de content
}
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	4618      	mov	r0, r3
 8006c54:	3710      	adds	r7, #16
 8006c56:	46bd      	mov	sp, r7
 8006c58:	bd80      	pop	{r7, pc}
 8006c5a:	bf00      	nop

08006c5c <_ZN3NRF10W_REGISTEREhhPh>:
	void RX_configure();
	void TX_configure();

private:
	//mtodos
	int W_REGISTER(uint8_t adress, uint8_t size,uint8_t* value) {return SPI::W_REGISTER(adress, size,value); };//WORKED! but SPI seems too much fast to NRF
 8006c5c:	b580      	push	{r7, lr}
 8006c5e:	b084      	sub	sp, #16
 8006c60:	af00      	add	r7, sp, #0
 8006c62:	60f8      	str	r0, [r7, #12]
 8006c64:	607b      	str	r3, [r7, #4]
 8006c66:	460b      	mov	r3, r1
 8006c68:	72fb      	strb	r3, [r7, #11]
 8006c6a:	4613      	mov	r3, r2
 8006c6c:	72bb      	strb	r3, [r7, #10]
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	f103 01bc 	add.w	r1, r3, #188	; 0xbc
 8006c74:	7afa      	ldrb	r2, [r7, #11]
 8006c76:	7abb      	ldrb	r3, [r7, #10]
 8006c78:	4608      	mov	r0, r1
 8006c7a:	4611      	mov	r1, r2
 8006c7c:	461a      	mov	r2, r3
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	f7ff fdcc 	bl	800681c <_ZN3SPI10W_REGISTEREhhPh>
 8006c84:	4603      	mov	r3, r0
 8006c86:	4618      	mov	r0, r3
 8006c88:	3710      	adds	r7, #16
 8006c8a:	46bd      	mov	sp, r7
 8006c8c:	bd80      	pop	{r7, pc}
 8006c8e:	bf00      	nop

08006c90 <_ZN3NRF10R_REGISTEREhhPh>:
	int R_REGISTER(uint8_t adress, uint8_t size,uint8_t* pointer) {return SPI::R_REGISTER(adress, size, pointer); };//WORKED!
 8006c90:	b580      	push	{r7, lr}
 8006c92:	b084      	sub	sp, #16
 8006c94:	af00      	add	r7, sp, #0
 8006c96:	60f8      	str	r0, [r7, #12]
 8006c98:	607b      	str	r3, [r7, #4]
 8006c9a:	460b      	mov	r3, r1
 8006c9c:	72fb      	strb	r3, [r7, #11]
 8006c9e:	4613      	mov	r3, r2
 8006ca0:	72bb      	strb	r3, [r7, #10]
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	f103 01bc 	add.w	r1, r3, #188	; 0xbc
 8006ca8:	7afa      	ldrb	r2, [r7, #11]
 8006caa:	7abb      	ldrb	r3, [r7, #10]
 8006cac:	4608      	mov	r0, r1
 8006cae:	4611      	mov	r1, r2
 8006cb0:	461a      	mov	r2, r3
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	f7ff fdd6 	bl	8006864 <_ZN3SPI10R_REGISTEREhhPh>
 8006cb8:	4603      	mov	r3, r0
 8006cba:	4618      	mov	r0, r3
 8006cbc:	3710      	adds	r7, #16
 8006cbe:	46bd      	mov	sp, r7
 8006cc0:	bd80      	pop	{r7, pc}
 8006cc2:	bf00      	nop

08006cc4 <_ZN3NRFC1EP12GPIO_TypeDeftS1_tP11SPI_TypeDefS1_tS1_tS1_tS1_t>:
#include "stm32f4_discovery.h"
#include "stm32f4xx_gpio.h"
#include "own_libraries/CONFIG.h"
#include "own_libraries/NRF24.h"

NRF::NRF(GPIO_TypeDef* CE_GPIO,uint16_t CE_Pin,
 8006cc4:	b590      	push	{r4, r7, lr}
 8006cc6:	b08f      	sub	sp, #60	; 0x3c
 8006cc8:	af00      	add	r7, sp, #0
 8006cca:	60f8      	str	r0, [r7, #12]
 8006ccc:	60b9      	str	r1, [r7, #8]
 8006cce:	603b      	str	r3, [r7, #0]
 8006cd0:	4613      	mov	r3, r2
 8006cd2:	80fb      	strh	r3, [r7, #6]
		GPIO_TypeDef* IRQ_GPIO,uint16_t IRQ_Pin,
		SPI_TypeDef* NRF_SPI,GPIO_TypeDef* NRF_CS_GPIO,uint16_t NRF_CS_Pin,
		GPIO_TypeDef* SCK_GPIO,uint16_t SCK_Pin,
		GPIO_TypeDef* MISO_GPIO,uint16_t MISO_Pin,
		GPIO_TypeDef* MOSI_GPIO,uint16_t MOSI_Pin):
	SPI(NRF_SPI,NRF_CS_GPIO,NRF_CS_Pin), NRF_REGISTER_MAP(){
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	f103 02bc 	add.w	r2, r3, #188	; 0xbc
 8006cda:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8006cde:	4610      	mov	r0, r2
 8006ce0:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8006ce2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8006ce4:	f7ff fc5e 	bl	80065a4 <_ZN3SPIC1EP11SPI_TypeDefP12GPIO_TypeDeft>
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	4618      	mov	r0, r3
 8006cec:	f7ff fe26 	bl	800693c <_ZN16NRF_REGISTER_MAPC1Ev>
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	4a7e      	ldr	r2, [pc, #504]	; (8006eec <_ZN3NRFC1EP12GPIO_TypeDeftS1_tP11SPI_TypeDefS1_tS1_tS1_tS1_t+0x228>)
 8006cf4:	601a      	str	r2, [r3, #0]
	NRF_CE_GPIO = CE_GPIO;
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	68ba      	ldr	r2, [r7, #8]
 8006cfa:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
	NRF_CE_Pin 	= CE_Pin;
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	88fa      	ldrh	r2, [r7, #6]
 8006d02:	f8a3 20cc 	strh.w	r2, [r3, #204]	; 0xcc
	NRF_IRQ_GPIO= IRQ_GPIO;
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	683a      	ldr	r2, [r7, #0]
 8006d0a:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
	NRF_IRQ_Pin = IRQ_Pin;
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 8006d14:	f8a3 20d4 	strh.w	r2, [r3, #212]	; 0xd4

	//ENABLE the clock of NRF_CE_GPIO
	GPIO_Clock_Cmd(NRF_CE_GPIO,ENABLE);
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 8006d1e:	4618      	mov	r0, r3
 8006d20:	2101      	movs	r1, #1
 8006d22:	f000 fcd3 	bl	80076cc <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState>

	//CE GPIO configuration
	GPIO_InitTypeDef GPIO_CE_initstruct;
	GPIO_CE_initstruct.GPIO_Mode	= GPIO_Mode_OUT;
 8006d26:	2301      	movs	r3, #1
 8006d28:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
	GPIO_CE_initstruct.GPIO_OType	= GPIO_OType_PP;
 8006d2c:	2300      	movs	r3, #0
 8006d2e:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
	GPIO_CE_initstruct.GPIO_Pin 	= NRF_CE_Pin;
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	f8b3 30cc 	ldrh.w	r3, [r3, #204]	; 0xcc
 8006d38:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_CE_initstruct.GPIO_PuPd 	= GPIO_PuPd_NOPULL;
 8006d3a:	2300      	movs	r3, #0
 8006d3c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	GPIO_CE_initstruct.GPIO_Speed	= GPIO_Speed_50MHz;
 8006d40:	2302      	movs	r3, #2
 8006d42:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
	GPIO_Init(NRF_CE_GPIO, &GPIO_CE_initstruct);
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 8006d4c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006d50:	4610      	mov	r0, r2
 8006d52:	4619      	mov	r1, r3
 8006d54:	f003 f852 	bl	8009dfc <GPIO_Init>
	 * configura como input, habilita a interrupo,
	 * conecta ao EXTI
	 */

	//enables the SYSCFG clock
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG,ENABLE);
 8006d58:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8006d5c:	2101      	movs	r1, #1
 8006d5e:	f002 fff3 	bl	8009d48 <RCC_APB2PeriphClockCmd>

	GPIO_Clock_Cmd(NRF_IRQ_GPIO,ENABLE);
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 8006d68:	4618      	mov	r0, r3
 8006d6a:	2101      	movs	r1, #1
 8006d6c:	f000 fcae 	bl	80076cc <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState>
	GPIO_InitTypeDef GPIO_IRQ_initstruct;
	GPIO_IRQ_initstruct.GPIO_Pin	= NRF_IRQ_Pin;
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	f8b3 30d4 	ldrh.w	r3, [r3, #212]	; 0xd4
 8006d76:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_IRQ_initstruct.GPIO_Mode	= GPIO_Mode_IN;
 8006d78:	2300      	movs	r3, #0
 8006d7a:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
	GPIO_IRQ_initstruct.GPIO_OType	= GPIO_OType_PP;
 8006d7e:	2300      	movs	r3, #0
 8006d80:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
	GPIO_IRQ_initstruct.GPIO_PuPd	= GPIO_PuPd_UP;
 8006d84:	2301      	movs	r3, #1
 8006d86:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	GPIO_IRQ_initstruct.GPIO_Speed	= GPIO_Speed_50MHz;
 8006d8a:	2302      	movs	r3, #2
 8006d8c:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
	GPIO_Init(NRF_IRQ_GPIO,&GPIO_IRQ_initstruct);
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	f8d3 20d0 	ldr.w	r2, [r3, #208]	; 0xd0
 8006d96:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8006d9a:	4610      	mov	r0, r2
 8006d9c:	4619      	mov	r1, r3
 8006d9e:	f003 f82d 	bl	8009dfc <GPIO_Init>

	//TODO: experimentar inicializar o clock do SYSCFG depois do clock do IRQ_GPIO

	EXTI_InitTypeDef EXTI_cfg;
	EXTI_cfg.EXTI_Line		= EXTI_Line(NRF_IRQ_Pin);
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	f8b3 30d4 	ldrh.w	r3, [r3, #212]	; 0xd4
 8006da8:	4618      	mov	r0, r3
 8006daa:	f000 fec9 	bl	8007b40 <_Z9EXTI_Linet>
 8006dae:	4603      	mov	r3, r0
 8006db0:	623b      	str	r3, [r7, #32]
	EXTI_cfg.EXTI_LineCmd	= ENABLE;
 8006db2:	2301      	movs	r3, #1
 8006db4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	EXTI_cfg.EXTI_Mode		= EXTI_Mode_Interrupt;
 8006db8:	2300      	movs	r3, #0
 8006dba:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	EXTI_cfg.EXTI_Trigger	= EXTI_Trigger_Falling;
 8006dbe:	230c      	movs	r3, #12
 8006dc0:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	EXTI_Init(&EXTI_cfg);
 8006dc4:	f107 0320 	add.w	r3, r7, #32
 8006dc8:	4618      	mov	r0, r3
 8006dca:	f003 f921 	bl	800a010 <EXTI_Init>

	NVIC_InitTypeDef NVIC_cfg;
	NVIC_cfg.NVIC_IRQChannel					= EXTIx_IRQn(NRF_IRQ_Pin);
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	f8b3 30d4 	ldrh.w	r3, [r3, #212]	; 0xd4
 8006dd4:	4618      	mov	r0, r3
 8006dd6:	f000 fe49 	bl	8007a6c <_Z10EXTIx_IRQnt>
 8006dda:	4603      	mov	r3, r0
 8006ddc:	b2db      	uxtb	r3, r3
 8006dde:	773b      	strb	r3, [r7, #28]
	NVIC_cfg.NVIC_IRQChannelCmd					= ENABLE;
 8006de0:	2301      	movs	r3, #1
 8006de2:	77fb      	strb	r3, [r7, #31]
	NVIC_cfg.NVIC_IRQChannelPreemptionPriority	= 0x0f;	//lower priority, can be preempted
 8006de4:	230f      	movs	r3, #15
 8006de6:	777b      	strb	r3, [r7, #29]
	NVIC_cfg.NVIC_IRQChannelSubPriority			= 0x0f;	//lower priority, can be preempted
 8006de8:	230f      	movs	r3, #15
 8006dea:	77bb      	strb	r3, [r7, #30]
	NVIC_Init(&NVIC_cfg);
 8006dec:	f107 031c 	add.w	r3, r7, #28
 8006df0:	4618      	mov	r0, r3
 8006df2:	f003 fabb 	bl	800a36c <NVIC_Init>

	SYSCFG_EXTILineConfig(EXTI_PortSource(NRF_IRQ_GPIO),EXTI_PinSource(NRF_IRQ_Pin));
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 8006dfc:	4618      	mov	r0, r3
 8006dfe:	f000 ff0f 	bl	8007c20 <_Z15EXTI_PortSourceP12GPIO_TypeDef>
 8006e02:	4603      	mov	r3, r0
 8006e04:	461c      	mov	r4, r3
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	f8b3 30d4 	ldrh.w	r3, [r3, #212]	; 0xd4
 8006e0c:	4618      	mov	r0, r3
 8006e0e:	f000 ff7f 	bl	8007d10 <_Z14EXTI_PinSourcet>
 8006e12:	4603      	mov	r3, r0
 8006e14:	4620      	mov	r0, r4
 8006e16:	4619      	mov	r1, r3
 8006e18:	f002 fe80 	bl	8009b1c <SYSCFG_EXTILineConfig>

	//MOSI, MISO, SCK GPIO configuration
	GPIO_InitTypeDef GPIO_SPI_Pins_initstruct;
	GPIO_SPI_Pins_initstruct.GPIO_Mode	= GPIO_Mode_AF;
 8006e1c:	2302      	movs	r3, #2
 8006e1e:	763b      	strb	r3, [r7, #24]
	GPIO_SPI_Pins_initstruct.GPIO_OType = GPIO_OType_PP;
 8006e20:	2300      	movs	r3, #0
 8006e22:	76bb      	strb	r3, [r7, #26]
	GPIO_SPI_Pins_initstruct.GPIO_PuPd	= GPIO_PuPd_NOPULL;
 8006e24:	2300      	movs	r3, #0
 8006e26:	76fb      	strb	r3, [r7, #27]
	GPIO_SPI_Pins_initstruct.GPIO_Speed = GPIO_Speed_50MHz;
 8006e28:	2302      	movs	r3, #2
 8006e2a:	767b      	strb	r3, [r7, #25]

	GPIO_Clock_Cmd(SCK_GPIO, ENABLE);
 8006e2c:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8006e2e:	2101      	movs	r1, #1
 8006e30:	f000 fc4c 	bl	80076cc <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState>
	GPIO_SPI_Pins_initstruct.GPIO_Pin = SCK_Pin;
 8006e34:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 8006e38:	617b      	str	r3, [r7, #20]
	GPIO_Init(SCK_GPIO, &GPIO_SPI_Pins_initstruct);
 8006e3a:	f107 0314 	add.w	r3, r7, #20
 8006e3e:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8006e40:	4619      	mov	r1, r3
 8006e42:	f002 ffdb 	bl	8009dfc <GPIO_Init>

	GPIO_Clock_Cmd(MISO_GPIO, ENABLE);
 8006e46:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8006e48:	2101      	movs	r1, #1
 8006e4a:	f000 fc3f 	bl	80076cc <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState>
	GPIO_SPI_Pins_initstruct.GPIO_Pin = MISO_Pin;
 8006e4e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8006e52:	617b      	str	r3, [r7, #20]
	GPIO_Init(MISO_GPIO, &GPIO_SPI_Pins_initstruct);
 8006e54:	f107 0314 	add.w	r3, r7, #20
 8006e58:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8006e5a:	4619      	mov	r1, r3
 8006e5c:	f002 ffce 	bl	8009dfc <GPIO_Init>

	GPIO_Clock_Cmd(MOSI_GPIO, ENABLE);
 8006e60:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8006e62:	2101      	movs	r1, #1
 8006e64:	f000 fc32 	bl	80076cc <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState>
	GPIO_SPI_Pins_initstruct.GPIO_Pin = MOSI_Pin;
 8006e68:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8006e6c:	617b      	str	r3, [r7, #20]
	GPIO_Init(MOSI_GPIO, &GPIO_SPI_Pins_initstruct);
 8006e6e:	f107 0314 	add.w	r3, r7, #20
 8006e72:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8006e74:	4619      	mov	r1, r3
 8006e76:	f002 ffc1 	bl	8009dfc <GPIO_Init>

	//SPI1 CONFIG MOSI, MISO, SCK
	GPIO_PinAFConfig(SCK_GPIO , GPIO_PinSource(SCK_Pin) , GPIO_AF_SPIx(NRF_SPI));
 8006e7a:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 8006e7e:	4618      	mov	r0, r3
 8006e80:	f000 fd36 	bl	80078f0 <_Z14GPIO_PinSourcet>
 8006e84:	4603      	mov	r3, r0
 8006e86:	461c      	mov	r4, r3
 8006e88:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8006e8a:	f000 fd9b 	bl	80079c4 <_Z12GPIO_AF_SPIxP11SPI_TypeDef>
 8006e8e:	4603      	mov	r3, r0
 8006e90:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8006e92:	4621      	mov	r1, r4
 8006e94:	461a      	mov	r2, r3
 8006e96:	f003 f875 	bl	8009f84 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(MISO_GPIO, GPIO_PinSource(MISO_Pin), GPIO_AF_SPIx(NRF_SPI));
 8006e9a:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8006e9e:	4618      	mov	r0, r3
 8006ea0:	f000 fd26 	bl	80078f0 <_Z14GPIO_PinSourcet>
 8006ea4:	4603      	mov	r3, r0
 8006ea6:	461c      	mov	r4, r3
 8006ea8:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8006eaa:	f000 fd8b 	bl	80079c4 <_Z12GPIO_AF_SPIxP11SPI_TypeDef>
 8006eae:	4603      	mov	r3, r0
 8006eb0:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8006eb2:	4621      	mov	r1, r4
 8006eb4:	461a      	mov	r2, r3
 8006eb6:	f003 f865 	bl	8009f84 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(MOSI_GPIO, GPIO_PinSource(MOSI_Pin), GPIO_AF_SPIx(NRF_SPI));
 8006eba:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8006ebe:	4618      	mov	r0, r3
 8006ec0:	f000 fd16 	bl	80078f0 <_Z14GPIO_PinSourcet>
 8006ec4:	4603      	mov	r3, r0
 8006ec6:	461c      	mov	r4, r3
 8006ec8:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8006eca:	f000 fd7b 	bl	80079c4 <_Z12GPIO_AF_SPIxP11SPI_TypeDef>
 8006ece:	4603      	mov	r3, r0
 8006ed0:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8006ed2:	4621      	mov	r1, r4
 8006ed4:	461a      	mov	r2, r3
 8006ed6:	f003 f855 	bl	8009f84 <GPIO_PinAFConfig>

	//finalizada a etapa de configurao, faz o Power Up
	begin();
 8006eda:	68f8      	ldr	r0, [r7, #12]
 8006edc:	f000 f82c 	bl	8006f38 <_ZN3NRF5beginEv>
}
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	4618      	mov	r0, r3
 8006ee4:	373c      	adds	r7, #60	; 0x3c
 8006ee6:	46bd      	mov	sp, r7
 8006ee8:	bd90      	pop	{r4, r7, pc}
 8006eea:	bf00      	nop
 8006eec:	0800b080 	.word	0x0800b080

08006ef0 <_ZN3NRF9ASSERT_CEEi>:

//Chip Enable ativa o modo RX ou TX
void NRF::ASSERT_CE(int STATE){
 8006ef0:	b580      	push	{r7, lr}
 8006ef2:	b082      	sub	sp, #8
 8006ef4:	af00      	add	r7, sp, #0
 8006ef6:	6078      	str	r0, [r7, #4]
 8006ef8:	6039      	str	r1, [r7, #0]
	if(STATE==SET){
 8006efa:	683b      	ldr	r3, [r7, #0]
 8006efc:	2b01      	cmp	r3, #1
 8006efe:	d10a      	bne.n	8006f16 <_ZN3NRF9ASSERT_CEEi+0x26>
		GPIO_SetBits(NRF_CE_GPIO,NRF_CE_Pin);//CE=HIGH pe o NRF em TX
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	f8b3 30cc 	ldrh.w	r3, [r3, #204]	; 0xcc
 8006f0c:	4610      	mov	r0, r2
 8006f0e:	4619      	mov	r1, r3
 8006f10:	f003 f81c 	bl	8009f4c <GPIO_SetBits>
 8006f14:	e00c      	b.n	8006f30 <_ZN3NRF9ASSERT_CEEi+0x40>
	}else if(STATE==RESET){
 8006f16:	683b      	ldr	r3, [r7, #0]
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d109      	bne.n	8006f30 <_ZN3NRF9ASSERT_CEEi+0x40>
		GPIO_ResetBits(NRF_CE_GPIO,NRF_CE_Pin);//CE=LOW pe o NRF em RX
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	f8b3 30cc 	ldrh.w	r3, [r3, #204]	; 0xcc
 8006f28:	4610      	mov	r0, r2
 8006f2a:	4619      	mov	r1, r3
 8006f2c:	f003 f81c 	bl	8009f68 <GPIO_ResetBits>
	}
}
 8006f30:	3708      	adds	r7, #8
 8006f32:	46bd      	mov	sp, r7
 8006f34:	bd80      	pop	{r7, pc}
 8006f36:	bf00      	nop

08006f38 <_ZN3NRF5beginEv>:

//supe que o NRF estava desligado e pe ele em standby-I
void NRF::begin(){
 8006f38:	b590      	push	{r4, r7, lr}
 8006f3a:	b085      	sub	sp, #20
 8006f3c:	af00      	add	r7, sp, #0
 8006f3e:	6078      	str	r0, [r7, #4]
	int i;
	for (i=0;i<0xafff5;i++);//Delay_ms(11);
 8006f40:	2300      	movs	r3, #0
 8006f42:	60fb      	str	r3, [r7, #12]
 8006f44:	e002      	b.n	8006f4c <_ZN3NRF5beginEv+0x14>
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	3301      	adds	r3, #1
 8006f4a:	60fb      	str	r3, [r7, #12]
 8006f4c:	68fa      	ldr	r2, [r7, #12]
 8006f4e:	4b28      	ldr	r3, [pc, #160]	; (8006ff0 <_ZN3NRF5beginEv+0xb8>)
 8006f50:	429a      	cmp	r2, r3
 8006f52:	ddf8      	ble.n	8006f46 <_ZN3NRF5beginEv+0xe>

	ASSERT_CS(SET);
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	33bc      	adds	r3, #188	; 0xbc
 8006f58:	4618      	mov	r0, r3
 8006f5a:	2101      	movs	r1, #1
 8006f5c:	f7ff fb82 	bl	8006664 <_ZN3SPI9ASSERT_CSEi>
	ASSERT_CE(RESET);
 8006f60:	6878      	ldr	r0, [r7, #4]
 8006f62:	2100      	movs	r1, #0
 8006f64:	f7ff ffc4 	bl	8006ef0 <_ZN3NRF9ASSERT_CEEi>

	//l CONFIG
	uint8_t config;

	R_REGISTER(0x00,1, &config);
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	3304      	adds	r3, #4
 8006f6e:	681c      	ldr	r4, [r3, #0]
 8006f70:	f107 030b 	add.w	r3, r7, #11
 8006f74:	6878      	ldr	r0, [r7, #4]
 8006f76:	2100      	movs	r1, #0
 8006f78:	2201      	movs	r2, #1
 8006f7a:	47a0      	blx	r4

	//faz PWR_UP=1
	config = 0b00000010;
 8006f7c:	2302      	movs	r3, #2
 8006f7e:	72fb      	strb	r3, [r7, #11]

	//grava o novo valor de CONFIG
	W_REGISTER(0x00,1,&config);
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	681c      	ldr	r4, [r3, #0]
 8006f86:	f107 030b 	add.w	r3, r7, #11
 8006f8a:	6878      	ldr	r0, [r7, #4]
 8006f8c:	2100      	movs	r1, #0
 8006f8e:	2201      	movs	r2, #1
 8006f90:	47a0      	blx	r4
	for (i=0;i<0xffff;i++);
 8006f92:	2300      	movs	r3, #0
 8006f94:	60fb      	str	r3, [r7, #12]
 8006f96:	e002      	b.n	8006f9e <_ZN3NRF5beginEv+0x66>
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	3301      	adds	r3, #1
 8006f9c:	60fb      	str	r3, [r7, #12]
 8006f9e:	68fa      	ldr	r2, [r7, #12]
 8006fa0:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8006fa4:	429a      	cmp	r2, r3
 8006fa6:	ddf7      	ble.n	8006f98 <_ZN3NRF5beginEv+0x60>

	//Renault: escreveu 1 em 3 flags  que precisam ser  limpas no incio
	uint8_t status = 0b01110000;
 8006fa8:	2370      	movs	r3, #112	; 0x70
 8006faa:	72bb      	strb	r3, [r7, #10]
	W_REGISTER(0x07,1,&status);
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	681c      	ldr	r4, [r3, #0]
 8006fb2:	f107 030a 	add.w	r3, r7, #10
 8006fb6:	6878      	ldr	r0, [r7, #4]
 8006fb8:	2107      	movs	r1, #7
 8006fba:	2201      	movs	r2, #1
 8006fbc:	47a0      	blx	r4
	for (i=0;i<0xffff;i++);
 8006fbe:	2300      	movs	r3, #0
 8006fc0:	60fb      	str	r3, [r7, #12]
 8006fc2:	e002      	b.n	8006fca <_ZN3NRF5beginEv+0x92>
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	3301      	adds	r3, #1
 8006fc8:	60fb      	str	r3, [r7, #12]
 8006fca:	68fa      	ldr	r2, [r7, #12]
 8006fcc:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8006fd0:	429a      	cmp	r2, r3
 8006fd2:	ddf7      	ble.n	8006fc4 <_ZN3NRF5beginEv+0x8c>

	//Delay_ms(2);//tempo de startup
	for (i=0;i<0x1fffe;i++);
 8006fd4:	2300      	movs	r3, #0
 8006fd6:	60fb      	str	r3, [r7, #12]
 8006fd8:	e002      	b.n	8006fe0 <_ZN3NRF5beginEv+0xa8>
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	3301      	adds	r3, #1
 8006fde:	60fb      	str	r3, [r7, #12]
 8006fe0:	68fa      	ldr	r2, [r7, #12]
 8006fe2:	4b04      	ldr	r3, [pc, #16]	; (8006ff4 <_ZN3NRF5beginEv+0xbc>)
 8006fe4:	429a      	cmp	r2, r3
 8006fe6:	ddf8      	ble.n	8006fda <_ZN3NRF5beginEv+0xa2>
	return;
 8006fe8:	bf00      	nop
}
 8006fea:	3714      	adds	r7, #20
 8006fec:	46bd      	mov	sp, r7
 8006fee:	bd90      	pop	{r4, r7, pc}
 8006ff0:	000afff4 	.word	0x000afff4
 8006ff4:	0001fffd 	.word	0x0001fffd

08006ff8 <_ZN3NRF12stdbyI_to_RXEh>:

	RF_CH_setup(channel);//setup of frequency
	return;
}

void NRF::stdbyI_to_RX(uint8_t channel){
 8006ff8:	b590      	push	{r4, r7, lr}
 8006ffa:	b085      	sub	sp, #20
 8006ffc:	af00      	add	r7, sp, #0
 8006ffe:	6078      	str	r0, [r7, #4]
 8007000:	460b      	mov	r3, r1
 8007002:	70fb      	strb	r3, [r7, #3]
	uint8_t config;
	R_REGISTER(0x00,1,&config);
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	3304      	adds	r3, #4
 800700a:	681c      	ldr	r4, [r3, #0]
 800700c:	f107 030b 	add.w	r3, r7, #11
 8007010:	6878      	ldr	r0, [r7, #4]
 8007012:	2100      	movs	r1, #0
 8007014:	2201      	movs	r2, #1
 8007016:	47a0      	blx	r4

	int i;
	for (i=0;i<0xffff;i++);
 8007018:	2300      	movs	r3, #0
 800701a:	60fb      	str	r3, [r7, #12]
 800701c:	e002      	b.n	8007024 <_ZN3NRF12stdbyI_to_RXEh+0x2c>
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	3301      	adds	r3, #1
 8007022:	60fb      	str	r3, [r7, #12]
 8007024:	68fa      	ldr	r2, [r7, #12]
 8007026:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 800702a:	429a      	cmp	r2, r3
 800702c:	ddf7      	ble.n	800701e <_ZN3NRF12stdbyI_to_RXEh+0x26>

	config |= 0b00000001;//makes PRIM_RX=1 (receiver)
 800702e:	7afb      	ldrb	r3, [r7, #11]
 8007030:	f043 0301 	orr.w	r3, r3, #1
 8007034:	b2db      	uxtb	r3, r3
 8007036:	72fb      	strb	r3, [r7, #11]
	W_REGISTER(0x00,1,&config);
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	681c      	ldr	r4, [r3, #0]
 800703e:	f107 030b 	add.w	r3, r7, #11
 8007042:	6878      	ldr	r0, [r7, #4]
 8007044:	2100      	movs	r1, #0
 8007046:	2201      	movs	r2, #1
 8007048:	47a0      	blx	r4
	for (i=0;i<0xffff;i++);
 800704a:	2300      	movs	r3, #0
 800704c:	60fb      	str	r3, [r7, #12]
 800704e:	e002      	b.n	8007056 <_ZN3NRF12stdbyI_to_RXEh+0x5e>
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	3301      	adds	r3, #1
 8007054:	60fb      	str	r3, [r7, #12]
 8007056:	68fa      	ldr	r2, [r7, #12]
 8007058:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 800705c:	429a      	cmp	r2, r3
 800705e:	ddf7      	ble.n	8007050 <_ZN3NRF12stdbyI_to_RXEh+0x58>

	RF_CH_setup(channel);//setup of frequency
 8007060:	78fb      	ldrb	r3, [r7, #3]
 8007062:	6878      	ldr	r0, [r7, #4]
 8007064:	4619      	mov	r1, r3
 8007066:	f000 f885 	bl	8007174 <_ZN3NRF11RF_CH_setupEh>
	return;
 800706a:	bf00      	nop
}//WORKED!
 800706c:	3714      	adds	r7, #20
 800706e:	46bd      	mov	sp, r7
 8007070:	bd90      	pop	{r4, r7, pc}
 8007072:	bf00      	nop

08007074 <_ZN3NRF11EN_AA_setupEh>:

//preenche o registrador EN_AA usando o valor ENAA_Px
void NRF::EN_AA_setup(uint8_t ENAA_Px){
 8007074:	b590      	push	{r4, r7, lr}
 8007076:	b085      	sub	sp, #20
 8007078:	af00      	add	r7, sp, #0
 800707a:	6078      	str	r0, [r7, #4]
 800707c:	460b      	mov	r3, r1
 800707e:	70fb      	strb	r3, [r7, #3]
	uint8_t en_aa = ENAA_Px;
 8007080:	78fb      	ldrb	r3, [r7, #3]
 8007082:	72fb      	strb	r3, [r7, #11]

	W_REGISTER(0x01,1,&en_aa);
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	681c      	ldr	r4, [r3, #0]
 800708a:	f107 030b 	add.w	r3, r7, #11
 800708e:	6878      	ldr	r0, [r7, #4]
 8007090:	2101      	movs	r1, #1
 8007092:	2201      	movs	r2, #1
 8007094:	47a0      	blx	r4

	int i;
	for (i=0;i<0xffff;i++);
 8007096:	2300      	movs	r3, #0
 8007098:	60fb      	str	r3, [r7, #12]
 800709a:	e002      	b.n	80070a2 <_ZN3NRF11EN_AA_setupEh+0x2e>
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	3301      	adds	r3, #1
 80070a0:	60fb      	str	r3, [r7, #12]
 80070a2:	68fa      	ldr	r2, [r7, #12]
 80070a4:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 80070a8:	429a      	cmp	r2, r3
 80070aa:	ddf7      	ble.n	800709c <_ZN3NRF11EN_AA_setupEh+0x28>
	return;
 80070ac:	bf00      	nop
}//WORKED!
 80070ae:	3714      	adds	r7, #20
 80070b0:	46bd      	mov	sp, r7
 80070b2:	bd90      	pop	{r4, r7, pc}

080070b4 <_ZN3NRF15EN_RXADDR_setupEh>:

//preenche o registrador EN_RXADDR usando o valor ERX_Px
void NRF::EN_RXADDR_setup(uint8_t ERX_Px){
 80070b4:	b590      	push	{r4, r7, lr}
 80070b6:	b085      	sub	sp, #20
 80070b8:	af00      	add	r7, sp, #0
 80070ba:	6078      	str	r0, [r7, #4]
 80070bc:	460b      	mov	r3, r1
 80070be:	70fb      	strb	r3, [r7, #3]
	uint8_t en_pipes = ERX_Px;
 80070c0:	78fb      	ldrb	r3, [r7, #3]
 80070c2:	72fb      	strb	r3, [r7, #11]

	W_REGISTER(0x02,1,&en_pipes);
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	681c      	ldr	r4, [r3, #0]
 80070ca:	f107 030b 	add.w	r3, r7, #11
 80070ce:	6878      	ldr	r0, [r7, #4]
 80070d0:	2102      	movs	r1, #2
 80070d2:	2201      	movs	r2, #1
 80070d4:	47a0      	blx	r4
	int i;
	for (i=0;i<0xffff;i++);
 80070d6:	2300      	movs	r3, #0
 80070d8:	60fb      	str	r3, [r7, #12]
 80070da:	e002      	b.n	80070e2 <_ZN3NRF15EN_RXADDR_setupEh+0x2e>
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	3301      	adds	r3, #1
 80070e0:	60fb      	str	r3, [r7, #12]
 80070e2:	68fa      	ldr	r2, [r7, #12]
 80070e4:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 80070e8:	429a      	cmp	r2, r3
 80070ea:	ddf7      	ble.n	80070dc <_ZN3NRF15EN_RXADDR_setupEh+0x28>
	return;
 80070ec:	bf00      	nop
}//WORKED!
 80070ee:	3714      	adds	r7, #20
 80070f0:	46bd      	mov	sp, r7
 80070f2:	bd90      	pop	{r4, r7, pc}

080070f4 <_ZN3NRF14SETUP_AW_setupEh>:

//preenche o registrador SETUP_AW, grava nele o valor AW
//AW deve ser construdo usando as constantes AW_x_bytes
void NRF::SETUP_AW_setup(uint8_t AW){
 80070f4:	b590      	push	{r4, r7, lr}
 80070f6:	b085      	sub	sp, #20
 80070f8:	af00      	add	r7, sp, #0
 80070fa:	6078      	str	r0, [r7, #4]
 80070fc:	460b      	mov	r3, r1
 80070fe:	70fb      	strb	r3, [r7, #3]
	uint8_t address_width = AW;
 8007100:	78fb      	ldrb	r3, [r7, #3]
 8007102:	72fb      	strb	r3, [r7, #11]

	W_REGISTER(0x03,1,&address_width);
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	681c      	ldr	r4, [r3, #0]
 800710a:	f107 030b 	add.w	r3, r7, #11
 800710e:	6878      	ldr	r0, [r7, #4]
 8007110:	2103      	movs	r1, #3
 8007112:	2201      	movs	r2, #1
 8007114:	47a0      	blx	r4

	int i;
	for (i=0;i<0xffff;i++);
 8007116:	2300      	movs	r3, #0
 8007118:	60fb      	str	r3, [r7, #12]
 800711a:	e002      	b.n	8007122 <_ZN3NRF14SETUP_AW_setupEh+0x2e>
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	3301      	adds	r3, #1
 8007120:	60fb      	str	r3, [r7, #12]
 8007122:	68fa      	ldr	r2, [r7, #12]
 8007124:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8007128:	429a      	cmp	r2, r3
 800712a:	ddf7      	ble.n	800711c <_ZN3NRF14SETUP_AW_setupEh+0x28>
	return;
 800712c:	bf00      	nop
}//WORKED!
 800712e:	3714      	adds	r7, #20
 8007130:	46bd      	mov	sp, r7
 8007132:	bd90      	pop	{r4, r7, pc}

08007134 <_ZN3NRF16SETUP_RETR_setupEh>:

//Setup of Automatic Retransmission, fills the SETUP_RETR with ARconfig
//should be filled with one RETR_ARC and, optionally, one RETR_ARDelay value
void NRF::SETUP_RETR_setup(uint8_t setup_retries){
 8007134:	b590      	push	{r4, r7, lr}
 8007136:	b085      	sub	sp, #20
 8007138:	af00      	add	r7, sp, #0
 800713a:	6078      	str	r0, [r7, #4]
 800713c:	460b      	mov	r3, r1
 800713e:	70fb      	strb	r3, [r7, #3]
	uint8_t ARconfig = setup_retries;
 8007140:	78fb      	ldrb	r3, [r7, #3]
 8007142:	72fb      	strb	r3, [r7, #11]

	W_REGISTER(0x04,1,&ARconfig);
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	681c      	ldr	r4, [r3, #0]
 800714a:	f107 030b 	add.w	r3, r7, #11
 800714e:	6878      	ldr	r0, [r7, #4]
 8007150:	2104      	movs	r1, #4
 8007152:	2201      	movs	r2, #1
 8007154:	47a0      	blx	r4

	int i;
	for (i=0;i<0xffff;i++);
 8007156:	2300      	movs	r3, #0
 8007158:	60fb      	str	r3, [r7, #12]
 800715a:	e002      	b.n	8007162 <_ZN3NRF16SETUP_RETR_setupEh+0x2e>
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	3301      	adds	r3, #1
 8007160:	60fb      	str	r3, [r7, #12]
 8007162:	68fa      	ldr	r2, [r7, #12]
 8007164:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8007168:	429a      	cmp	r2, r3
 800716a:	ddf7      	ble.n	800715c <_ZN3NRF16SETUP_RETR_setupEh+0x28>
	return;
 800716c:	bf00      	nop
}//WORKED!
 800716e:	3714      	adds	r7, #20
 8007170:	46bd      	mov	sp, r7
 8007172:	bd90      	pop	{r4, r7, pc}

08007174 <_ZN3NRF11RF_CH_setupEh>:

//preenche o registrador RF_CH, grava o valor rf_channel
void NRF::RF_CH_setup(uint8_t channel){
 8007174:	b590      	push	{r4, r7, lr}
 8007176:	b085      	sub	sp, #20
 8007178:	af00      	add	r7, sp, #0
 800717a:	6078      	str	r0, [r7, #4]
 800717c:	460b      	mov	r3, r1
 800717e:	70fb      	strb	r3, [r7, #3]
	uint8_t rf_ch = channel;
 8007180:	78fb      	ldrb	r3, [r7, #3]
 8007182:	72fb      	strb	r3, [r7, #11]

	W_REGISTER(0x05,1,&rf_ch);
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	681c      	ldr	r4, [r3, #0]
 800718a:	f107 030b 	add.w	r3, r7, #11
 800718e:	6878      	ldr	r0, [r7, #4]
 8007190:	2105      	movs	r1, #5
 8007192:	2201      	movs	r2, #1
 8007194:	47a0      	blx	r4

	int i;
	for (i=0;i<0xffff;i++);
 8007196:	2300      	movs	r3, #0
 8007198:	60fb      	str	r3, [r7, #12]
 800719a:	e002      	b.n	80071a2 <_ZN3NRF11RF_CH_setupEh+0x2e>
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	3301      	adds	r3, #1
 80071a0:	60fb      	str	r3, [r7, #12]
 80071a2:	68fa      	ldr	r2, [r7, #12]
 80071a4:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 80071a8:	429a      	cmp	r2, r3
 80071aa:	ddf7      	ble.n	800719c <_ZN3NRF11RF_CH_setupEh+0x28>
	return;
 80071ac:	bf00      	nop
}//WORKED!
 80071ae:	3714      	adds	r7, #20
 80071b0:	46bd      	mov	sp, r7
 80071b2:	bd90      	pop	{r4, r7, pc}

080071b4 <_ZN3NRF14RF_SETUP_setupEh>:

//preenche o registrador RF_SETUP, grava nele o valor configuration
void NRF::RF_SETUP_setup(uint8_t configuration){
 80071b4:	b590      	push	{r4, r7, lr}
 80071b6:	b085      	sub	sp, #20
 80071b8:	af00      	add	r7, sp, #0
 80071ba:	6078      	str	r0, [r7, #4]
 80071bc:	460b      	mov	r3, r1
 80071be:	70fb      	strb	r3, [r7, #3]
	uint8_t rf_setup =  configuration;
 80071c0:	78fb      	ldrb	r3, [r7, #3]
 80071c2:	72fb      	strb	r3, [r7, #11]

	W_REGISTER(0x06,1,&rf_setup);
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	681c      	ldr	r4, [r3, #0]
 80071ca:	f107 030b 	add.w	r3, r7, #11
 80071ce:	6878      	ldr	r0, [r7, #4]
 80071d0:	2106      	movs	r1, #6
 80071d2:	2201      	movs	r2, #1
 80071d4:	47a0      	blx	r4

	int i;
	for (i=0;i<0xffff;i++);
 80071d6:	2300      	movs	r3, #0
 80071d8:	60fb      	str	r3, [r7, #12]
 80071da:	e002      	b.n	80071e2 <_ZN3NRF14RF_SETUP_setupEh+0x2e>
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	3301      	adds	r3, #1
 80071e0:	60fb      	str	r3, [r7, #12]
 80071e2:	68fa      	ldr	r2, [r7, #12]
 80071e4:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 80071e8:	429a      	cmp	r2, r3
 80071ea:	ddf7      	ble.n	80071dc <_ZN3NRF14RF_SETUP_setupEh+0x28>
	return;
 80071ec:	bf00      	nop
}//WORKED!
 80071ee:	3714      	adds	r7, #20
 80071f0:	46bd      	mov	sp, r7
 80071f2:	bd90      	pop	{r4, r7, pc}

080071f4 <_ZN3NRF16RX_ADDR_Px_setupEhPh>:

//preenche o registrador RX_ADDR_Px da pipe associada, usando o(s) byte(s) em pointer
void NRF::RX_ADDR_Px_setup(uint8_t RX_Pipe,uint8_t* pointer){
 80071f4:	b590      	push	{r4, r7, lr}
 80071f6:	b087      	sub	sp, #28
 80071f8:	af00      	add	r7, sp, #0
 80071fa:	60f8      	str	r0, [r7, #12]
 80071fc:	460b      	mov	r3, r1
 80071fe:	607a      	str	r2, [r7, #4]
 8007200:	72fb      	strb	r3, [r7, #11]
	if(RX_Pipe == RX_Pipe_0)
 8007202:	7afb      	ldrb	r3, [r7, #11]
 8007204:	2b00      	cmp	r3, #0
 8007206:	d104      	bne.n	8007212 <_ZN3NRF16RX_ADDR_Px_setupEhPh+0x1e>
		RX_ADDR_P0_setup(pointer);
 8007208:	68f8      	ldr	r0, [r7, #12]
 800720a:	6879      	ldr	r1, [r7, #4]
 800720c:	f000 f824 	bl	8007258 <_ZN3NRF16RX_ADDR_P0_setupEPh>
 8007210:	e01d      	b.n	800724e <_ZN3NRF16RX_ADDR_Px_setupEhPh+0x5a>
	else if(RX_Pipe == RX_Pipe_1)
 8007212:	7afb      	ldrb	r3, [r7, #11]
 8007214:	2b01      	cmp	r3, #1
 8007216:	d104      	bne.n	8007222 <_ZN3NRF16RX_ADDR_Px_setupEhPh+0x2e>
		RX_ADDR_P1_setup(pointer);
 8007218:	68f8      	ldr	r0, [r7, #12]
 800721a:	6879      	ldr	r1, [r7, #4]
 800721c:	f000 f852 	bl	80072c4 <_ZN3NRF16RX_ADDR_P1_setupEPh>
 8007220:	e015      	b.n	800724e <_ZN3NRF16RX_ADDR_Px_setupEhPh+0x5a>
	else{
		//TODO:melhorar a portabilidade, adicionar constantes com o endereo de cada registrador
		W_REGISTER(0x0a+RX_Pipe,1,pointer);
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	681c      	ldr	r4, [r3, #0]
 8007228:	7afb      	ldrb	r3, [r7, #11]
 800722a:	330a      	adds	r3, #10
 800722c:	b2db      	uxtb	r3, r3
 800722e:	68f8      	ldr	r0, [r7, #12]
 8007230:	4619      	mov	r1, r3
 8007232:	2201      	movs	r2, #1
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	47a0      	blx	r4

		int i;
		for (i=0;i<0xffff;i++);
 8007238:	2300      	movs	r3, #0
 800723a:	617b      	str	r3, [r7, #20]
 800723c:	e002      	b.n	8007244 <_ZN3NRF16RX_ADDR_Px_setupEhPh+0x50>
 800723e:	697b      	ldr	r3, [r7, #20]
 8007240:	3301      	adds	r3, #1
 8007242:	617b      	str	r3, [r7, #20]
 8007244:	697a      	ldr	r2, [r7, #20]
 8007246:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 800724a:	429a      	cmp	r2, r3
 800724c:	ddf7      	ble.n	800723e <_ZN3NRF16RX_ADDR_Px_setupEhPh+0x4a>
	}
	return;
 800724e:	bf00      	nop
}//WORKED!
 8007250:	371c      	adds	r7, #28
 8007252:	46bd      	mov	sp, r7
 8007254:	bd90      	pop	{r4, r7, pc}
 8007256:	bf00      	nop

08007258 <_ZN3NRF16RX_ADDR_P0_setupEPh>:

//preenche o registrador RX_ADDR_P0 com os bytes em pointer, usa o nmero de bytes especificado por SETUP_AW
void NRF::RX_ADDR_P0_setup(uint8_t* pointer){
 8007258:	b590      	push	{r4, r7, lr}
 800725a:	b085      	sub	sp, #20
 800725c:	af00      	add	r7, sp, #0
 800725e:	6078      	str	r0, [r7, #4]
 8007260:	6039      	str	r1, [r7, #0]
	uint8_t size;
	//TODO:melhorar a portabilidade, adicionar constantes com o endereo de cada registrador
	R_REGISTER(0x03,1,&size);//l SETUP_AW e armazena em size (OBS:SETUP_AW armazena armazena address_width - 2)
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	3304      	adds	r3, #4
 8007268:	681c      	ldr	r4, [r3, #0]
 800726a:	f107 030b 	add.w	r3, r7, #11
 800726e:	6878      	ldr	r0, [r7, #4]
 8007270:	2103      	movs	r1, #3
 8007272:	2201      	movs	r2, #1
 8007274:	47a0      	blx	r4

	//corrige os valores de size lidos
	if(size == AW_3_bytes)
 8007276:	7afb      	ldrb	r3, [r7, #11]
 8007278:	2b01      	cmp	r3, #1
 800727a:	d101      	bne.n	8007280 <_ZN3NRF16RX_ADDR_P0_setupEPh+0x28>
		size = 3;
 800727c:	2303      	movs	r3, #3
 800727e:	72fb      	strb	r3, [r7, #11]
	if(size == AW_4_bytes)
 8007280:	7afb      	ldrb	r3, [r7, #11]
 8007282:	2b02      	cmp	r3, #2
 8007284:	d101      	bne.n	800728a <_ZN3NRF16RX_ADDR_P0_setupEPh+0x32>
		size = 4;
 8007286:	2304      	movs	r3, #4
 8007288:	72fb      	strb	r3, [r7, #11]
	if(size == AW_5_bytes)
 800728a:	7afb      	ldrb	r3, [r7, #11]
 800728c:	2b03      	cmp	r3, #3
 800728e:	d101      	bne.n	8007294 <_ZN3NRF16RX_ADDR_P0_setupEPh+0x3c>
		size = 5;
 8007290:	2305      	movs	r3, #5
 8007292:	72fb      	strb	r3, [r7, #11]
	//TODO:melhorar a portabilidade, adicionar constantes com o endereo de cada registrador
	W_REGISTER(0x0a,size,pointer);
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	681c      	ldr	r4, [r3, #0]
 800729a:	7afb      	ldrb	r3, [r7, #11]
 800729c:	6878      	ldr	r0, [r7, #4]
 800729e:	210a      	movs	r1, #10
 80072a0:	461a      	mov	r2, r3
 80072a2:	683b      	ldr	r3, [r7, #0]
 80072a4:	47a0      	blx	r4
	for (int i=0;i<0xffff;i++);
 80072a6:	2300      	movs	r3, #0
 80072a8:	60fb      	str	r3, [r7, #12]
 80072aa:	e002      	b.n	80072b2 <_ZN3NRF16RX_ADDR_P0_setupEPh+0x5a>
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	3301      	adds	r3, #1
 80072b0:	60fb      	str	r3, [r7, #12]
 80072b2:	68fa      	ldr	r2, [r7, #12]
 80072b4:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 80072b8:	429a      	cmp	r2, r3
 80072ba:	ddf7      	ble.n	80072ac <_ZN3NRF16RX_ADDR_P0_setupEPh+0x54>
	return;
 80072bc:	bf00      	nop
}//WORKED!
 80072be:	3714      	adds	r7, #20
 80072c0:	46bd      	mov	sp, r7
 80072c2:	bd90      	pop	{r4, r7, pc}

080072c4 <_ZN3NRF16RX_ADDR_P1_setupEPh>:

//preenche o registrador RX_ADDR_P1 com os bytes em pointer, usa o nmero de bytes especificado por SETUP_AW
void NRF::RX_ADDR_P1_setup(uint8_t* pointer){
 80072c4:	b590      	push	{r4, r7, lr}
 80072c6:	b085      	sub	sp, #20
 80072c8:	af00      	add	r7, sp, #0
 80072ca:	6078      	str	r0, [r7, #4]
 80072cc:	6039      	str	r1, [r7, #0]
	uint8_t size;
	//TODO:melhorar a portabilidade, adicionar constantes com o endereo de cada registrador
	R_REGISTER(0x03,1,&size);//l SETUP_AW e armazena em size (OBS:SETUP_AW armazena armazena address_width - 2)
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	3304      	adds	r3, #4
 80072d4:	681c      	ldr	r4, [r3, #0]
 80072d6:	f107 030b 	add.w	r3, r7, #11
 80072da:	6878      	ldr	r0, [r7, #4]
 80072dc:	2103      	movs	r1, #3
 80072de:	2201      	movs	r2, #1
 80072e0:	47a0      	blx	r4

	//corrige os valores de size lidos
	if(size == AW_3_bytes)
 80072e2:	7afb      	ldrb	r3, [r7, #11]
 80072e4:	2b01      	cmp	r3, #1
 80072e6:	d101      	bne.n	80072ec <_ZN3NRF16RX_ADDR_P1_setupEPh+0x28>
		size = 3;
 80072e8:	2303      	movs	r3, #3
 80072ea:	72fb      	strb	r3, [r7, #11]
	if(size == AW_4_bytes)
 80072ec:	7afb      	ldrb	r3, [r7, #11]
 80072ee:	2b02      	cmp	r3, #2
 80072f0:	d101      	bne.n	80072f6 <_ZN3NRF16RX_ADDR_P1_setupEPh+0x32>
		size = 4;
 80072f2:	2304      	movs	r3, #4
 80072f4:	72fb      	strb	r3, [r7, #11]
	if(size == AW_5_bytes)
 80072f6:	7afb      	ldrb	r3, [r7, #11]
 80072f8:	2b03      	cmp	r3, #3
 80072fa:	d101      	bne.n	8007300 <_ZN3NRF16RX_ADDR_P1_setupEPh+0x3c>
		size = 5;
 80072fc:	2305      	movs	r3, #5
 80072fe:	72fb      	strb	r3, [r7, #11]
	//TODO:melhorar a portabilidade, adicionar constantes com o endereo de cada registrador
	W_REGISTER(0x0b,size,pointer);
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	681c      	ldr	r4, [r3, #0]
 8007306:	7afb      	ldrb	r3, [r7, #11]
 8007308:	6878      	ldr	r0, [r7, #4]
 800730a:	210b      	movs	r1, #11
 800730c:	461a      	mov	r2, r3
 800730e:	683b      	ldr	r3, [r7, #0]
 8007310:	47a0      	blx	r4
	for (int i=0;i<0xffff;i++);
 8007312:	2300      	movs	r3, #0
 8007314:	60fb      	str	r3, [r7, #12]
 8007316:	e002      	b.n	800731e <_ZN3NRF16RX_ADDR_P1_setupEPh+0x5a>
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	3301      	adds	r3, #1
 800731c:	60fb      	str	r3, [r7, #12]
 800731e:	68fa      	ldr	r2, [r7, #12]
 8007320:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8007324:	429a      	cmp	r2, r3
 8007326:	ddf7      	ble.n	8007318 <_ZN3NRF16RX_ADDR_P1_setupEPh+0x54>
	return;
 8007328:	bf00      	nop
}//WORKED!
 800732a:	3714      	adds	r7, #20
 800732c:	46bd      	mov	sp, r7
 800732e:	bd90      	pop	{r4, r7, pc}

08007330 <_ZN3NRF14RX_PW_Px_setupEhh>:

//escreve o registrador RX_PW_Px correspondente a pipe, grava payload_width
void NRF::RX_PW_Px_setup(uint8_t RX_Pipe, uint8_t payload_width){
 8007330:	b590      	push	{r4, r7, lr}
 8007332:	b085      	sub	sp, #20
 8007334:	af00      	add	r7, sp, #0
 8007336:	6078      	str	r0, [r7, #4]
 8007338:	4613      	mov	r3, r2
 800733a:	460a      	mov	r2, r1
 800733c:	70fa      	strb	r2, [r7, #3]
 800733e:	70bb      	strb	r3, [r7, #2]
	uint8_t pw = payload_width;
 8007340:	78bb      	ldrb	r3, [r7, #2]
 8007342:	72fb      	strb	r3, [r7, #11]

	//TODO:melhorar a portabilidade, adicionar constantes com o endereo de cada registrador
	W_REGISTER(0x11+RX_Pipe,1,&pw);
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	681c      	ldr	r4, [r3, #0]
 800734a:	78fb      	ldrb	r3, [r7, #3]
 800734c:	3311      	adds	r3, #17
 800734e:	b2da      	uxtb	r2, r3
 8007350:	f107 030b 	add.w	r3, r7, #11
 8007354:	6878      	ldr	r0, [r7, #4]
 8007356:	4611      	mov	r1, r2
 8007358:	2201      	movs	r2, #1
 800735a:	47a0      	blx	r4
	for (int i=0;i<0xffff;i++);
 800735c:	2300      	movs	r3, #0
 800735e:	60fb      	str	r3, [r7, #12]
 8007360:	e002      	b.n	8007368 <_ZN3NRF14RX_PW_Px_setupEhh+0x38>
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	3301      	adds	r3, #1
 8007366:	60fb      	str	r3, [r7, #12]
 8007368:	68fa      	ldr	r2, [r7, #12]
 800736a:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 800736e:	429a      	cmp	r2, r3
 8007370:	ddf7      	ble.n	8007362 <_ZN3NRF14RX_PW_Px_setupEhh+0x32>
	return;
 8007372:	bf00      	nop
}//WORKED!
 8007374:	3714      	adds	r7, #20
 8007376:	46bd      	mov	sp, r7
 8007378:	bd90      	pop	{r4, r7, pc}
 800737a:	bf00      	nop

0800737c <_ZN3NRF10DATA_READYEv>:

//retorna 1 se o NRF24 recebeu alguma coisa, retorna 0 se ainda no recebeu nada
uint8_t NRF::DATA_READY(void){
 800737c:	b590      	push	{r4, r7, lr}
 800737e:	b085      	sub	sp, #20
 8007380:	af00      	add	r7, sp, #0
 8007382:	6078      	str	r0, [r7, #4]
	uint8_t rx_empty=0;
 8007384:	2300      	movs	r3, #0
 8007386:	73fb      	strb	r3, [r7, #15]

	R_REGISTER(0x17,1,&rx_empty);
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	3304      	adds	r3, #4
 800738e:	681c      	ldr	r4, [r3, #0]
 8007390:	f107 030f 	add.w	r3, r7, #15
 8007394:	6878      	ldr	r0, [r7, #4]
 8007396:	2117      	movs	r1, #23
 8007398:	2201      	movs	r2, #1
 800739a:	47a0      	blx	r4
	rx_empty &= RX_EMPTY_MASK;
 800739c:	7bfb      	ldrb	r3, [r7, #15]
 800739e:	f003 0301 	and.w	r3, r3, #1
 80073a2:	b2db      	uxtb	r3, r3
 80073a4:	73fb      	strb	r3, [r7, #15]
	R_REGISTER(0x07,1,&rx_dr);
	for (i=0;i<0xffff;i++);
	rx_dr &= RX_DR_MASK;*/

//	if(rx_dr || !rx_empty){
	if(!rx_empty){//TODO: contornar o problema de no conseguir resetar flag RX_DR
 80073a6:	7bfb      	ldrb	r3, [r7, #15]
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d101      	bne.n	80073b0 <_ZN3NRF10DATA_READYEv+0x34>
		return 1;
 80073ac:	2301      	movs	r3, #1
 80073ae:	e000      	b.n	80073b2 <_ZN3NRF10DATA_READYEv+0x36>
	}
	else
		return 0;
 80073b0:	2300      	movs	r3, #0
}
 80073b2:	4618      	mov	r0, r3
 80073b4:	3714      	adds	r7, #20
 80073b6:	46bd      	mov	sp, r7
 80073b8:	bd90      	pop	{r4, r7, pc}
 80073ba:	bf00      	nop

080073bc <_ZN3NRF12start_listenEv>:
	ASSERT_CE(RESET);

	return TRANSMITTED();
}

void NRF::start_listen(){
 80073bc:	b580      	push	{r7, lr}
 80073be:	b082      	sub	sp, #8
 80073c0:	af00      	add	r7, sp, #0
 80073c2:	6078      	str	r0, [r7, #4]
	ASSERT_CE(SET);
 80073c4:	6878      	ldr	r0, [r7, #4]
 80073c6:	2101      	movs	r1, #1
 80073c8:	f7ff fd92 	bl	8006ef0 <_ZN3NRF9ASSERT_CEEi>
	return;
 80073cc:	bf00      	nop
}
 80073ce:	3708      	adds	r7, #8
 80073d0:	46bd      	mov	sp, r7
 80073d2:	bd80      	pop	{r7, pc}

080073d4 <_ZN3NRF7RECEIVEEPh>:
	return;
}

//data: ponteiro para os bytes a serem transmitidos; size: nmero de bytes a enviar
//retorna 1 se o NRF24 enviou alguma coisa(recebeu o ACK, caso esteja habilitado), retorna 0 se ainda no conseguiu enviar(ou no recebeu o ACK, caso esteja habilitado)
uint8_t NRF::RECEIVE(uint8_t* data){
 80073d4:	b590      	push	{r4, r7, lr}
 80073d6:	b087      	sub	sp, #28
 80073d8:	af00      	add	r7, sp, #0
 80073da:	6078      	str	r0, [r7, #4]
 80073dc:	6039      	str	r1, [r7, #0]
	//start_listen();//TODO: SHOULD I REMOVE THIS?
	//passa aqui

	while(!DATA_READY());
 80073de:	bf00      	nop
 80073e0:	6878      	ldr	r0, [r7, #4]
 80073e2:	f7ff ffcb 	bl	800737c <_ZN3NRF10DATA_READYEv>
 80073e6:	4603      	mov	r3, r0
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	bf14      	ite	ne
 80073ec:	2300      	movne	r3, #0
 80073ee:	2301      	moveq	r3, #1
 80073f0:	b2db      	uxtb	r3, r3
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d1f4      	bne.n	80073e0 <_ZN3NRF7RECEIVEEPh+0xc>
	//espera at receber algo

	READ_RX_FIFO(data);
 80073f6:	6878      	ldr	r0, [r7, #4]
 80073f8:	6839      	ldr	r1, [r7, #0]
 80073fa:	f000 f833 	bl	8007464 <_ZN3NRF12READ_RX_FIFOEPh>

	uint8_t status;
	R_REGISTER(0x07,1,&status);
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	3304      	adds	r3, #4
 8007404:	681c      	ldr	r4, [r3, #0]
 8007406:	f107 030f 	add.w	r3, r7, #15
 800740a:	6878      	ldr	r0, [r7, #4]
 800740c:	2107      	movs	r1, #7
 800740e:	2201      	movs	r2, #1
 8007410:	47a0      	blx	r4
	for (int i=0;i<0xffff;i++);
 8007412:	2300      	movs	r3, #0
 8007414:	617b      	str	r3, [r7, #20]
 8007416:	e002      	b.n	800741e <_ZN3NRF7RECEIVEEPh+0x4a>
 8007418:	697b      	ldr	r3, [r7, #20]
 800741a:	3301      	adds	r3, #1
 800741c:	617b      	str	r3, [r7, #20]
 800741e:	697a      	ldr	r2, [r7, #20]
 8007420:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8007424:	429a      	cmp	r2, r3
 8007426:	ddf7      	ble.n	8007418 <_ZN3NRF7RECEIVEEPh+0x44>

	//reseta a IRQ, conforme a product specification
	status |= RX_DR_MASK;
 8007428:	7bfb      	ldrb	r3, [r7, #15]
 800742a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800742e:	b2db      	uxtb	r3, r3
 8007430:	73fb      	strb	r3, [r7, #15]
	W_REGISTER(0x07,1,&status);
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	681c      	ldr	r4, [r3, #0]
 8007438:	f107 030f 	add.w	r3, r7, #15
 800743c:	6878      	ldr	r0, [r7, #4]
 800743e:	2107      	movs	r1, #7
 8007440:	2201      	movs	r2, #1
 8007442:	47a0      	blx	r4
	for (int i=0;i<0xffff;i++);
 8007444:	2300      	movs	r3, #0
 8007446:	613b      	str	r3, [r7, #16]
 8007448:	e002      	b.n	8007450 <_ZN3NRF7RECEIVEEPh+0x7c>
 800744a:	693b      	ldr	r3, [r7, #16]
 800744c:	3301      	adds	r3, #1
 800744e:	613b      	str	r3, [r7, #16]
 8007450:	693a      	ldr	r2, [r7, #16]
 8007452:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8007456:	429a      	cmp	r2, r3
 8007458:	ddf7      	ble.n	800744a <_ZN3NRF7RECEIVEEPh+0x76>

	return 1;
 800745a:	2301      	movs	r3, #1
}
 800745c:	4618      	mov	r0, r3
 800745e:	371c      	adds	r7, #28
 8007460:	46bd      	mov	sp, r7
 8007462:	bd90      	pop	{r4, r7, pc}

08007464 <_ZN3NRF12READ_RX_FIFOEPh>:

//l a payload no topo da RX_FIFO
//pointer: local aonde a mensagem ser gravada
void NRF::READ_RX_FIFO(uint8_t* pointer){
 8007464:	b590      	push	{r4, r7, lr}
 8007466:	b08b      	sub	sp, #44	; 0x2c
 8007468:	af02      	add	r7, sp, #8
 800746a:	6078      	str	r0, [r7, #4]
 800746c:	6039      	str	r1, [r7, #0]
	//descobre qual pipe recebeu o pacote
	uint8_t RX_Pipe = GET_PIPE_FOR_READING();
 800746e:	6878      	ldr	r0, [r7, #4]
 8007470:	f000 f864 	bl	800753c <_ZN3NRF20GET_PIPE_FOR_READINGEv>
 8007474:	4603      	mov	r3, r0
 8007476:	73fb      	strb	r3, [r7, #15]

	//TODO:fix NRF_R_RX_PAYLOAD()
	//l o RX_PW_Px correspondente quela pipe
	uint8_t payload_length;
	R_REGISTER(0x11+RX_Pipe,1,&payload_length);
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	3304      	adds	r3, #4
 800747e:	681c      	ldr	r4, [r3, #0]
 8007480:	7bfb      	ldrb	r3, [r7, #15]
 8007482:	3311      	adds	r3, #17
 8007484:	b2da      	uxtb	r2, r3
 8007486:	f107 030e 	add.w	r3, r7, #14
 800748a:	6878      	ldr	r0, [r7, #4]
 800748c:	4611      	mov	r1, r2
 800748e:	2201      	movs	r2, #1
 8007490:	47a0      	blx	r4
	for (int i=0;i<0xffff;i++);
 8007492:	2300      	movs	r3, #0
 8007494:	61fb      	str	r3, [r7, #28]
 8007496:	e002      	b.n	800749e <_ZN3NRF12READ_RX_FIFOEPh+0x3a>
 8007498:	69fb      	ldr	r3, [r7, #28]
 800749a:	3301      	adds	r3, #1
 800749c:	61fb      	str	r3, [r7, #28]
 800749e:	69fa      	ldr	r2, [r7, #28]
 80074a0:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 80074a4:	429a      	cmp	r2, r3
 80074a6:	ddf7      	ble.n	8007498 <_ZN3NRF12READ_RX_FIFOEPh+0x34>

	CMD(0x61,payload_length,0x00,pointer);//comando R_RX_PLD
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	f103 02bc 	add.w	r2, r3, #188	; 0xbc
 80074ae:	7bbb      	ldrb	r3, [r7, #14]
 80074b0:	6839      	ldr	r1, [r7, #0]
 80074b2:	9100      	str	r1, [sp, #0]
 80074b4:	4610      	mov	r0, r2
 80074b6:	2161      	movs	r1, #97	; 0x61
 80074b8:	461a      	mov	r2, r3
 80074ba:	2300      	movs	r3, #0
 80074bc:	f7ff f8f2 	bl	80066a4 <_ZN3SPI3CMDEhhPhS0_>
	for (int i=0;i<0xffff;i++);
 80074c0:	2300      	movs	r3, #0
 80074c2:	61bb      	str	r3, [r7, #24]
 80074c4:	e002      	b.n	80074cc <_ZN3NRF12READ_RX_FIFOEPh+0x68>
 80074c6:	69bb      	ldr	r3, [r7, #24]
 80074c8:	3301      	adds	r3, #1
 80074ca:	61bb      	str	r3, [r7, #24]
 80074cc:	69ba      	ldr	r2, [r7, #24]
 80074ce:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 80074d2:	429a      	cmp	r2, r3
 80074d4:	ddf7      	ble.n	80074c6 <_ZN3NRF12READ_RX_FIFOEPh+0x62>

	//TODO: importar modificao para o RX_unif_functions
	//reseta a flag RX_DR para que IRQ possa subir de novo
	uint8_t status;
	R_REGISTER(0x07,1,&status);
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	3304      	adds	r3, #4
 80074dc:	681c      	ldr	r4, [r3, #0]
 80074de:	f107 030d 	add.w	r3, r7, #13
 80074e2:	6878      	ldr	r0, [r7, #4]
 80074e4:	2107      	movs	r1, #7
 80074e6:	2201      	movs	r2, #1
 80074e8:	47a0      	blx	r4
	for (int i=0;i<0xffff;i++);
 80074ea:	2300      	movs	r3, #0
 80074ec:	617b      	str	r3, [r7, #20]
 80074ee:	e002      	b.n	80074f6 <_ZN3NRF12READ_RX_FIFOEPh+0x92>
 80074f0:	697b      	ldr	r3, [r7, #20]
 80074f2:	3301      	adds	r3, #1
 80074f4:	617b      	str	r3, [r7, #20]
 80074f6:	697a      	ldr	r2, [r7, #20]
 80074f8:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 80074fc:	429a      	cmp	r2, r3
 80074fe:	ddf7      	ble.n	80074f0 <_ZN3NRF12READ_RX_FIFOEPh+0x8c>

	status |= RX_DR_MASK;
 8007500:	7b7b      	ldrb	r3, [r7, #13]
 8007502:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007506:	b2db      	uxtb	r3, r3
 8007508:	737b      	strb	r3, [r7, #13]
	W_REGISTER(0x07,1,&status);//Write 1 to clear RX_DR bit.
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	681c      	ldr	r4, [r3, #0]
 8007510:	f107 030d 	add.w	r3, r7, #13
 8007514:	6878      	ldr	r0, [r7, #4]
 8007516:	2107      	movs	r1, #7
 8007518:	2201      	movs	r2, #1
 800751a:	47a0      	blx	r4

	for (int i=0;i<0xffff;i++);
 800751c:	2300      	movs	r3, #0
 800751e:	613b      	str	r3, [r7, #16]
 8007520:	e002      	b.n	8007528 <_ZN3NRF12READ_RX_FIFOEPh+0xc4>
 8007522:	693b      	ldr	r3, [r7, #16]
 8007524:	3301      	adds	r3, #1
 8007526:	613b      	str	r3, [r7, #16]
 8007528:	693a      	ldr	r2, [r7, #16]
 800752a:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 800752e:	429a      	cmp	r2, r3
 8007530:	ddf7      	ble.n	8007522 <_ZN3NRF12READ_RX_FIFOEPh+0xbe>
	return;
 8007532:	bf00      	nop
}
 8007534:	3724      	adds	r7, #36	; 0x24
 8007536:	46bd      	mov	sp, r7
 8007538:	bd90      	pop	{r4, r7, pc}
 800753a:	bf00      	nop

0800753c <_ZN3NRF20GET_PIPE_FOR_READINGEv>:

//retorna a pipe que recebeu o pacote disponvel para leitura
uint8_t NRF::GET_PIPE_FOR_READING(void){
 800753c:	b580      	push	{r7, lr}
 800753e:	b084      	sub	sp, #16
 8007540:	af00      	add	r7, sp, #0
 8007542:	6078      	str	r0, [r7, #4]
	uint8_t status = NOP();
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	33bc      	adds	r3, #188	; 0xbc
 8007548:	4618      	mov	r0, r3
 800754a:	f7ff f9a9 	bl	80068a0 <_ZN3SPI3NOPEv>
 800754e:	4603      	mov	r3, r0
 8007550:	73fb      	strb	r3, [r7, #15]
	uint8_t pipe_number = (status && RX_P_NO_MASK) >> 1;
 8007552:	2300      	movs	r3, #0
 8007554:	73bb      	strb	r3, [r7, #14]
	return  pipe_number;
 8007556:	7bbb      	ldrb	r3, [r7, #14]
}
 8007558:	4618      	mov	r0, r3
 800755a:	3710      	adds	r7, #16
 800755c:	46bd      	mov	sp, r7
 800755e:	bd80      	pop	{r7, pc}

08007560 <_ZN3NRF12RX_configureEv>:

//produz uma  struct de  configurao com "valores default"
void NRF::RX_configure(){
 8007560:	b580      	push	{r7, lr}
 8007562:	b090      	sub	sp, #64	; 0x40
 8007564:	af00      	add	r7, sp, #0
 8007566:	6078      	str	r0, [r7, #4]
	uint8_t myAddress[]={0xe7,0xe7,0xe7,0xe7,0xe7};
 8007568:	4a10      	ldr	r2, [pc, #64]	; (80075ac <_ZN3NRF12RX_configureEv+0x4c>)
 800756a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800756e:	6810      	ldr	r0, [r2, #0]
 8007570:	6018      	str	r0, [r3, #0]
 8007572:	7912      	ldrb	r2, [r2, #4]
 8007574:	711a      	strb	r2, [r3, #4]

	config_Struct configuration;
	configuration.AW_x_bytes=AW_5_bytes;
 8007576:	2303      	movs	r3, #3
 8007578:	73fb      	strb	r3, [r7, #15]
	configuration.ENAA_Px=ENAA_Disable_All_Pipes;
 800757a:	2300      	movs	r3, #0
 800757c:	737b      	strb	r3, [r7, #13]
	configuration.ERX_Px=ERX_P0;
 800757e:	2301      	movs	r3, #1
 8007580:	73bb      	strb	r3, [r7, #14]
	configuration.RETR_ARC_and_ARD=RETR_ARC_DISABLE_RETRANSMIT;//TODO: alterar AutoACK option
 8007582:	2300      	movs	r3, #0
 8007584:	743b      	strb	r3, [r7, #16]
	configuration.RF_SETUP=RF_SETUP_Data_Rate_2Mbps;
 8007586:	2308      	movs	r3, #8
 8007588:	747b      	strb	r3, [r7, #17]
	configuration.channel=0x02;
 800758a:	2302      	movs	r3, #2
 800758c:	733b      	strb	r3, [r7, #12]
	configuration.RX_ADDR_P0=myAddress;
 800758e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8007592:	623b      	str	r3, [r7, #32]
	configuration.payload_width_pipe_0=5;
 8007594:	2305      	movs	r3, #5
 8007596:	763b      	strb	r3, [r7, #24]

	RX_configure(&configuration);
 8007598:	f107 030c 	add.w	r3, r7, #12
 800759c:	6878      	ldr	r0, [r7, #4]
 800759e:	4619      	mov	r1, r3
 80075a0:	f000 f806 	bl	80075b0 <_ZN3NRF12RX_configureEP13config_Struct>

	return;
 80075a4:	bf00      	nop
}
 80075a6:	3740      	adds	r7, #64	; 0x40
 80075a8:	46bd      	mov	sp, r7
 80075aa:	bd80      	pop	{r7, pc}
 80075ac:	0800a924 	.word	0x0800a924

080075b0 <_ZN3NRF12RX_configureEP13config_Struct>:

//recebe uma struct de configurao do modo de recepo e altera os valores do registradores correspondentes
//TODO: incluir a configurao dos endereo da(s) pipe(s)
void NRF::RX_configure(config_Struct* pointer){
 80075b0:	b580      	push	{r7, lr}
 80075b2:	b086      	sub	sp, #24
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	6078      	str	r0, [r7, #4]
 80075b8:	6039      	str	r1, [r7, #0]
	stdbyI_to_RX(pointer->channel);//writes CONFIG and RF_CH registers
 80075ba:	683b      	ldr	r3, [r7, #0]
 80075bc:	781b      	ldrb	r3, [r3, #0]
 80075be:	6878      	ldr	r0, [r7, #4]
 80075c0:	4619      	mov	r1, r3
 80075c2:	f7ff fd19 	bl	8006ff8 <_ZN3NRF12stdbyI_to_RXEh>

	EN_AA_setup(pointer->ENAA_Px);
 80075c6:	683b      	ldr	r3, [r7, #0]
 80075c8:	785b      	ldrb	r3, [r3, #1]
 80075ca:	6878      	ldr	r0, [r7, #4]
 80075cc:	4619      	mov	r1, r3
 80075ce:	f7ff fd51 	bl	8007074 <_ZN3NRF11EN_AA_setupEh>

	EN_RXADDR_setup(pointer->ERX_Px);
 80075d2:	683b      	ldr	r3, [r7, #0]
 80075d4:	789b      	ldrb	r3, [r3, #2]
 80075d6:	6878      	ldr	r0, [r7, #4]
 80075d8:	4619      	mov	r1, r3
 80075da:	f7ff fd6b 	bl	80070b4 <_ZN3NRF15EN_RXADDR_setupEh>

	SETUP_AW_setup(pointer->AW_x_bytes);
 80075de:	683b      	ldr	r3, [r7, #0]
 80075e0:	78db      	ldrb	r3, [r3, #3]
 80075e2:	6878      	ldr	r0, [r7, #4]
 80075e4:	4619      	mov	r1, r3
 80075e6:	f7ff fd85 	bl	80070f4 <_ZN3NRF14SETUP_AW_setupEh>

	SETUP_RETR_setup(pointer->RETR_ARC_and_ARD);
 80075ea:	683b      	ldr	r3, [r7, #0]
 80075ec:	791b      	ldrb	r3, [r3, #4]
 80075ee:	6878      	ldr	r0, [r7, #4]
 80075f0:	4619      	mov	r1, r3
 80075f2:	f7ff fd9f 	bl	8007134 <_ZN3NRF16SETUP_RETR_setupEh>

	RF_SETUP_setup(pointer->RF_SETUP);
 80075f6:	683b      	ldr	r3, [r7, #0]
 80075f8:	795b      	ldrb	r3, [r3, #5]
 80075fa:	6878      	ldr	r0, [r7, #4]
 80075fc:	4619      	mov	r1, r3
 80075fe:	f7ff fdd9 	bl	80071b4 <_ZN3NRF14RF_SETUP_setupEh>

	//TODO: fazer a verificao de quais as pipes precisam ser configuradas e quais as payloads de cada uma
	uint8_t* payload_width_pointer = &(pointer->payload_width_pipe_0);
 8007602:	683b      	ldr	r3, [r7, #0]
 8007604:	330c      	adds	r3, #12
 8007606:	617b      	str	r3, [r7, #20]
	int i;
	for(i=RX_Pipe_0;i<=RX_Pipe_5;i++){
 8007608:	2300      	movs	r3, #0
 800760a:	613b      	str	r3, [r7, #16]
 800760c:	e018      	b.n	8007640 <_ZN3NRF12RX_configureEP13config_Struct+0x90>
		if((pointer->ERX_Px) & (1 << i)){//verifica se a pipe i est habilitada
 800760e:	683b      	ldr	r3, [r7, #0]
 8007610:	789b      	ldrb	r3, [r3, #2]
 8007612:	461a      	mov	r2, r3
 8007614:	693b      	ldr	r3, [r7, #16]
 8007616:	fa42 f303 	asr.w	r3, r2, r3
 800761a:	f003 0301 	and.w	r3, r3, #1
 800761e:	2b00      	cmp	r3, #0
 8007620:	d008      	beq.n	8007634 <_ZN3NRF12RX_configureEP13config_Struct+0x84>
			RX_PW_Px_setup(i, *payload_width_pointer);//configura o tamanho da payload da pipe i
 8007622:	693b      	ldr	r3, [r7, #16]
 8007624:	b2da      	uxtb	r2, r3
 8007626:	697b      	ldr	r3, [r7, #20]
 8007628:	781b      	ldrb	r3, [r3, #0]
 800762a:	6878      	ldr	r0, [r7, #4]
 800762c:	4611      	mov	r1, r2
 800762e:	461a      	mov	r2, r3
 8007630:	f7ff fe7e 	bl	8007330 <_ZN3NRF14RX_PW_Px_setupEhh>
		}
		payload_width_pointer++;//passa a apontar para a prxima varivel payload_width_pipe_x da struct
 8007634:	697b      	ldr	r3, [r7, #20]
 8007636:	3301      	adds	r3, #1
 8007638:	617b      	str	r3, [r7, #20]
	RF_SETUP_setup(pointer->RF_SETUP);

	//TODO: fazer a verificao de quais as pipes precisam ser configuradas e quais as payloads de cada uma
	uint8_t* payload_width_pointer = &(pointer->payload_width_pipe_0);
	int i;
	for(i=RX_Pipe_0;i<=RX_Pipe_5;i++){
 800763a:	693b      	ldr	r3, [r7, #16]
 800763c:	3301      	adds	r3, #1
 800763e:	613b      	str	r3, [r7, #16]
 8007640:	693b      	ldr	r3, [r7, #16]
 8007642:	2b05      	cmp	r3, #5
 8007644:	dde3      	ble.n	800760e <_ZN3NRF12RX_configureEP13config_Struct+0x5e>
			RX_PW_Px_setup(i, *payload_width_pointer);//configura o tamanho da payload da pipe i
		}
		payload_width_pointer++;//passa a apontar para a prxima varivel payload_width_pipe_x da struct
	}

	uint8_t** RX_ADDR_Px_pointer = &(pointer->RX_ADDR_P0);//RX_ADDR_Px_pointer  ponteiro para os RX_ADDR_Px
 8007646:	683b      	ldr	r3, [r7, #0]
 8007648:	3314      	adds	r3, #20
 800764a:	60fb      	str	r3, [r7, #12]

	//TODO: melhorar a implementao, para s escrever os registradores que realmente precisam ser configurados
	for(i=RX_Pipe_0;i<=RX_Pipe_5;i++){
 800764c:	2300      	movs	r3, #0
 800764e:	613b      	str	r3, [r7, #16]
 8007650:	e018      	b.n	8007684 <_ZN3NRF12RX_configureEP13config_Struct+0xd4>
		if((pointer->ERX_Px) & (1 << i)){//verifica se a pipe i est habilitada
 8007652:	683b      	ldr	r3, [r7, #0]
 8007654:	789b      	ldrb	r3, [r3, #2]
 8007656:	461a      	mov	r2, r3
 8007658:	693b      	ldr	r3, [r7, #16]
 800765a:	fa42 f303 	asr.w	r3, r2, r3
 800765e:	f003 0301 	and.w	r3, r3, #1
 8007662:	2b00      	cmp	r3, #0
 8007664:	d008      	beq.n	8007678 <_ZN3NRF12RX_configureEP13config_Struct+0xc8>
			RX_ADDR_Px_setup(i,*RX_ADDR_Px_pointer);//configura o endereo da pipe i
 8007666:	693b      	ldr	r3, [r7, #16]
 8007668:	b2da      	uxtb	r2, r3
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	6878      	ldr	r0, [r7, #4]
 8007670:	4611      	mov	r1, r2
 8007672:	461a      	mov	r2, r3
 8007674:	f7ff fdbe 	bl	80071f4 <_ZN3NRF16RX_ADDR_Px_setupEhPh>
		}
		RX_ADDR_Px_pointer++;//passa a apontar para o prximo RX_ADDR_Px da struct
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	3304      	adds	r3, #4
 800767c:	60fb      	str	r3, [r7, #12]
	}

	uint8_t** RX_ADDR_Px_pointer = &(pointer->RX_ADDR_P0);//RX_ADDR_Px_pointer  ponteiro para os RX_ADDR_Px

	//TODO: melhorar a implementao, para s escrever os registradores que realmente precisam ser configurados
	for(i=RX_Pipe_0;i<=RX_Pipe_5;i++){
 800767e:	693b      	ldr	r3, [r7, #16]
 8007680:	3301      	adds	r3, #1
 8007682:	613b      	str	r3, [r7, #16]
 8007684:	693b      	ldr	r3, [r7, #16]
 8007686:	2b05      	cmp	r3, #5
 8007688:	dde3      	ble.n	8007652 <_ZN3NRF12RX_configureEP13config_Struct+0xa2>
			RX_ADDR_Px_setup(i,*RX_ADDR_Px_pointer);//configura o endereo da pipe i
		}
		RX_ADDR_Px_pointer++;//passa a apontar para o prximo RX_ADDR_Px da struct
	}

	return;
 800768a:	bf00      	nop
}
 800768c:	3718      	adds	r7, #24
 800768e:	46bd      	mov	sp, r7
 8007690:	bd80      	pop	{r7, pc}
 8007692:	bf00      	nop

08007694 <_Z21TimingDelay_Decrementv>:
#include "stm32f4xx_gpio.h"

static __IO uint32_t TimingDelay;//nmero de ms que faltam

void TimingDelay_Decrement(void)
{
 8007694:	b480      	push	{r7}
 8007696:	af00      	add	r7, sp, #0
  if (TimingDelay != 0x00)
 8007698:	4b08      	ldr	r3, [pc, #32]	; (80076bc <_Z21TimingDelay_Decrementv+0x28>)
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	2b00      	cmp	r3, #0
 800769e:	bf0c      	ite	eq
 80076a0:	2300      	moveq	r3, #0
 80076a2:	2301      	movne	r3, #1
 80076a4:	b2db      	uxtb	r3, r3
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d004      	beq.n	80076b4 <_Z21TimingDelay_Decrementv+0x20>
  {
    TimingDelay--;
 80076aa:	4b04      	ldr	r3, [pc, #16]	; (80076bc <_Z21TimingDelay_Decrementv+0x28>)
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	1e5a      	subs	r2, r3, #1
 80076b0:	4b02      	ldr	r3, [pc, #8]	; (80076bc <_Z21TimingDelay_Decrementv+0x28>)
 80076b2:	601a      	str	r2, [r3, #0]

  }
}
 80076b4:	46bd      	mov	sp, r7
 80076b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ba:	4770      	bx	lr
 80076bc:	200001c4 	.word	0x200001c4

080076c0 <SysTick_Handler>:
 * para que seja tratado como cdigo C, gere  uma funo de mesmo nome, etc.
 * e  por que dava errado se adicionasse no stm32f4xx_it.h
 */
extern "C"{
	void SysTick_Handler(void)
	{
 80076c0:	b580      	push	{r7, lr}
 80076c2:	af00      	add	r7, sp, #0
		 TimingDelay_Decrement();
 80076c4:	f7ff ffe6 	bl	8007694 <_Z21TimingDelay_Decrementv>
	}
 80076c8:	bd80      	pop	{r7, pc}
 80076ca:	bf00      	nop

080076cc <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState>:
}

/*
 * Enables or disables the peripheral clock associated with GPIOx
 */
int GPIO_Clock_Cmd(GPIO_TypeDef* GPIOx, FunctionalState STATE){
 80076cc:	b580      	push	{r7, lr}
 80076ce:	b082      	sub	sp, #8
 80076d0:	af00      	add	r7, sp, #0
 80076d2:	6078      	str	r0, [r7, #4]
 80076d4:	460b      	mov	r3, r1
 80076d6:	70fb      	strb	r3, [r7, #3]
	if(!IS_GPIO_ALL_PERIPH(GPIOx)){
 80076d8:	687a      	ldr	r2, [r7, #4]
 80076da:	4b42      	ldr	r3, [pc, #264]	; (80077e4 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x118>)
 80076dc:	429a      	cmp	r2, r3
 80076de:	d022      	beq.n	8007726 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x5a>
 80076e0:	687a      	ldr	r2, [r7, #4]
 80076e2:	4b41      	ldr	r3, [pc, #260]	; (80077e8 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x11c>)
 80076e4:	429a      	cmp	r2, r3
 80076e6:	d01e      	beq.n	8007726 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x5a>
 80076e8:	687a      	ldr	r2, [r7, #4]
 80076ea:	4b40      	ldr	r3, [pc, #256]	; (80077ec <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x120>)
 80076ec:	429a      	cmp	r2, r3
 80076ee:	d01a      	beq.n	8007726 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x5a>
 80076f0:	687a      	ldr	r2, [r7, #4]
 80076f2:	4b3f      	ldr	r3, [pc, #252]	; (80077f0 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x124>)
 80076f4:	429a      	cmp	r2, r3
 80076f6:	d016      	beq.n	8007726 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x5a>
 80076f8:	687a      	ldr	r2, [r7, #4]
 80076fa:	4b3e      	ldr	r3, [pc, #248]	; (80077f4 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x128>)
 80076fc:	429a      	cmp	r2, r3
 80076fe:	d012      	beq.n	8007726 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x5a>
 8007700:	687a      	ldr	r2, [r7, #4]
 8007702:	4b3d      	ldr	r3, [pc, #244]	; (80077f8 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x12c>)
 8007704:	429a      	cmp	r2, r3
 8007706:	d00e      	beq.n	8007726 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x5a>
 8007708:	687a      	ldr	r2, [r7, #4]
 800770a:	4b3c      	ldr	r3, [pc, #240]	; (80077fc <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x130>)
 800770c:	429a      	cmp	r2, r3
 800770e:	d00a      	beq.n	8007726 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x5a>
 8007710:	687a      	ldr	r2, [r7, #4]
 8007712:	4b3b      	ldr	r3, [pc, #236]	; (8007800 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x134>)
 8007714:	429a      	cmp	r2, r3
 8007716:	d006      	beq.n	8007726 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x5a>
 8007718:	687a      	ldr	r2, [r7, #4]
 800771a:	4b3a      	ldr	r3, [pc, #232]	; (8007804 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x138>)
 800771c:	429a      	cmp	r2, r3
 800771e:	d002      	beq.n	8007726 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x5a>
		return -1;
 8007720:	f04f 33ff 	mov.w	r3, #4294967295
 8007724:	e05a      	b.n	80077dc <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x110>
	}

	//ENABLE the clock of GPIOx
	if(GPIOx == GPIOA){
 8007726:	687a      	ldr	r2, [r7, #4]
 8007728:	4b2e      	ldr	r3, [pc, #184]	; (80077e4 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x118>)
 800772a:	429a      	cmp	r2, r3
 800772c:	d105      	bne.n	800773a <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x6e>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, STATE);
 800772e:	78fb      	ldrb	r3, [r7, #3]
 8007730:	2001      	movs	r0, #1
 8007732:	4619      	mov	r1, r3
 8007734:	f002 facc 	bl	8009cd0 <RCC_AHB1PeriphClockCmd>
 8007738:	e04f      	b.n	80077da <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x10e>
	}else if(GPIOx == GPIOB){
 800773a:	687a      	ldr	r2, [r7, #4]
 800773c:	4b2a      	ldr	r3, [pc, #168]	; (80077e8 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x11c>)
 800773e:	429a      	cmp	r2, r3
 8007740:	d105      	bne.n	800774e <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x82>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, STATE);
 8007742:	78fb      	ldrb	r3, [r7, #3]
 8007744:	2002      	movs	r0, #2
 8007746:	4619      	mov	r1, r3
 8007748:	f002 fac2 	bl	8009cd0 <RCC_AHB1PeriphClockCmd>
 800774c:	e045      	b.n	80077da <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x10e>
	}else if(GPIOx == GPIOC){
 800774e:	687a      	ldr	r2, [r7, #4]
 8007750:	4b26      	ldr	r3, [pc, #152]	; (80077ec <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x120>)
 8007752:	429a      	cmp	r2, r3
 8007754:	d105      	bne.n	8007762 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x96>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, STATE);
 8007756:	78fb      	ldrb	r3, [r7, #3]
 8007758:	2004      	movs	r0, #4
 800775a:	4619      	mov	r1, r3
 800775c:	f002 fab8 	bl	8009cd0 <RCC_AHB1PeriphClockCmd>
 8007760:	e03b      	b.n	80077da <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x10e>
	}else if(GPIOx == GPIOD){
 8007762:	687a      	ldr	r2, [r7, #4]
 8007764:	4b22      	ldr	r3, [pc, #136]	; (80077f0 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x124>)
 8007766:	429a      	cmp	r2, r3
 8007768:	d105      	bne.n	8007776 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0xaa>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, STATE);
 800776a:	78fb      	ldrb	r3, [r7, #3]
 800776c:	2008      	movs	r0, #8
 800776e:	4619      	mov	r1, r3
 8007770:	f002 faae 	bl	8009cd0 <RCC_AHB1PeriphClockCmd>
 8007774:	e031      	b.n	80077da <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x10e>
	}else if(GPIOx == GPIOE){
 8007776:	687a      	ldr	r2, [r7, #4]
 8007778:	4b1e      	ldr	r3, [pc, #120]	; (80077f4 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x128>)
 800777a:	429a      	cmp	r2, r3
 800777c:	d105      	bne.n	800778a <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0xbe>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOE, STATE);
 800777e:	78fb      	ldrb	r3, [r7, #3]
 8007780:	2010      	movs	r0, #16
 8007782:	4619      	mov	r1, r3
 8007784:	f002 faa4 	bl	8009cd0 <RCC_AHB1PeriphClockCmd>
 8007788:	e027      	b.n	80077da <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x10e>
	}else if(GPIOx == GPIOF){
 800778a:	687a      	ldr	r2, [r7, #4]
 800778c:	4b1a      	ldr	r3, [pc, #104]	; (80077f8 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x12c>)
 800778e:	429a      	cmp	r2, r3
 8007790:	d105      	bne.n	800779e <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0xd2>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOF, STATE);
 8007792:	78fb      	ldrb	r3, [r7, #3]
 8007794:	2020      	movs	r0, #32
 8007796:	4619      	mov	r1, r3
 8007798:	f002 fa9a 	bl	8009cd0 <RCC_AHB1PeriphClockCmd>
 800779c:	e01d      	b.n	80077da <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x10e>
	}else if(GPIOx == GPIOG){
 800779e:	687a      	ldr	r2, [r7, #4]
 80077a0:	4b16      	ldr	r3, [pc, #88]	; (80077fc <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x130>)
 80077a2:	429a      	cmp	r2, r3
 80077a4:	d105      	bne.n	80077b2 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0xe6>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOG, STATE);
 80077a6:	78fb      	ldrb	r3, [r7, #3]
 80077a8:	2040      	movs	r0, #64	; 0x40
 80077aa:	4619      	mov	r1, r3
 80077ac:	f002 fa90 	bl	8009cd0 <RCC_AHB1PeriphClockCmd>
 80077b0:	e013      	b.n	80077da <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x10e>
	}else if(GPIOx == GPIOH){
 80077b2:	687a      	ldr	r2, [r7, #4]
 80077b4:	4b12      	ldr	r3, [pc, #72]	; (8007800 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x134>)
 80077b6:	429a      	cmp	r2, r3
 80077b8:	d105      	bne.n	80077c6 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0xfa>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOH, STATE);
 80077ba:	78fb      	ldrb	r3, [r7, #3]
 80077bc:	2080      	movs	r0, #128	; 0x80
 80077be:	4619      	mov	r1, r3
 80077c0:	f002 fa86 	bl	8009cd0 <RCC_AHB1PeriphClockCmd>
 80077c4:	e009      	b.n	80077da <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x10e>
	}else if(GPIOx == GPIOI){
 80077c6:	687a      	ldr	r2, [r7, #4]
 80077c8:	4b0e      	ldr	r3, [pc, #56]	; (8007804 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x138>)
 80077ca:	429a      	cmp	r2, r3
 80077cc:	d105      	bne.n	80077da <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x10e>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOI, STATE);
 80077ce:	78fb      	ldrb	r3, [r7, #3]
 80077d0:	f44f 7080 	mov.w	r0, #256	; 0x100
 80077d4:	4619      	mov	r1, r3
 80077d6:	f002 fa7b 	bl	8009cd0 <RCC_AHB1PeriphClockCmd>
	}
	return 0;
 80077da:	2300      	movs	r3, #0
}
 80077dc:	4618      	mov	r0, r3
 80077de:	3708      	adds	r7, #8
 80077e0:	46bd      	mov	sp, r7
 80077e2:	bd80      	pop	{r7, pc}
 80077e4:	40020000 	.word	0x40020000
 80077e8:	40020400 	.word	0x40020400
 80077ec:	40020800 	.word	0x40020800
 80077f0:	40020c00 	.word	0x40020c00
 80077f4:	40021000 	.word	0x40021000
 80077f8:	40021400 	.word	0x40021400
 80077fc:	40021800 	.word	0x40021800
 8007800:	40021c00 	.word	0x40021c00
 8007804:	40022000 	.word	0x40022000

08007808 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState>:

/*
 * Enables or disables the peripheral clock associated with SPIx
 */
int SPI_Clock_Cmd(SPI_TypeDef* SPIx, FunctionalState STATE){
 8007808:	b580      	push	{r7, lr}
 800780a:	b082      	sub	sp, #8
 800780c:	af00      	add	r7, sp, #0
 800780e:	6078      	str	r0, [r7, #4]
 8007810:	460b      	mov	r3, r1
 8007812:	70fb      	strb	r3, [r7, #3]
	if(!IS_SPI_ALL_PERIPH(SPIx)){
 8007814:	687a      	ldr	r2, [r7, #4]
 8007816:	4b30      	ldr	r3, [pc, #192]	; (80078d8 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xd0>)
 8007818:	429a      	cmp	r2, r3
 800781a:	d016      	beq.n	800784a <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0x42>
 800781c:	687a      	ldr	r2, [r7, #4]
 800781e:	4b2f      	ldr	r3, [pc, #188]	; (80078dc <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xd4>)
 8007820:	429a      	cmp	r2, r3
 8007822:	d012      	beq.n	800784a <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0x42>
 8007824:	687a      	ldr	r2, [r7, #4]
 8007826:	4b2e      	ldr	r3, [pc, #184]	; (80078e0 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xd8>)
 8007828:	429a      	cmp	r2, r3
 800782a:	d00e      	beq.n	800784a <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0x42>
 800782c:	687a      	ldr	r2, [r7, #4]
 800782e:	4b2d      	ldr	r3, [pc, #180]	; (80078e4 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xdc>)
 8007830:	429a      	cmp	r2, r3
 8007832:	d00a      	beq.n	800784a <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0x42>
 8007834:	687a      	ldr	r2, [r7, #4]
 8007836:	4b2c      	ldr	r3, [pc, #176]	; (80078e8 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xe0>)
 8007838:	429a      	cmp	r2, r3
 800783a:	d006      	beq.n	800784a <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0x42>
 800783c:	687a      	ldr	r2, [r7, #4]
 800783e:	4b2b      	ldr	r3, [pc, #172]	; (80078ec <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xe4>)
 8007840:	429a      	cmp	r2, r3
 8007842:	d002      	beq.n	800784a <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0x42>
		return -1;
 8007844:	f04f 33ff 	mov.w	r3, #4294967295
 8007848:	e041      	b.n	80078ce <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xc6>
	}

	if(SPIx == SPI1){
 800784a:	687a      	ldr	r2, [r7, #4]
 800784c:	4b22      	ldr	r3, [pc, #136]	; (80078d8 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xd0>)
 800784e:	429a      	cmp	r2, r3
 8007850:	d106      	bne.n	8007860 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0x58>
		RCC_APB2PeriphClockCmd(RCC_APB2Periph_SPI1,STATE);
 8007852:	78fb      	ldrb	r3, [r7, #3]
 8007854:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8007858:	4619      	mov	r1, r3
 800785a:	f002 fa75 	bl	8009d48 <RCC_APB2PeriphClockCmd>
 800785e:	e035      	b.n	80078cc <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xc4>
	}else if(SPIx == SPI2){
 8007860:	687a      	ldr	r2, [r7, #4]
 8007862:	4b1e      	ldr	r3, [pc, #120]	; (80078dc <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xd4>)
 8007864:	429a      	cmp	r2, r3
 8007866:	d106      	bne.n	8007876 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0x6e>
		RCC_APB1PeriphClockCmd(RCC_APB1Periph_SPI2,STATE);
 8007868:	78fb      	ldrb	r3, [r7, #3]
 800786a:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800786e:	4619      	mov	r1, r3
 8007870:	f002 fa4c 	bl	8009d0c <RCC_APB1PeriphClockCmd>
 8007874:	e02a      	b.n	80078cc <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xc4>
	}else if(SPIx == SPI3){
 8007876:	687a      	ldr	r2, [r7, #4]
 8007878:	4b19      	ldr	r3, [pc, #100]	; (80078e0 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xd8>)
 800787a:	429a      	cmp	r2, r3
 800787c:	d106      	bne.n	800788c <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0x84>
		RCC_APB1PeriphClockCmd(RCC_APB1Periph_SPI3,STATE);
 800787e:	78fb      	ldrb	r3, [r7, #3]
 8007880:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8007884:	4619      	mov	r1, r3
 8007886:	f002 fa41 	bl	8009d0c <RCC_APB1PeriphClockCmd>
 800788a:	e01f      	b.n	80078cc <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xc4>
	}else if(SPIx == SPI4){
 800788c:	687a      	ldr	r2, [r7, #4]
 800788e:	4b15      	ldr	r3, [pc, #84]	; (80078e4 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xdc>)
 8007890:	429a      	cmp	r2, r3
 8007892:	d106      	bne.n	80078a2 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0x9a>
		RCC_APB2PeriphClockCmd(RCC_APB2Periph_SPI4,STATE);
 8007894:	78fb      	ldrb	r3, [r7, #3]
 8007896:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800789a:	4619      	mov	r1, r3
 800789c:	f002 fa54 	bl	8009d48 <RCC_APB2PeriphClockCmd>
 80078a0:	e014      	b.n	80078cc <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xc4>
	}else if(SPIx == SPI5){
 80078a2:	687a      	ldr	r2, [r7, #4]
 80078a4:	4b10      	ldr	r3, [pc, #64]	; (80078e8 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xe0>)
 80078a6:	429a      	cmp	r2, r3
 80078a8:	d106      	bne.n	80078b8 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xb0>
		RCC_APB2PeriphClockCmd(RCC_APB2Periph_SPI5,STATE);
 80078aa:	78fb      	ldrb	r3, [r7, #3]
 80078ac:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80078b0:	4619      	mov	r1, r3
 80078b2:	f002 fa49 	bl	8009d48 <RCC_APB2PeriphClockCmd>
 80078b6:	e009      	b.n	80078cc <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xc4>
	}else if(SPIx == SPI6){
 80078b8:	687a      	ldr	r2, [r7, #4]
 80078ba:	4b0c      	ldr	r3, [pc, #48]	; (80078ec <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xe4>)
 80078bc:	429a      	cmp	r2, r3
 80078be:	d105      	bne.n	80078cc <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xc4>
		RCC_APB2PeriphClockCmd(RCC_APB2Periph_SPI6,STATE);
 80078c0:	78fb      	ldrb	r3, [r7, #3]
 80078c2:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 80078c6:	4619      	mov	r1, r3
 80078c8:	f002 fa3e 	bl	8009d48 <RCC_APB2PeriphClockCmd>
	}

	return 0;
 80078cc:	2300      	movs	r3, #0
}
 80078ce:	4618      	mov	r0, r3
 80078d0:	3708      	adds	r7, #8
 80078d2:	46bd      	mov	sp, r7
 80078d4:	bd80      	pop	{r7, pc}
 80078d6:	bf00      	nop
 80078d8:	40013000 	.word	0x40013000
 80078dc:	40003800 	.word	0x40003800
 80078e0:	40003c00 	.word	0x40003c00
 80078e4:	40013400 	.word	0x40013400
 80078e8:	40015000 	.word	0x40015000
 80078ec:	40015400 	.word	0x40015400

080078f0 <_Z14GPIO_PinSourcet>:

//retorna a constante GPIO_PinSource correspondente ao GPIO_Pin dado
uint16_t GPIO_PinSource(uint16_t GPIO_Pin){
 80078f0:	b480      	push	{r7}
 80078f2:	b083      	sub	sp, #12
 80078f4:	af00      	add	r7, sp, #0
 80078f6:	4603      	mov	r3, r0
 80078f8:	80fb      	strh	r3, [r7, #6]
	if(!IS_GPIO_PIN(GPIO_Pin)){
 80078fa:	88fb      	ldrh	r3, [r7, #6]
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d102      	bne.n	8007906 <_Z14GPIO_PinSourcet+0x16>
		return 0xFFFF;
 8007900:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007904:	e057      	b.n	80079b6 <_Z14GPIO_PinSourcet+0xc6>
	}

	if(GPIO_Pin == GPIO_Pin_0){
 8007906:	88fb      	ldrh	r3, [r7, #6]
 8007908:	2b01      	cmp	r3, #1
 800790a:	d101      	bne.n	8007910 <_Z14GPIO_PinSourcet+0x20>
		return GPIO_PinSource0;
 800790c:	2300      	movs	r3, #0
 800790e:	e052      	b.n	80079b6 <_Z14GPIO_PinSourcet+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_1){
 8007910:	88fb      	ldrh	r3, [r7, #6]
 8007912:	2b02      	cmp	r3, #2
 8007914:	d101      	bne.n	800791a <_Z14GPIO_PinSourcet+0x2a>
		return GPIO_PinSource1;
 8007916:	2301      	movs	r3, #1
 8007918:	e04d      	b.n	80079b6 <_Z14GPIO_PinSourcet+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_2){
 800791a:	88fb      	ldrh	r3, [r7, #6]
 800791c:	2b04      	cmp	r3, #4
 800791e:	d101      	bne.n	8007924 <_Z14GPIO_PinSourcet+0x34>
		return GPIO_PinSource2;
 8007920:	2302      	movs	r3, #2
 8007922:	e048      	b.n	80079b6 <_Z14GPIO_PinSourcet+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_3){
 8007924:	88fb      	ldrh	r3, [r7, #6]
 8007926:	2b08      	cmp	r3, #8
 8007928:	d101      	bne.n	800792e <_Z14GPIO_PinSourcet+0x3e>
		return GPIO_PinSource3;
 800792a:	2303      	movs	r3, #3
 800792c:	e043      	b.n	80079b6 <_Z14GPIO_PinSourcet+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_4){
 800792e:	88fb      	ldrh	r3, [r7, #6]
 8007930:	2b10      	cmp	r3, #16
 8007932:	d101      	bne.n	8007938 <_Z14GPIO_PinSourcet+0x48>
		return GPIO_PinSource4;
 8007934:	2304      	movs	r3, #4
 8007936:	e03e      	b.n	80079b6 <_Z14GPIO_PinSourcet+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_5){
 8007938:	88fb      	ldrh	r3, [r7, #6]
 800793a:	2b20      	cmp	r3, #32
 800793c:	d101      	bne.n	8007942 <_Z14GPIO_PinSourcet+0x52>
		return GPIO_PinSource5;
 800793e:	2305      	movs	r3, #5
 8007940:	e039      	b.n	80079b6 <_Z14GPIO_PinSourcet+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_6){
 8007942:	88fb      	ldrh	r3, [r7, #6]
 8007944:	2b40      	cmp	r3, #64	; 0x40
 8007946:	d101      	bne.n	800794c <_Z14GPIO_PinSourcet+0x5c>
		return GPIO_PinSource6;
 8007948:	2306      	movs	r3, #6
 800794a:	e034      	b.n	80079b6 <_Z14GPIO_PinSourcet+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_7){
 800794c:	88fb      	ldrh	r3, [r7, #6]
 800794e:	2b80      	cmp	r3, #128	; 0x80
 8007950:	d101      	bne.n	8007956 <_Z14GPIO_PinSourcet+0x66>
		return GPIO_PinSource7;
 8007952:	2307      	movs	r3, #7
 8007954:	e02f      	b.n	80079b6 <_Z14GPIO_PinSourcet+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_8){
 8007956:	88fb      	ldrh	r3, [r7, #6]
 8007958:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800795c:	d101      	bne.n	8007962 <_Z14GPIO_PinSourcet+0x72>
		return GPIO_PinSource8;
 800795e:	2308      	movs	r3, #8
 8007960:	e029      	b.n	80079b6 <_Z14GPIO_PinSourcet+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_9){
 8007962:	88fb      	ldrh	r3, [r7, #6]
 8007964:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007968:	d101      	bne.n	800796e <_Z14GPIO_PinSourcet+0x7e>
		return GPIO_PinSource9;
 800796a:	2309      	movs	r3, #9
 800796c:	e023      	b.n	80079b6 <_Z14GPIO_PinSourcet+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_10){
 800796e:	88fb      	ldrh	r3, [r7, #6]
 8007970:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007974:	d101      	bne.n	800797a <_Z14GPIO_PinSourcet+0x8a>
		return GPIO_PinSource10;
 8007976:	230a      	movs	r3, #10
 8007978:	e01d      	b.n	80079b6 <_Z14GPIO_PinSourcet+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_11){
 800797a:	88fb      	ldrh	r3, [r7, #6]
 800797c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007980:	d101      	bne.n	8007986 <_Z14GPIO_PinSourcet+0x96>
		return GPIO_PinSource11;
 8007982:	230b      	movs	r3, #11
 8007984:	e017      	b.n	80079b6 <_Z14GPIO_PinSourcet+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_12){
 8007986:	88fb      	ldrh	r3, [r7, #6]
 8007988:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800798c:	d101      	bne.n	8007992 <_Z14GPIO_PinSourcet+0xa2>
		return GPIO_PinSource12;
 800798e:	230c      	movs	r3, #12
 8007990:	e011      	b.n	80079b6 <_Z14GPIO_PinSourcet+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_13){
 8007992:	88fb      	ldrh	r3, [r7, #6]
 8007994:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007998:	d101      	bne.n	800799e <_Z14GPIO_PinSourcet+0xae>
		return GPIO_PinSource13;
 800799a:	230d      	movs	r3, #13
 800799c:	e00b      	b.n	80079b6 <_Z14GPIO_PinSourcet+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_14){
 800799e:	88fb      	ldrh	r3, [r7, #6]
 80079a0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80079a4:	d101      	bne.n	80079aa <_Z14GPIO_PinSourcet+0xba>
		return GPIO_PinSource14;
 80079a6:	230e      	movs	r3, #14
 80079a8:	e005      	b.n	80079b6 <_Z14GPIO_PinSourcet+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_15){
 80079aa:	88fb      	ldrh	r3, [r7, #6]
 80079ac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80079b0:	d101      	bne.n	80079b6 <_Z14GPIO_PinSourcet+0xc6>
		return GPIO_PinSource15;
 80079b2:	230f      	movs	r3, #15
 80079b4:	e7ff      	b.n	80079b6 <_Z14GPIO_PinSourcet+0xc6>
	}
}
 80079b6:	4618      	mov	r0, r3
 80079b8:	370c      	adds	r7, #12
 80079ba:	46bd      	mov	sp, r7
 80079bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c0:	4770      	bx	lr
 80079c2:	bf00      	nop

080079c4 <_Z12GPIO_AF_SPIxP11SPI_TypeDef>:

uint8_t GPIO_AF_SPIx(SPI_TypeDef* SPIx){
 80079c4:	b480      	push	{r7}
 80079c6:	b083      	sub	sp, #12
 80079c8:	af00      	add	r7, sp, #0
 80079ca:	6078      	str	r0, [r7, #4]
	if(!IS_SPI_ALL_PERIPH(SPIx)){
 80079cc:	687a      	ldr	r2, [r7, #4]
 80079ce:	4b21      	ldr	r3, [pc, #132]	; (8007a54 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x90>)
 80079d0:	429a      	cmp	r2, r3
 80079d2:	d015      	beq.n	8007a00 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x3c>
 80079d4:	687a      	ldr	r2, [r7, #4]
 80079d6:	4b20      	ldr	r3, [pc, #128]	; (8007a58 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x94>)
 80079d8:	429a      	cmp	r2, r3
 80079da:	d011      	beq.n	8007a00 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x3c>
 80079dc:	687a      	ldr	r2, [r7, #4]
 80079de:	4b1f      	ldr	r3, [pc, #124]	; (8007a5c <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x98>)
 80079e0:	429a      	cmp	r2, r3
 80079e2:	d00d      	beq.n	8007a00 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x3c>
 80079e4:	687a      	ldr	r2, [r7, #4]
 80079e6:	4b1e      	ldr	r3, [pc, #120]	; (8007a60 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x9c>)
 80079e8:	429a      	cmp	r2, r3
 80079ea:	d009      	beq.n	8007a00 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x3c>
 80079ec:	687a      	ldr	r2, [r7, #4]
 80079ee:	4b1d      	ldr	r3, [pc, #116]	; (8007a64 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0xa0>)
 80079f0:	429a      	cmp	r2, r3
 80079f2:	d005      	beq.n	8007a00 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x3c>
 80079f4:	687a      	ldr	r2, [r7, #4]
 80079f6:	4b1c      	ldr	r3, [pc, #112]	; (8007a68 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0xa4>)
 80079f8:	429a      	cmp	r2, r3
 80079fa:	d001      	beq.n	8007a00 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x3c>
		return 0xFF;
 80079fc:	23ff      	movs	r3, #255	; 0xff
 80079fe:	e023      	b.n	8007a48 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x84>
	}

	if(SPIx == SPI1){
 8007a00:	687a      	ldr	r2, [r7, #4]
 8007a02:	4b14      	ldr	r3, [pc, #80]	; (8007a54 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x90>)
 8007a04:	429a      	cmp	r2, r3
 8007a06:	d101      	bne.n	8007a0c <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x48>
		return GPIO_AF_SPI1;
 8007a08:	2305      	movs	r3, #5
 8007a0a:	e01d      	b.n	8007a48 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x84>
	}else if(SPIx == SPI2){
 8007a0c:	687a      	ldr	r2, [r7, #4]
 8007a0e:	4b12      	ldr	r3, [pc, #72]	; (8007a58 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x94>)
 8007a10:	429a      	cmp	r2, r3
 8007a12:	d101      	bne.n	8007a18 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x54>
		return GPIO_AF_SPI2;
 8007a14:	2305      	movs	r3, #5
 8007a16:	e017      	b.n	8007a48 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x84>
	}else if(SPIx == SPI3){
 8007a18:	687a      	ldr	r2, [r7, #4]
 8007a1a:	4b10      	ldr	r3, [pc, #64]	; (8007a5c <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x98>)
 8007a1c:	429a      	cmp	r2, r3
 8007a1e:	d101      	bne.n	8007a24 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x60>
		return GPIO_AF_SPI3;
 8007a20:	2306      	movs	r3, #6
 8007a22:	e011      	b.n	8007a48 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x84>
	}else if(SPIx == SPI4){
 8007a24:	687a      	ldr	r2, [r7, #4]
 8007a26:	4b0e      	ldr	r3, [pc, #56]	; (8007a60 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x9c>)
 8007a28:	429a      	cmp	r2, r3
 8007a2a:	d101      	bne.n	8007a30 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x6c>
		return GPIO_AF_SPI4;
 8007a2c:	2305      	movs	r3, #5
 8007a2e:	e00b      	b.n	8007a48 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x84>
	}else if(SPIx == SPI5){
 8007a30:	687a      	ldr	r2, [r7, #4]
 8007a32:	4b0c      	ldr	r3, [pc, #48]	; (8007a64 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0xa0>)
 8007a34:	429a      	cmp	r2, r3
 8007a36:	d101      	bne.n	8007a3c <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x78>
		return GPIO_AF_SPI5;
 8007a38:	2305      	movs	r3, #5
 8007a3a:	e005      	b.n	8007a48 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x84>
	}else if(SPIx == SPI6){
 8007a3c:	687a      	ldr	r2, [r7, #4]
 8007a3e:	4b0a      	ldr	r3, [pc, #40]	; (8007a68 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0xa4>)
 8007a40:	429a      	cmp	r2, r3
 8007a42:	d101      	bne.n	8007a48 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x84>
		return GPIO_AF_SPI6;
 8007a44:	2305      	movs	r3, #5
 8007a46:	e7ff      	b.n	8007a48 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x84>
	}
}
 8007a48:	4618      	mov	r0, r3
 8007a4a:	370c      	adds	r7, #12
 8007a4c:	46bd      	mov	sp, r7
 8007a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a52:	4770      	bx	lr
 8007a54:	40013000 	.word	0x40013000
 8007a58:	40003800 	.word	0x40003800
 8007a5c:	40003c00 	.word	0x40003c00
 8007a60:	40013400 	.word	0x40013400
 8007a64:	40015000 	.word	0x40015000
 8007a68:	40015400 	.word	0x40015400

08007a6c <_Z10EXTIx_IRQnt>:

IRQn_Type EXTIx_IRQn(uint16_t GPIO_Pin){
 8007a6c:	b480      	push	{r7}
 8007a6e:	b083      	sub	sp, #12
 8007a70:	af00      	add	r7, sp, #0
 8007a72:	4603      	mov	r3, r0
 8007a74:	80fb      	strh	r3, [r7, #6]

	if(!IS_GPIO_PIN(GPIO_Pin)){
 8007a76:	88fb      	ldrh	r3, [r7, #6]
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d101      	bne.n	8007a80 <_Z10EXTIx_IRQnt+0x14>
		return UsageFault_IRQn;
 8007a7c:	23f6      	movs	r3, #246	; 0xf6
 8007a7e:	e058      	b.n	8007b32 <_Z10EXTIx_IRQnt+0xc6>
	}

	if(GPIO_Pin == GPIO_Pin_0){
 8007a80:	88fb      	ldrh	r3, [r7, #6]
 8007a82:	2b01      	cmp	r3, #1
 8007a84:	d101      	bne.n	8007a8a <_Z10EXTIx_IRQnt+0x1e>
		return EXTI0_IRQn;
 8007a86:	2306      	movs	r3, #6
 8007a88:	e053      	b.n	8007b32 <_Z10EXTIx_IRQnt+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_1){
 8007a8a:	88fb      	ldrh	r3, [r7, #6]
 8007a8c:	2b02      	cmp	r3, #2
 8007a8e:	d101      	bne.n	8007a94 <_Z10EXTIx_IRQnt+0x28>
		return EXTI1_IRQn;
 8007a90:	2307      	movs	r3, #7
 8007a92:	e04e      	b.n	8007b32 <_Z10EXTIx_IRQnt+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_2){
 8007a94:	88fb      	ldrh	r3, [r7, #6]
 8007a96:	2b04      	cmp	r3, #4
 8007a98:	d101      	bne.n	8007a9e <_Z10EXTIx_IRQnt+0x32>
		return EXTI2_IRQn;
 8007a9a:	2308      	movs	r3, #8
 8007a9c:	e049      	b.n	8007b32 <_Z10EXTIx_IRQnt+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_3){
 8007a9e:	88fb      	ldrh	r3, [r7, #6]
 8007aa0:	2b08      	cmp	r3, #8
 8007aa2:	d101      	bne.n	8007aa8 <_Z10EXTIx_IRQnt+0x3c>
		return EXTI3_IRQn;
 8007aa4:	2309      	movs	r3, #9
 8007aa6:	e044      	b.n	8007b32 <_Z10EXTIx_IRQnt+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_4){
 8007aa8:	88fb      	ldrh	r3, [r7, #6]
 8007aaa:	2b10      	cmp	r3, #16
 8007aac:	d101      	bne.n	8007ab2 <_Z10EXTIx_IRQnt+0x46>
		return EXTI4_IRQn;
 8007aae:	230a      	movs	r3, #10
 8007ab0:	e03f      	b.n	8007b32 <_Z10EXTIx_IRQnt+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_5){
 8007ab2:	88fb      	ldrh	r3, [r7, #6]
 8007ab4:	2b20      	cmp	r3, #32
 8007ab6:	d101      	bne.n	8007abc <_Z10EXTIx_IRQnt+0x50>
		return EXTI9_5_IRQn;
 8007ab8:	2317      	movs	r3, #23
 8007aba:	e03a      	b.n	8007b32 <_Z10EXTIx_IRQnt+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_6){
 8007abc:	88fb      	ldrh	r3, [r7, #6]
 8007abe:	2b40      	cmp	r3, #64	; 0x40
 8007ac0:	d101      	bne.n	8007ac6 <_Z10EXTIx_IRQnt+0x5a>
		return EXTI9_5_IRQn;
 8007ac2:	2317      	movs	r3, #23
 8007ac4:	e035      	b.n	8007b32 <_Z10EXTIx_IRQnt+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_7){
 8007ac6:	88fb      	ldrh	r3, [r7, #6]
 8007ac8:	2b80      	cmp	r3, #128	; 0x80
 8007aca:	d101      	bne.n	8007ad0 <_Z10EXTIx_IRQnt+0x64>
		return EXTI9_5_IRQn;
 8007acc:	2317      	movs	r3, #23
 8007ace:	e030      	b.n	8007b32 <_Z10EXTIx_IRQnt+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_8){
 8007ad0:	88fb      	ldrh	r3, [r7, #6]
 8007ad2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007ad6:	d101      	bne.n	8007adc <_Z10EXTIx_IRQnt+0x70>
		return EXTI9_5_IRQn;
 8007ad8:	2317      	movs	r3, #23
 8007ada:	e02a      	b.n	8007b32 <_Z10EXTIx_IRQnt+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_9){
 8007adc:	88fb      	ldrh	r3, [r7, #6]
 8007ade:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007ae2:	d101      	bne.n	8007ae8 <_Z10EXTIx_IRQnt+0x7c>
		return EXTI9_5_IRQn;
 8007ae4:	2317      	movs	r3, #23
 8007ae6:	e024      	b.n	8007b32 <_Z10EXTIx_IRQnt+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_10){
 8007ae8:	88fb      	ldrh	r3, [r7, #6]
 8007aea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007aee:	d101      	bne.n	8007af4 <_Z10EXTIx_IRQnt+0x88>
		return EXTI15_10_IRQn;
 8007af0:	2328      	movs	r3, #40	; 0x28
 8007af2:	e01e      	b.n	8007b32 <_Z10EXTIx_IRQnt+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_11){
 8007af4:	88fb      	ldrh	r3, [r7, #6]
 8007af6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007afa:	d101      	bne.n	8007b00 <_Z10EXTIx_IRQnt+0x94>
		return EXTI15_10_IRQn;
 8007afc:	2328      	movs	r3, #40	; 0x28
 8007afe:	e018      	b.n	8007b32 <_Z10EXTIx_IRQnt+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_12){
 8007b00:	88fb      	ldrh	r3, [r7, #6]
 8007b02:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007b06:	d101      	bne.n	8007b0c <_Z10EXTIx_IRQnt+0xa0>
		return EXTI15_10_IRQn;
 8007b08:	2328      	movs	r3, #40	; 0x28
 8007b0a:	e012      	b.n	8007b32 <_Z10EXTIx_IRQnt+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_13){
 8007b0c:	88fb      	ldrh	r3, [r7, #6]
 8007b0e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007b12:	d101      	bne.n	8007b18 <_Z10EXTIx_IRQnt+0xac>
		return EXTI15_10_IRQn;
 8007b14:	2328      	movs	r3, #40	; 0x28
 8007b16:	e00c      	b.n	8007b32 <_Z10EXTIx_IRQnt+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_14){
 8007b18:	88fb      	ldrh	r3, [r7, #6]
 8007b1a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007b1e:	d101      	bne.n	8007b24 <_Z10EXTIx_IRQnt+0xb8>
		return EXTI15_10_IRQn;
 8007b20:	2328      	movs	r3, #40	; 0x28
 8007b22:	e006      	b.n	8007b32 <_Z10EXTIx_IRQnt+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_15){
 8007b24:	88fb      	ldrh	r3, [r7, #6]
 8007b26:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007b2a:	d101      	bne.n	8007b30 <_Z10EXTIx_IRQnt+0xc4>
		return EXTI15_10_IRQn;
 8007b2c:	2328      	movs	r3, #40	; 0x28
 8007b2e:	e000      	b.n	8007b32 <_Z10EXTIx_IRQnt+0xc6>
 8007b30:	e000      	b.n	8007b34 <_Z10EXTIx_IRQnt+0xc8>
 8007b32:	b25b      	sxtb	r3, r3
	}
}
 8007b34:	4618      	mov	r0, r3
 8007b36:	370c      	adds	r7, #12
 8007b38:	46bd      	mov	sp, r7
 8007b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b3e:	4770      	bx	lr

08007b40 <_Z9EXTI_Linet>:

uint32_t EXTI_Line(uint16_t GPIO_Pin){
 8007b40:	b480      	push	{r7}
 8007b42:	b083      	sub	sp, #12
 8007b44:	af00      	add	r7, sp, #0
 8007b46:	4603      	mov	r3, r0
 8007b48:	80fb      	strh	r3, [r7, #6]
	if(!IS_GPIO_PIN(GPIO_Pin)){
 8007b4a:	88fb      	ldrh	r3, [r7, #6]
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d101      	bne.n	8007b54 <_Z9EXTI_Linet+0x14>
		return 0x00;
 8007b50:	2300      	movs	r3, #0
 8007b52:	e05f      	b.n	8007c14 <_Z9EXTI_Linet+0xd4>
	}

	if(GPIO_Pin == GPIO_Pin_0){
 8007b54:	88fb      	ldrh	r3, [r7, #6]
 8007b56:	2b01      	cmp	r3, #1
 8007b58:	d101      	bne.n	8007b5e <_Z9EXTI_Linet+0x1e>
		return EXTI_Line0;
 8007b5a:	2301      	movs	r3, #1
 8007b5c:	e05a      	b.n	8007c14 <_Z9EXTI_Linet+0xd4>
	}else if(GPIO_Pin == GPIO_Pin_1){
 8007b5e:	88fb      	ldrh	r3, [r7, #6]
 8007b60:	2b02      	cmp	r3, #2
 8007b62:	d101      	bne.n	8007b68 <_Z9EXTI_Linet+0x28>
		return EXTI_Line1;
 8007b64:	2302      	movs	r3, #2
 8007b66:	e055      	b.n	8007c14 <_Z9EXTI_Linet+0xd4>
	}else if(GPIO_Pin == GPIO_Pin_2){
 8007b68:	88fb      	ldrh	r3, [r7, #6]
 8007b6a:	2b04      	cmp	r3, #4
 8007b6c:	d101      	bne.n	8007b72 <_Z9EXTI_Linet+0x32>
		return EXTI_Line2;
 8007b6e:	2304      	movs	r3, #4
 8007b70:	e050      	b.n	8007c14 <_Z9EXTI_Linet+0xd4>
	}else if(GPIO_Pin == GPIO_Pin_3){
 8007b72:	88fb      	ldrh	r3, [r7, #6]
 8007b74:	2b08      	cmp	r3, #8
 8007b76:	d101      	bne.n	8007b7c <_Z9EXTI_Linet+0x3c>
		return EXTI_Line3;
 8007b78:	2308      	movs	r3, #8
 8007b7a:	e04b      	b.n	8007c14 <_Z9EXTI_Linet+0xd4>
	}else if(GPIO_Pin == GPIO_Pin_4){
 8007b7c:	88fb      	ldrh	r3, [r7, #6]
 8007b7e:	2b10      	cmp	r3, #16
 8007b80:	d101      	bne.n	8007b86 <_Z9EXTI_Linet+0x46>
		return EXTI_Line4;
 8007b82:	2310      	movs	r3, #16
 8007b84:	e046      	b.n	8007c14 <_Z9EXTI_Linet+0xd4>
	}else if(GPIO_Pin == GPIO_Pin_5){
 8007b86:	88fb      	ldrh	r3, [r7, #6]
 8007b88:	2b20      	cmp	r3, #32
 8007b8a:	d101      	bne.n	8007b90 <_Z9EXTI_Linet+0x50>
		return EXTI_Line5;
 8007b8c:	2320      	movs	r3, #32
 8007b8e:	e041      	b.n	8007c14 <_Z9EXTI_Linet+0xd4>
	}else if(GPIO_Pin == GPIO_Pin_6){
 8007b90:	88fb      	ldrh	r3, [r7, #6]
 8007b92:	2b40      	cmp	r3, #64	; 0x40
 8007b94:	d101      	bne.n	8007b9a <_Z9EXTI_Linet+0x5a>
		return EXTI_Line6;
 8007b96:	2340      	movs	r3, #64	; 0x40
 8007b98:	e03c      	b.n	8007c14 <_Z9EXTI_Linet+0xd4>
	}else if(GPIO_Pin == GPIO_Pin_7){
 8007b9a:	88fb      	ldrh	r3, [r7, #6]
 8007b9c:	2b80      	cmp	r3, #128	; 0x80
 8007b9e:	d101      	bne.n	8007ba4 <_Z9EXTI_Linet+0x64>
		return EXTI_Line7;
 8007ba0:	2380      	movs	r3, #128	; 0x80
 8007ba2:	e037      	b.n	8007c14 <_Z9EXTI_Linet+0xd4>
	}else if(GPIO_Pin == GPIO_Pin_8){
 8007ba4:	88fb      	ldrh	r3, [r7, #6]
 8007ba6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007baa:	d102      	bne.n	8007bb2 <_Z9EXTI_Linet+0x72>
		return EXTI_Line8;
 8007bac:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007bb0:	e030      	b.n	8007c14 <_Z9EXTI_Linet+0xd4>
	}else if(GPIO_Pin == GPIO_Pin_9){
 8007bb2:	88fb      	ldrh	r3, [r7, #6]
 8007bb4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007bb8:	d102      	bne.n	8007bc0 <_Z9EXTI_Linet+0x80>
		return EXTI_Line9;
 8007bba:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007bbe:	e029      	b.n	8007c14 <_Z9EXTI_Linet+0xd4>
	}else if(GPIO_Pin == GPIO_Pin_10){
 8007bc0:	88fb      	ldrh	r3, [r7, #6]
 8007bc2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007bc6:	d102      	bne.n	8007bce <_Z9EXTI_Linet+0x8e>
		return EXTI_Line10;
 8007bc8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007bcc:	e022      	b.n	8007c14 <_Z9EXTI_Linet+0xd4>
	}else if(GPIO_Pin == GPIO_Pin_11){
 8007bce:	88fb      	ldrh	r3, [r7, #6]
 8007bd0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007bd4:	d102      	bne.n	8007bdc <_Z9EXTI_Linet+0x9c>
		return EXTI_Line11;
 8007bd6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007bda:	e01b      	b.n	8007c14 <_Z9EXTI_Linet+0xd4>
	}else if(GPIO_Pin == GPIO_Pin_12){
 8007bdc:	88fb      	ldrh	r3, [r7, #6]
 8007bde:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007be2:	d102      	bne.n	8007bea <_Z9EXTI_Linet+0xaa>
		return EXTI_Line12;
 8007be4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007be8:	e014      	b.n	8007c14 <_Z9EXTI_Linet+0xd4>
	}else if(GPIO_Pin == GPIO_Pin_13){
 8007bea:	88fb      	ldrh	r3, [r7, #6]
 8007bec:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007bf0:	d102      	bne.n	8007bf8 <_Z9EXTI_Linet+0xb8>
		return EXTI_Line13;
 8007bf2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8007bf6:	e00d      	b.n	8007c14 <_Z9EXTI_Linet+0xd4>
	}else if(GPIO_Pin == GPIO_Pin_14){
 8007bf8:	88fb      	ldrh	r3, [r7, #6]
 8007bfa:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007bfe:	d102      	bne.n	8007c06 <_Z9EXTI_Linet+0xc6>
		return EXTI_Line14;
 8007c00:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8007c04:	e006      	b.n	8007c14 <_Z9EXTI_Linet+0xd4>
	}else if(GPIO_Pin == GPIO_Pin_15){
 8007c06:	88fb      	ldrh	r3, [r7, #6]
 8007c08:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007c0c:	d102      	bne.n	8007c14 <_Z9EXTI_Linet+0xd4>
		return EXTI_Line15;
 8007c0e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007c12:	e7ff      	b.n	8007c14 <_Z9EXTI_Linet+0xd4>
	}
}
 8007c14:	4618      	mov	r0, r3
 8007c16:	370c      	adds	r7, #12
 8007c18:	46bd      	mov	sp, r7
 8007c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c1e:	4770      	bx	lr

08007c20 <_Z15EXTI_PortSourceP12GPIO_TypeDef>:

uint8_t EXTI_PortSource(GPIO_TypeDef* GPIOx){
 8007c20:	b480      	push	{r7}
 8007c22:	b083      	sub	sp, #12
 8007c24:	af00      	add	r7, sp, #0
 8007c26:	6078      	str	r0, [r7, #4]
	if(!IS_GPIO_ALL_PERIPH(GPIOx)){
 8007c28:	687a      	ldr	r2, [r7, #4]
 8007c2a:	4b30      	ldr	r3, [pc, #192]	; (8007cec <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xcc>)
 8007c2c:	429a      	cmp	r2, r3
 8007c2e:	d021      	beq.n	8007c74 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0x54>
 8007c30:	687a      	ldr	r2, [r7, #4]
 8007c32:	4b2f      	ldr	r3, [pc, #188]	; (8007cf0 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xd0>)
 8007c34:	429a      	cmp	r2, r3
 8007c36:	d01d      	beq.n	8007c74 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0x54>
 8007c38:	687a      	ldr	r2, [r7, #4]
 8007c3a:	4b2e      	ldr	r3, [pc, #184]	; (8007cf4 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xd4>)
 8007c3c:	429a      	cmp	r2, r3
 8007c3e:	d019      	beq.n	8007c74 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0x54>
 8007c40:	687a      	ldr	r2, [r7, #4]
 8007c42:	4b2d      	ldr	r3, [pc, #180]	; (8007cf8 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xd8>)
 8007c44:	429a      	cmp	r2, r3
 8007c46:	d015      	beq.n	8007c74 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0x54>
 8007c48:	687a      	ldr	r2, [r7, #4]
 8007c4a:	4b2c      	ldr	r3, [pc, #176]	; (8007cfc <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xdc>)
 8007c4c:	429a      	cmp	r2, r3
 8007c4e:	d011      	beq.n	8007c74 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0x54>
 8007c50:	687a      	ldr	r2, [r7, #4]
 8007c52:	4b2b      	ldr	r3, [pc, #172]	; (8007d00 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xe0>)
 8007c54:	429a      	cmp	r2, r3
 8007c56:	d00d      	beq.n	8007c74 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0x54>
 8007c58:	687a      	ldr	r2, [r7, #4]
 8007c5a:	4b2a      	ldr	r3, [pc, #168]	; (8007d04 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xe4>)
 8007c5c:	429a      	cmp	r2, r3
 8007c5e:	d009      	beq.n	8007c74 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0x54>
 8007c60:	687a      	ldr	r2, [r7, #4]
 8007c62:	4b29      	ldr	r3, [pc, #164]	; (8007d08 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xe8>)
 8007c64:	429a      	cmp	r2, r3
 8007c66:	d005      	beq.n	8007c74 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0x54>
 8007c68:	687a      	ldr	r2, [r7, #4]
 8007c6a:	4b28      	ldr	r3, [pc, #160]	; (8007d0c <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xec>)
 8007c6c:	429a      	cmp	r2, r3
 8007c6e:	d001      	beq.n	8007c74 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0x54>
		return 0xff;
 8007c70:	23ff      	movs	r3, #255	; 0xff
 8007c72:	e035      	b.n	8007ce0 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xc0>
	}

	if(GPIOx == GPIOA){
 8007c74:	687a      	ldr	r2, [r7, #4]
 8007c76:	4b1d      	ldr	r3, [pc, #116]	; (8007cec <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xcc>)
 8007c78:	429a      	cmp	r2, r3
 8007c7a:	d101      	bne.n	8007c80 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0x60>
		return EXTI_PortSourceGPIOA;
 8007c7c:	2300      	movs	r3, #0
 8007c7e:	e02f      	b.n	8007ce0 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xc0>
	}else if(GPIOx == GPIOB){
 8007c80:	687a      	ldr	r2, [r7, #4]
 8007c82:	4b1b      	ldr	r3, [pc, #108]	; (8007cf0 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xd0>)
 8007c84:	429a      	cmp	r2, r3
 8007c86:	d101      	bne.n	8007c8c <_Z15EXTI_PortSourceP12GPIO_TypeDef+0x6c>
		return EXTI_PortSourceGPIOB;
 8007c88:	2301      	movs	r3, #1
 8007c8a:	e029      	b.n	8007ce0 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xc0>
	}else if(GPIOx == GPIOC){
 8007c8c:	687a      	ldr	r2, [r7, #4]
 8007c8e:	4b19      	ldr	r3, [pc, #100]	; (8007cf4 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xd4>)
 8007c90:	429a      	cmp	r2, r3
 8007c92:	d101      	bne.n	8007c98 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0x78>
		return EXTI_PortSourceGPIOC;
 8007c94:	2302      	movs	r3, #2
 8007c96:	e023      	b.n	8007ce0 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xc0>
	}else if(GPIOx == GPIOD){
 8007c98:	687a      	ldr	r2, [r7, #4]
 8007c9a:	4b17      	ldr	r3, [pc, #92]	; (8007cf8 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xd8>)
 8007c9c:	429a      	cmp	r2, r3
 8007c9e:	d101      	bne.n	8007ca4 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0x84>
		return EXTI_PortSourceGPIOD;
 8007ca0:	2303      	movs	r3, #3
 8007ca2:	e01d      	b.n	8007ce0 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xc0>
	}else if(GPIOx == GPIOE){
 8007ca4:	687a      	ldr	r2, [r7, #4]
 8007ca6:	4b15      	ldr	r3, [pc, #84]	; (8007cfc <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xdc>)
 8007ca8:	429a      	cmp	r2, r3
 8007caa:	d101      	bne.n	8007cb0 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0x90>
		return EXTI_PortSourceGPIOE;
 8007cac:	2304      	movs	r3, #4
 8007cae:	e017      	b.n	8007ce0 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xc0>
	}else if(GPIOx == GPIOF){
 8007cb0:	687a      	ldr	r2, [r7, #4]
 8007cb2:	4b13      	ldr	r3, [pc, #76]	; (8007d00 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xe0>)
 8007cb4:	429a      	cmp	r2, r3
 8007cb6:	d101      	bne.n	8007cbc <_Z15EXTI_PortSourceP12GPIO_TypeDef+0x9c>
		return EXTI_PortSourceGPIOF;
 8007cb8:	2305      	movs	r3, #5
 8007cba:	e011      	b.n	8007ce0 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xc0>
	}else if(GPIOx == GPIOG){
 8007cbc:	687a      	ldr	r2, [r7, #4]
 8007cbe:	4b11      	ldr	r3, [pc, #68]	; (8007d04 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xe4>)
 8007cc0:	429a      	cmp	r2, r3
 8007cc2:	d101      	bne.n	8007cc8 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xa8>
		return EXTI_PortSourceGPIOG;
 8007cc4:	2306      	movs	r3, #6
 8007cc6:	e00b      	b.n	8007ce0 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xc0>
	}else if(GPIOx == GPIOH){
 8007cc8:	687a      	ldr	r2, [r7, #4]
 8007cca:	4b0f      	ldr	r3, [pc, #60]	; (8007d08 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xe8>)
 8007ccc:	429a      	cmp	r2, r3
 8007cce:	d101      	bne.n	8007cd4 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xb4>
		return EXTI_PortSourceGPIOH;
 8007cd0:	2307      	movs	r3, #7
 8007cd2:	e005      	b.n	8007ce0 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xc0>
	}else if(GPIOx == GPIOI){
 8007cd4:	687a      	ldr	r2, [r7, #4]
 8007cd6:	4b0d      	ldr	r3, [pc, #52]	; (8007d0c <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xec>)
 8007cd8:	429a      	cmp	r2, r3
 8007cda:	d101      	bne.n	8007ce0 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xc0>
		return EXTI_PortSourceGPIOI;
 8007cdc:	2308      	movs	r3, #8
 8007cde:	e7ff      	b.n	8007ce0 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xc0>
	}
}
 8007ce0:	4618      	mov	r0, r3
 8007ce2:	370c      	adds	r7, #12
 8007ce4:	46bd      	mov	sp, r7
 8007ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cea:	4770      	bx	lr
 8007cec:	40020000 	.word	0x40020000
 8007cf0:	40020400 	.word	0x40020400
 8007cf4:	40020800 	.word	0x40020800
 8007cf8:	40020c00 	.word	0x40020c00
 8007cfc:	40021000 	.word	0x40021000
 8007d00:	40021400 	.word	0x40021400
 8007d04:	40021800 	.word	0x40021800
 8007d08:	40021c00 	.word	0x40021c00
 8007d0c:	40022000 	.word	0x40022000

08007d10 <_Z14EXTI_PinSourcet>:

uint8_t EXTI_PinSource(uint16_t GPIO_Pin){
 8007d10:	b480      	push	{r7}
 8007d12:	b083      	sub	sp, #12
 8007d14:	af00      	add	r7, sp, #0
 8007d16:	4603      	mov	r3, r0
 8007d18:	80fb      	strh	r3, [r7, #6]
	if(!IS_GPIO_PIN(GPIO_Pin)){
 8007d1a:	88fb      	ldrh	r3, [r7, #6]
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d101      	bne.n	8007d24 <_Z14EXTI_PinSourcet+0x14>
		return 0xff;
 8007d20:	23ff      	movs	r3, #255	; 0xff
 8007d22:	e057      	b.n	8007dd4 <_Z14EXTI_PinSourcet+0xc4>
	}

	if(GPIO_Pin == GPIO_Pin_0){
 8007d24:	88fb      	ldrh	r3, [r7, #6]
 8007d26:	2b01      	cmp	r3, #1
 8007d28:	d101      	bne.n	8007d2e <_Z14EXTI_PinSourcet+0x1e>
		return EXTI_PinSource0;
 8007d2a:	2300      	movs	r3, #0
 8007d2c:	e052      	b.n	8007dd4 <_Z14EXTI_PinSourcet+0xc4>
	}else if(GPIO_Pin == GPIO_Pin_1){
 8007d2e:	88fb      	ldrh	r3, [r7, #6]
 8007d30:	2b02      	cmp	r3, #2
 8007d32:	d101      	bne.n	8007d38 <_Z14EXTI_PinSourcet+0x28>
		return EXTI_PinSource1;
 8007d34:	2301      	movs	r3, #1
 8007d36:	e04d      	b.n	8007dd4 <_Z14EXTI_PinSourcet+0xc4>
	}else if(GPIO_Pin == GPIO_Pin_2){
 8007d38:	88fb      	ldrh	r3, [r7, #6]
 8007d3a:	2b04      	cmp	r3, #4
 8007d3c:	d101      	bne.n	8007d42 <_Z14EXTI_PinSourcet+0x32>
		return EXTI_PinSource2;
 8007d3e:	2302      	movs	r3, #2
 8007d40:	e048      	b.n	8007dd4 <_Z14EXTI_PinSourcet+0xc4>
	}else if(GPIO_Pin == GPIO_Pin_3){
 8007d42:	88fb      	ldrh	r3, [r7, #6]
 8007d44:	2b08      	cmp	r3, #8
 8007d46:	d101      	bne.n	8007d4c <_Z14EXTI_PinSourcet+0x3c>
		return EXTI_PinSource3;
 8007d48:	2303      	movs	r3, #3
 8007d4a:	e043      	b.n	8007dd4 <_Z14EXTI_PinSourcet+0xc4>
	}else if(GPIO_Pin == GPIO_Pin_4){
 8007d4c:	88fb      	ldrh	r3, [r7, #6]
 8007d4e:	2b10      	cmp	r3, #16
 8007d50:	d101      	bne.n	8007d56 <_Z14EXTI_PinSourcet+0x46>
		return EXTI_PinSource4;
 8007d52:	2304      	movs	r3, #4
 8007d54:	e03e      	b.n	8007dd4 <_Z14EXTI_PinSourcet+0xc4>
	}else if(GPIO_Pin == GPIO_Pin_5){
 8007d56:	88fb      	ldrh	r3, [r7, #6]
 8007d58:	2b20      	cmp	r3, #32
 8007d5a:	d101      	bne.n	8007d60 <_Z14EXTI_PinSourcet+0x50>
		return EXTI_PinSource5;
 8007d5c:	2305      	movs	r3, #5
 8007d5e:	e039      	b.n	8007dd4 <_Z14EXTI_PinSourcet+0xc4>
	}else if(GPIO_Pin == GPIO_Pin_6){
 8007d60:	88fb      	ldrh	r3, [r7, #6]
 8007d62:	2b40      	cmp	r3, #64	; 0x40
 8007d64:	d101      	bne.n	8007d6a <_Z14EXTI_PinSourcet+0x5a>
		return EXTI_PinSource6;
 8007d66:	2306      	movs	r3, #6
 8007d68:	e034      	b.n	8007dd4 <_Z14EXTI_PinSourcet+0xc4>
	}else if(GPIO_Pin == GPIO_Pin_7){
 8007d6a:	88fb      	ldrh	r3, [r7, #6]
 8007d6c:	2b80      	cmp	r3, #128	; 0x80
 8007d6e:	d101      	bne.n	8007d74 <_Z14EXTI_PinSourcet+0x64>
		return EXTI_PinSource7;
 8007d70:	2307      	movs	r3, #7
 8007d72:	e02f      	b.n	8007dd4 <_Z14EXTI_PinSourcet+0xc4>
	}else if(GPIO_Pin == GPIO_Pin_8){
 8007d74:	88fb      	ldrh	r3, [r7, #6]
 8007d76:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007d7a:	d101      	bne.n	8007d80 <_Z14EXTI_PinSourcet+0x70>
		return EXTI_PinSource8;
 8007d7c:	2308      	movs	r3, #8
 8007d7e:	e029      	b.n	8007dd4 <_Z14EXTI_PinSourcet+0xc4>
	}else if(GPIO_Pin == GPIO_Pin_9){
 8007d80:	88fb      	ldrh	r3, [r7, #6]
 8007d82:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007d86:	d101      	bne.n	8007d8c <_Z14EXTI_PinSourcet+0x7c>
		return EXTI_PinSource9;
 8007d88:	2309      	movs	r3, #9
 8007d8a:	e023      	b.n	8007dd4 <_Z14EXTI_PinSourcet+0xc4>
	}else if(GPIO_Pin == GPIO_Pin_10){
 8007d8c:	88fb      	ldrh	r3, [r7, #6]
 8007d8e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007d92:	d101      	bne.n	8007d98 <_Z14EXTI_PinSourcet+0x88>
		return EXTI_PinSource10;
 8007d94:	230a      	movs	r3, #10
 8007d96:	e01d      	b.n	8007dd4 <_Z14EXTI_PinSourcet+0xc4>
	}else if(GPIO_Pin == GPIO_Pin_11){
 8007d98:	88fb      	ldrh	r3, [r7, #6]
 8007d9a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007d9e:	d101      	bne.n	8007da4 <_Z14EXTI_PinSourcet+0x94>
		return EXTI_PinSource11;
 8007da0:	230b      	movs	r3, #11
 8007da2:	e017      	b.n	8007dd4 <_Z14EXTI_PinSourcet+0xc4>
	}else if(GPIO_Pin == GPIO_Pin_12){
 8007da4:	88fb      	ldrh	r3, [r7, #6]
 8007da6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007daa:	d101      	bne.n	8007db0 <_Z14EXTI_PinSourcet+0xa0>
		return EXTI_PinSource12;
 8007dac:	230c      	movs	r3, #12
 8007dae:	e011      	b.n	8007dd4 <_Z14EXTI_PinSourcet+0xc4>
	}else if(GPIO_Pin == GPIO_Pin_13){
 8007db0:	88fb      	ldrh	r3, [r7, #6]
 8007db2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007db6:	d101      	bne.n	8007dbc <_Z14EXTI_PinSourcet+0xac>
		return EXTI_PinSource13;
 8007db8:	230d      	movs	r3, #13
 8007dba:	e00b      	b.n	8007dd4 <_Z14EXTI_PinSourcet+0xc4>
	}else if(GPIO_Pin == GPIO_Pin_14){
 8007dbc:	88fb      	ldrh	r3, [r7, #6]
 8007dbe:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007dc2:	d101      	bne.n	8007dc8 <_Z14EXTI_PinSourcet+0xb8>
		return EXTI_PinSource14;
 8007dc4:	230e      	movs	r3, #14
 8007dc6:	e005      	b.n	8007dd4 <_Z14EXTI_PinSourcet+0xc4>
	}else if(GPIO_Pin == GPIO_Pin_15){
 8007dc8:	88fb      	ldrh	r3, [r7, #6]
 8007dca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007dce:	d101      	bne.n	8007dd4 <_Z14EXTI_PinSourcet+0xc4>
		return EXTI_PinSource15;
 8007dd0:	230f      	movs	r3, #15
 8007dd2:	e7ff      	b.n	8007dd4 <_Z14EXTI_PinSourcet+0xc4>
	}
}
 8007dd4:	4618      	mov	r0, r3
 8007dd6:	370c      	adds	r7, #12
 8007dd8:	46bd      	mov	sp, r7
 8007dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dde:	4770      	bx	lr

08007de0 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007de0:	b480      	push	{r7}
 8007de2:	b083      	sub	sp, #12
 8007de4:	af00      	add	r7, sp, #0
 8007de6:	4603      	mov	r3, r0
 8007de8:	6039      	str	r1, [r7, #0]
 8007dea:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8007dec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	da0b      	bge.n	8007e0c <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8007df4:	490d      	ldr	r1, [pc, #52]	; (8007e2c <NVIC_SetPriority+0x4c>)
 8007df6:	79fb      	ldrb	r3, [r7, #7]
 8007df8:	f003 030f 	and.w	r3, r3, #15
 8007dfc:	3b04      	subs	r3, #4
 8007dfe:	683a      	ldr	r2, [r7, #0]
 8007e00:	b2d2      	uxtb	r2, r2
 8007e02:	0112      	lsls	r2, r2, #4
 8007e04:	b2d2      	uxtb	r2, r2
 8007e06:	440b      	add	r3, r1
 8007e08:	761a      	strb	r2, [r3, #24]
 8007e0a:	e009      	b.n	8007e20 <NVIC_SetPriority+0x40>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8007e0c:	4908      	ldr	r1, [pc, #32]	; (8007e30 <NVIC_SetPriority+0x50>)
 8007e0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007e12:	683a      	ldr	r2, [r7, #0]
 8007e14:	b2d2      	uxtb	r2, r2
 8007e16:	0112      	lsls	r2, r2, #4
 8007e18:	b2d2      	uxtb	r2, r2
 8007e1a:	440b      	add	r3, r1
 8007e1c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8007e20:	370c      	adds	r7, #12
 8007e22:	46bd      	mov	sp, r7
 8007e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e28:	4770      	bx	lr
 8007e2a:	bf00      	nop
 8007e2c:	e000ed00 	.word	0xe000ed00
 8007e30:	e000e100 	.word	0xe000e100

08007e34 <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8007e34:	b580      	push	{r7, lr}
 8007e36:	b082      	sub	sp, #8
 8007e38:	af00      	add	r7, sp, #0
 8007e3a:	6078      	str	r0, [r7, #4]
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007e42:	d301      	bcc.n	8007e48 <SysTick_Config+0x14>
 8007e44:	2301      	movs	r3, #1
 8007e46:	e011      	b.n	8007e6c <SysTick_Config+0x38>

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 8007e48:	4b0a      	ldr	r3, [pc, #40]	; (8007e74 <SysTick_Config+0x40>)
 8007e4a:	687a      	ldr	r2, [r7, #4]
 8007e4c:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8007e50:	3a01      	subs	r2, #1
 8007e52:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
 8007e54:	f04f 30ff 	mov.w	r0, #4294967295
 8007e58:	210f      	movs	r1, #15
 8007e5a:	f7ff ffc1 	bl	8007de0 <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8007e5e:	4b05      	ldr	r3, [pc, #20]	; (8007e74 <SysTick_Config+0x40>)
 8007e60:	2200      	movs	r2, #0
 8007e62:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
 8007e64:	4b03      	ldr	r3, [pc, #12]	; (8007e74 <SysTick_Config+0x40>)
 8007e66:	2207      	movs	r2, #7
 8007e68:	601a      	str	r2, [r3, #0]
  return (0);                                                  /* Function successful */
 8007e6a:	2300      	movs	r3, #0
}
 8007e6c:	4618      	mov	r0, r3
 8007e6e:	3708      	adds	r7, #8
 8007e70:	46bd      	mov	sp, r7
 8007e72:	bd80      	pop	{r7, pc}
 8007e74:	e000e010 	.word	0xe000e010

08007e78 <_ZN3NRF7IRQ_PinEv>:
		GPIO_TypeDef* CS_GPIO 	= GPIOA,uint16_t CS_Pin  = GPIO_Pin_4,
		GPIO_TypeDef* SCK_GPIO 	= GPIOA,uint16_t SCK_Pin = GPIO_Pin_5,
		GPIO_TypeDef* MISO_GPIO = GPIOA,uint16_t MISO_Pin=GPIO_Pin_6,
		GPIO_TypeDef* MOSI_GPIO = GPIOA,uint16_t MOSI_Pin=GPIO_Pin_7);
	void begin();
	uint16_t IRQ_Pin(){return NRF_IRQ_Pin;};
 8007e78:	b480      	push	{r7}
 8007e7a:	b083      	sub	sp, #12
 8007e7c:	af00      	add	r7, sp, #0
 8007e7e:	6078      	str	r0, [r7, #4]
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	f8b3 30d4 	ldrh.w	r3, [r3, #212]	; 0xd4
 8007e86:	4618      	mov	r0, r3
 8007e88:	370c      	adds	r7, #12
 8007e8a:	46bd      	mov	sp, r7
 8007e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e90:	4770      	bx	lr
 8007e92:	bf00      	nop

08007e94 <main>:
Robo robo;
Timer_Time robo_irq_timer;


int main(void)
{
 8007e94:	b580      	push	{r7, lr}
 8007e96:	b0c0      	sub	sp, #256	; 0x100
 8007e98:	af0a      	add	r7, sp, #40	; 0x28
  SysTick_Config(SystemCoreClock/1000);
 8007e9a:	4b33      	ldr	r3, [pc, #204]	; (8007f68 <main+0xd4>)
 8007e9c:	681a      	ldr	r2, [r3, #0]
 8007e9e:	4b33      	ldr	r3, [pc, #204]	; (8007f6c <main+0xd8>)
 8007ea0:	fba3 1302 	umull	r1, r3, r3, r2
 8007ea4:	099b      	lsrs	r3, r3, #6
 8007ea6:	4618      	mov	r0, r3
 8007ea8:	f7ff ffc4 	bl	8007e34 <SysTick_Config>

  STM_EVAL_LEDInit(LED3);
 8007eac:	2001      	movs	r0, #1
 8007eae:	f001 f8b3 	bl	8009018 <STM_EVAL_LEDInit>
  STM_EVAL_LEDInit(LED4);
 8007eb2:	2000      	movs	r0, #0
 8007eb4:	f001 f8b0 	bl	8009018 <STM_EVAL_LEDInit>
  STM_EVAL_LEDInit(LED5);
 8007eb8:	2002      	movs	r0, #2
 8007eba:	f001 f8ad 	bl	8009018 <STM_EVAL_LEDInit>
  STM_EVAL_LEDInit(LED6);
 8007ebe:	2003      	movs	r0, #3
 8007ec0:	f001 f8aa 	bl	8009018 <STM_EVAL_LEDInit>

  NRF radio;//inicializa o NRF com os pinos default, deixa em POWER_UP
 8007ec4:	463b      	mov	r3, r7
 8007ec6:	2220      	movs	r2, #32
 8007ec8:	9200      	str	r2, [sp, #0]
 8007eca:	4a29      	ldr	r2, [pc, #164]	; (8007f70 <main+0xdc>)
 8007ecc:	9201      	str	r2, [sp, #4]
 8007ece:	4a29      	ldr	r2, [pc, #164]	; (8007f74 <main+0xe0>)
 8007ed0:	9202      	str	r2, [sp, #8]
 8007ed2:	2210      	movs	r2, #16
 8007ed4:	9203      	str	r2, [sp, #12]
 8007ed6:	4a27      	ldr	r2, [pc, #156]	; (8007f74 <main+0xe0>)
 8007ed8:	9204      	str	r2, [sp, #16]
 8007eda:	2220      	movs	r2, #32
 8007edc:	9205      	str	r2, [sp, #20]
 8007ede:	4a25      	ldr	r2, [pc, #148]	; (8007f74 <main+0xe0>)
 8007ee0:	9206      	str	r2, [sp, #24]
 8007ee2:	2240      	movs	r2, #64	; 0x40
 8007ee4:	9207      	str	r2, [sp, #28]
 8007ee6:	4a23      	ldr	r2, [pc, #140]	; (8007f74 <main+0xe0>)
 8007ee8:	9208      	str	r2, [sp, #32]
 8007eea:	2280      	movs	r2, #128	; 0x80
 8007eec:	9209      	str	r2, [sp, #36]	; 0x24
 8007eee:	4618      	mov	r0, r3
 8007ef0:	4920      	ldr	r1, [pc, #128]	; (8007f74 <main+0xe0>)
 8007ef2:	2208      	movs	r2, #8
 8007ef4:	4b20      	ldr	r3, [pc, #128]	; (8007f78 <main+0xe4>)
 8007ef6:	f7fe fee5 	bl	8006cc4 <_ZN3NRFC1EP12GPIO_TypeDeftS1_tP11SPI_TypeDefS1_tS1_tS1_tS1_t>
  radio_ptr=&radio;
 8007efa:	4b20      	ldr	r3, [pc, #128]	; (8007f7c <main+0xe8>)
 8007efc:	463a      	mov	r2, r7
 8007efe:	601a      	str	r2, [r3, #0]
  radio.RX_configure();
 8007f00:	463b      	mov	r3, r7
 8007f02:	4618      	mov	r0, r3
 8007f04:	f7ff fb2c 	bl	8007560 <_ZN3NRF12RX_configureEv>
  radio.start_listen();
 8007f08:	463b      	mov	r3, r7
 8007f0a:	4618      	mov	r0, r3
 8007f0c:	f7ff fa56 	bl	80073bc <_ZN3NRF12start_listenEv>

  while (1)
  {
		if(GPIO_ReadInputDataBit(GPIOC, GPIO_Pin_5)){
 8007f10:	4819      	ldr	r0, [pc, #100]	; (8007f78 <main+0xe4>)
 8007f12:	2120      	movs	r1, #32
 8007f14:	f002 f800 	bl	8009f18 <GPIO_ReadInputDataBit>
 8007f18:	4603      	mov	r3, r0
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	bf0c      	ite	eq
 8007f1e:	2300      	moveq	r3, #0
 8007f20:	2301      	movne	r3, #1
 8007f22:	b2db      	uxtb	r3, r3
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d018      	beq.n	8007f5a <main+0xc6>
		  STM_EVAL_LEDOn(LED3);
 8007f28:	2001      	movs	r0, #1
 8007f2a:	f001 f8a3 	bl	8009074 <STM_EVAL_LEDOn>
		  STM_EVAL_LEDOff(LED4);
 8007f2e:	2000      	movs	r0, #0
 8007f30:	f001 f8b8 	bl	80090a4 <STM_EVAL_LEDOff>
		  if(EXTI_GetITStatus(EXTI_Line5)!=RESET)
 8007f34:	2020      	movs	r0, #32
 8007f36:	f002 f8d9 	bl	800a0ec <EXTI_GetITStatus>
 8007f3a:	4603      	mov	r3, r0
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	bf0c      	ite	eq
 8007f40:	2300      	moveq	r3, #0
 8007f42:	2301      	movne	r3, #1
 8007f44:	b2db      	uxtb	r3, r3
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d003      	beq.n	8007f52 <main+0xbe>
			  STM_EVAL_LEDOn(LED5);
 8007f4a:	2002      	movs	r0, #2
 8007f4c:	f001 f892 	bl	8009074 <STM_EVAL_LEDOn>
	  }
	  else{
		  STM_EVAL_LEDOff(LED3);
		  STM_EVAL_LEDOn(LED4);
	  }
  }
 8007f50:	e7de      	b.n	8007f10 <main+0x7c>
		  STM_EVAL_LEDOn(LED3);
		  STM_EVAL_LEDOff(LED4);
		  if(EXTI_GetITStatus(EXTI_Line5)!=RESET)
			  STM_EVAL_LEDOn(LED5);
		  else
			  STM_EVAL_LEDOff(LED5);
 8007f52:	2002      	movs	r0, #2
 8007f54:	f001 f8a6 	bl	80090a4 <STM_EVAL_LEDOff>
	  }
	  else{
		  STM_EVAL_LEDOff(LED3);
		  STM_EVAL_LEDOn(LED4);
	  }
  }
 8007f58:	e7da      	b.n	8007f10 <main+0x7c>
			  STM_EVAL_LEDOn(LED5);
		  else
			  STM_EVAL_LEDOff(LED5);
	  }
	  else{
		  STM_EVAL_LEDOff(LED3);
 8007f5a:	2001      	movs	r0, #1
 8007f5c:	f001 f8a2 	bl	80090a4 <STM_EVAL_LEDOff>
		  STM_EVAL_LEDOn(LED4);
 8007f60:	2000      	movs	r0, #0
 8007f62:	f001 f887 	bl	8009074 <STM_EVAL_LEDOn>
	  }
  }
 8007f66:	e7d3      	b.n	8007f10 <main+0x7c>
 8007f68:	20000000 	.word	0x20000000
 8007f6c:	10624dd3 	.word	0x10624dd3
 8007f70:	40013000 	.word	0x40013000
 8007f74:	40020000 	.word	0x40020000
 8007f78:	40020800 	.word	0x40020800
 8007f7c:	200001c8 	.word	0x200001c8

08007f80 <TIM6_DAC_IRQHandler>:
}
extern "C" {
void TIM6_DAC_IRQHandler(){
 8007f80:	b580      	push	{r7, lr}
 8007f82:	b082      	sub	sp, #8
 8007f84:	af00      	add	r7, sp, #0
  if(TIM_GetITStatus(TIM6,TIM_IT_Update)){
 8007f86:	480f      	ldr	r0, [pc, #60]	; (8007fc4 <TIM6_DAC_IRQHandler+0x44>)
 8007f88:	2101      	movs	r1, #1
 8007f8a:	f001 fd47 	bl	8009a1c <TIM_GetITStatus>
 8007f8e:	4603      	mov	r3, r0
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	bf0c      	ite	eq
 8007f94:	2300      	moveq	r3, #0
 8007f96:	2301      	movne	r3, #1
 8007f98:	b2db      	uxtb	r3, r3
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d00f      	beq.n	8007fbe <TIM6_DAC_IRQHandler+0x3e>
    TIM_ClearITPendingBit(TIM6,TIM_IT_Update);
 8007f9e:	4809      	ldr	r0, [pc, #36]	; (8007fc4 <TIM6_DAC_IRQHandler+0x44>)
 8007fa0:	2101      	movs	r1, #1
 8007fa2:	f001 fd65 	bl	8009a70 <TIM_ClearITPendingBit>
    for(int i=0; i<4; i++){
 8007fa6:	2300      	movs	r3, #0
 8007fa8:	607b      	str	r3, [r7, #4]
 8007faa:	e005      	b.n	8007fb8 <TIM6_DAC_IRQHandler+0x38>
	  robo.control_speed();
 8007fac:	4806      	ldr	r0, [pc, #24]	; (8007fc8 <TIM6_DAC_IRQHandler+0x48>)
 8007fae:	f000 fb2b 	bl	8008608 <_ZN4Robo13control_speedEv>
}
extern "C" {
void TIM6_DAC_IRQHandler(){
  if(TIM_GetITStatus(TIM6,TIM_IT_Update)){
    TIM_ClearITPendingBit(TIM6,TIM_IT_Update);
    for(int i=0; i<4; i++){
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	3301      	adds	r3, #1
 8007fb6:	607b      	str	r3, [r7, #4]
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	2b03      	cmp	r3, #3
 8007fbc:	ddf6      	ble.n	8007fac <TIM6_DAC_IRQHandler+0x2c>
	  robo.control_speed();
    }
  }
}
 8007fbe:	3708      	adds	r7, #8
 8007fc0:	46bd      	mov	sp, r7
 8007fc2:	bd80      	pop	{r7, pc}
 8007fc4:	40001000 	.word	0x40001000
 8007fc8:	200001cc 	.word	0x200001cc

08007fcc <_Z19USB_receive_and_putP3NRF>:
}

uint8_t USB_receive_and_put(NRF* radio_ptr){
 8007fcc:	b580      	push	{r7, lr}
 8007fce:	b086      	sub	sp, #24
 8007fd0:	af00      	add	r7, sp, #0
 8007fd2:	6078      	str	r0, [r7, #4]
	static uint8_t data[]={0,0,0,0,0};
	//passa por aqui
	if(radio_ptr->RECEIVE(data)){
 8007fd4:	6878      	ldr	r0, [r7, #4]
 8007fd6:	4925      	ldr	r1, [pc, #148]	; (800806c <_Z19USB_receive_and_putP3NRF+0xa0>)
 8007fd8:	f7ff f9fc 	bl	80073d4 <_ZN3NRF7RECEIVEEPh>
 8007fdc:	4603      	mov	r3, r0
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	bf0c      	ite	eq
 8007fe2:	2300      	moveq	r3, #0
 8007fe4:	2301      	movne	r3, #1
 8007fe6:	b2db      	uxtb	r3, r3
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d03a      	beq.n	8008062 <_Z19USB_receive_and_putP3NRF+0x96>
		//TODO: testar se ainda h pacotes para ler, COMO O MANUAL MANDA
/*		if(radio_ptr->DATA_READY()){
			STM_EVAL_LEDOn(LED5);
		}*/
	    int v[3];
		for(int i2=0; i2<3; i2++){
 8007fec:	2300      	movs	r3, #0
 8007fee:	617b      	str	r3, [r7, #20]
 8007ff0:	e02c      	b.n	800804c <_Z19USB_receive_and_putP3NRF+0x80>
			if(data[i2+1]<100){
 8007ff2:	697b      	ldr	r3, [r7, #20]
 8007ff4:	3301      	adds	r3, #1
 8007ff6:	4a1d      	ldr	r2, [pc, #116]	; (800806c <_Z19USB_receive_and_putP3NRF+0xa0>)
 8007ff8:	5cd3      	ldrb	r3, [r2, r3]
 8007ffa:	2b63      	cmp	r3, #99	; 0x63
 8007ffc:	d811      	bhi.n	8008022 <_Z19USB_receive_and_putP3NRF+0x56>
			    v[i2]=10*data[i2+1];
 8007ffe:	697b      	ldr	r3, [r7, #20]
 8008000:	3301      	adds	r3, #1
 8008002:	4a1a      	ldr	r2, [pc, #104]	; (800806c <_Z19USB_receive_and_putP3NRF+0xa0>)
 8008004:	5cd3      	ldrb	r3, [r2, r3]
 8008006:	461a      	mov	r2, r3
 8008008:	4613      	mov	r3, r2
 800800a:	009b      	lsls	r3, r3, #2
 800800c:	4413      	add	r3, r2
 800800e:	005b      	lsls	r3, r3, #1
 8008010:	461a      	mov	r2, r3
 8008012:	697b      	ldr	r3, [r7, #20]
 8008014:	009b      	lsls	r3, r3, #2
 8008016:	f107 0118 	add.w	r1, r7, #24
 800801a:	440b      	add	r3, r1
 800801c:	f843 2c10 	str.w	r2, [r3, #-16]
 8008020:	e011      	b.n	8008046 <_Z19USB_receive_and_putP3NRF+0x7a>
			}
			else{
				v[i2]=-10*(data[i2+1]-100);
 8008022:	697b      	ldr	r3, [r7, #20]
 8008024:	3301      	adds	r3, #1
 8008026:	4a11      	ldr	r2, [pc, #68]	; (800806c <_Z19USB_receive_and_putP3NRF+0xa0>)
 8008028:	5cd3      	ldrb	r3, [r2, r3]
 800802a:	f1c3 0264 	rsb	r2, r3, #100	; 0x64
 800802e:	4613      	mov	r3, r2
 8008030:	009b      	lsls	r3, r3, #2
 8008032:	4413      	add	r3, r2
 8008034:	005b      	lsls	r3, r3, #1
 8008036:	461a      	mov	r2, r3
 8008038:	697b      	ldr	r3, [r7, #20]
 800803a:	009b      	lsls	r3, r3, #2
 800803c:	f107 0118 	add.w	r1, r7, #24
 8008040:	440b      	add	r3, r1
 8008042:	f843 2c10 	str.w	r2, [r3, #-16]
		//TODO: testar se ainda h pacotes para ler, COMO O MANUAL MANDA
/*		if(radio_ptr->DATA_READY()){
			STM_EVAL_LEDOn(LED5);
		}*/
	    int v[3];
		for(int i2=0; i2<3; i2++){
 8008046:	697b      	ldr	r3, [r7, #20]
 8008048:	3301      	adds	r3, #1
 800804a:	617b      	str	r3, [r7, #20]
 800804c:	697b      	ldr	r3, [r7, #20]
 800804e:	2b02      	cmp	r3, #2
 8008050:	ddcf      	ble.n	8007ff2 <_Z19USB_receive_and_putP3NRF+0x26>
			}
			else{
				v[i2]=-10*(data[i2+1]-100);
			}
		}
		robo.set_speed(v[0], v[1], v[2]);
 8008052:	68b9      	ldr	r1, [r7, #8]
 8008054:	68fa      	ldr	r2, [r7, #12]
 8008056:	693b      	ldr	r3, [r7, #16]
 8008058:	4805      	ldr	r0, [pc, #20]	; (8008070 <_Z19USB_receive_and_putP3NRF+0xa4>)
 800805a:	f000 faf9 	bl	8008650 <_ZN4Robo9set_speedEiii>
		return 1;
 800805e:	2301      	movs	r3, #1
 8008060:	e000      	b.n	8008064 <_Z19USB_receive_and_putP3NRF+0x98>
	}
	else{
		return 0;
 8008062:	2300      	movs	r3, #0
	}
}
 8008064:	4618      	mov	r0, r3
 8008066:	3718      	adds	r7, #24
 8008068:	46bd      	mov	sp, r7
 800806a:	bd80      	pop	{r7, pc}
 800806c:	20000254 	.word	0x20000254
 8008070:	200001cc 	.word	0x200001cc

08008074 <EXTI0_IRQHandler>:

void EXTI0_IRQHandler(){
 8008074:	b580      	push	{r7, lr}
 8008076:	af00      	add	r7, sp, #0
	USB_receive_and_put(radio_ptr);
 8008078:	4b06      	ldr	r3, [pc, #24]	; (8008094 <EXTI0_IRQHandler+0x20>)
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	4618      	mov	r0, r3
 800807e:	f7ff ffa5 	bl	8007fcc <_Z19USB_receive_and_putP3NRF>
	EXTI_ClearITPendingBit(EXTI_Line0);
 8008082:	2001      	movs	r0, #1
 8008084:	f002 f856 	bl	800a134 <EXTI_ClearITPendingBit>
	STM_EVAL_LEDToggle(LED6);//indicador de sucesso
 8008088:	2003      	movs	r0, #3
 800808a:	f001 f823 	bl	80090d4 <STM_EVAL_LEDToggle>
	return;
 800808e:	bf00      	nop
}
 8008090:	bd80      	pop	{r7, pc}
 8008092:	bf00      	nop
 8008094:	200001c8 	.word	0x200001c8

08008098 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(){
 8008098:	b580      	push	{r7, lr}
 800809a:	af00      	add	r7, sp, #0
	USB_receive_and_put(radio_ptr);
 800809c:	4b06      	ldr	r3, [pc, #24]	; (80080b8 <EXTI1_IRQHandler+0x20>)
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	4618      	mov	r0, r3
 80080a2:	f7ff ff93 	bl	8007fcc <_Z19USB_receive_and_putP3NRF>
	EXTI_ClearITPendingBit(EXTI_Line1);
 80080a6:	2002      	movs	r0, #2
 80080a8:	f002 f844 	bl	800a134 <EXTI_ClearITPendingBit>
	STM_EVAL_LEDToggle(LED6);//indicador de sucesso
 80080ac:	2003      	movs	r0, #3
 80080ae:	f001 f811 	bl	80090d4 <STM_EVAL_LEDToggle>
	return;
 80080b2:	bf00      	nop
}
 80080b4:	bd80      	pop	{r7, pc}
 80080b6:	bf00      	nop
 80080b8:	200001c8 	.word	0x200001c8

080080bc <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(){
 80080bc:	b580      	push	{r7, lr}
 80080be:	af00      	add	r7, sp, #0
	USB_receive_and_put(radio_ptr);
 80080c0:	4b06      	ldr	r3, [pc, #24]	; (80080dc <EXTI2_IRQHandler+0x20>)
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	4618      	mov	r0, r3
 80080c6:	f7ff ff81 	bl	8007fcc <_Z19USB_receive_and_putP3NRF>
	EXTI_ClearITPendingBit(EXTI_Line2);
 80080ca:	2004      	movs	r0, #4
 80080cc:	f002 f832 	bl	800a134 <EXTI_ClearITPendingBit>
	STM_EVAL_LEDToggle(LED6);//indicador de sucesso
 80080d0:	2003      	movs	r0, #3
 80080d2:	f000 ffff 	bl	80090d4 <STM_EVAL_LEDToggle>
	return;
 80080d6:	bf00      	nop
}
 80080d8:	bd80      	pop	{r7, pc}
 80080da:	bf00      	nop
 80080dc:	200001c8 	.word	0x200001c8

080080e0 <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(){
 80080e0:	b580      	push	{r7, lr}
 80080e2:	af00      	add	r7, sp, #0
	USB_receive_and_put(radio_ptr);
 80080e4:	4b06      	ldr	r3, [pc, #24]	; (8008100 <EXTI3_IRQHandler+0x20>)
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	4618      	mov	r0, r3
 80080ea:	f7ff ff6f 	bl	8007fcc <_Z19USB_receive_and_putP3NRF>
	EXTI_ClearITPendingBit(EXTI_Line3);
 80080ee:	2008      	movs	r0, #8
 80080f0:	f002 f820 	bl	800a134 <EXTI_ClearITPendingBit>
	STM_EVAL_LEDToggle(LED6);//indicador de sucesso
 80080f4:	2003      	movs	r0, #3
 80080f6:	f000 ffed 	bl	80090d4 <STM_EVAL_LEDToggle>
	return;
 80080fa:	bf00      	nop
}
 80080fc:	bd80      	pop	{r7, pc}
 80080fe:	bf00      	nop
 8008100:	200001c8 	.word	0x200001c8

08008104 <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(){
 8008104:	b580      	push	{r7, lr}
 8008106:	af00      	add	r7, sp, #0
	USB_receive_and_put(radio_ptr);
 8008108:	4b06      	ldr	r3, [pc, #24]	; (8008124 <EXTI4_IRQHandler+0x20>)
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	4618      	mov	r0, r3
 800810e:	f7ff ff5d 	bl	8007fcc <_Z19USB_receive_and_putP3NRF>
	EXTI_ClearITPendingBit(EXTI_Line4);
 8008112:	2010      	movs	r0, #16
 8008114:	f002 f80e 	bl	800a134 <EXTI_ClearITPendingBit>
	STM_EVAL_LEDToggle(LED6);//indicador de sucesso
 8008118:	2003      	movs	r0, #3
 800811a:	f000 ffdb 	bl	80090d4 <STM_EVAL_LEDToggle>
	return;
 800811e:	bf00      	nop
}
 8008120:	bd80      	pop	{r7, pc}
 8008122:	bf00      	nop
 8008124:	200001c8 	.word	0x200001c8

08008128 <EXTI9_5_IRQHandler>:

void EXTI9_5_IRQHandler(){
 8008128:	b580      	push	{r7, lr}
 800812a:	af00      	add	r7, sp, #0
	//passa por aqui
	USB_receive_and_put(radio_ptr);
 800812c:	4b0b      	ldr	r3, [pc, #44]	; (800815c <EXTI9_5_IRQHandler+0x34>)
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	4618      	mov	r0, r3
 8008132:	f7ff ff4b 	bl	8007fcc <_Z19USB_receive_and_putP3NRF>
	//NO passa por aqui
	//contm 1 na posio correspondente s linhas que tm IT para tratar
	EXTI_ClearITPendingBit(EXTI_Line(radio_ptr->IRQ_Pin()));
 8008136:	4b09      	ldr	r3, [pc, #36]	; (800815c <EXTI9_5_IRQHandler+0x34>)
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	4618      	mov	r0, r3
 800813c:	f7ff fe9c 	bl	8007e78 <_ZN3NRF7IRQ_PinEv>
 8008140:	4603      	mov	r3, r0
 8008142:	4618      	mov	r0, r3
 8008144:	f7ff fcfc 	bl	8007b40 <_Z9EXTI_Linet>
 8008148:	4603      	mov	r3, r0
 800814a:	4618      	mov	r0, r3
 800814c:	f001 fff2 	bl	800a134 <EXTI_ClearITPendingBit>
	STM_EVAL_LEDToggle(LED6);//indicador de sucesso
 8008150:	2003      	movs	r0, #3
 8008152:	f000 ffbf 	bl	80090d4 <STM_EVAL_LEDToggle>
	return;
 8008156:	bf00      	nop
}
 8008158:	bd80      	pop	{r7, pc}
 800815a:	bf00      	nop
 800815c:	200001c8 	.word	0x200001c8

08008160 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(){
 8008160:	b580      	push	{r7, lr}
 8008162:	af00      	add	r7, sp, #0
	USB_receive_and_put(radio_ptr);
 8008164:	4b0b      	ldr	r3, [pc, #44]	; (8008194 <EXTI15_10_IRQHandler+0x34>)
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	4618      	mov	r0, r3
 800816a:	f7ff ff2f 	bl	8007fcc <_Z19USB_receive_and_putP3NRF>
	//contm 1 na posio correspondente s linhas que tm IT para tratar
	EXTI_ClearITPendingBit(EXTI_Line(radio_ptr->IRQ_Pin()));
 800816e:	4b09      	ldr	r3, [pc, #36]	; (8008194 <EXTI15_10_IRQHandler+0x34>)
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	4618      	mov	r0, r3
 8008174:	f7ff fe80 	bl	8007e78 <_ZN3NRF7IRQ_PinEv>
 8008178:	4603      	mov	r3, r0
 800817a:	4618      	mov	r0, r3
 800817c:	f7ff fce0 	bl	8007b40 <_Z9EXTI_Linet>
 8008180:	4603      	mov	r3, r0
 8008182:	4618      	mov	r0, r3
 8008184:	f001 ffd6 	bl	800a134 <EXTI_ClearITPendingBit>
	STM_EVAL_LEDToggle(LED6);//indicador de sucesso
 8008188:	2003      	movs	r0, #3
 800818a:	f000 ffa3 	bl	80090d4 <STM_EVAL_LEDToggle>
	return;
 800818e:	bf00      	nop
}
 8008190:	bd80      	pop	{r7, pc}
 8008192:	bf00      	nop
 8008194:	200001c8 	.word	0x200001c8

08008198 <EVAL_AUDIO_TransferComplete_CallBack>:

/*
 * Callback used by stm32f4_discovery_audio_codec.c.
 * Refer to stm32f4_discovery_audio_codec.h for more info.
 */
extern "C" void EVAL_AUDIO_TransferComplete_CallBack(uint32_t pBuffer, uint32_t Size){
 8008198:	b480      	push	{r7}
 800819a:	b083      	sub	sp, #12
 800819c:	af00      	add	r7, sp, #0
 800819e:	6078      	str	r0, [r7, #4]
 80081a0:	6039      	str	r1, [r7, #0]
  /* TODO, implement your code here */
  return;
 80081a2:	bf00      	nop
}
 80081a4:	370c      	adds	r7, #12
 80081a6:	46bd      	mov	sp, r7
 80081a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ac:	4770      	bx	lr
 80081ae:	bf00      	nop

080081b0 <EVAL_AUDIO_GetSampleCallBack>:

/*
 * Callback used by stm324xg_eval_audio_codec.c.
 * Refer to stm324xg_eval_audio_codec.h for more info.
 */
extern "C" uint16_t EVAL_AUDIO_GetSampleCallBack(void){
 80081b0:	b480      	push	{r7}
 80081b2:	af00      	add	r7, sp, #0
  /* TODO, implement your code here */
  return -1;
 80081b4:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 80081b8:	4618      	mov	r0, r3
 80081ba:	46bd      	mov	sp, r7
 80081bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081c0:	4770      	bx	lr
 80081c2:	bf00      	nop

080081c4 <_Z41__static_initialization_and_destruction_0ii>:
 80081c4:	b580      	push	{r7, lr}
 80081c6:	b082      	sub	sp, #8
 80081c8:	af00      	add	r7, sp, #0
 80081ca:	6078      	str	r0, [r7, #4]
 80081cc:	6039      	str	r1, [r7, #0]
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	2b01      	cmp	r3, #1
 80081d2:	d10a      	bne.n	80081ea <_Z41__static_initialization_and_destruction_0ii+0x26>
 80081d4:	683a      	ldr	r2, [r7, #0]
 80081d6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80081da:	429a      	cmp	r2, r3
 80081dc:	d105      	bne.n	80081ea <_Z41__static_initialization_and_destruction_0ii+0x26>

uint8_t USB_receive_and_put(NRF* radio_ptr);

NRF* radio_ptr;

Robo robo;
 80081de:	4804      	ldr	r0, [pc, #16]	; (80081f0 <_Z41__static_initialization_and_destruction_0ii+0x2c>)
 80081e0:	f000 f8ca 	bl	8008378 <_ZN4RoboC1Ev>
Timer_Time robo_irq_timer;
 80081e4:	4803      	ldr	r0, [pc, #12]	; (80081f4 <_Z41__static_initialization_and_destruction_0ii+0x30>)
 80081e6:	f000 f88d 	bl	8008304 <_ZN10Timer_TimeC1Ev>
 * Refer to stm324xg_eval_audio_codec.h for more info.
 */
extern "C" uint16_t EVAL_AUDIO_GetSampleCallBack(void){
  /* TODO, implement your code here */
  return -1;
}
 80081ea:	3708      	adds	r7, #8
 80081ec:	46bd      	mov	sp, r7
 80081ee:	bd80      	pop	{r7, pc}
 80081f0:	200001cc 	.word	0x200001cc
 80081f4:	20000250 	.word	0x20000250

080081f8 <_GLOBAL__sub_I_TimingDelay>:
 80081f8:	b580      	push	{r7, lr}
 80081fa:	af00      	add	r7, sp, #0
 80081fc:	2001      	movs	r0, #1
 80081fe:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8008202:	f7ff ffdf 	bl	80081c4 <_Z41__static_initialization_and_destruction_0ii>
 8008206:	bd80      	pop	{r7, pc}

08008208 <_ZN11Timer_Time2C1Ev>:
 */
#include "stm32f4xx.h"
#include "stm32f4_discovery.h"
#include "TimerTime2.h"

Timer_Time2::Timer_Time2(){
 8008208:	b580      	push	{r7, lr}
 800820a:	b086      	sub	sp, #24
 800820c:	af00      	add	r7, sp, #0
 800820e:	6078      	str	r0, [r7, #4]
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM7, ENABLE);
 8008210:	2020      	movs	r0, #32
 8008212:	2101      	movs	r1, #1
 8008214:	f001 fd7a 	bl	8009d0c <RCC_APB1PeriphClockCmd>
	TIM_DeInit(TIM7);
 8008218:	480f      	ldr	r0, [pc, #60]	; (8008258 <_ZN11Timer_Time2C1Ev+0x50>)
 800821a:	f000 ff79 	bl	8009110 <TIM_DeInit>

	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
	TIM_TimeBaseStructure.TIM_ClockDivision=0;
 800821e:	2300      	movs	r3, #0
 8008220:	82bb      	strh	r3, [r7, #20]
	TIM_TimeBaseStructure.TIM_CounterMode=TIM_CounterMode_Up;
 8008222:	2300      	movs	r3, #0
 8008224:	81fb      	strh	r3, [r7, #14]
	TIM_TimeBaseStructure.TIM_Prescaler=(SystemCoreClock/2/10000);
 8008226:	4b0d      	ldr	r3, [pc, #52]	; (800825c <_ZN11Timer_Time2C1Ev+0x54>)
 8008228:	681a      	ldr	r2, [r3, #0]
 800822a:	4b0d      	ldr	r3, [pc, #52]	; (8008260 <_ZN11Timer_Time2C1Ev+0x58>)
 800822c:	fba3 1302 	umull	r1, r3, r3, r2
 8008230:	0b9b      	lsrs	r3, r3, #14
 8008232:	b29b      	uxth	r3, r3
 8008234:	81bb      	strh	r3, [r7, #12]
	TIM_TimeBaseStructure.TIM_Period=1;
 8008236:	2301      	movs	r3, #1
 8008238:	613b      	str	r3, [r7, #16]
	TIM_TimeBaseInit(TIM7,&TIM_TimeBaseStructure);
 800823a:	f107 030c 	add.w	r3, r7, #12
 800823e:	4806      	ldr	r0, [pc, #24]	; (8008258 <_ZN11Timer_Time2C1Ev+0x50>)
 8008240:	4619      	mov	r1, r3
 8008242:	f001 f843 	bl	80092cc <TIM_TimeBaseInit>

	//codigo novo
	TIM_Cmd(TIM7,ENABLE);
 8008246:	4804      	ldr	r0, [pc, #16]	; (8008258 <_ZN11Timer_Time2C1Ev+0x50>)
 8008248:	2101      	movs	r1, #1
 800824a:	f001 f8e3 	bl	8009414 <TIM_Cmd>
};
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	4618      	mov	r0, r3
 8008252:	3718      	adds	r7, #24
 8008254:	46bd      	mov	sp, r7
 8008256:	bd80      	pop	{r7, pc}
 8008258:	40001400 	.word	0x40001400
 800825c:	20000000 	.word	0x20000000
 8008260:	d1b71759 	.word	0xd1b71759

08008264 <_ZN11Timer_Time212current_timeEv>:
uint32_t Timer_Time2::current_time(){
 8008264:	b580      	push	{r7, lr}
 8008266:	b082      	sub	sp, #8
 8008268:	af00      	add	r7, sp, #0
 800826a:	6078      	str	r0, [r7, #4]
	//uint32_t current_time1;
	//uint32_t atual_time = TIM_GetCounter(TIM6);
	//TIM_SetCounter(TIM6, (uint32_t) 0);
	//time_elapsed1 = atual_time - this->last_time;
	//this->last_time = atual_time;
	return TIM_GetCounter(TIM7);
 800826c:	4803      	ldr	r0, [pc, #12]	; (800827c <_ZN11Timer_Time212current_timeEv+0x18>)
 800826e:	f001 f8a5 	bl	80093bc <TIM_GetCounter>
 8008272:	4603      	mov	r3, r0
};
 8008274:	4618      	mov	r0, r3
 8008276:	3708      	adds	r7, #8
 8008278:	46bd      	mov	sp, r7
 800827a:	bd80      	pop	{r7, pc}
 800827c:	40001400 	.word	0x40001400

08008280 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008280:	b480      	push	{r7}
 8008282:	b083      	sub	sp, #12
 8008284:	af00      	add	r7, sp, #0
 8008286:	4603      	mov	r3, r0
 8008288:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 800828a:	4b08      	ldr	r3, [pc, #32]	; (80082ac <NVIC_EnableIRQ+0x2c>)
 800828c:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8008290:	0952      	lsrs	r2, r2, #5
 8008292:	79f9      	ldrb	r1, [r7, #7]
 8008294:	f001 011f 	and.w	r1, r1, #31
 8008298:	2001      	movs	r0, #1
 800829a:	fa00 f101 	lsl.w	r1, r0, r1
 800829e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80082a2:	370c      	adds	r7, #12
 80082a4:	46bd      	mov	sp, r7
 80082a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082aa:	4770      	bx	lr
 80082ac:	e000e100 	.word	0xe000e100

080082b0 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80082b0:	b480      	push	{r7}
 80082b2:	b083      	sub	sp, #12
 80082b4:	af00      	add	r7, sp, #0
 80082b6:	4603      	mov	r3, r0
 80082b8:	6039      	str	r1, [r7, #0]
 80082ba:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 80082bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	da0b      	bge.n	80082dc <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 80082c4:	490d      	ldr	r1, [pc, #52]	; (80082fc <NVIC_SetPriority+0x4c>)
 80082c6:	79fb      	ldrb	r3, [r7, #7]
 80082c8:	f003 030f 	and.w	r3, r3, #15
 80082cc:	3b04      	subs	r3, #4
 80082ce:	683a      	ldr	r2, [r7, #0]
 80082d0:	b2d2      	uxtb	r2, r2
 80082d2:	0112      	lsls	r2, r2, #4
 80082d4:	b2d2      	uxtb	r2, r2
 80082d6:	440b      	add	r3, r1
 80082d8:	761a      	strb	r2, [r3, #24]
 80082da:	e009      	b.n	80082f0 <NVIC_SetPriority+0x40>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 80082dc:	4908      	ldr	r1, [pc, #32]	; (8008300 <NVIC_SetPriority+0x50>)
 80082de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80082e2:	683a      	ldr	r2, [r7, #0]
 80082e4:	b2d2      	uxtb	r2, r2
 80082e6:	0112      	lsls	r2, r2, #4
 80082e8:	b2d2      	uxtb	r2, r2
 80082ea:	440b      	add	r3, r1
 80082ec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80082f0:	370c      	adds	r7, #12
 80082f2:	46bd      	mov	sp, r7
 80082f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f8:	4770      	bx	lr
 80082fa:	bf00      	nop
 80082fc:	e000ed00 	.word	0xe000ed00
 8008300:	e000e100 	.word	0xe000e100

08008304 <_ZN10Timer_TimeC1Ev>:
 */
#include "stm32f4xx.h"
#include "stm32f4_discovery.h"
#include "TimerTime.h"

Timer_Time::Timer_Time(){
 8008304:	b580      	push	{r7, lr}
 8008306:	b086      	sub	sp, #24
 8008308:	af00      	add	r7, sp, #0
 800830a:	6078      	str	r0, [r7, #4]
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM6, ENABLE);
 800830c:	2010      	movs	r0, #16
 800830e:	2101      	movs	r1, #1
 8008310:	f001 fcfc 	bl	8009d0c <RCC_APB1PeriphClockCmd>
	TIM_DeInit(TIM6);
 8008314:	4815      	ldr	r0, [pc, #84]	; (800836c <_ZN10Timer_TimeC1Ev+0x68>)
 8008316:	f000 fefb 	bl	8009110 <TIM_DeInit>

	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
	TIM_TimeBaseStructure.TIM_ClockDivision=0;
 800831a:	2300      	movs	r3, #0
 800831c:	82bb      	strh	r3, [r7, #20]
	TIM_TimeBaseStructure.TIM_CounterMode=TIM_CounterMode_Up;
 800831e:	2300      	movs	r3, #0
 8008320:	81fb      	strh	r3, [r7, #14]
	TIM_TimeBaseStructure.TIM_Prescaler=(SystemCoreClock/2/10000);
 8008322:	4b13      	ldr	r3, [pc, #76]	; (8008370 <_ZN10Timer_TimeC1Ev+0x6c>)
 8008324:	681a      	ldr	r2, [r3, #0]
 8008326:	4b13      	ldr	r3, [pc, #76]	; (8008374 <_ZN10Timer_TimeC1Ev+0x70>)
 8008328:	fba3 1302 	umull	r1, r3, r3, r2
 800832c:	0b9b      	lsrs	r3, r3, #14
 800832e:	b29b      	uxth	r3, r3
 8008330:	81bb      	strh	r3, [r7, #12]
	TIM_TimeBaseStructure.TIM_Period=1;
 8008332:	2301      	movs	r3, #1
 8008334:	613b      	str	r3, [r7, #16]
	TIM_TimeBaseInit(TIM6,&TIM_TimeBaseStructure);
 8008336:	f107 030c 	add.w	r3, r7, #12
 800833a:	480c      	ldr	r0, [pc, #48]	; (800836c <_ZN10Timer_TimeC1Ev+0x68>)
 800833c:	4619      	mov	r1, r3
 800833e:	f000 ffc5 	bl	80092cc <TIM_TimeBaseInit>

	//codigo novo
	TIM_ITConfig(TIM6,TIM_IT_Update,ENABLE);
 8008342:	480a      	ldr	r0, [pc, #40]	; (800836c <_ZN10Timer_TimeC1Ev+0x68>)
 8008344:	2101      	movs	r1, #1
 8008346:	2201      	movs	r2, #1
 8008348:	f001 fb44 	bl	80099d4 <TIM_ITConfig>
	TIM_Cmd(TIM6,ENABLE);
 800834c:	4807      	ldr	r0, [pc, #28]	; (800836c <_ZN10Timer_TimeC1Ev+0x68>)
 800834e:	2101      	movs	r1, #1
 8008350:	f001 f860 	bl	8009414 <TIM_Cmd>

	NVIC_SetPriority(TIM6_DAC_IRQn,1); //Mudado de TIM6_IRQn para TIM6_DAC_IRQn
 8008354:	2036      	movs	r0, #54	; 0x36
 8008356:	2101      	movs	r1, #1
 8008358:	f7ff ffaa 	bl	80082b0 <NVIC_SetPriority>
	NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800835c:	2036      	movs	r0, #54	; 0x36
 800835e:	f7ff ff8f 	bl	8008280 <NVIC_EnableIRQ>

};
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	4618      	mov	r0, r3
 8008366:	3718      	adds	r7, #24
 8008368:	46bd      	mov	sp, r7
 800836a:	bd80      	pop	{r7, pc}
 800836c:	40001000 	.word	0x40001000
 8008370:	20000000 	.word	0x20000000
 8008374:	d1b71759 	.word	0xd1b71759

08008378 <_ZN4RoboC1Ev>:
 *      Author: lenovoi7
 */
#include "Robo.h"
#include "pins.h"

Robo::Robo()
 8008378:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800837c:	b08a      	sub	sp, #40	; 0x28
 800837e:	af06      	add	r7, sp, #24
 8008380:	6078      	str	r0, [r7, #4]
{
	robo_timer = new Timer_Time2(); //valores ja setupados pro timer_time
 8008382:	2001      	movs	r0, #1
 8008384:	f002 f95c 	bl	800a640 <_Znwj>
 8008388:	4604      	mov	r4, r0
 800838a:	4620      	mov	r0, r4
 800838c:	f7ff ff3c 	bl	8008208 <_ZN11Timer_Time2C1Ev>
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	621c      	str	r4, [r3, #32]

	for(int i=0; i<4; i++){
 8008394:	2300      	movs	r3, #0
 8008396:	60fb      	str	r3, [r7, #12]
 8008398:	e0f8      	b.n	800858c <_ZN4RoboC1Ev+0x214>
	  ahpwms[i]     = new Pwm(MAH_Port[i], MAH_Pin[i], MAH_Tim[i], MAH_Af_Pin[i], MAH_Af[i], MAH_Ch[i], MAH_nState[i]);
 800839a:	2008      	movs	r0, #8
 800839c:	f002 f950 	bl	800a640 <_Znwj>
 80083a0:	4604      	mov	r4, r0
 80083a2:	4b7f      	ldr	r3, [pc, #508]	; (80085a0 <_ZN4RoboC1Ev+0x228>)
 80083a4:	68fa      	ldr	r2, [r7, #12]
 80083a6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80083aa:	4b7e      	ldr	r3, [pc, #504]	; (80085a4 <_ZN4RoboC1Ev+0x22c>)
 80083ac:	68fa      	ldr	r2, [r7, #12]
 80083ae:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80083b2:	4b7d      	ldr	r3, [pc, #500]	; (80085a8 <_ZN4RoboC1Ev+0x230>)
 80083b4:	68f8      	ldr	r0, [r7, #12]
 80083b6:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80083ba:	4d7c      	ldr	r5, [pc, #496]	; (80085ac <_ZN4RoboC1Ev+0x234>)
 80083bc:	68f8      	ldr	r0, [r7, #12]
 80083be:	4428      	add	r0, r5
 80083c0:	f890 e000 	ldrb.w	lr, [r0]
 80083c4:	4d7a      	ldr	r5, [pc, #488]	; (80085b0 <_ZN4RoboC1Ev+0x238>)
 80083c6:	68f8      	ldr	r0, [r7, #12]
 80083c8:	4428      	add	r0, r5
 80083ca:	7806      	ldrb	r6, [r0, #0]
 80083cc:	4d79      	ldr	r5, [pc, #484]	; (80085b4 <_ZN4RoboC1Ev+0x23c>)
 80083ce:	68f8      	ldr	r0, [r7, #12]
 80083d0:	4428      	add	r0, r5
 80083d2:	7805      	ldrb	r5, [r0, #0]
 80083d4:	f8df c224 	ldr.w	ip, [pc, #548]	; 80085fc <_ZN4RoboC1Ev+0x284>
 80083d8:	68f8      	ldr	r0, [r7, #12]
 80083da:	4460      	add	r0, ip
 80083dc:	7800      	ldrb	r0, [r0, #0]
 80083de:	f8cd e000 	str.w	lr, [sp]
 80083e2:	9601      	str	r6, [sp, #4]
 80083e4:	9502      	str	r5, [sp, #8]
 80083e6:	9003      	str	r0, [sp, #12]
 80083e8:	4620      	mov	r0, r4
 80083ea:	f000 fa41 	bl	8008870 <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb>
 80083ee:	687a      	ldr	r2, [r7, #4]
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	3308      	adds	r3, #8
 80083f4:	009b      	lsls	r3, r3, #2
 80083f6:	4413      	add	r3, r2
 80083f8:	605c      	str	r4, [r3, #4]
	  algpios[i]    = new GPIO(MAL_Port[i], MAL_Pin[i]);
 80083fa:	2008      	movs	r0, #8
 80083fc:	f002 f920 	bl	800a640 <_Znwj>
 8008400:	4604      	mov	r4, r0
 8008402:	4b6d      	ldr	r3, [pc, #436]	; (80085b8 <_ZN4RoboC1Ev+0x240>)
 8008404:	68fa      	ldr	r2, [r7, #12]
 8008406:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800840a:	4b6c      	ldr	r3, [pc, #432]	; (80085bc <_ZN4RoboC1Ev+0x244>)
 800840c:	68f9      	ldr	r1, [r7, #12]
 800840e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008412:	b29b      	uxth	r3, r3
 8008414:	4620      	mov	r0, r4
 8008416:	4611      	mov	r1, r2
 8008418:	461a      	mov	r2, r3
 800841a:	f000 fc17 	bl	8008c4c <_ZN4GPIOC1EP12GPIO_TypeDeft>
 800841e:	687a      	ldr	r2, [r7, #4]
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	330c      	adds	r3, #12
 8008424:	009b      	lsls	r3, r3, #2
 8008426:	4413      	add	r3, r2
 8008428:	605c      	str	r4, [r3, #4]
	  bhpwms[i]     = new Pwm(MBH_Port[i], MBH_Pin[i], MBH_Tim[i], MBH_Af_Pin[i], MBH_Af[i], MBH_Ch[i], MBH_nState[i]);
 800842a:	2008      	movs	r0, #8
 800842c:	f002 f908 	bl	800a640 <_Znwj>
 8008430:	4604      	mov	r4, r0
 8008432:	4b63      	ldr	r3, [pc, #396]	; (80085c0 <_ZN4RoboC1Ev+0x248>)
 8008434:	68fa      	ldr	r2, [r7, #12]
 8008436:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800843a:	4b62      	ldr	r3, [pc, #392]	; (80085c4 <_ZN4RoboC1Ev+0x24c>)
 800843c:	68fa      	ldr	r2, [r7, #12]
 800843e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008442:	4b61      	ldr	r3, [pc, #388]	; (80085c8 <_ZN4RoboC1Ev+0x250>)
 8008444:	68f8      	ldr	r0, [r7, #12]
 8008446:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800844a:	4d60      	ldr	r5, [pc, #384]	; (80085cc <_ZN4RoboC1Ev+0x254>)
 800844c:	68f8      	ldr	r0, [r7, #12]
 800844e:	4428      	add	r0, r5
 8008450:	f890 e000 	ldrb.w	lr, [r0]
 8008454:	4d5e      	ldr	r5, [pc, #376]	; (80085d0 <_ZN4RoboC1Ev+0x258>)
 8008456:	68f8      	ldr	r0, [r7, #12]
 8008458:	4428      	add	r0, r5
 800845a:	7806      	ldrb	r6, [r0, #0]
 800845c:	4d5d      	ldr	r5, [pc, #372]	; (80085d4 <_ZN4RoboC1Ev+0x25c>)
 800845e:	68f8      	ldr	r0, [r7, #12]
 8008460:	4428      	add	r0, r5
 8008462:	7805      	ldrb	r5, [r0, #0]
 8008464:	f8df c198 	ldr.w	ip, [pc, #408]	; 8008600 <_ZN4RoboC1Ev+0x288>
 8008468:	68f8      	ldr	r0, [r7, #12]
 800846a:	4460      	add	r0, ip
 800846c:	7800      	ldrb	r0, [r0, #0]
 800846e:	f8cd e000 	str.w	lr, [sp]
 8008472:	9601      	str	r6, [sp, #4]
 8008474:	9502      	str	r5, [sp, #8]
 8008476:	9003      	str	r0, [sp, #12]
 8008478:	4620      	mov	r0, r4
 800847a:	f000 f9f9 	bl	8008870 <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb>
 800847e:	687a      	ldr	r2, [r7, #4]
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	3310      	adds	r3, #16
 8008484:	009b      	lsls	r3, r3, #2
 8008486:	4413      	add	r3, r2
 8008488:	605c      	str	r4, [r3, #4]
	  blgpios[i]    = new GPIO(MBL_Port[i], MBL_Pin[i]);
 800848a:	2008      	movs	r0, #8
 800848c:	f002 f8d8 	bl	800a640 <_Znwj>
 8008490:	4604      	mov	r4, r0
 8008492:	4b51      	ldr	r3, [pc, #324]	; (80085d8 <_ZN4RoboC1Ev+0x260>)
 8008494:	68fa      	ldr	r2, [r7, #12]
 8008496:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800849a:	4b50      	ldr	r3, [pc, #320]	; (80085dc <_ZN4RoboC1Ev+0x264>)
 800849c:	68f9      	ldr	r1, [r7, #12]
 800849e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80084a2:	b29b      	uxth	r3, r3
 80084a4:	4620      	mov	r0, r4
 80084a6:	4611      	mov	r1, r2
 80084a8:	461a      	mov	r2, r3
 80084aa:	f000 fbcf 	bl	8008c4c <_ZN4GPIOC1EP12GPIO_TypeDeft>
 80084ae:	687a      	ldr	r2, [r7, #4]
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	3314      	adds	r3, #20
 80084b4:	009b      	lsls	r3, r3, #2
 80084b6:	4413      	add	r3, r2
 80084b8:	605c      	str	r4, [r3, #4]
	  encoders[i]   = new Encoder(M_EncA_Port[i], M_EncB_Port[i], M_EncA_Pin[i], M_EncB_Pin[i], M_Enc_Tim[i], M_EncA_Af_Pin[i], M_EncB_Af_Pin[i], M_Enc_Af[i]);
 80084ba:	2004      	movs	r0, #4
 80084bc:	f002 f8c0 	bl	800a640 <_Znwj>
 80084c0:	4604      	mov	r4, r0
 80084c2:	4b47      	ldr	r3, [pc, #284]	; (80085e0 <_ZN4RoboC1Ev+0x268>)
 80084c4:	68fa      	ldr	r2, [r7, #12]
 80084c6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80084ca:	4b46      	ldr	r3, [pc, #280]	; (80085e4 <_ZN4RoboC1Ev+0x26c>)
 80084cc:	68fa      	ldr	r2, [r7, #12]
 80084ce:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80084d2:	4b45      	ldr	r3, [pc, #276]	; (80085e8 <_ZN4RoboC1Ev+0x270>)
 80084d4:	68f8      	ldr	r0, [r7, #12]
 80084d6:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80084da:	4844      	ldr	r0, [pc, #272]	; (80085ec <_ZN4RoboC1Ev+0x274>)
 80084dc:	68fd      	ldr	r5, [r7, #12]
 80084de:	f850 c025 	ldr.w	ip, [r0, r5, lsl #2]
 80084e2:	4843      	ldr	r0, [pc, #268]	; (80085f0 <_ZN4RoboC1Ev+0x278>)
 80084e4:	68fd      	ldr	r5, [r7, #12]
 80084e6:	f850 e025 	ldr.w	lr, [r0, r5, lsl #2]
 80084ea:	4d42      	ldr	r5, [pc, #264]	; (80085f4 <_ZN4RoboC1Ev+0x27c>)
 80084ec:	68f8      	ldr	r0, [r7, #12]
 80084ee:	4428      	add	r0, r5
 80084f0:	7806      	ldrb	r6, [r0, #0]
 80084f2:	4d41      	ldr	r5, [pc, #260]	; (80085f8 <_ZN4RoboC1Ev+0x280>)
 80084f4:	68f8      	ldr	r0, [r7, #12]
 80084f6:	4428      	add	r0, r5
 80084f8:	7805      	ldrb	r5, [r0, #0]
 80084fa:	f8df 8108 	ldr.w	r8, [pc, #264]	; 8008604 <_ZN4RoboC1Ev+0x28c>
 80084fe:	68f8      	ldr	r0, [r7, #12]
 8008500:	4440      	add	r0, r8
 8008502:	7800      	ldrb	r0, [r0, #0]
 8008504:	f8cd c000 	str.w	ip, [sp]
 8008508:	f8cd e004 	str.w	lr, [sp, #4]
 800850c:	9602      	str	r6, [sp, #8]
 800850e:	9503      	str	r5, [sp, #12]
 8008510:	9004      	str	r0, [sp, #16]
 8008512:	4620      	mov	r0, r4
 8008514:	f000 fc14 	bl	8008d40 <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh>
 8008518:	687a      	ldr	r2, [r7, #4]
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	3318      	adds	r3, #24
 800851e:	009b      	lsls	r3, r3, #2
 8008520:	4413      	add	r3, r2
 8008522:	605c      	str	r4, [r3, #4]
	  motors[i]     = new Motor(ahpwms[i], algpios[i], bhpwms[i], blgpios[i], encoders[i], robo_timer);
 8008524:	2070      	movs	r0, #112	; 0x70
 8008526:	f002 f88b 	bl	800a640 <_Znwj>
 800852a:	4604      	mov	r4, r0
 800852c:	687a      	ldr	r2, [r7, #4]
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	3308      	adds	r3, #8
 8008532:	009b      	lsls	r3, r3, #2
 8008534:	4413      	add	r3, r2
 8008536:	6859      	ldr	r1, [r3, #4]
 8008538:	687a      	ldr	r2, [r7, #4]
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	330c      	adds	r3, #12
 800853e:	009b      	lsls	r3, r3, #2
 8008540:	4413      	add	r3, r2
 8008542:	685a      	ldr	r2, [r3, #4]
 8008544:	6878      	ldr	r0, [r7, #4]
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	3310      	adds	r3, #16
 800854a:	009b      	lsls	r3, r3, #2
 800854c:	4403      	add	r3, r0
 800854e:	685d      	ldr	r5, [r3, #4]
 8008550:	6878      	ldr	r0, [r7, #4]
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	3314      	adds	r3, #20
 8008556:	009b      	lsls	r3, r3, #2
 8008558:	4403      	add	r3, r0
 800855a:	685e      	ldr	r6, [r3, #4]
 800855c:	6878      	ldr	r0, [r7, #4]
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	3318      	adds	r3, #24
 8008562:	009b      	lsls	r3, r3, #2
 8008564:	4403      	add	r3, r0
 8008566:	6858      	ldr	r0, [r3, #4]
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	6a1b      	ldr	r3, [r3, #32]
 800856c:	9600      	str	r6, [sp, #0]
 800856e:	9001      	str	r0, [sp, #4]
 8008570:	9302      	str	r3, [sp, #8]
 8008572:	4620      	mov	r0, r4
 8008574:	462b      	mov	r3, r5
 8008576:	f000 faab 	bl	8008ad0 <_ZN5MotorC1EP3PwmP4GPIOS1_S3_P7EncoderP11Timer_Time2>
 800857a:	687a      	ldr	r2, [r7, #4]
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	331c      	adds	r3, #28
 8008580:	009b      	lsls	r3, r3, #2
 8008582:	4413      	add	r3, r2
 8008584:	605c      	str	r4, [r3, #4]

Robo::Robo()
{
	robo_timer = new Timer_Time2(); //valores ja setupados pro timer_time

	for(int i=0; i<4; i++){
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	3301      	adds	r3, #1
 800858a:	60fb      	str	r3, [r7, #12]
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	2b03      	cmp	r3, #3
 8008590:	f77f af03 	ble.w	800839a <_ZN4RoboC1Ev+0x22>
	  bhpwms[i]     = new Pwm(MBH_Port[i], MBH_Pin[i], MBH_Tim[i], MBH_Af_Pin[i], MBH_Af[i], MBH_Ch[i], MBH_nState[i]);
	  blgpios[i]    = new GPIO(MBL_Port[i], MBL_Pin[i]);
	  encoders[i]   = new Encoder(M_EncA_Port[i], M_EncB_Port[i], M_EncA_Pin[i], M_EncB_Pin[i], M_Enc_Tim[i], M_EncA_Af_Pin[i], M_EncB_Af_Pin[i], M_Enc_Af[i]);
	  motors[i]     = new Motor(ahpwms[i], algpios[i], bhpwms[i], blgpios[i], encoders[i], robo_timer);
	}
}
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	4618      	mov	r0, r3
 8008598:	3710      	adds	r7, #16
 800859a:	46bd      	mov	sp, r7
 800859c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80085a0:	20000004 	.word	0x20000004
 80085a4:	20000044 	.word	0x20000044
 80085a8:	20000084 	.word	0x20000084
 80085ac:	200000bc 	.word	0x200000bc
 80085b0:	200000b4 	.word	0x200000b4
 80085b4:	200000a4 	.word	0x200000a4
 80085b8:	20000014 	.word	0x20000014
 80085bc:	20000054 	.word	0x20000054
 80085c0:	20000024 	.word	0x20000024
 80085c4:	20000064 	.word	0x20000064
 80085c8:	20000094 	.word	0x20000094
 80085cc:	200000c0 	.word	0x200000c0
 80085d0:	200000b8 	.word	0x200000b8
 80085d4:	200000a8 	.word	0x200000a8
 80085d8:	20000034 	.word	0x20000034
 80085dc:	20000074 	.word	0x20000074
 80085e0:	200000c4 	.word	0x200000c4
 80085e4:	200000d4 	.word	0x200000d4
 80085e8:	200000e4 	.word	0x200000e4
 80085ec:	200000f4 	.word	0x200000f4
 80085f0:	20000104 	.word	0x20000104
 80085f4:	20000118 	.word	0x20000118
 80085f8:	2000011c 	.word	0x2000011c
 80085fc:	200000ac 	.word	0x200000ac
 8008600:	200000b0 	.word	0x200000b0
 8008604:	20000114 	.word	0x20000114

08008608 <_ZN4Robo13control_speedEv>:
void Robo::control_pos(){
	for(int i=0; i<4; i++){
		motors[i]->Control_Pos(pos[i]);
	}
}
void Robo::control_speed(){
 8008608:	b580      	push	{r7, lr}
 800860a:	b084      	sub	sp, #16
 800860c:	af00      	add	r7, sp, #0
 800860e:	6078      	str	r0, [r7, #4]
	for(int i=0; i<4; i++){
 8008610:	2300      	movs	r3, #0
 8008612:	60fb      	str	r3, [r7, #12]
 8008614:	e013      	b.n	800863e <_ZN4Robo13control_speedEv+0x36>
		motors[i]->Control_Speed(speed[i]);
 8008616:	687a      	ldr	r2, [r7, #4]
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	331c      	adds	r3, #28
 800861c:	009b      	lsls	r3, r3, #2
 800861e:	4413      	add	r3, r2
 8008620:	685a      	ldr	r2, [r3, #4]
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	68f9      	ldr	r1, [r7, #12]
 8008626:	3104      	adds	r1, #4
 8008628:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800862c:	b29b      	uxth	r3, r3
 800862e:	b21b      	sxth	r3, r3
 8008630:	4610      	mov	r0, r2
 8008632:	4619      	mov	r1, r3
 8008634:	f000 fa6c 	bl	8008b10 <_ZN5Motor13Control_SpeedEs>
	for(int i=0; i<4; i++){
		motors[i]->Control_Pos(pos[i]);
	}
}
void Robo::control_speed(){
	for(int i=0; i<4; i++){
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	3301      	adds	r3, #1
 800863c:	60fb      	str	r3, [r7, #12]
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	2b03      	cmp	r3, #3
 8008642:	dde8      	ble.n	8008616 <_ZN4Robo13control_speedEv+0xe>
		motors[i]->Control_Speed(speed[i]);
	}
}
 8008644:	3710      	adds	r7, #16
 8008646:	46bd      	mov	sp, r7
 8008648:	bd80      	pop	{r7, pc}
 800864a:	bf00      	nop
 800864c:	0000      	movs	r0, r0
	...

08008650 <_ZN4Robo9set_speedEiii>:
void Robo::set_speed(int v_r, int v_t, int w){
 8008650:	b5b0      	push	{r4, r5, r7, lr}
 8008652:	b086      	sub	sp, #24
 8008654:	af00      	add	r7, sp, #0
 8008656:	60f8      	str	r0, [r7, #12]
 8008658:	60b9      	str	r1, [r7, #8]
 800865a:	607a      	str	r2, [r7, #4]
 800865c:	603b      	str	r3, [r7, #0]
	uint8_t R = 14; //TODO valor temporario
 800865e:	230e      	movs	r3, #14
 8008660:	75fb      	strb	r3, [r7, #23]
	speed[0] = -v_r*0.5 + v_t*0.86603 + w*R;
 8008662:	68bb      	ldr	r3, [r7, #8]
 8008664:	425b      	negs	r3, r3
 8008666:	4618      	mov	r0, r3
 8008668:	f7fd facc 	bl	8005c04 <__aeabi_i2d>
 800866c:	4602      	mov	r2, r0
 800866e:	460b      	mov	r3, r1
 8008670:	4610      	mov	r0, r2
 8008672:	4619      	mov	r1, r3
 8008674:	f04f 0200 	mov.w	r2, #0
 8008678:	4b7b      	ldr	r3, [pc, #492]	; (8008868 <_ZN4Robo9set_speedEiii+0x218>)
 800867a:	f7fd fb29 	bl	8005cd0 <__aeabi_dmul>
 800867e:	4602      	mov	r2, r0
 8008680:	460b      	mov	r3, r1
 8008682:	4614      	mov	r4, r2
 8008684:	461d      	mov	r5, r3
 8008686:	6878      	ldr	r0, [r7, #4]
 8008688:	f7fd fabc 	bl	8005c04 <__aeabi_i2d>
 800868c:	4602      	mov	r2, r0
 800868e:	460b      	mov	r3, r1
 8008690:	4610      	mov	r0, r2
 8008692:	4619      	mov	r1, r3
 8008694:	a370      	add	r3, pc, #448	; (adr r3, 8008858 <_ZN4Robo9set_speedEiii+0x208>)
 8008696:	e9d3 2300 	ldrd	r2, r3, [r3]
 800869a:	f7fd fb19 	bl	8005cd0 <__aeabi_dmul>
 800869e:	4602      	mov	r2, r0
 80086a0:	460b      	mov	r3, r1
 80086a2:	4620      	mov	r0, r4
 80086a4:	4629      	mov	r1, r5
 80086a6:	f7fd f961 	bl	800596c <__adddf3>
 80086aa:	4602      	mov	r2, r0
 80086ac:	460b      	mov	r3, r1
 80086ae:	4614      	mov	r4, r2
 80086b0:	461d      	mov	r5, r3
 80086b2:	7dfb      	ldrb	r3, [r7, #23]
 80086b4:	683a      	ldr	r2, [r7, #0]
 80086b6:	fb02 f303 	mul.w	r3, r2, r3
 80086ba:	4618      	mov	r0, r3
 80086bc:	f7fd faa2 	bl	8005c04 <__aeabi_i2d>
 80086c0:	4602      	mov	r2, r0
 80086c2:	460b      	mov	r3, r1
 80086c4:	4620      	mov	r0, r4
 80086c6:	4629      	mov	r1, r5
 80086c8:	f7fd f950 	bl	800596c <__adddf3>
 80086cc:	4602      	mov	r2, r0
 80086ce:	460b      	mov	r3, r1
 80086d0:	4610      	mov	r0, r2
 80086d2:	4619      	mov	r1, r3
 80086d4:	f7fd fd0e 	bl	80060f4 <__aeabi_d2iz>
 80086d8:	4602      	mov	r2, r0
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	611a      	str	r2, [r3, #16]
	speed[1] = -v_r*0.5 - v_t*0.86603 + w*R;
 80086de:	68bb      	ldr	r3, [r7, #8]
 80086e0:	425b      	negs	r3, r3
 80086e2:	4618      	mov	r0, r3
 80086e4:	f7fd fa8e 	bl	8005c04 <__aeabi_i2d>
 80086e8:	4602      	mov	r2, r0
 80086ea:	460b      	mov	r3, r1
 80086ec:	4610      	mov	r0, r2
 80086ee:	4619      	mov	r1, r3
 80086f0:	f04f 0200 	mov.w	r2, #0
 80086f4:	4b5c      	ldr	r3, [pc, #368]	; (8008868 <_ZN4Robo9set_speedEiii+0x218>)
 80086f6:	f7fd faeb 	bl	8005cd0 <__aeabi_dmul>
 80086fa:	4602      	mov	r2, r0
 80086fc:	460b      	mov	r3, r1
 80086fe:	4614      	mov	r4, r2
 8008700:	461d      	mov	r5, r3
 8008702:	6878      	ldr	r0, [r7, #4]
 8008704:	f7fd fa7e 	bl	8005c04 <__aeabi_i2d>
 8008708:	4602      	mov	r2, r0
 800870a:	460b      	mov	r3, r1
 800870c:	4610      	mov	r0, r2
 800870e:	4619      	mov	r1, r3
 8008710:	a351      	add	r3, pc, #324	; (adr r3, 8008858 <_ZN4Robo9set_speedEiii+0x208>)
 8008712:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008716:	f7fd fadb 	bl	8005cd0 <__aeabi_dmul>
 800871a:	4602      	mov	r2, r0
 800871c:	460b      	mov	r3, r1
 800871e:	4620      	mov	r0, r4
 8008720:	4629      	mov	r1, r5
 8008722:	f7fd f921 	bl	8005968 <__aeabi_dsub>
 8008726:	4602      	mov	r2, r0
 8008728:	460b      	mov	r3, r1
 800872a:	4614      	mov	r4, r2
 800872c:	461d      	mov	r5, r3
 800872e:	7dfb      	ldrb	r3, [r7, #23]
 8008730:	683a      	ldr	r2, [r7, #0]
 8008732:	fb02 f303 	mul.w	r3, r2, r3
 8008736:	4618      	mov	r0, r3
 8008738:	f7fd fa64 	bl	8005c04 <__aeabi_i2d>
 800873c:	4602      	mov	r2, r0
 800873e:	460b      	mov	r3, r1
 8008740:	4620      	mov	r0, r4
 8008742:	4629      	mov	r1, r5
 8008744:	f7fd f912 	bl	800596c <__adddf3>
 8008748:	4602      	mov	r2, r0
 800874a:	460b      	mov	r3, r1
 800874c:	4610      	mov	r0, r2
 800874e:	4619      	mov	r1, r3
 8008750:	f7fd fcd0 	bl	80060f4 <__aeabi_d2iz>
 8008754:	4602      	mov	r2, r0
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	615a      	str	r2, [r3, #20]
	speed[2] = v_r*0.70711 - v_t*0.70711 + w*R;
 800875a:	68b8      	ldr	r0, [r7, #8]
 800875c:	f7fd fa52 	bl	8005c04 <__aeabi_i2d>
 8008760:	4602      	mov	r2, r0
 8008762:	460b      	mov	r3, r1
 8008764:	4610      	mov	r0, r2
 8008766:	4619      	mov	r1, r3
 8008768:	a33d      	add	r3, pc, #244	; (adr r3, 8008860 <_ZN4Robo9set_speedEiii+0x210>)
 800876a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800876e:	f7fd faaf 	bl	8005cd0 <__aeabi_dmul>
 8008772:	4602      	mov	r2, r0
 8008774:	460b      	mov	r3, r1
 8008776:	4614      	mov	r4, r2
 8008778:	461d      	mov	r5, r3
 800877a:	6878      	ldr	r0, [r7, #4]
 800877c:	f7fd fa42 	bl	8005c04 <__aeabi_i2d>
 8008780:	4602      	mov	r2, r0
 8008782:	460b      	mov	r3, r1
 8008784:	4610      	mov	r0, r2
 8008786:	4619      	mov	r1, r3
 8008788:	a335      	add	r3, pc, #212	; (adr r3, 8008860 <_ZN4Robo9set_speedEiii+0x210>)
 800878a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800878e:	f7fd fa9f 	bl	8005cd0 <__aeabi_dmul>
 8008792:	4602      	mov	r2, r0
 8008794:	460b      	mov	r3, r1
 8008796:	4620      	mov	r0, r4
 8008798:	4629      	mov	r1, r5
 800879a:	f7fd f8e5 	bl	8005968 <__aeabi_dsub>
 800879e:	4602      	mov	r2, r0
 80087a0:	460b      	mov	r3, r1
 80087a2:	4614      	mov	r4, r2
 80087a4:	461d      	mov	r5, r3
 80087a6:	7dfb      	ldrb	r3, [r7, #23]
 80087a8:	683a      	ldr	r2, [r7, #0]
 80087aa:	fb02 f303 	mul.w	r3, r2, r3
 80087ae:	4618      	mov	r0, r3
 80087b0:	f7fd fa28 	bl	8005c04 <__aeabi_i2d>
 80087b4:	4602      	mov	r2, r0
 80087b6:	460b      	mov	r3, r1
 80087b8:	4620      	mov	r0, r4
 80087ba:	4629      	mov	r1, r5
 80087bc:	f7fd f8d6 	bl	800596c <__adddf3>
 80087c0:	4602      	mov	r2, r0
 80087c2:	460b      	mov	r3, r1
 80087c4:	4610      	mov	r0, r2
 80087c6:	4619      	mov	r1, r3
 80087c8:	f7fd fc94 	bl	80060f4 <__aeabi_d2iz>
 80087cc:	4602      	mov	r2, r0
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	619a      	str	r2, [r3, #24]
	speed[3] = v_r*0.70711 + v_t*0.70711 + w*R;
 80087d2:	68b8      	ldr	r0, [r7, #8]
 80087d4:	f7fd fa16 	bl	8005c04 <__aeabi_i2d>
 80087d8:	4602      	mov	r2, r0
 80087da:	460b      	mov	r3, r1
 80087dc:	4610      	mov	r0, r2
 80087de:	4619      	mov	r1, r3
 80087e0:	a31f      	add	r3, pc, #124	; (adr r3, 8008860 <_ZN4Robo9set_speedEiii+0x210>)
 80087e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087e6:	f7fd fa73 	bl	8005cd0 <__aeabi_dmul>
 80087ea:	4602      	mov	r2, r0
 80087ec:	460b      	mov	r3, r1
 80087ee:	4614      	mov	r4, r2
 80087f0:	461d      	mov	r5, r3
 80087f2:	6878      	ldr	r0, [r7, #4]
 80087f4:	f7fd fa06 	bl	8005c04 <__aeabi_i2d>
 80087f8:	4602      	mov	r2, r0
 80087fa:	460b      	mov	r3, r1
 80087fc:	4610      	mov	r0, r2
 80087fe:	4619      	mov	r1, r3
 8008800:	a317      	add	r3, pc, #92	; (adr r3, 8008860 <_ZN4Robo9set_speedEiii+0x210>)
 8008802:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008806:	f7fd fa63 	bl	8005cd0 <__aeabi_dmul>
 800880a:	4602      	mov	r2, r0
 800880c:	460b      	mov	r3, r1
 800880e:	4620      	mov	r0, r4
 8008810:	4629      	mov	r1, r5
 8008812:	f7fd f8ab 	bl	800596c <__adddf3>
 8008816:	4602      	mov	r2, r0
 8008818:	460b      	mov	r3, r1
 800881a:	4614      	mov	r4, r2
 800881c:	461d      	mov	r5, r3
 800881e:	7dfb      	ldrb	r3, [r7, #23]
 8008820:	683a      	ldr	r2, [r7, #0]
 8008822:	fb02 f303 	mul.w	r3, r2, r3
 8008826:	4618      	mov	r0, r3
 8008828:	f7fd f9ec 	bl	8005c04 <__aeabi_i2d>
 800882c:	4602      	mov	r2, r0
 800882e:	460b      	mov	r3, r1
 8008830:	4620      	mov	r0, r4
 8008832:	4629      	mov	r1, r5
 8008834:	f7fd f89a 	bl	800596c <__adddf3>
 8008838:	4602      	mov	r2, r0
 800883a:	460b      	mov	r3, r1
 800883c:	4610      	mov	r0, r2
 800883e:	4619      	mov	r1, r3
 8008840:	f7fd fc58 	bl	80060f4 <__aeabi_d2iz>
 8008844:	4602      	mov	r2, r0
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	61da      	str	r2, [r3, #28]
	return;
 800884a:	bf00      	nop
}
 800884c:	3718      	adds	r7, #24
 800884e:	46bd      	mov	sp, r7
 8008850:	bdb0      	pop	{r4, r5, r7, pc}
 8008852:	bf00      	nop
 8008854:	f3af 8000 	nop.w
 8008858:	8beb5b2d 	.word	0x8beb5b2d
 800885c:	3febb684 	.word	0x3febb684
 8008860:	269595ff 	.word	0x269595ff
 8008864:	3fe6a0a5 	.word	0x3fe6a0a5
 8008868:	3fe00000 	.word	0x3fe00000
 800886c:	f3af 8000 	nop.w

08008870 <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb>:
 *  Created on: Mar 12, 2016
 *      Author: lenovoi7
 */

#include "Pwm.h"
Pwm::Pwm(GPIO_TypeDef* Port, uint32_t Pin, TIM_TypeDef * Tim, uint8_t Af_Pin, uint8_t Af, uint8_t Channel, bool nState)
 8008870:	b580      	push	{r7, lr}
 8008872:	b08e      	sub	sp, #56	; 0x38
 8008874:	af00      	add	r7, sp, #0
 8008876:	60f8      	str	r0, [r7, #12]
 8008878:	60b9      	str	r1, [r7, #8]
 800887a:	607a      	str	r2, [r7, #4]
 800887c:	603b      	str	r3, [r7, #0]
{
	if(Port == GPIOA)
 800887e:	68ba      	ldr	r2, [r7, #8]
 8008880:	4b6d      	ldr	r3, [pc, #436]	; (8008a38 <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb+0x1c8>)
 8008882:	429a      	cmp	r2, r3
 8008884:	d103      	bne.n	800888e <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb+0x1e>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8008886:	2001      	movs	r0, #1
 8008888:	2101      	movs	r1, #1
 800888a:	f001 fa21 	bl	8009cd0 <RCC_AHB1PeriphClockCmd>
	if(Port == GPIOB)
 800888e:	68ba      	ldr	r2, [r7, #8]
 8008890:	4b6a      	ldr	r3, [pc, #424]	; (8008a3c <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb+0x1cc>)
 8008892:	429a      	cmp	r2, r3
 8008894:	d103      	bne.n	800889e <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb+0x2e>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 8008896:	2002      	movs	r0, #2
 8008898:	2101      	movs	r1, #1
 800889a:	f001 fa19 	bl	8009cd0 <RCC_AHB1PeriphClockCmd>
	if(Port == GPIOC)
 800889e:	68ba      	ldr	r2, [r7, #8]
 80088a0:	4b67      	ldr	r3, [pc, #412]	; (8008a40 <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb+0x1d0>)
 80088a2:	429a      	cmp	r2, r3
 80088a4:	d103      	bne.n	80088ae <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb+0x3e>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 80088a6:	2004      	movs	r0, #4
 80088a8:	2101      	movs	r1, #1
 80088aa:	f001 fa11 	bl	8009cd0 <RCC_AHB1PeriphClockCmd>
	if(Port == GPIOD)
 80088ae:	68ba      	ldr	r2, [r7, #8]
 80088b0:	4b64      	ldr	r3, [pc, #400]	; (8008a44 <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb+0x1d4>)
 80088b2:	429a      	cmp	r2, r3
 80088b4:	d103      	bne.n	80088be <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb+0x4e>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 80088b6:	2008      	movs	r0, #8
 80088b8:	2101      	movs	r1, #1
 80088ba:	f001 fa09 	bl	8009cd0 <RCC_AHB1PeriphClockCmd>
	if(Port == GPIOE)
 80088be:	68ba      	ldr	r2, [r7, #8]
 80088c0:	4b61      	ldr	r3, [pc, #388]	; (8008a48 <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb+0x1d8>)
 80088c2:	429a      	cmp	r2, r3
 80088c4:	d103      	bne.n	80088ce <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb+0x5e>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOE, ENABLE);
 80088c6:	2010      	movs	r0, #16
 80088c8:	2101      	movs	r1, #1
 80088ca:	f001 fa01 	bl	8009cd0 <RCC_AHB1PeriphClockCmd>
	if(Tim == TIM1)
 80088ce:	683a      	ldr	r2, [r7, #0]
 80088d0:	4b5e      	ldr	r3, [pc, #376]	; (8008a4c <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb+0x1dc>)
 80088d2:	429a      	cmp	r2, r3
 80088d4:	d103      	bne.n	80088de <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb+0x6e>
		RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM1, ENABLE);
 80088d6:	2001      	movs	r0, #1
 80088d8:	2101      	movs	r1, #1
 80088da:	f001 fa35 	bl	8009d48 <RCC_APB2PeriphClockCmd>
	if(Tim == TIM8)
 80088de:	683a      	ldr	r2, [r7, #0]
 80088e0:	4b5b      	ldr	r3, [pc, #364]	; (8008a50 <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb+0x1e0>)
 80088e2:	429a      	cmp	r2, r3
 80088e4:	d103      	bne.n	80088ee <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb+0x7e>
		RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM8, ENABLE);
 80088e6:	2002      	movs	r0, #2
 80088e8:	2101      	movs	r1, #1
 80088ea:	f001 fa2d 	bl	8009d48 <RCC_APB2PeriphClockCmd>

	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 80088ee:	2302      	movs	r3, #2
 80088f0:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80088f4:	2300      	movs	r3, #0
 80088f6:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80088fa:	2302      	movs	r3, #2
 80088fc:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8008900:	2301      	movs	r3, #1
 8008902:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

	GPIO_InitStructure.GPIO_Pin =  Pin;
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_Init(Port, &GPIO_InitStructure); //onias
 800890a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800890e:	68b8      	ldr	r0, [r7, #8]
 8008910:	4619      	mov	r1, r3
 8008912:	f001 fa73 	bl	8009dfc <GPIO_Init>
	GPIO_PinAFConfig(Port, Af_Pin, Af);
 8008916:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 800891a:	b29a      	uxth	r2, r3
 800891c:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8008920:	68b8      	ldr	r0, [r7, #8]
 8008922:	4611      	mov	r1, r2
 8008924:	461a      	mov	r2, r3
 8008926:	f001 fb2d 	bl	8009f84 <GPIO_PinAFConfig>

	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;

	TIM_TimeBaseStructure.TIM_ClockDivision=TIM_CKD_DIV1;
 800892a:	2300      	movs	r3, #0
 800892c:	85bb      	strh	r3, [r7, #44]	; 0x2c
	TIM_TimeBaseStructure.TIM_CounterMode=TIM_CounterMode_Up;
 800892e:	2300      	movs	r3, #0
 8008930:	84fb      	strh	r3, [r7, #38]	; 0x26
	TIM_TimeBaseStructure.TIM_Prescaler=(SystemCoreClock/168000000)-1;
 8008932:	4b48      	ldr	r3, [pc, #288]	; (8008a54 <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb+0x1e4>)
 8008934:	681a      	ldr	r2, [r3, #0]
 8008936:	4b48      	ldr	r3, [pc, #288]	; (8008a58 <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb+0x1e8>)
 8008938:	fba3 1302 	umull	r1, r3, r3, r2
 800893c:	0e9b      	lsrs	r3, r3, #26
 800893e:	b29b      	uxth	r3, r3
 8008940:	3b01      	subs	r3, #1
 8008942:	b29b      	uxth	r3, r3
 8008944:	84bb      	strh	r3, [r7, #36]	; 0x24
	TIM_TimeBaseStructure.TIM_Period=168000000/168000;
 8008946:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800894a:	62bb      	str	r3, [r7, #40]	; 0x28

	TIM_TimeBaseInit(Tim, &TIM_TimeBaseStructure);
 800894c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008950:	6838      	ldr	r0, [r7, #0]
 8008952:	4619      	mov	r1, r3
 8008954:	f000 fcba 	bl	80092cc <TIM_TimeBaseInit>
	TIM_OCInitTypeDef TIM_OCInitStructure;
	TIM_OCInitStructure.TIM_OCMode=TIM_OCMode_PWM1;
 8008958:	2360      	movs	r3, #96	; 0x60
 800895a:	823b      	strh	r3, [r7, #16]
	if(!nState){
 800895c:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8008960:	f083 0301 	eor.w	r3, r3, #1
 8008964:	b2db      	uxtb	r3, r3
 8008966:	2b00      	cmp	r3, #0
 8008968:	d00b      	beq.n	8008982 <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb+0x112>
		TIM_OCInitStructure.TIM_OutputState  = TIM_OutputState_Enable;
 800896a:	2301      	movs	r3, #1
 800896c:	827b      	strh	r3, [r7, #18]
		TIM_OCInitStructure.TIM_OutputNState = TIM_OutputNState_Disable;
 800896e:	2300      	movs	r3, #0
 8008970:	82bb      	strh	r3, [r7, #20]
		TIM_OCInitStructure.TIM_Pulse        = 0;
 8008972:	2300      	movs	r3, #0
 8008974:	61bb      	str	r3, [r7, #24]
		TIM_OCInitStructure.TIM_OCPolarity   = TIM_OCPolarity_Low;
 8008976:	2302      	movs	r3, #2
 8008978:	83bb      	strh	r3, [r7, #28]
		TIM_OCInitStructure.TIM_OCIdleState  = TIM_OCIdleState_Set;
 800897a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800897e:	843b      	strh	r3, [r7, #32]
 8008980:	e00a      	b.n	8008998 <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb+0x128>
	}
	else{
	    TIM_OCInitStructure.TIM_OutputState  = TIM_OutputState_Disable;
 8008982:	2300      	movs	r3, #0
 8008984:	827b      	strh	r3, [r7, #18]
	    TIM_OCInitStructure.TIM_OutputNState = TIM_OutputNState_Enable;
 8008986:	2304      	movs	r3, #4
 8008988:	82bb      	strh	r3, [r7, #20]
	    TIM_OCInitStructure.TIM_Pulse        = 0;
 800898a:	2300      	movs	r3, #0
 800898c:	61bb      	str	r3, [r7, #24]
	    TIM_OCInitStructure.TIM_OCNPolarity  = TIM_OCNPolarity_Low;
 800898e:	2308      	movs	r3, #8
 8008990:	83fb      	strh	r3, [r7, #30]
        TIM_OCInitStructure.TIM_OCNIdleState = TIM_OCNIdleState_Set;
 8008992:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008996:	847b      	strh	r3, [r7, #34]	; 0x22
	}
	if(Channel==1){
 8008998:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 800899c:	2b01      	cmp	r3, #1
 800899e:	d109      	bne.n	80089b4 <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb+0x144>
		TIM_OC1Init(Tim, &TIM_OCInitStructure);
 80089a0:	f107 0310 	add.w	r3, r7, #16
 80089a4:	6838      	ldr	r0, [r7, #0]
 80089a6:	4619      	mov	r1, r3
 80089a8:	f000 fd54 	bl	8009454 <TIM_OC1Init>
		TIM_OC1PreloadConfig(Tim, TIM_OCPreload_Enable);
 80089ac:	6838      	ldr	r0, [r7, #0]
 80089ae:	2108      	movs	r1, #8
 80089b0:	f000 ff76 	bl	80098a0 <TIM_OC1PreloadConfig>
	}
	if(Channel==2){
 80089b4:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 80089b8:	2b02      	cmp	r3, #2
 80089ba:	d109      	bne.n	80089d0 <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb+0x160>
		TIM_OC2Init(Tim, &TIM_OCInitStructure);
 80089bc:	f107 0310 	add.w	r3, r7, #16
 80089c0:	6838      	ldr	r0, [r7, #0]
 80089c2:	4619      	mov	r1, r3
 80089c4:	f000 fdc0 	bl	8009548 <TIM_OC2Init>
		TIM_OC2PreloadConfig(Tim, TIM_OCPreload_Enable);
 80089c8:	6838      	ldr	r0, [r7, #0]
 80089ca:	2108      	movs	r1, #8
 80089cc:	f000 ff84 	bl	80098d8 <TIM_OC2PreloadConfig>
	}
	if(Channel==3){
 80089d0:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 80089d4:	2b03      	cmp	r3, #3
 80089d6:	d109      	bne.n	80089ec <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb+0x17c>
		TIM_OC3Init(Tim, &TIM_OCInitStructure);
 80089d8:	f107 0310 	add.w	r3, r7, #16
 80089dc:	6838      	ldr	r0, [r7, #0]
 80089de:	4619      	mov	r1, r3
 80089e0:	f000 fe3a 	bl	8009658 <TIM_OC3Init>
		TIM_OC3PreloadConfig(Tim, TIM_OCPreload_Enable);
 80089e4:	6838      	ldr	r0, [r7, #0]
 80089e6:	2108      	movs	r1, #8
 80089e8:	f000 ff94 	bl	8009914 <TIM_OC3PreloadConfig>
	}
	if(Channel==4){
 80089ec:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 80089f0:	2b04      	cmp	r3, #4
 80089f2:	d109      	bne.n	8008a08 <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb+0x198>
		TIM_OC4Init(Tim, &TIM_OCInitStructure);
 80089f4:	f107 0310 	add.w	r3, r7, #16
 80089f8:	6838      	ldr	r0, [r7, #0]
 80089fa:	4619      	mov	r1, r3
 80089fc:	f000 feb2 	bl	8009764 <TIM_OC4Init>
		TIM_OC4PreloadConfig(Tim, TIM_OCPreload_Enable);
 8008a00:	6838      	ldr	r0, [r7, #0]
 8008a02:	2108      	movs	r1, #8
 8008a04:	f000 ffa2 	bl	800994c <TIM_OC4PreloadConfig>
	}

	TIM_ARRPreloadConfig(Tim, ENABLE);
 8008a08:	6838      	ldr	r0, [r7, #0]
 8008a0a:	2101      	movs	r1, #1
 8008a0c:	f000 fce2 	bl	80093d4 <TIM_ARRPreloadConfig>

	TIM_Cmd(Tim, ENABLE);
 8008a10:	6838      	ldr	r0, [r7, #0]
 8008a12:	2101      	movs	r1, #1
 8008a14:	f000 fcfe 	bl	8009414 <TIM_Cmd>
	TIM_CtrlPWMOutputs(Tim,ENABLE);
 8008a18:	6838      	ldr	r0, [r7, #0]
 8008a1a:	2101      	movs	r1, #1
 8008a1c:	f000 ffb4 	bl	8009988 <TIM_CtrlPWMOutputs>
	PWM_Tim = Tim;
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	683a      	ldr	r2, [r7, #0]
 8008a24:	605a      	str	r2, [r3, #4]
	PWM_Channel = Channel;
 8008a26:	f897 2048 	ldrb.w	r2, [r7, #72]	; 0x48
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	701a      	strb	r2, [r3, #0]
};
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	4618      	mov	r0, r3
 8008a32:	3738      	adds	r7, #56	; 0x38
 8008a34:	46bd      	mov	sp, r7
 8008a36:	bd80      	pop	{r7, pc}
 8008a38:	40020000 	.word	0x40020000
 8008a3c:	40020400 	.word	0x40020400
 8008a40:	40020800 	.word	0x40020800
 8008a44:	40020c00 	.word	0x40020c00
 8008a48:	40021000 	.word	0x40021000
 8008a4c:	40010000 	.word	0x40010000
 8008a50:	40010400 	.word	0x40010400
 8008a54:	20000000 	.word	0x20000000
 8008a58:	6642d929 	.word	0x6642d929

08008a5c <_ZN3Pwm13set_DutyCycleEt>:

void Pwm::set_DutyCycle(uint16_t duty_cycle1){
 8008a5c:	b580      	push	{r7, lr}
 8008a5e:	b082      	sub	sp, #8
 8008a60:	af00      	add	r7, sp, #0
 8008a62:	6078      	str	r0, [r7, #4]
 8008a64:	460b      	mov	r3, r1
 8008a66:	807b      	strh	r3, [r7, #2]
	if(PWM_Channel == 1)
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	781b      	ldrb	r3, [r3, #0]
 8008a6c:	b25b      	sxtb	r3, r3
 8008a6e:	2b01      	cmp	r3, #1
 8008a70:	d106      	bne.n	8008a80 <_ZN3Pwm13set_DutyCycleEt+0x24>
		TIM_SetCompare1(PWM_Tim, duty_cycle1);
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	685a      	ldr	r2, [r3, #4]
 8008a76:	887b      	ldrh	r3, [r7, #2]
 8008a78:	4610      	mov	r0, r2
 8008a7a:	4619      	mov	r1, r3
 8008a7c:	f000 fed8 	bl	8009830 <TIM_SetCompare1>
	if(PWM_Channel == 2)
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	781b      	ldrb	r3, [r3, #0]
 8008a84:	b25b      	sxtb	r3, r3
 8008a86:	2b02      	cmp	r3, #2
 8008a88:	d106      	bne.n	8008a98 <_ZN3Pwm13set_DutyCycleEt+0x3c>
		TIM_SetCompare2(PWM_Tim, duty_cycle1);
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	685a      	ldr	r2, [r3, #4]
 8008a8e:	887b      	ldrh	r3, [r7, #2]
 8008a90:	4610      	mov	r0, r2
 8008a92:	4619      	mov	r1, r3
 8008a94:	f000 feda 	bl	800984c <TIM_SetCompare2>
	if(PWM_Channel == 3)
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	781b      	ldrb	r3, [r3, #0]
 8008a9c:	b25b      	sxtb	r3, r3
 8008a9e:	2b03      	cmp	r3, #3
 8008aa0:	d106      	bne.n	8008ab0 <_ZN3Pwm13set_DutyCycleEt+0x54>
		TIM_SetCompare3(PWM_Tim, duty_cycle1);
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	685a      	ldr	r2, [r3, #4]
 8008aa6:	887b      	ldrh	r3, [r7, #2]
 8008aa8:	4610      	mov	r0, r2
 8008aaa:	4619      	mov	r1, r3
 8008aac:	f000 fedc 	bl	8009868 <TIM_SetCompare3>
	if(PWM_Channel == 4)
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	781b      	ldrb	r3, [r3, #0]
 8008ab4:	b25b      	sxtb	r3, r3
 8008ab6:	2b04      	cmp	r3, #4
 8008ab8:	d106      	bne.n	8008ac8 <_ZN3Pwm13set_DutyCycleEt+0x6c>
		TIM_SetCompare4(PWM_Tim, duty_cycle1);
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	685a      	ldr	r2, [r3, #4]
 8008abe:	887b      	ldrh	r3, [r7, #2]
 8008ac0:	4610      	mov	r0, r2
 8008ac2:	4619      	mov	r1, r3
 8008ac4:	f000 fede 	bl	8009884 <TIM_SetCompare4>
	return;
 8008ac8:	bf00      	nop
};
 8008aca:	3708      	adds	r7, #8
 8008acc:	46bd      	mov	sp, r7
 8008ace:	bd80      	pop	{r7, pc}

08008ad0 <_ZN5MotorC1EP3PwmP4GPIOS1_S3_P7EncoderP11Timer_Time2>:
 *  Created on: Mar 12, 2016
 *      Author: lenovoi7
 */
#include "Motor.h"

Motor::Motor(Pwm *A_High,
 8008ad0:	b480      	push	{r7}
 8008ad2:	b085      	sub	sp, #20
 8008ad4:	af00      	add	r7, sp, #0
 8008ad6:	60f8      	str	r0, [r7, #12]
 8008ad8:	60b9      	str	r1, [r7, #8]
 8008ada:	607a      	str	r2, [r7, #4]
 8008adc:	603b      	str	r3, [r7, #0]
		Pwm *B_High,
		GPIO *B_Low,
		Encoder *Enc,
		Timer_Time2 *MTimer)
{
	Motor_A_High = A_High;
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	68ba      	ldr	r2, [r7, #8]
 8008ae2:	601a      	str	r2, [r3, #0]
	Motor_A_Low = A_Low;
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	687a      	ldr	r2, [r7, #4]
 8008ae8:	609a      	str	r2, [r3, #8]
	Motor_B_High = B_High;
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	683a      	ldr	r2, [r7, #0]
 8008aee:	605a      	str	r2, [r3, #4]
	Motor_B_Low = B_Low;
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	69ba      	ldr	r2, [r7, #24]
 8008af4:	60da      	str	r2, [r3, #12]
	Motor_Enc = Enc;
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	69fa      	ldr	r2, [r7, #28]
 8008afa:	611a      	str	r2, [r3, #16]
	Motor_Time = MTimer;
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	6a3a      	ldr	r2, [r7, #32]
 8008b00:	615a      	str	r2, [r3, #20]
}
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	4618      	mov	r0, r3
 8008b06:	3714      	adds	r7, #20
 8008b08:	46bd      	mov	sp, r7
 8008b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b0e:	4770      	bx	lr

08008b10 <_ZN5Motor13Control_SpeedEs>:
																//do objeto
	this->Answer(answer);
	return;
};

void Motor::Control_Speed(int16_t hold_speed){
 8008b10:	b580      	push	{r7, lr}
 8008b12:	b086      	sub	sp, #24
 8008b14:	af00      	add	r7, sp, #0
 8008b16:	6078      	str	r0, [r7, #4]
 8008b18:	460b      	mov	r3, r1
 8008b1a:	807b      	strh	r3, [r7, #2]
	int32_t speed;
	int16_t answer;
	uint32_t position = Motor_Enc->position();
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	691b      	ldr	r3, [r3, #16]
 8008b20:	4618      	mov	r0, r3
 8008b22:	f000 f9c3 	bl	8008eac <_ZN7Encoder8positionEv>
 8008b26:	6178      	str	r0, [r7, #20]
	uint32_t time = Motor_Time->current_time();
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	695b      	ldr	r3, [r3, #20]
 8008b2c:	4618      	mov	r0, r3
 8008b2e:	f7ff fb99 	bl	8008264 <_ZN11Timer_Time212current_timeEv>
 8008b32:	6138      	str	r0, [r7, #16]

	speed = (position - last_position)/(time - last_time);
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008b38:	697a      	ldr	r2, [r7, #20]
 8008b3a:	1ad2      	subs	r2, r2, r3
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008b40:	6939      	ldr	r1, [r7, #16]
 8008b42:	1acb      	subs	r3, r1, r3
 8008b44:	fbb2 f3f3 	udiv	r3, r2, r3
 8008b48:	60fb      	str	r3, [r7, #12]
	answer = this->Spe_Calc_Answer(speed, hold_speed);
 8008b4a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8008b4e:	6878      	ldr	r0, [r7, #4]
 8008b50:	68f9      	ldr	r1, [r7, #12]
 8008b52:	461a      	mov	r2, r3
 8008b54:	f000 f864 	bl	8008c20 <_ZN5Motor15Spe_Calc_AnswerEll>
 8008b58:	4603      	mov	r3, r0
 8008b5a:	817b      	strh	r3, [r7, #10]
	this->Answer(answer);
 8008b5c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8008b60:	6878      	ldr	r0, [r7, #4]
 8008b62:	4619      	mov	r1, r3
 8008b64:	f000 f80a 	bl	8008b7c <_ZN5Motor6AnswerEs>
	last_position = position;
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	697a      	ldr	r2, [r7, #20]
 8008b6c:	669a      	str	r2, [r3, #104]	; 0x68
	last_time = time;
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	693a      	ldr	r2, [r7, #16]
 8008b72:	66da      	str	r2, [r3, #108]	; 0x6c
	return;
 8008b74:	bf00      	nop
};
 8008b76:	3718      	adds	r7, #24
 8008b78:	46bd      	mov	sp, r7
 8008b7a:	bd80      	pop	{r7, pc}

08008b7c <_ZN5Motor6AnswerEs>:

void Motor::Answer(int16_t answer)
{
 8008b7c:	b580      	push	{r7, lr}
 8008b7e:	b082      	sub	sp, #8
 8008b80:	af00      	add	r7, sp, #0
 8008b82:	6078      	str	r0, [r7, #4]
 8008b84:	460b      	mov	r3, r1
 8008b86:	807b      	strh	r3, [r7, #2]
	if (answer > 0)
 8008b88:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	dd1f      	ble.n	8008bd0 <_ZN5Motor6AnswerEs+0x54>
	{
		if (answer>600)
 8008b90:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8008b94:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 8008b98:	dd02      	ble.n	8008ba0 <_ZN5Motor6AnswerEs+0x24>
		{
			answer=600;
 8008b9a:	f44f 7316 	mov.w	r3, #600	; 0x258
 8008b9e:	807b      	strh	r3, [r7, #2]
		}
		Motor_A_Low->Reset();
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	689b      	ldr	r3, [r3, #8]
 8008ba4:	4618      	mov	r0, r3
 8008ba6:	f000 f8bb 	bl	8008d20 <_ZN4GPIO5ResetEv>
		Motor_B_High->set_DutyCycle(0);
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	685b      	ldr	r3, [r3, #4]
 8008bae:	4618      	mov	r0, r3
 8008bb0:	2100      	movs	r1, #0
 8008bb2:	f7ff ff53 	bl	8008a5c <_ZN3Pwm13set_DutyCycleEt>
		Motor_A_High->set_DutyCycle(answer);
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	681a      	ldr	r2, [r3, #0]
 8008bba:	887b      	ldrh	r3, [r7, #2]
 8008bbc:	4610      	mov	r0, r2
 8008bbe:	4619      	mov	r1, r3
 8008bc0:	f7ff ff4c 	bl	8008a5c <_ZN3Pwm13set_DutyCycleEt>
		Motor_B_Low->Set();
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	68db      	ldr	r3, [r3, #12]
 8008bc8:	4618      	mov	r0, r3
 8008bca:	f000 f899 	bl	8008d00 <_ZN4GPIO3SetEv>
 8008bce:	e022      	b.n	8008c16 <_ZN5Motor6AnswerEs+0x9a>
	}
	else
	{
		answer=-answer;
 8008bd0:	887b      	ldrh	r3, [r7, #2]
 8008bd2:	425b      	negs	r3, r3
 8008bd4:	b29b      	uxth	r3, r3
 8008bd6:	807b      	strh	r3, [r7, #2]
		if(answer>600)
 8008bd8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8008bdc:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 8008be0:	dd02      	ble.n	8008be8 <_ZN5Motor6AnswerEs+0x6c>
		{
			answer=600;
 8008be2:	f44f 7316 	mov.w	r3, #600	; 0x258
 8008be6:	807b      	strh	r3, [r7, #2]
		}
		Motor_B_Low->Reset();
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	68db      	ldr	r3, [r3, #12]
 8008bec:	4618      	mov	r0, r3
 8008bee:	f000 f897 	bl	8008d20 <_ZN4GPIO5ResetEv>
		Motor_A_High->set_DutyCycle(0);
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	4618      	mov	r0, r3
 8008bf8:	2100      	movs	r1, #0
 8008bfa:	f7ff ff2f 	bl	8008a5c <_ZN3Pwm13set_DutyCycleEt>
		Motor_B_High->set_DutyCycle(answer);
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	685a      	ldr	r2, [r3, #4]
 8008c02:	887b      	ldrh	r3, [r7, #2]
 8008c04:	4610      	mov	r0, r2
 8008c06:	4619      	mov	r1, r3
 8008c08:	f7ff ff28 	bl	8008a5c <_ZN3Pwm13set_DutyCycleEt>
		Motor_A_Low->Set();
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	689b      	ldr	r3, [r3, #8]
 8008c10:	4618      	mov	r0, r3
 8008c12:	f000 f875 	bl	8008d00 <_ZN4GPIO3SetEv>
	}
	return;
 8008c16:	bf00      	nop
}
 8008c18:	3708      	adds	r7, #8
 8008c1a:	46bd      	mov	sp, r7
 8008c1c:	bd80      	pop	{r7, pc}
 8008c1e:	bf00      	nop

08008c20 <_ZN5Motor15Spe_Calc_AnswerEll>:
	return (int16_t) ((error)*0.81+(integral)*0.18 - derivative*2.25);
	//Kp = 0.81, Ki = 0.36, Kd = 2.25
}

//Falta definir o que  o valor speed, que deve ter sinal
int16_t Motor::Spe_Calc_Answer(int32_t speed, int32_t hold_speed){
 8008c20:	b480      	push	{r7}
 8008c22:	b087      	sub	sp, #28
 8008c24:	af00      	add	r7, sp, #0
 8008c26:	60f8      	str	r0, [r7, #12]
 8008c28:	60b9      	str	r1, [r7, #8]
 8008c2a:	607a      	str	r2, [r7, #4]
	//int16_t integral;
	int16_t error;
	//int16_t derivative;
	//int i;
//verde oliva
	error = (int16_t) (speed - hold_speed);
 8008c2c:	68bb      	ldr	r3, [r7, #8]
 8008c2e:	b29a      	uxth	r2, r3
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	b29b      	uxth	r3, r3
 8008c34:	1ad3      	subs	r3, r2, r3
 8008c36:	b29b      	uxth	r3, r3
 8008c38:	82fb      	strh	r3, [r7, #22]

	//for(i=0; i<20; i++){
	//	integral = integral+Speed_Last_Error[i];
	//}
	//if (integral > 600/0.18) integral = 600/0.18;
	return (int16_t) (hold_speed);
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	b29b      	uxth	r3, r3
 8008c3e:	b21b      	sxth	r3, r3
	//return (int16_t) ((error)*0.81+(integral)*0.36 - derivative*2.25);
	//Kp = 0.81, Ki = 0.36, Kd = 2.25
}
 8008c40:	4618      	mov	r0, r3
 8008c42:	371c      	adds	r7, #28
 8008c44:	46bd      	mov	sp, r7
 8008c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c4a:	4770      	bx	lr

08008c4c <_ZN4GPIOC1EP12GPIO_TypeDeft>:
 *  Created on: Mar 12, 2016
 *      Author: lenovoi7
 */

#include "GPIO.h"
GPIO::GPIO(GPIO_TypeDef* Port, uint16_t Pin) {
 8008c4c:	b580      	push	{r7, lr}
 8008c4e:	b086      	sub	sp, #24
 8008c50:	af00      	add	r7, sp, #0
 8008c52:	60f8      	str	r0, [r7, #12]
 8008c54:	60b9      	str	r1, [r7, #8]
 8008c56:	4613      	mov	r3, r2
 8008c58:	80fb      	strh	r3, [r7, #6]
	if(Port == GPIOA)
 8008c5a:	68ba      	ldr	r2, [r7, #8]
 8008c5c:	4b23      	ldr	r3, [pc, #140]	; (8008cec <_ZN4GPIOC1EP12GPIO_TypeDeft+0xa0>)
 8008c5e:	429a      	cmp	r2, r3
 8008c60:	d103      	bne.n	8008c6a <_ZN4GPIOC1EP12GPIO_TypeDeft+0x1e>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8008c62:	2001      	movs	r0, #1
 8008c64:	2101      	movs	r1, #1
 8008c66:	f001 f833 	bl	8009cd0 <RCC_AHB1PeriphClockCmd>
	if(Port == GPIOB)
 8008c6a:	68ba      	ldr	r2, [r7, #8]
 8008c6c:	4b20      	ldr	r3, [pc, #128]	; (8008cf0 <_ZN4GPIOC1EP12GPIO_TypeDeft+0xa4>)
 8008c6e:	429a      	cmp	r2, r3
 8008c70:	d103      	bne.n	8008c7a <_ZN4GPIOC1EP12GPIO_TypeDeft+0x2e>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 8008c72:	2002      	movs	r0, #2
 8008c74:	2101      	movs	r1, #1
 8008c76:	f001 f82b 	bl	8009cd0 <RCC_AHB1PeriphClockCmd>
	if(Port == GPIOC)
 8008c7a:	68ba      	ldr	r2, [r7, #8]
 8008c7c:	4b1d      	ldr	r3, [pc, #116]	; (8008cf4 <_ZN4GPIOC1EP12GPIO_TypeDeft+0xa8>)
 8008c7e:	429a      	cmp	r2, r3
 8008c80:	d103      	bne.n	8008c8a <_ZN4GPIOC1EP12GPIO_TypeDeft+0x3e>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 8008c82:	2004      	movs	r0, #4
 8008c84:	2101      	movs	r1, #1
 8008c86:	f001 f823 	bl	8009cd0 <RCC_AHB1PeriphClockCmd>
	if(Port == GPIOD)
 8008c8a:	68ba      	ldr	r2, [r7, #8]
 8008c8c:	4b1a      	ldr	r3, [pc, #104]	; (8008cf8 <_ZN4GPIOC1EP12GPIO_TypeDeft+0xac>)
 8008c8e:	429a      	cmp	r2, r3
 8008c90:	d103      	bne.n	8008c9a <_ZN4GPIOC1EP12GPIO_TypeDeft+0x4e>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 8008c92:	2008      	movs	r0, #8
 8008c94:	2101      	movs	r1, #1
 8008c96:	f001 f81b 	bl	8009cd0 <RCC_AHB1PeriphClockCmd>
	if(Port == GPIOE)
 8008c9a:	68ba      	ldr	r2, [r7, #8]
 8008c9c:	4b17      	ldr	r3, [pc, #92]	; (8008cfc <_ZN4GPIOC1EP12GPIO_TypeDeft+0xb0>)
 8008c9e:	429a      	cmp	r2, r3
 8008ca0:	d103      	bne.n	8008caa <_ZN4GPIOC1EP12GPIO_TypeDeft+0x5e>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOE, ENABLE);
 8008ca2:	2010      	movs	r0, #16
 8008ca4:	2101      	movs	r1, #1
 8008ca6:	f001 f813 	bl	8009cd0 <RCC_AHB1PeriphClockCmd>
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8008caa:	2301      	movs	r3, #1
 8008cac:	753b      	strb	r3, [r7, #20]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8008cae:	2300      	movs	r3, #0
 8008cb0:	75bb      	strb	r3, [r7, #22]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8008cb2:	2302      	movs	r3, #2
 8008cb4:	757b      	strb	r3, [r7, #21]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8008cb6:	2301      	movs	r3, #1
 8008cb8:	75fb      	strb	r3, [r7, #23]
	GPIO_InitStructure.GPIO_Pin = Pin;
 8008cba:	88fb      	ldrh	r3, [r7, #6]
 8008cbc:	613b      	str	r3, [r7, #16]
	GPIO_Init(Port,&GPIO_InitStructure);
 8008cbe:	f107 0310 	add.w	r3, r7, #16
 8008cc2:	68b8      	ldr	r0, [r7, #8]
 8008cc4:	4619      	mov	r1, r3
 8008cc6:	f001 f899 	bl	8009dfc <GPIO_Init>

	GPIO_ResetBits(Port, Pin);
 8008cca:	88fb      	ldrh	r3, [r7, #6]
 8008ccc:	68b8      	ldr	r0, [r7, #8]
 8008cce:	4619      	mov	r1, r3
 8008cd0:	f001 f94a 	bl	8009f68 <GPIO_ResetBits>
	GPIO_Port = Port;
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	68ba      	ldr	r2, [r7, #8]
 8008cd8:	601a      	str	r2, [r3, #0]
	GPIO_Pin = Pin;
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	88fa      	ldrh	r2, [r7, #6]
 8008cde:	809a      	strh	r2, [r3, #4]
}
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	4618      	mov	r0, r3
 8008ce4:	3718      	adds	r7, #24
 8008ce6:	46bd      	mov	sp, r7
 8008ce8:	bd80      	pop	{r7, pc}
 8008cea:	bf00      	nop
 8008cec:	40020000 	.word	0x40020000
 8008cf0:	40020400 	.word	0x40020400
 8008cf4:	40020800 	.word	0x40020800
 8008cf8:	40020c00 	.word	0x40020c00
 8008cfc:	40021000 	.word	0x40021000

08008d00 <_ZN4GPIO3SetEv>:
void GPIO::Set(){
 8008d00:	b580      	push	{r7, lr}
 8008d02:	b082      	sub	sp, #8
 8008d04:	af00      	add	r7, sp, #0
 8008d06:	6078      	str	r0, [r7, #4]
	GPIO_SetBits(GPIO_Port, GPIO_Pin);
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	681a      	ldr	r2, [r3, #0]
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	889b      	ldrh	r3, [r3, #4]
 8008d10:	4610      	mov	r0, r2
 8008d12:	4619      	mov	r1, r3
 8008d14:	f001 f91a 	bl	8009f4c <GPIO_SetBits>
	return;
 8008d18:	bf00      	nop
}
 8008d1a:	3708      	adds	r7, #8
 8008d1c:	46bd      	mov	sp, r7
 8008d1e:	bd80      	pop	{r7, pc}

08008d20 <_ZN4GPIO5ResetEv>:
void GPIO::Reset(){
 8008d20:	b580      	push	{r7, lr}
 8008d22:	b082      	sub	sp, #8
 8008d24:	af00      	add	r7, sp, #0
 8008d26:	6078      	str	r0, [r7, #4]
	GPIO_ResetBits(GPIO_Port, GPIO_Pin);
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	681a      	ldr	r2, [r3, #0]
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	889b      	ldrh	r3, [r3, #4]
 8008d30:	4610      	mov	r0, r2
 8008d32:	4619      	mov	r1, r3
 8008d34:	f001 f918 	bl	8009f68 <GPIO_ResetBits>
	return;
 8008d38:	bf00      	nop
}
 8008d3a:	3708      	adds	r7, #8
 8008d3c:	46bd      	mov	sp, r7
 8008d3e:	bd80      	pop	{r7, pc}

08008d40 <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh>:
 *      Author: lenovoi7
 */

#include <Encoder.h>

Encoder::Encoder( GPIO_TypeDef* Port1, GPIO_TypeDef* Port2,
 8008d40:	b580      	push	{r7, lr}
 8008d42:	b086      	sub	sp, #24
 8008d44:	af00      	add	r7, sp, #0
 8008d46:	60f8      	str	r0, [r7, #12]
 8008d48:	60b9      	str	r1, [r7, #8]
 8008d4a:	607a      	str	r2, [r7, #4]
 8008d4c:	603b      	str	r3, [r7, #0]
	uint32_t Pin1, uint32_t Pin2,
	TIM_TypeDef * Tim, uint8_t Af_Pin1, uint8_t Af_Pin2,
	uint8_t Af)
{

	if((Port1 == GPIOA)||(Port2 == GPIOA))
 8008d4e:	68ba      	ldr	r2, [r7, #8]
 8008d50:	4b4e      	ldr	r3, [pc, #312]	; (8008e8c <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0x14c>)
 8008d52:	429a      	cmp	r2, r3
 8008d54:	d003      	beq.n	8008d5e <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0x1e>
 8008d56:	687a      	ldr	r2, [r7, #4]
 8008d58:	4b4c      	ldr	r3, [pc, #304]	; (8008e8c <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0x14c>)
 8008d5a:	429a      	cmp	r2, r3
 8008d5c:	d103      	bne.n	8008d66 <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0x26>
			RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8008d5e:	2001      	movs	r0, #1
 8008d60:	2101      	movs	r1, #1
 8008d62:	f000 ffb5 	bl	8009cd0 <RCC_AHB1PeriphClockCmd>
	if((Port1 == GPIOB)||(Port2 == GPIOB))
 8008d66:	68ba      	ldr	r2, [r7, #8]
 8008d68:	4b49      	ldr	r3, [pc, #292]	; (8008e90 <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0x150>)
 8008d6a:	429a      	cmp	r2, r3
 8008d6c:	d003      	beq.n	8008d76 <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0x36>
 8008d6e:	687a      	ldr	r2, [r7, #4]
 8008d70:	4b47      	ldr	r3, [pc, #284]	; (8008e90 <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0x150>)
 8008d72:	429a      	cmp	r2, r3
 8008d74:	d103      	bne.n	8008d7e <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0x3e>
			RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 8008d76:	2002      	movs	r0, #2
 8008d78:	2101      	movs	r1, #1
 8008d7a:	f000 ffa9 	bl	8009cd0 <RCC_AHB1PeriphClockCmd>
	if((Port1 == GPIOC)||(Port2 == GPIOC))
 8008d7e:	68ba      	ldr	r2, [r7, #8]
 8008d80:	4b44      	ldr	r3, [pc, #272]	; (8008e94 <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0x154>)
 8008d82:	429a      	cmp	r2, r3
 8008d84:	d003      	beq.n	8008d8e <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0x4e>
 8008d86:	687a      	ldr	r2, [r7, #4]
 8008d88:	4b42      	ldr	r3, [pc, #264]	; (8008e94 <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0x154>)
 8008d8a:	429a      	cmp	r2, r3
 8008d8c:	d103      	bne.n	8008d96 <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0x56>
			RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 8008d8e:	2004      	movs	r0, #4
 8008d90:	2101      	movs	r1, #1
 8008d92:	f000 ff9d 	bl	8009cd0 <RCC_AHB1PeriphClockCmd>
	if((Port1 == GPIOD)||(Port2 == GPIOD))
 8008d96:	68ba      	ldr	r2, [r7, #8]
 8008d98:	4b3f      	ldr	r3, [pc, #252]	; (8008e98 <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0x158>)
 8008d9a:	429a      	cmp	r2, r3
 8008d9c:	d003      	beq.n	8008da6 <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0x66>
 8008d9e:	687a      	ldr	r2, [r7, #4]
 8008da0:	4b3d      	ldr	r3, [pc, #244]	; (8008e98 <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0x158>)
 8008da2:	429a      	cmp	r2, r3
 8008da4:	d103      	bne.n	8008dae <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0x6e>
			RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 8008da6:	2008      	movs	r0, #8
 8008da8:	2101      	movs	r1, #1
 8008daa:	f000 ff91 	bl	8009cd0 <RCC_AHB1PeriphClockCmd>
	if((Port1 == GPIOE)||(Port2 == GPIOE))
 8008dae:	68ba      	ldr	r2, [r7, #8]
 8008db0:	4b3a      	ldr	r3, [pc, #232]	; (8008e9c <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0x15c>)
 8008db2:	429a      	cmp	r2, r3
 8008db4:	d003      	beq.n	8008dbe <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0x7e>
 8008db6:	687a      	ldr	r2, [r7, #4]
 8008db8:	4b38      	ldr	r3, [pc, #224]	; (8008e9c <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0x15c>)
 8008dba:	429a      	cmp	r2, r3
 8008dbc:	d103      	bne.n	8008dc6 <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0x86>
			RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOE, ENABLE);
 8008dbe:	2010      	movs	r0, #16
 8008dc0:	2101      	movs	r1, #1
 8008dc2:	f000 ff85 	bl	8009cd0 <RCC_AHB1PeriphClockCmd>

	if(Tim == TIM2)
 8008dc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dc8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008dcc:	d103      	bne.n	8008dd6 <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0x96>
			RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 8008dce:	2001      	movs	r0, #1
 8008dd0:	2101      	movs	r1, #1
 8008dd2:	f000 ff9b 	bl	8009d0c <RCC_APB1PeriphClockCmd>
	if(Tim == TIM3)
 8008dd6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008dd8:	4b31      	ldr	r3, [pc, #196]	; (8008ea0 <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0x160>)
 8008dda:	429a      	cmp	r2, r3
 8008ddc:	d103      	bne.n	8008de6 <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0xa6>
			RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM3, ENABLE);
 8008dde:	2002      	movs	r0, #2
 8008de0:	2101      	movs	r1, #1
 8008de2:	f000 ff93 	bl	8009d0c <RCC_APB1PeriphClockCmd>
	if(Tim == TIM4)
 8008de6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008de8:	4b2e      	ldr	r3, [pc, #184]	; (8008ea4 <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0x164>)
 8008dea:	429a      	cmp	r2, r3
 8008dec:	d103      	bne.n	8008df6 <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0xb6>
			RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM4, ENABLE);
 8008dee:	2004      	movs	r0, #4
 8008df0:	2101      	movs	r1, #1
 8008df2:	f000 ff8b 	bl	8009d0c <RCC_APB1PeriphClockCmd>
	if(Tim == TIM5)
 8008df6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008df8:	4b2b      	ldr	r3, [pc, #172]	; (8008ea8 <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0x168>)
 8008dfa:	429a      	cmp	r2, r3
 8008dfc:	d103      	bne.n	8008e06 <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0xc6>
			RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM5, ENABLE);
 8008dfe:	2008      	movs	r0, #8
 8008e00:	2101      	movs	r1, #1
 8008e02:	f000 ff83 	bl	8009d0c <RCC_APB1PeriphClockCmd>

	GPIO_InitTypeDef GPIO_InitStructure;

	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8008e06:	2300      	movs	r3, #0
 8008e08:	75bb      	strb	r3, [r7, #22]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8008e0a:	2302      	movs	r3, #2
 8008e0c:	757b      	strb	r3, [r7, #21]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8008e0e:	2301      	movs	r3, #1
 8008e10:	75fb      	strb	r3, [r7, #23]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8008e12:	2302      	movs	r3, #2
 8008e14:	753b      	strb	r3, [r7, #20]

	GPIO_InitStructure.GPIO_Pin = Pin1;
 8008e16:	683b      	ldr	r3, [r7, #0]
 8008e18:	613b      	str	r3, [r7, #16]
	GPIO_Init(Port1, &GPIO_InitStructure);
 8008e1a:	f107 0310 	add.w	r3, r7, #16
 8008e1e:	68b8      	ldr	r0, [r7, #8]
 8008e20:	4619      	mov	r1, r3
 8008e22:	f000 ffeb 	bl	8009dfc <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = Pin2;
 8008e26:	6a3b      	ldr	r3, [r7, #32]
 8008e28:	613b      	str	r3, [r7, #16]
	GPIO_Init(Port2, &GPIO_InitStructure);
 8008e2a:	f107 0310 	add.w	r3, r7, #16
 8008e2e:	6878      	ldr	r0, [r7, #4]
 8008e30:	4619      	mov	r1, r3
 8008e32:	f000 ffe3 	bl	8009dfc <GPIO_Init>

	GPIO_PinAFConfig(Port1, Af_Pin1, Af);
 8008e36:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8008e3a:	b29a      	uxth	r2, r3
 8008e3c:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8008e40:	68b8      	ldr	r0, [r7, #8]
 8008e42:	4611      	mov	r1, r2
 8008e44:	461a      	mov	r2, r3
 8008e46:	f001 f89d 	bl	8009f84 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(Port2, Af_Pin2, Af);
 8008e4a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8008e4e:	b29a      	uxth	r2, r3
 8008e50:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8008e54:	6878      	ldr	r0, [r7, #4]
 8008e56:	4611      	mov	r1, r2
 8008e58:	461a      	mov	r2, r3
 8008e5a:	f001 f893 	bl	8009f84 <GPIO_PinAFConfig>

	TIM_EncoderInterfaceConfig(Tim, TIM_EncoderMode_TI12, TIM_ICPolarity_Rising, TIM_ICPolarity_Rising);
 8008e5e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008e60:	2103      	movs	r1, #3
 8008e62:	2200      	movs	r2, #0
 8008e64:	2300      	movs	r3, #0
 8008e66:	f000 fe13 	bl	8009a90 <TIM_EncoderInterfaceConfig>
	TIM_Cmd(Tim, ENABLE);
 8008e6a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008e6c:	2101      	movs	r1, #1
 8008e6e:	f000 fad1 	bl	8009414 <TIM_Cmd>

	TIM_SetCounter(Tim, (uint32_t) 16000);
 8008e72:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008e74:	f44f 517a 	mov.w	r1, #16000	; 0x3e80
 8008e78:	f000 fa92 	bl	80093a0 <TIM_SetCounter>
	Encoder_Tim = Tim;
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008e80:	601a      	str	r2, [r3, #0]
};
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	4618      	mov	r0, r3
 8008e86:	3718      	adds	r7, #24
 8008e88:	46bd      	mov	sp, r7
 8008e8a:	bd80      	pop	{r7, pc}
 8008e8c:	40020000 	.word	0x40020000
 8008e90:	40020400 	.word	0x40020400
 8008e94:	40020800 	.word	0x40020800
 8008e98:	40020c00 	.word	0x40020c00
 8008e9c:	40021000 	.word	0x40021000
 8008ea0:	40000400 	.word	0x40000400
 8008ea4:	40000800 	.word	0x40000800
 8008ea8:	40000c00 	.word	0x40000c00

08008eac <_ZN7Encoder8positionEv>:

uint32_t Encoder::position(){
 8008eac:	b580      	push	{r7, lr}
 8008eae:	b082      	sub	sp, #8
 8008eb0:	af00      	add	r7, sp, #0
 8008eb2:	6078      	str	r0, [r7, #4]
	return TIM_GetCounter(Encoder_Tim);
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	4618      	mov	r0, r3
 8008eba:	f000 fa7f 	bl	80093bc <TIM_GetCounter>
 8008ebe:	4603      	mov	r3, r0
};
 8008ec0:	4618      	mov	r0, r3
 8008ec2:	3708      	adds	r7, #8
 8008ec4:	46bd      	mov	sp, r7
 8008ec6:	bd80      	pop	{r7, pc}

08008ec8 <Audio_MAL_IRQHandler>:
  * @brief  This function handles main Media layer interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
static void Audio_MAL_IRQHandler(void)
{    
 8008ec8:	b580      	push	{r7, lr}
 8008eca:	af00      	add	r7, sp, #0
  uint32_t Size = AudioRemSize;
#endif /* AUDIO_MAL_MODE_NORMAL */
  
#ifdef AUDIO_MAL_DMA_IT_TC_EN
  /* Transfer complete interrupt */
  if (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC) != RESET)
 8008ecc:	4b37      	ldr	r3, [pc, #220]	; (8008fac <Audio_MAL_IRQHandler+0xe4>)
 8008ece:	681a      	ldr	r2, [r3, #0]
 8008ed0:	4b37      	ldr	r3, [pc, #220]	; (8008fb0 <Audio_MAL_IRQHandler+0xe8>)
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	4610      	mov	r0, r2
 8008ed6:	4619      	mov	r1, r3
 8008ed8:	f001 f9c4 	bl	800a264 <DMA_GetFlagStatus>
 8008edc:	4603      	mov	r3, r0
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	d062      	beq.n	8008fa8 <Audio_MAL_IRQHandler+0xe0>
  {         
 #ifdef AUDIO_MAL_MODE_NORMAL
    /* Check if the end of file has been reached */
    if (AudioRemSize > 0)
 8008ee2:	4b34      	ldr	r3, [pc, #208]	; (8008fb4 <Audio_MAL_IRQHandler+0xec>)
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d04a      	beq.n	8008f80 <Audio_MAL_IRQHandler+0xb8>
    {      
      /* Wait the DMA Stream to be effectively disabled */
      while (DMA_GetCmdStatus(AUDIO_MAL_DMA_STREAM) != DISABLE)
 8008eea:	bf00      	nop
 8008eec:	4b2f      	ldr	r3, [pc, #188]	; (8008fac <Audio_MAL_IRQHandler+0xe4>)
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	4618      	mov	r0, r3
 8008ef2:	f001 f99f 	bl	800a234 <DMA_GetCmdStatus>
 8008ef6:	4603      	mov	r3, r0
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	d1f7      	bne.n	8008eec <Audio_MAL_IRQHandler+0x24>
      {}
      
      /* Clear the Interrupt flag */
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC); 
 8008efc:	4b2b      	ldr	r3, [pc, #172]	; (8008fac <Audio_MAL_IRQHandler+0xe4>)
 8008efe:	681a      	ldr	r2, [r3, #0]
 8008f00:	4b2b      	ldr	r3, [pc, #172]	; (8008fb0 <Audio_MAL_IRQHandler+0xe8>)
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	4610      	mov	r0, r2
 8008f06:	4619      	mov	r1, r3
 8008f08:	f001 f9e8 	bl	800a2dc <DMA_ClearFlag>
           
      /* Re-Configure the buffer address and size */
      DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t) CurrentPos;
 8008f0c:	4b2a      	ldr	r3, [pc, #168]	; (8008fb8 <Audio_MAL_IRQHandler+0xf0>)
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	461a      	mov	r2, r3
 8008f12:	4b2a      	ldr	r3, [pc, #168]	; (8008fbc <Audio_MAL_IRQHandler+0xf4>)
 8008f14:	609a      	str	r2, [r3, #8]
      DMA_InitStructure.DMA_BufferSize = (uint32_t) (DMA_MAX(AudioRemSize));
 8008f16:	4b27      	ldr	r3, [pc, #156]	; (8008fb4 <Audio_MAL_IRQHandler+0xec>)
 8008f18:	681a      	ldr	r2, [r3, #0]
 8008f1a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008f1e:	429a      	cmp	r2, r3
 8008f20:	bf28      	it	cs
 8008f22:	461a      	movcs	r2, r3
 8008f24:	4b25      	ldr	r3, [pc, #148]	; (8008fbc <Audio_MAL_IRQHandler+0xf4>)
 8008f26:	611a      	str	r2, [r3, #16]
            
      /* Configure the DMA Stream with the new parameters */
      DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);
 8008f28:	4b20      	ldr	r3, [pc, #128]	; (8008fac <Audio_MAL_IRQHandler+0xe4>)
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	4618      	mov	r0, r3
 8008f2e:	4923      	ldr	r1, [pc, #140]	; (8008fbc <Audio_MAL_IRQHandler+0xf4>)
 8008f30:	f001 f90e 	bl	800a150 <DMA_Init>
      
      /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE);    
 8008f34:	4b1d      	ldr	r3, [pc, #116]	; (8008fac <Audio_MAL_IRQHandler+0xe4>)
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	4618      	mov	r0, r3
 8008f3a:	2101      	movs	r1, #1
 8008f3c:	f001 f95e 	bl	800a1fc <DMA_Cmd>
      
      /* Update the current pointer position */
      CurrentPos += DMA_MAX(AudioRemSize);        
 8008f40:	4b1d      	ldr	r3, [pc, #116]	; (8008fb8 <Audio_MAL_IRQHandler+0xf0>)
 8008f42:	681a      	ldr	r2, [r3, #0]
 8008f44:	4b1b      	ldr	r3, [pc, #108]	; (8008fb4 <Audio_MAL_IRQHandler+0xec>)
 8008f46:	6819      	ldr	r1, [r3, #0]
 8008f48:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008f4c:	4299      	cmp	r1, r3
 8008f4e:	bf38      	it	cc
 8008f50:	460b      	movcc	r3, r1
 8008f52:	005b      	lsls	r3, r3, #1
 8008f54:	441a      	add	r2, r3
 8008f56:	4b18      	ldr	r3, [pc, #96]	; (8008fb8 <Audio_MAL_IRQHandler+0xf0>)
 8008f58:	601a      	str	r2, [r3, #0]
      
      /* Update the remaining number of data to be played */
      AudioRemSize -= DMA_MAX(AudioRemSize);   
 8008f5a:	4b16      	ldr	r3, [pc, #88]	; (8008fb4 <Audio_MAL_IRQHandler+0xec>)
 8008f5c:	681a      	ldr	r2, [r3, #0]
 8008f5e:	4b15      	ldr	r3, [pc, #84]	; (8008fb4 <Audio_MAL_IRQHandler+0xec>)
 8008f60:	6819      	ldr	r1, [r3, #0]
 8008f62:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008f66:	4299      	cmp	r1, r3
 8008f68:	bf38      	it	cc
 8008f6a:	460b      	movcc	r3, r1
 8008f6c:	1ad2      	subs	r2, r2, r3
 8008f6e:	4b11      	ldr	r3, [pc, #68]	; (8008fb4 <Audio_MAL_IRQHandler+0xec>)
 8008f70:	601a      	str	r2, [r3, #0]
        /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE); 
 8008f72:	4b0e      	ldr	r3, [pc, #56]	; (8008fac <Audio_MAL_IRQHandler+0xe4>)
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	4618      	mov	r0, r3
 8008f78:	2101      	movs	r1, #1
 8008f7a:	f001 f93f 	bl	800a1fc <DMA_Cmd>
 8008f7e:	e013      	b.n	8008fa8 <Audio_MAL_IRQHandler+0xe0>
    }
    else
    {
      /* Disable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, DISABLE);   
 8008f80:	4b0a      	ldr	r3, [pc, #40]	; (8008fac <Audio_MAL_IRQHandler+0xe4>)
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	4618      	mov	r0, r3
 8008f86:	2100      	movs	r1, #0
 8008f88:	f001 f938 	bl	800a1fc <DMA_Cmd>
      
      /* Clear the Interrupt flag */
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC);       
 8008f8c:	4b07      	ldr	r3, [pc, #28]	; (8008fac <Audio_MAL_IRQHandler+0xe4>)
 8008f8e:	681a      	ldr	r2, [r3, #0]
 8008f90:	4b07      	ldr	r3, [pc, #28]	; (8008fb0 <Audio_MAL_IRQHandler+0xe8>)
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	4610      	mov	r0, r2
 8008f96:	4619      	mov	r1, r3
 8008f98:	f001 f9a0 	bl	800a2dc <DMA_ClearFlag>
      
      /* Manage the remaining file size and new address offset: This function 
      should be coded by user (its prototype is already declared in stm32f4_discovery_audio_codec.h) */  
      EVAL_AUDIO_TransferComplete_CallBack((uint32_t)CurrentPos, 0);       
 8008f9c:	4b06      	ldr	r3, [pc, #24]	; (8008fb8 <Audio_MAL_IRQHandler+0xf0>)
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	4618      	mov	r0, r3
 8008fa2:	2100      	movs	r1, #0
 8008fa4:	f7ff f8f8 	bl	8008198 <EVAL_AUDIO_TransferComplete_CallBack>
    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE | AUDIO_MAL_DMA_FLAG_FE | \
                                        AUDIO_MAL_DMA_FLAG_DME);
  }  
#endif /* AUDIO_MAL_DMA_IT_TE_EN */
}
 8008fa8:	bd80      	pop	{r7, pc}
 8008faa:	bf00      	nop
 8008fac:	20000128 	.word	0x20000128
 8008fb0:	2000012c 	.word	0x2000012c
 8008fb4:	20000120 	.word	0x20000120
 8008fb8:	2000027c 	.word	0x2000027c
 8008fbc:	200002bc 	.word	0x200002bc

08008fc0 <DMA1_Stream7_IRQHandler>:
  * @brief  This function handles main I2S interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_I2S_IRQHandler(void)
{ 
 8008fc0:	b580      	push	{r7, lr}
 8008fc2:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 8008fc4:	f7ff ff80 	bl	8008ec8 <Audio_MAL_IRQHandler>
}
 8008fc8:	bd80      	pop	{r7, pc}
 8008fca:	bf00      	nop

08008fcc <DMA1_Stream0_IRQHandler>:
  * @brief  This function handles main DAC interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_DAC_IRQHandler(void)
{ 
 8008fcc:	b580      	push	{r7, lr}
 8008fce:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 8008fd0:	f7ff ff7a 	bl	8008ec8 <Audio_MAL_IRQHandler>
}
 8008fd4:	bd80      	pop	{r7, pc}
 8008fd6:	bf00      	nop

08008fd8 <SPI3_IRQHandler>:
  * @brief  I2S interrupt management
  * @param  None
  * @retval None
  */
void Audio_I2S_IRQHandler(void)
{
 8008fd8:	b580      	push	{r7, lr}
 8008fda:	af00      	add	r7, sp, #0
  /* Check on the I2S TXE flag */  
  if (SPI_I2S_GetFlagStatus(SPI3, SPI_I2S_FLAG_TXE) != RESET)
 8008fdc:	480c      	ldr	r0, [pc, #48]	; (8009010 <SPI3_IRQHandler+0x38>)
 8008fde:	2102      	movs	r1, #2
 8008fe0:	f000 fe5a 	bl	8009c98 <SPI_I2S_GetFlagStatus>
 8008fe4:	4603      	mov	r3, r0
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d011      	beq.n	800900e <SPI3_IRQHandler+0x36>
  { 
    if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 8008fea:	4b0a      	ldr	r3, [pc, #40]	; (8009014 <SPI3_IRQHandler+0x3c>)
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	2b02      	cmp	r3, #2
 8008ff0:	d106      	bne.n	8009000 <SPI3_IRQHandler+0x28>
    {
      /* Wirte data to the DAC interface */
      DAC_SetChannel1Data(DAC_Align_12b_L, EVAL_AUDIO_GetSampleCallBack()); 
 8008ff2:	f7ff f8dd 	bl	80081b0 <EVAL_AUDIO_GetSampleCallBack>
 8008ff6:	4603      	mov	r3, r0
 8008ff8:	2004      	movs	r0, #4
 8008ffa:	4619      	mov	r1, r3
 8008ffc:	f001 f99c 	bl	800a338 <DAC_SetChannel1Data>
    }
    
    /* Send dummy data on I2S to avoid the underrun condition */
    SPI_I2S_SendData(CODEC_I2S, EVAL_AUDIO_GetSampleCallBack()); 
 8009000:	f7ff f8d6 	bl	80081b0 <EVAL_AUDIO_GetSampleCallBack>
 8009004:	4603      	mov	r3, r0
 8009006:	4802      	ldr	r0, [pc, #8]	; (8009010 <SPI3_IRQHandler+0x38>)
 8009008:	4619      	mov	r1, r3
 800900a:	f000 fe37 	bl	8009c7c <SPI_I2S_SendData>
  }
}
 800900e:	bd80      	pop	{r7, pc}
 8009010:	40003c00 	.word	0x40003c00
 8009014:	20000124 	.word	0x20000124

08009018 <STM_EVAL_LEDInit>:
  *     @arg LED5
  *     @arg LED6
  * @retval None
  */
void STM_EVAL_LEDInit(Led_TypeDef Led)
{
 8009018:	b580      	push	{r7, lr}
 800901a:	b084      	sub	sp, #16
 800901c:	af00      	add	r7, sp, #0
 800901e:	4603      	mov	r3, r0
 8009020:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStructure;
  
  /* Enable the GPIO_LED Clock */
  RCC_AHB1PeriphClockCmd(GPIO_CLK[Led], ENABLE);
 8009022:	79fa      	ldrb	r2, [r7, #7]
 8009024:	4b10      	ldr	r3, [pc, #64]	; (8009068 <STM_EVAL_LEDInit+0x50>)
 8009026:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800902a:	4618      	mov	r0, r3
 800902c:	2101      	movs	r1, #1
 800902e:	f000 fe4f 	bl	8009cd0 <RCC_AHB1PeriphClockCmd>

  /* Configure the GPIO_LED pin */
  GPIO_InitStructure.GPIO_Pin = GPIO_PIN[Led];
 8009032:	79fa      	ldrb	r2, [r7, #7]
 8009034:	4b0d      	ldr	r3, [pc, #52]	; (800906c <STM_EVAL_LEDInit+0x54>)
 8009036:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800903a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 800903c:	2301      	movs	r3, #1
 800903e:	733b      	strb	r3, [r7, #12]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8009040:	2300      	movs	r3, #0
 8009042:	73bb      	strb	r3, [r7, #14]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8009044:	2301      	movs	r3, #1
 8009046:	73fb      	strb	r3, [r7, #15]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8009048:	2302      	movs	r3, #2
 800904a:	737b      	strb	r3, [r7, #13]
  GPIO_Init(GPIO_PORT[Led], &GPIO_InitStructure);
 800904c:	79fa      	ldrb	r2, [r7, #7]
 800904e:	4b08      	ldr	r3, [pc, #32]	; (8009070 <STM_EVAL_LEDInit+0x58>)
 8009050:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8009054:	f107 0308 	add.w	r3, r7, #8
 8009058:	4610      	mov	r0, r2
 800905a:	4619      	mov	r1, r3
 800905c:	f000 fece 	bl	8009dfc <GPIO_Init>
}
 8009060:	3710      	adds	r7, #16
 8009062:	46bd      	mov	sp, r7
 8009064:	bd80      	pop	{r7, pc}
 8009066:	bf00      	nop
 8009068:	0800b090 	.word	0x0800b090
 800906c:	0800b088 	.word	0x0800b088
 8009070:	20000130 	.word	0x20000130

08009074 <STM_EVAL_LEDOn>:
  *     @arg LED5
  *     @arg LED6  
  * @retval None
  */
void STM_EVAL_LEDOn(Led_TypeDef Led)
{
 8009074:	b480      	push	{r7}
 8009076:	b083      	sub	sp, #12
 8009078:	af00      	add	r7, sp, #0
 800907a:	4603      	mov	r3, r0
 800907c:	71fb      	strb	r3, [r7, #7]
  GPIO_PORT[Led]->BSRRL = GPIO_PIN[Led];
 800907e:	79fa      	ldrb	r2, [r7, #7]
 8009080:	4b06      	ldr	r3, [pc, #24]	; (800909c <STM_EVAL_LEDOn+0x28>)
 8009082:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009086:	79f9      	ldrb	r1, [r7, #7]
 8009088:	4a05      	ldr	r2, [pc, #20]	; (80090a0 <STM_EVAL_LEDOn+0x2c>)
 800908a:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 800908e:	831a      	strh	r2, [r3, #24]
}
 8009090:	370c      	adds	r7, #12
 8009092:	46bd      	mov	sp, r7
 8009094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009098:	4770      	bx	lr
 800909a:	bf00      	nop
 800909c:	20000130 	.word	0x20000130
 80090a0:	0800b088 	.word	0x0800b088

080090a4 <STM_EVAL_LEDOff>:
  *     @arg LED5
  *     @arg LED6 
  * @retval None
  */
void STM_EVAL_LEDOff(Led_TypeDef Led)
{
 80090a4:	b480      	push	{r7}
 80090a6:	b083      	sub	sp, #12
 80090a8:	af00      	add	r7, sp, #0
 80090aa:	4603      	mov	r3, r0
 80090ac:	71fb      	strb	r3, [r7, #7]
  GPIO_PORT[Led]->BSRRH = GPIO_PIN[Led];  
 80090ae:	79fa      	ldrb	r2, [r7, #7]
 80090b0:	4b06      	ldr	r3, [pc, #24]	; (80090cc <STM_EVAL_LEDOff+0x28>)
 80090b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80090b6:	79f9      	ldrb	r1, [r7, #7]
 80090b8:	4a05      	ldr	r2, [pc, #20]	; (80090d0 <STM_EVAL_LEDOff+0x2c>)
 80090ba:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 80090be:	835a      	strh	r2, [r3, #26]
}
 80090c0:	370c      	adds	r7, #12
 80090c2:	46bd      	mov	sp, r7
 80090c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090c8:	4770      	bx	lr
 80090ca:	bf00      	nop
 80090cc:	20000130 	.word	0x20000130
 80090d0:	0800b088 	.word	0x0800b088

080090d4 <STM_EVAL_LEDToggle>:
  *     @arg LED5
  *     @arg LED6  
  * @retval None
  */
void STM_EVAL_LEDToggle(Led_TypeDef Led)
{
 80090d4:	b480      	push	{r7}
 80090d6:	b083      	sub	sp, #12
 80090d8:	af00      	add	r7, sp, #0
 80090da:	4603      	mov	r3, r0
 80090dc:	71fb      	strb	r3, [r7, #7]
  GPIO_PORT[Led]->ODR ^= GPIO_PIN[Led];
 80090de:	79fa      	ldrb	r2, [r7, #7]
 80090e0:	4b09      	ldr	r3, [pc, #36]	; (8009108 <STM_EVAL_LEDToggle+0x34>)
 80090e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80090e6:	79f9      	ldrb	r1, [r7, #7]
 80090e8:	4a07      	ldr	r2, [pc, #28]	; (8009108 <STM_EVAL_LEDToggle+0x34>)
 80090ea:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 80090ee:	6951      	ldr	r1, [r2, #20]
 80090f0:	79f8      	ldrb	r0, [r7, #7]
 80090f2:	4a06      	ldr	r2, [pc, #24]	; (800910c <STM_EVAL_LEDToggle+0x38>)
 80090f4:	f832 2010 	ldrh.w	r2, [r2, r0, lsl #1]
 80090f8:	404a      	eors	r2, r1
 80090fa:	615a      	str	r2, [r3, #20]
}
 80090fc:	370c      	adds	r7, #12
 80090fe:	46bd      	mov	sp, r7
 8009100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009104:	4770      	bx	lr
 8009106:	bf00      	nop
 8009108:	20000130 	.word	0x20000130
 800910c:	0800b088 	.word	0x0800b088

08009110 <TIM_DeInit>:
  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
  * @retval None

  */
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 8009110:	b580      	push	{r7, lr}
 8009112:	b082      	sub	sp, #8
 8009114:	af00      	add	r7, sp, #0
 8009116:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  if (TIMx == TIM1)
 8009118:	687a      	ldr	r2, [r7, #4]
 800911a:	4b5f      	ldr	r3, [pc, #380]	; (8009298 <TIM_DeInit+0x188>)
 800911c:	429a      	cmp	r2, r3
 800911e:	d108      	bne.n	8009132 <TIM_DeInit+0x22>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
 8009120:	2001      	movs	r0, #1
 8009122:	2101      	movs	r1, #1
 8009124:	f000 fe4c 	bl	8009dc0 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 8009128:	2001      	movs	r0, #1
 800912a:	2100      	movs	r1, #0
 800912c:	f000 fe48 	bl	8009dc0 <RCC_APB2PeriphResetCmd>
 8009130:	e0af      	b.n	8009292 <TIM_DeInit+0x182>
  } 
  else if (TIMx == TIM2) 
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009138:	d108      	bne.n	800914c <TIM_DeInit+0x3c>
  {     
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
 800913a:	2001      	movs	r0, #1
 800913c:	2101      	movs	r1, #1
 800913e:	f000 fe21 	bl	8009d84 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 8009142:	2001      	movs	r0, #1
 8009144:	2100      	movs	r1, #0
 8009146:	f000 fe1d 	bl	8009d84 <RCC_APB1PeriphResetCmd>
 800914a:	e0a2      	b.n	8009292 <TIM_DeInit+0x182>
  }  
  else if (TIMx == TIM3)
 800914c:	687a      	ldr	r2, [r7, #4]
 800914e:	4b53      	ldr	r3, [pc, #332]	; (800929c <TIM_DeInit+0x18c>)
 8009150:	429a      	cmp	r2, r3
 8009152:	d108      	bne.n	8009166 <TIM_DeInit+0x56>
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
 8009154:	2002      	movs	r0, #2
 8009156:	2101      	movs	r1, #1
 8009158:	f000 fe14 	bl	8009d84 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 800915c:	2002      	movs	r0, #2
 800915e:	2100      	movs	r1, #0
 8009160:	f000 fe10 	bl	8009d84 <RCC_APB1PeriphResetCmd>
 8009164:	e095      	b.n	8009292 <TIM_DeInit+0x182>
  }  
  else if (TIMx == TIM4)
 8009166:	687a      	ldr	r2, [r7, #4]
 8009168:	4b4d      	ldr	r3, [pc, #308]	; (80092a0 <TIM_DeInit+0x190>)
 800916a:	429a      	cmp	r2, r3
 800916c:	d108      	bne.n	8009180 <TIM_DeInit+0x70>
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
 800916e:	2004      	movs	r0, #4
 8009170:	2101      	movs	r1, #1
 8009172:	f000 fe07 	bl	8009d84 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 8009176:	2004      	movs	r0, #4
 8009178:	2100      	movs	r1, #0
 800917a:	f000 fe03 	bl	8009d84 <RCC_APB1PeriphResetCmd>
 800917e:	e088      	b.n	8009292 <TIM_DeInit+0x182>
  }  
  else if (TIMx == TIM5)
 8009180:	687a      	ldr	r2, [r7, #4]
 8009182:	4b48      	ldr	r3, [pc, #288]	; (80092a4 <TIM_DeInit+0x194>)
 8009184:	429a      	cmp	r2, r3
 8009186:	d108      	bne.n	800919a <TIM_DeInit+0x8a>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
 8009188:	2008      	movs	r0, #8
 800918a:	2101      	movs	r1, #1
 800918c:	f000 fdfa 	bl	8009d84 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 8009190:	2008      	movs	r0, #8
 8009192:	2100      	movs	r1, #0
 8009194:	f000 fdf6 	bl	8009d84 <RCC_APB1PeriphResetCmd>
 8009198:	e07b      	b.n	8009292 <TIM_DeInit+0x182>
  }  
  else if (TIMx == TIM6)  
 800919a:	687a      	ldr	r2, [r7, #4]
 800919c:	4b42      	ldr	r3, [pc, #264]	; (80092a8 <TIM_DeInit+0x198>)
 800919e:	429a      	cmp	r2, r3
 80091a0:	d108      	bne.n	80091b4 <TIM_DeInit+0xa4>
  {    
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
 80091a2:	2010      	movs	r0, #16
 80091a4:	2101      	movs	r1, #1
 80091a6:	f000 fded 	bl	8009d84 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 80091aa:	2010      	movs	r0, #16
 80091ac:	2100      	movs	r1, #0
 80091ae:	f000 fde9 	bl	8009d84 <RCC_APB1PeriphResetCmd>
 80091b2:	e06e      	b.n	8009292 <TIM_DeInit+0x182>
  }  
  else if (TIMx == TIM7)
 80091b4:	687a      	ldr	r2, [r7, #4]
 80091b6:	4b3d      	ldr	r3, [pc, #244]	; (80092ac <TIM_DeInit+0x19c>)
 80091b8:	429a      	cmp	r2, r3
 80091ba:	d108      	bne.n	80091ce <TIM_DeInit+0xbe>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
 80091bc:	2020      	movs	r0, #32
 80091be:	2101      	movs	r1, #1
 80091c0:	f000 fde0 	bl	8009d84 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 80091c4:	2020      	movs	r0, #32
 80091c6:	2100      	movs	r1, #0
 80091c8:	f000 fddc 	bl	8009d84 <RCC_APB1PeriphResetCmd>
 80091cc:	e061      	b.n	8009292 <TIM_DeInit+0x182>
  }  
  else if (TIMx == TIM8)
 80091ce:	687a      	ldr	r2, [r7, #4]
 80091d0:	4b37      	ldr	r3, [pc, #220]	; (80092b0 <TIM_DeInit+0x1a0>)
 80091d2:	429a      	cmp	r2, r3
 80091d4:	d108      	bne.n	80091e8 <TIM_DeInit+0xd8>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
 80091d6:	2002      	movs	r0, #2
 80091d8:	2101      	movs	r1, #1
 80091da:	f000 fdf1 	bl	8009dc0 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 80091de:	2002      	movs	r0, #2
 80091e0:	2100      	movs	r1, #0
 80091e2:	f000 fded 	bl	8009dc0 <RCC_APB2PeriphResetCmd>
 80091e6:	e054      	b.n	8009292 <TIM_DeInit+0x182>
  }  
  else if (TIMx == TIM9)
 80091e8:	687a      	ldr	r2, [r7, #4]
 80091ea:	4b32      	ldr	r3, [pc, #200]	; (80092b4 <TIM_DeInit+0x1a4>)
 80091ec:	429a      	cmp	r2, r3
 80091ee:	d10a      	bne.n	8009206 <TIM_DeInit+0xf6>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, ENABLE);
 80091f0:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80091f4:	2101      	movs	r1, #1
 80091f6:	f000 fde3 	bl	8009dc0 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
 80091fa:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80091fe:	2100      	movs	r1, #0
 8009200:	f000 fdde 	bl	8009dc0 <RCC_APB2PeriphResetCmd>
 8009204:	e045      	b.n	8009292 <TIM_DeInit+0x182>
   }  
  else if (TIMx == TIM10)
 8009206:	687a      	ldr	r2, [r7, #4]
 8009208:	4b2b      	ldr	r3, [pc, #172]	; (80092b8 <TIM_DeInit+0x1a8>)
 800920a:	429a      	cmp	r2, r3
 800920c:	d10a      	bne.n	8009224 <TIM_DeInit+0x114>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, ENABLE);
 800920e:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8009212:	2101      	movs	r1, #1
 8009214:	f000 fdd4 	bl	8009dc0 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
 8009218:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800921c:	2100      	movs	r1, #0
 800921e:	f000 fdcf 	bl	8009dc0 <RCC_APB2PeriphResetCmd>
 8009222:	e036      	b.n	8009292 <TIM_DeInit+0x182>
  }  
  else if (TIMx == TIM11) 
 8009224:	687a      	ldr	r2, [r7, #4]
 8009226:	4b25      	ldr	r3, [pc, #148]	; (80092bc <TIM_DeInit+0x1ac>)
 8009228:	429a      	cmp	r2, r3
 800922a:	d10a      	bne.n	8009242 <TIM_DeInit+0x132>
  {     
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, ENABLE);
 800922c:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8009230:	2101      	movs	r1, #1
 8009232:	f000 fdc5 	bl	8009dc0 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
 8009236:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 800923a:	2100      	movs	r1, #0
 800923c:	f000 fdc0 	bl	8009dc0 <RCC_APB2PeriphResetCmd>
 8009240:	e027      	b.n	8009292 <TIM_DeInit+0x182>
  }  
  else if (TIMx == TIM12)
 8009242:	687a      	ldr	r2, [r7, #4]
 8009244:	4b1e      	ldr	r3, [pc, #120]	; (80092c0 <TIM_DeInit+0x1b0>)
 8009246:	429a      	cmp	r2, r3
 8009248:	d108      	bne.n	800925c <TIM_DeInit+0x14c>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, ENABLE);
 800924a:	2040      	movs	r0, #64	; 0x40
 800924c:	2101      	movs	r1, #1
 800924e:	f000 fd99 	bl	8009d84 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
 8009252:	2040      	movs	r0, #64	; 0x40
 8009254:	2100      	movs	r1, #0
 8009256:	f000 fd95 	bl	8009d84 <RCC_APB1PeriphResetCmd>
 800925a:	e01a      	b.n	8009292 <TIM_DeInit+0x182>
  }  
  else if (TIMx == TIM13) 
 800925c:	687a      	ldr	r2, [r7, #4]
 800925e:	4b19      	ldr	r3, [pc, #100]	; (80092c4 <TIM_DeInit+0x1b4>)
 8009260:	429a      	cmp	r2, r3
 8009262:	d108      	bne.n	8009276 <TIM_DeInit+0x166>
  {       
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, ENABLE);
 8009264:	2080      	movs	r0, #128	; 0x80
 8009266:	2101      	movs	r1, #1
 8009268:	f000 fd8c 	bl	8009d84 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
 800926c:	2080      	movs	r0, #128	; 0x80
 800926e:	2100      	movs	r1, #0
 8009270:	f000 fd88 	bl	8009d84 <RCC_APB1PeriphResetCmd>
 8009274:	e00d      	b.n	8009292 <TIM_DeInit+0x182>
  }  
  else
  { 
    if (TIMx == TIM14) 
 8009276:	687a      	ldr	r2, [r7, #4]
 8009278:	4b13      	ldr	r3, [pc, #76]	; (80092c8 <TIM_DeInit+0x1b8>)
 800927a:	429a      	cmp	r2, r3
 800927c:	d109      	bne.n	8009292 <TIM_DeInit+0x182>
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
 800927e:	f44f 7080 	mov.w	r0, #256	; 0x100
 8009282:	2101      	movs	r1, #1
 8009284:	f000 fd7e 	bl	8009d84 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
 8009288:	f44f 7080 	mov.w	r0, #256	; 0x100
 800928c:	2100      	movs	r1, #0
 800928e:	f000 fd79 	bl	8009d84 <RCC_APB1PeriphResetCmd>
    }   
  }
}
 8009292:	3708      	adds	r7, #8
 8009294:	46bd      	mov	sp, r7
 8009296:	bd80      	pop	{r7, pc}
 8009298:	40010000 	.word	0x40010000
 800929c:	40000400 	.word	0x40000400
 80092a0:	40000800 	.word	0x40000800
 80092a4:	40000c00 	.word	0x40000c00
 80092a8:	40001000 	.word	0x40001000
 80092ac:	40001400 	.word	0x40001400
 80092b0:	40010400 	.word	0x40010400
 80092b4:	40014000 	.word	0x40014000
 80092b8:	40014400 	.word	0x40014400
 80092bc:	40014800 	.word	0x40014800
 80092c0:	40001800 	.word	0x40001800
 80092c4:	40001c00 	.word	0x40001c00
 80092c8:	40002000 	.word	0x40002000

080092cc <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 80092cc:	b480      	push	{r7}
 80092ce:	b085      	sub	sp, #20
 80092d0:	af00      	add	r7, sp, #0
 80092d2:	6078      	str	r0, [r7, #4]
 80092d4:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 80092d6:	2300      	movs	r3, #0
 80092d8:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	881b      	ldrh	r3, [r3, #0]
 80092de:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 80092e0:	687a      	ldr	r2, [r7, #4]
 80092e2:	4b28      	ldr	r3, [pc, #160]	; (8009384 <TIM_TimeBaseInit+0xb8>)
 80092e4:	429a      	cmp	r2, r3
 80092e6:	d013      	beq.n	8009310 <TIM_TimeBaseInit+0x44>
 80092e8:	687a      	ldr	r2, [r7, #4]
 80092ea:	4b27      	ldr	r3, [pc, #156]	; (8009388 <TIM_TimeBaseInit+0xbc>)
 80092ec:	429a      	cmp	r2, r3
 80092ee:	d00f      	beq.n	8009310 <TIM_TimeBaseInit+0x44>
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80092f6:	d00b      	beq.n	8009310 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM2) || (TIMx == TIM3)||
 80092f8:	687a      	ldr	r2, [r7, #4]
 80092fa:	4b24      	ldr	r3, [pc, #144]	; (800938c <TIM_TimeBaseInit+0xc0>)
 80092fc:	429a      	cmp	r2, r3
 80092fe:	d007      	beq.n	8009310 <TIM_TimeBaseInit+0x44>
 8009300:	687a      	ldr	r2, [r7, #4]
 8009302:	4b23      	ldr	r3, [pc, #140]	; (8009390 <TIM_TimeBaseInit+0xc4>)
 8009304:	429a      	cmp	r2, r3
 8009306:	d003      	beq.n	8009310 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8009308:	687a      	ldr	r2, [r7, #4]
 800930a:	4b22      	ldr	r3, [pc, #136]	; (8009394 <TIM_TimeBaseInit+0xc8>)
 800930c:	429a      	cmp	r2, r3
 800930e:	d108      	bne.n	8009322 <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8009310:	89fb      	ldrh	r3, [r7, #14]
 8009312:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009316:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8009318:	683b      	ldr	r3, [r7, #0]
 800931a:	885a      	ldrh	r2, [r3, #2]
 800931c:	89fb      	ldrh	r3, [r7, #14]
 800931e:	4313      	orrs	r3, r2
 8009320:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8009322:	687a      	ldr	r2, [r7, #4]
 8009324:	4b1c      	ldr	r3, [pc, #112]	; (8009398 <TIM_TimeBaseInit+0xcc>)
 8009326:	429a      	cmp	r2, r3
 8009328:	d00c      	beq.n	8009344 <TIM_TimeBaseInit+0x78>
 800932a:	687a      	ldr	r2, [r7, #4]
 800932c:	4b1b      	ldr	r3, [pc, #108]	; (800939c <TIM_TimeBaseInit+0xd0>)
 800932e:	429a      	cmp	r2, r3
 8009330:	d008      	beq.n	8009344 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 8009332:	89fb      	ldrh	r3, [r7, #14]
 8009334:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009338:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 800933a:	683b      	ldr	r3, [r7, #0]
 800933c:	891a      	ldrh	r2, [r3, #8]
 800933e:	89fb      	ldrh	r3, [r7, #14]
 8009340:	4313      	orrs	r3, r2
 8009342:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	89fa      	ldrh	r2, [r7, #14]
 8009348:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 800934a:	683b      	ldr	r3, [r7, #0]
 800934c:	685a      	ldr	r2, [r3, #4]
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8009352:	683b      	ldr	r3, [r7, #0]
 8009354:	881a      	ldrh	r2, [r3, #0]
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 800935a:	687a      	ldr	r2, [r7, #4]
 800935c:	4b09      	ldr	r3, [pc, #36]	; (8009384 <TIM_TimeBaseInit+0xb8>)
 800935e:	429a      	cmp	r2, r3
 8009360:	d003      	beq.n	800936a <TIM_TimeBaseInit+0x9e>
 8009362:	687a      	ldr	r2, [r7, #4]
 8009364:	4b08      	ldr	r3, [pc, #32]	; (8009388 <TIM_TimeBaseInit+0xbc>)
 8009366:	429a      	cmp	r2, r3
 8009368:	d104      	bne.n	8009374 <TIM_TimeBaseInit+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 800936a:	683b      	ldr	r3, [r7, #0]
 800936c:	7a9b      	ldrb	r3, [r3, #10]
 800936e:	461a      	mov	r2, r3
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	2201      	movs	r2, #1
 8009378:	829a      	strh	r2, [r3, #20]
}
 800937a:	3714      	adds	r7, #20
 800937c:	46bd      	mov	sp, r7
 800937e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009382:	4770      	bx	lr
 8009384:	40010000 	.word	0x40010000
 8009388:	40010400 	.word	0x40010400
 800938c:	40000400 	.word	0x40000400
 8009390:	40000800 	.word	0x40000800
 8009394:	40000c00 	.word	0x40000c00
 8009398:	40001000 	.word	0x40001000
 800939c:	40001400 	.word	0x40001400

080093a0 <TIM_SetCounter>:
  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
  * @param  Counter: specifies the Counter register new value.
  * @retval None
  */
void TIM_SetCounter(TIM_TypeDef* TIMx, uint32_t Counter)
{
 80093a0:	b480      	push	{r7}
 80093a2:	b083      	sub	sp, #12
 80093a4:	af00      	add	r7, sp, #0
 80093a6:	6078      	str	r0, [r7, #4]
 80093a8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
   assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Set the Counter Register value */
  TIMx->CNT = Counter;
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	683a      	ldr	r2, [r7, #0]
 80093ae:	625a      	str	r2, [r3, #36]	; 0x24
}
 80093b0:	370c      	adds	r7, #12
 80093b2:	46bd      	mov	sp, r7
 80093b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093b8:	4770      	bx	lr
 80093ba:	bf00      	nop

080093bc <TIM_GetCounter>:
  * @brief  Gets the TIMx Counter value.
  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
  * @retval Counter Register value
  */
uint32_t TIM_GetCounter(TIM_TypeDef* TIMx)
{
 80093bc:	b480      	push	{r7}
 80093be:	b083      	sub	sp, #12
 80093c0:	af00      	add	r7, sp, #0
 80093c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Get the Counter Register value */
  return TIMx->CNT;
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 80093c8:	4618      	mov	r0, r3
 80093ca:	370c      	adds	r7, #12
 80093cc:	46bd      	mov	sp, r7
 80093ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093d2:	4770      	bx	lr

080093d4 <TIM_ARRPreloadConfig>:
  * @param  NewState: new state of the TIMx peripheral Preload register
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 80093d4:	b480      	push	{r7}
 80093d6:	b083      	sub	sp, #12
 80093d8:	af00      	add	r7, sp, #0
 80093da:	6078      	str	r0, [r7, #4]
 80093dc:	460b      	mov	r3, r1
 80093de:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80093e0:	78fb      	ldrb	r3, [r7, #3]
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d008      	beq.n	80093f8 <TIM_ARRPreloadConfig+0x24>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	881b      	ldrh	r3, [r3, #0]
 80093ea:	b29b      	uxth	r3, r3
 80093ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80093f0:	b29a      	uxth	r2, r3
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	801a      	strh	r2, [r3, #0]
 80093f6:	e007      	b.n	8009408 <TIM_ARRPreloadConfig+0x34>
  }
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	881b      	ldrh	r3, [r3, #0]
 80093fc:	b29b      	uxth	r3, r3
 80093fe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009402:	b29a      	uxth	r2, r3
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	801a      	strh	r2, [r3, #0]
  }
}
 8009408:	370c      	adds	r7, #12
 800940a:	46bd      	mov	sp, r7
 800940c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009410:	4770      	bx	lr
 8009412:	bf00      	nop

08009414 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8009414:	b480      	push	{r7}
 8009416:	b083      	sub	sp, #12
 8009418:	af00      	add	r7, sp, #0
 800941a:	6078      	str	r0, [r7, #4]
 800941c:	460b      	mov	r3, r1
 800941e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8009420:	78fb      	ldrb	r3, [r7, #3]
 8009422:	2b00      	cmp	r3, #0
 8009424:	d008      	beq.n	8009438 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	881b      	ldrh	r3, [r3, #0]
 800942a:	b29b      	uxth	r3, r3
 800942c:	f043 0301 	orr.w	r3, r3, #1
 8009430:	b29a      	uxth	r2, r3
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	801a      	strh	r2, [r3, #0]
 8009436:	e007      	b.n	8009448 <TIM_Cmd+0x34>
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	881b      	ldrh	r3, [r3, #0]
 800943c:	b29b      	uxth	r3, r3
 800943e:	f023 0301 	bic.w	r3, r3, #1
 8009442:	b29a      	uxth	r2, r3
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	801a      	strh	r2, [r3, #0]
  }
}
 8009448:	370c      	adds	r7, #12
 800944a:	46bd      	mov	sp, r7
 800944c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009450:	4770      	bx	lr
 8009452:	bf00      	nop

08009454 <TIM_OC1Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8009454:	b480      	push	{r7}
 8009456:	b085      	sub	sp, #20
 8009458:	af00      	add	r7, sp, #0
 800945a:	6078      	str	r0, [r7, #4]
 800945c:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 800945e:	2300      	movs	r3, #0
 8009460:	817b      	strh	r3, [r7, #10]
 8009462:	2300      	movs	r3, #0
 8009464:	81fb      	strh	r3, [r7, #14]
 8009466:	2300      	movs	r3, #0
 8009468:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	8c1b      	ldrh	r3, [r3, #32]
 800946e:	b29b      	uxth	r3, r3
 8009470:	f023 0301 	bic.w	r3, r3, #1
 8009474:	b29a      	uxth	r2, r3
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	8c1b      	ldrh	r3, [r3, #32]
 800947e:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	889b      	ldrh	r3, [r3, #4]
 8009484:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	8b1b      	ldrh	r3, [r3, #24]
 800948a:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC1M;
 800948c:	897b      	ldrh	r3, [r7, #10]
 800948e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009492:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
 8009494:	897b      	ldrh	r3, [r7, #10]
 8009496:	f023 0303 	bic.w	r3, r3, #3
 800949a:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 800949c:	683b      	ldr	r3, [r7, #0]
 800949e:	881a      	ldrh	r2, [r3, #0]
 80094a0:	897b      	ldrh	r3, [r7, #10]
 80094a2:	4313      	orrs	r3, r2
 80094a4:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
 80094a6:	89fb      	ldrh	r3, [r7, #14]
 80094a8:	f023 0302 	bic.w	r3, r3, #2
 80094ac:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 80094ae:	683b      	ldr	r3, [r7, #0]
 80094b0:	899a      	ldrh	r2, [r3, #12]
 80094b2:	89fb      	ldrh	r3, [r7, #14]
 80094b4:	4313      	orrs	r3, r2
 80094b6:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 80094b8:	683b      	ldr	r3, [r7, #0]
 80094ba:	885a      	ldrh	r2, [r3, #2]
 80094bc:	89fb      	ldrh	r3, [r7, #14]
 80094be:	4313      	orrs	r3, r2
 80094c0:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 80094c2:	687a      	ldr	r2, [r7, #4]
 80094c4:	4b1e      	ldr	r3, [pc, #120]	; (8009540 <TIM_OC1Init+0xec>)
 80094c6:	429a      	cmp	r2, r3
 80094c8:	d003      	beq.n	80094d2 <TIM_OC1Init+0x7e>
 80094ca:	687a      	ldr	r2, [r7, #4]
 80094cc:	4b1d      	ldr	r3, [pc, #116]	; (8009544 <TIM_OC1Init+0xf0>)
 80094ce:	429a      	cmp	r2, r3
 80094d0:	d123      	bne.n	800951a <TIM_OC1Init+0xc6>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
 80094d2:	89fb      	ldrh	r3, [r7, #14]
 80094d4:	f023 0308 	bic.w	r3, r3, #8
 80094d8:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 80094da:	683b      	ldr	r3, [r7, #0]
 80094dc:	89da      	ldrh	r2, [r3, #14]
 80094de:	89fb      	ldrh	r3, [r7, #14]
 80094e0:	4313      	orrs	r3, r2
 80094e2:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NE;
 80094e4:	89fb      	ldrh	r3, [r7, #14]
 80094e6:	f023 0304 	bic.w	r3, r3, #4
 80094ea:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 80094ec:	683b      	ldr	r3, [r7, #0]
 80094ee:	889a      	ldrh	r2, [r3, #4]
 80094f0:	89fb      	ldrh	r3, [r7, #14]
 80094f2:	4313      	orrs	r3, r2
 80094f4:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
 80094f6:	89bb      	ldrh	r3, [r7, #12]
 80094f8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80094fc:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
 80094fe:	89bb      	ldrh	r3, [r7, #12]
 8009500:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009504:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 8009506:	683b      	ldr	r3, [r7, #0]
 8009508:	8a1a      	ldrh	r2, [r3, #16]
 800950a:	89bb      	ldrh	r3, [r7, #12]
 800950c:	4313      	orrs	r3, r2
 800950e:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 8009510:	683b      	ldr	r3, [r7, #0]
 8009512:	8a5a      	ldrh	r2, [r3, #18]
 8009514:	89bb      	ldrh	r3, [r7, #12]
 8009516:	4313      	orrs	r3, r2
 8009518:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	89ba      	ldrh	r2, [r7, #12]
 800951e:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	897a      	ldrh	r2, [r7, #10]
 8009524:	831a      	strh	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 8009526:	683b      	ldr	r3, [r7, #0]
 8009528:	689a      	ldr	r2, [r3, #8]
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	89fa      	ldrh	r2, [r7, #14]
 8009532:	841a      	strh	r2, [r3, #32]
}
 8009534:	3714      	adds	r7, #20
 8009536:	46bd      	mov	sp, r7
 8009538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800953c:	4770      	bx	lr
 800953e:	bf00      	nop
 8009540:	40010000 	.word	0x40010000
 8009544:	40010400 	.word	0x40010400

08009548 <TIM_OC2Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8009548:	b480      	push	{r7}
 800954a:	b085      	sub	sp, #20
 800954c:	af00      	add	r7, sp, #0
 800954e:	6078      	str	r0, [r7, #4]
 8009550:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8009552:	2300      	movs	r3, #0
 8009554:	817b      	strh	r3, [r7, #10]
 8009556:	2300      	movs	r3, #0
 8009558:	81fb      	strh	r3, [r7, #14]
 800955a:	2300      	movs	r3, #0
 800955c:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	8c1b      	ldrh	r3, [r3, #32]
 8009562:	b29b      	uxth	r3, r3
 8009564:	f023 0310 	bic.w	r3, r3, #16
 8009568:	b29a      	uxth	r2, r3
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	8c1b      	ldrh	r3, [r3, #32]
 8009572:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	889b      	ldrh	r3, [r3, #4]
 8009578:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	8b1b      	ldrh	r3, [r3, #24]
 800957e:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC2M;
 8009580:	897b      	ldrh	r3, [r7, #10]
 8009582:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009586:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
 8009588:	897b      	ldrh	r3, [r7, #10]
 800958a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800958e:	817b      	strh	r3, [r7, #10]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8009590:	683b      	ldr	r3, [r7, #0]
 8009592:	881b      	ldrh	r3, [r3, #0]
 8009594:	021b      	lsls	r3, r3, #8
 8009596:	b29a      	uxth	r2, r3
 8009598:	897b      	ldrh	r3, [r7, #10]
 800959a:	4313      	orrs	r3, r2
 800959c:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
 800959e:	89fb      	ldrh	r3, [r7, #14]
 80095a0:	f023 0320 	bic.w	r3, r3, #32
 80095a4:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 80095a6:	683b      	ldr	r3, [r7, #0]
 80095a8:	899b      	ldrh	r3, [r3, #12]
 80095aa:	011b      	lsls	r3, r3, #4
 80095ac:	b29a      	uxth	r2, r3
 80095ae:	89fb      	ldrh	r3, [r7, #14]
 80095b0:	4313      	orrs	r3, r2
 80095b2:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 80095b4:	683b      	ldr	r3, [r7, #0]
 80095b6:	885b      	ldrh	r3, [r3, #2]
 80095b8:	011b      	lsls	r3, r3, #4
 80095ba:	b29a      	uxth	r2, r3
 80095bc:	89fb      	ldrh	r3, [r7, #14]
 80095be:	4313      	orrs	r3, r2
 80095c0:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 80095c2:	687a      	ldr	r2, [r7, #4]
 80095c4:	4b22      	ldr	r3, [pc, #136]	; (8009650 <TIM_OC2Init+0x108>)
 80095c6:	429a      	cmp	r2, r3
 80095c8:	d003      	beq.n	80095d2 <TIM_OC2Init+0x8a>
 80095ca:	687a      	ldr	r2, [r7, #4]
 80095cc:	4b21      	ldr	r3, [pc, #132]	; (8009654 <TIM_OC2Init+0x10c>)
 80095ce:	429a      	cmp	r2, r3
 80095d0:	d12b      	bne.n	800962a <TIM_OC2Init+0xe2>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
 80095d2:	89fb      	ldrh	r3, [r7, #14]
 80095d4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80095d8:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 80095da:	683b      	ldr	r3, [r7, #0]
 80095dc:	89db      	ldrh	r3, [r3, #14]
 80095de:	011b      	lsls	r3, r3, #4
 80095e0:	b29a      	uxth	r2, r3
 80095e2:	89fb      	ldrh	r3, [r7, #14]
 80095e4:	4313      	orrs	r3, r2
 80095e6:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NE;
 80095e8:	89fb      	ldrh	r3, [r7, #14]
 80095ea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80095ee:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 80095f0:	683b      	ldr	r3, [r7, #0]
 80095f2:	889b      	ldrh	r3, [r3, #4]
 80095f4:	011b      	lsls	r3, r3, #4
 80095f6:	b29a      	uxth	r2, r3
 80095f8:	89fb      	ldrh	r3, [r7, #14]
 80095fa:	4313      	orrs	r3, r2
 80095fc:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
 80095fe:	89bb      	ldrh	r3, [r7, #12]
 8009600:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009604:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
 8009606:	89bb      	ldrh	r3, [r7, #12]
 8009608:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800960c:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 800960e:	683b      	ldr	r3, [r7, #0]
 8009610:	8a1b      	ldrh	r3, [r3, #16]
 8009612:	009b      	lsls	r3, r3, #2
 8009614:	b29a      	uxth	r2, r3
 8009616:	89bb      	ldrh	r3, [r7, #12]
 8009618:	4313      	orrs	r3, r2
 800961a:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 800961c:	683b      	ldr	r3, [r7, #0]
 800961e:	8a5b      	ldrh	r3, [r3, #18]
 8009620:	009b      	lsls	r3, r3, #2
 8009622:	b29a      	uxth	r2, r3
 8009624:	89bb      	ldrh	r3, [r7, #12]
 8009626:	4313      	orrs	r3, r2
 8009628:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	89ba      	ldrh	r2, [r7, #12]
 800962e:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	897a      	ldrh	r2, [r7, #10]
 8009634:	831a      	strh	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 8009636:	683b      	ldr	r3, [r7, #0]
 8009638:	689a      	ldr	r2, [r3, #8]
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	89fa      	ldrh	r2, [r7, #14]
 8009642:	841a      	strh	r2, [r3, #32]
}
 8009644:	3714      	adds	r7, #20
 8009646:	46bd      	mov	sp, r7
 8009648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800964c:	4770      	bx	lr
 800964e:	bf00      	nop
 8009650:	40010000 	.word	0x40010000
 8009654:	40010400 	.word	0x40010400

08009658 <TIM_OC3Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8009658:	b480      	push	{r7}
 800965a:	b085      	sub	sp, #20
 800965c:	af00      	add	r7, sp, #0
 800965e:	6078      	str	r0, [r7, #4]
 8009660:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8009662:	2300      	movs	r3, #0
 8009664:	817b      	strh	r3, [r7, #10]
 8009666:	2300      	movs	r3, #0
 8009668:	81fb      	strh	r3, [r7, #14]
 800966a:	2300      	movs	r3, #0
 800966c:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	8c1b      	ldrh	r3, [r3, #32]
 8009672:	b29b      	uxth	r3, r3
 8009674:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009678:	b29a      	uxth	r2, r3
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	8c1b      	ldrh	r3, [r3, #32]
 8009682:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	889b      	ldrh	r3, [r3, #4]
 8009688:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	8b9b      	ldrh	r3, [r3, #28]
 800968e:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC3M;
 8009690:	897b      	ldrh	r3, [r7, #10]
 8009692:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009696:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
 8009698:	897b      	ldrh	r3, [r7, #10]
 800969a:	f023 0303 	bic.w	r3, r3, #3
 800969e:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 80096a0:	683b      	ldr	r3, [r7, #0]
 80096a2:	881a      	ldrh	r2, [r3, #0]
 80096a4:	897b      	ldrh	r3, [r7, #10]
 80096a6:	4313      	orrs	r3, r2
 80096a8:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 80096aa:	89fb      	ldrh	r3, [r7, #14]
 80096ac:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80096b0:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 80096b2:	683b      	ldr	r3, [r7, #0]
 80096b4:	899b      	ldrh	r3, [r3, #12]
 80096b6:	021b      	lsls	r3, r3, #8
 80096b8:	b29a      	uxth	r2, r3
 80096ba:	89fb      	ldrh	r3, [r7, #14]
 80096bc:	4313      	orrs	r3, r2
 80096be:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 80096c0:	683b      	ldr	r3, [r7, #0]
 80096c2:	885b      	ldrh	r3, [r3, #2]
 80096c4:	021b      	lsls	r3, r3, #8
 80096c6:	b29a      	uxth	r2, r3
 80096c8:	89fb      	ldrh	r3, [r7, #14]
 80096ca:	4313      	orrs	r3, r2
 80096cc:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 80096ce:	687a      	ldr	r2, [r7, #4]
 80096d0:	4b22      	ldr	r3, [pc, #136]	; (800975c <TIM_OC3Init+0x104>)
 80096d2:	429a      	cmp	r2, r3
 80096d4:	d003      	beq.n	80096de <TIM_OC3Init+0x86>
 80096d6:	687a      	ldr	r2, [r7, #4]
 80096d8:	4b21      	ldr	r3, [pc, #132]	; (8009760 <TIM_OC3Init+0x108>)
 80096da:	429a      	cmp	r2, r3
 80096dc:	d12b      	bne.n	8009736 <TIM_OC3Init+0xde>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
 80096de:	89fb      	ldrh	r3, [r7, #14]
 80096e0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80096e4:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 80096e6:	683b      	ldr	r3, [r7, #0]
 80096e8:	89db      	ldrh	r3, [r3, #14]
 80096ea:	021b      	lsls	r3, r3, #8
 80096ec:	b29a      	uxth	r2, r3
 80096ee:	89fb      	ldrh	r3, [r7, #14]
 80096f0:	4313      	orrs	r3, r2
 80096f2:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NE;
 80096f4:	89fb      	ldrh	r3, [r7, #14]
 80096f6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80096fa:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 80096fc:	683b      	ldr	r3, [r7, #0]
 80096fe:	889b      	ldrh	r3, [r3, #4]
 8009700:	021b      	lsls	r3, r3, #8
 8009702:	b29a      	uxth	r2, r3
 8009704:	89fb      	ldrh	r3, [r7, #14]
 8009706:	4313      	orrs	r3, r2
 8009708:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
 800970a:	89bb      	ldrh	r3, [r7, #12]
 800970c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009710:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
 8009712:	89bb      	ldrh	r3, [r7, #12]
 8009714:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009718:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 800971a:	683b      	ldr	r3, [r7, #0]
 800971c:	8a1b      	ldrh	r3, [r3, #16]
 800971e:	011b      	lsls	r3, r3, #4
 8009720:	b29a      	uxth	r2, r3
 8009722:	89bb      	ldrh	r3, [r7, #12]
 8009724:	4313      	orrs	r3, r2
 8009726:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8009728:	683b      	ldr	r3, [r7, #0]
 800972a:	8a5b      	ldrh	r3, [r3, #18]
 800972c:	011b      	lsls	r3, r3, #4
 800972e:	b29a      	uxth	r2, r3
 8009730:	89bb      	ldrh	r3, [r7, #12]
 8009732:	4313      	orrs	r3, r2
 8009734:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	89ba      	ldrh	r2, [r7, #12]
 800973a:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	897a      	ldrh	r2, [r7, #10]
 8009740:	839a      	strh	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8009742:	683b      	ldr	r3, [r7, #0]
 8009744:	689a      	ldr	r2, [r3, #8]
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	89fa      	ldrh	r2, [r7, #14]
 800974e:	841a      	strh	r2, [r3, #32]
}
 8009750:	3714      	adds	r7, #20
 8009752:	46bd      	mov	sp, r7
 8009754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009758:	4770      	bx	lr
 800975a:	bf00      	nop
 800975c:	40010000 	.word	0x40010000
 8009760:	40010400 	.word	0x40010400

08009764 <TIM_OC4Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8009764:	b480      	push	{r7}
 8009766:	b085      	sub	sp, #20
 8009768:	af00      	add	r7, sp, #0
 800976a:	6078      	str	r0, [r7, #4]
 800976c:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 800976e:	2300      	movs	r3, #0
 8009770:	81bb      	strh	r3, [r7, #12]
 8009772:	2300      	movs	r3, #0
 8009774:	817b      	strh	r3, [r7, #10]
 8009776:	2300      	movs	r3, #0
 8009778:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	8c1b      	ldrh	r3, [r3, #32]
 800977e:	b29b      	uxth	r3, r3
 8009780:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009784:	b29a      	uxth	r2, r3
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	8c1b      	ldrh	r3, [r3, #32]
 800978e:	817b      	strh	r3, [r7, #10]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	889b      	ldrh	r3, [r3, #4]
 8009794:	81fb      	strh	r3, [r7, #14]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	8b9b      	ldrh	r3, [r3, #28]
 800979a:	81bb      	strh	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
 800979c:	89bb      	ldrh	r3, [r7, #12]
 800979e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80097a2:	81bb      	strh	r3, [r7, #12]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
 80097a4:	89bb      	ldrh	r3, [r7, #12]
 80097a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80097aa:	81bb      	strh	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 80097ac:	683b      	ldr	r3, [r7, #0]
 80097ae:	881b      	ldrh	r3, [r3, #0]
 80097b0:	021b      	lsls	r3, r3, #8
 80097b2:	b29a      	uxth	r2, r3
 80097b4:	89bb      	ldrh	r3, [r7, #12]
 80097b6:	4313      	orrs	r3, r2
 80097b8:	81bb      	strh	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 80097ba:	897b      	ldrh	r3, [r7, #10]
 80097bc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80097c0:	817b      	strh	r3, [r7, #10]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 80097c2:	683b      	ldr	r3, [r7, #0]
 80097c4:	899b      	ldrh	r3, [r3, #12]
 80097c6:	031b      	lsls	r3, r3, #12
 80097c8:	b29a      	uxth	r2, r3
 80097ca:	897b      	ldrh	r3, [r7, #10]
 80097cc:	4313      	orrs	r3, r2
 80097ce:	817b      	strh	r3, [r7, #10]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 80097d0:	683b      	ldr	r3, [r7, #0]
 80097d2:	885b      	ldrh	r3, [r3, #2]
 80097d4:	031b      	lsls	r3, r3, #12
 80097d6:	b29a      	uxth	r2, r3
 80097d8:	897b      	ldrh	r3, [r7, #10]
 80097da:	4313      	orrs	r3, r2
 80097dc:	817b      	strh	r3, [r7, #10]
  
  if((TIMx == TIM1) || (TIMx == TIM8))
 80097de:	687a      	ldr	r2, [r7, #4]
 80097e0:	4b11      	ldr	r3, [pc, #68]	; (8009828 <TIM_OC4Init+0xc4>)
 80097e2:	429a      	cmp	r2, r3
 80097e4:	d003      	beq.n	80097ee <TIM_OC4Init+0x8a>
 80097e6:	687a      	ldr	r2, [r7, #4]
 80097e8:	4b10      	ldr	r3, [pc, #64]	; (800982c <TIM_OC4Init+0xc8>)
 80097ea:	429a      	cmp	r2, r3
 80097ec:	d10a      	bne.n	8009804 <TIM_OC4Init+0xa0>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &=(uint16_t) ~TIM_CR2_OIS4;
 80097ee:	89fb      	ldrh	r3, [r7, #14]
 80097f0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80097f4:	81fb      	strh	r3, [r7, #14]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 80097f6:	683b      	ldr	r3, [r7, #0]
 80097f8:	8a1b      	ldrh	r3, [r3, #16]
 80097fa:	019b      	lsls	r3, r3, #6
 80097fc:	b29a      	uxth	r2, r3
 80097fe:	89fb      	ldrh	r3, [r7, #14]
 8009800:	4313      	orrs	r3, r2
 8009802:	81fb      	strh	r3, [r7, #14]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	89fa      	ldrh	r2, [r7, #14]
 8009808:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	89ba      	ldrh	r2, [r7, #12]
 800980e:	839a      	strh	r2, [r3, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8009810:	683b      	ldr	r3, [r7, #0]
 8009812:	689a      	ldr	r2, [r3, #8]
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	897a      	ldrh	r2, [r7, #10]
 800981c:	841a      	strh	r2, [r3, #32]
}
 800981e:	3714      	adds	r7, #20
 8009820:	46bd      	mov	sp, r7
 8009822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009826:	4770      	bx	lr
 8009828:	40010000 	.word	0x40010000
 800982c:	40010400 	.word	0x40010400

08009830 <TIM_SetCompare1>:
  * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
  * @param  Compare1: specifies the Capture Compare1 register new value.
  * @retval None
  */
void TIM_SetCompare1(TIM_TypeDef* TIMx, uint32_t Compare1)
{
 8009830:	b480      	push	{r7}
 8009832:	b083      	sub	sp, #12
 8009834:	af00      	add	r7, sp, #0
 8009836:	6078      	str	r0, [r7, #4]
 8009838:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));

  /* Set the Capture Compare1 Register value */
  TIMx->CCR1 = Compare1;
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	683a      	ldr	r2, [r7, #0]
 800983e:	635a      	str	r2, [r3, #52]	; 0x34
}
 8009840:	370c      	adds	r7, #12
 8009842:	46bd      	mov	sp, r7
 8009844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009848:	4770      	bx	lr
 800984a:	bf00      	nop

0800984c <TIM_SetCompare2>:
  *         peripheral.
  * @param  Compare2: specifies the Capture Compare2 register new value.
  * @retval None
  */
void TIM_SetCompare2(TIM_TypeDef* TIMx, uint32_t Compare2)
{
 800984c:	b480      	push	{r7}
 800984e:	b083      	sub	sp, #12
 8009850:	af00      	add	r7, sp, #0
 8009852:	6078      	str	r0, [r7, #4]
 8009854:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Set the Capture Compare2 Register value */
  TIMx->CCR2 = Compare2;
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	683a      	ldr	r2, [r7, #0]
 800985a:	639a      	str	r2, [r3, #56]	; 0x38
}
 800985c:	370c      	adds	r7, #12
 800985e:	46bd      	mov	sp, r7
 8009860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009864:	4770      	bx	lr
 8009866:	bf00      	nop

08009868 <TIM_SetCompare3>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @param  Compare3: specifies the Capture Compare3 register new value.
  * @retval None
  */
void TIM_SetCompare3(TIM_TypeDef* TIMx, uint32_t Compare3)
{
 8009868:	b480      	push	{r7}
 800986a:	b083      	sub	sp, #12
 800986c:	af00      	add	r7, sp, #0
 800986e:	6078      	str	r0, [r7, #4]
 8009870:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));

  /* Set the Capture Compare3 Register value */
  TIMx->CCR3 = Compare3;
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	683a      	ldr	r2, [r7, #0]
 8009876:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8009878:	370c      	adds	r7, #12
 800987a:	46bd      	mov	sp, r7
 800987c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009880:	4770      	bx	lr
 8009882:	bf00      	nop

08009884 <TIM_SetCompare4>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @param  Compare4: specifies the Capture Compare4 register new value.
  * @retval None
  */
void TIM_SetCompare4(TIM_TypeDef* TIMx, uint32_t Compare4)
{
 8009884:	b480      	push	{r7}
 8009886:	b083      	sub	sp, #12
 8009888:	af00      	add	r7, sp, #0
 800988a:	6078      	str	r0, [r7, #4]
 800988c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));

  /* Set the Capture Compare4 Register value */
  TIMx->CCR4 = Compare4;
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	683a      	ldr	r2, [r7, #0]
 8009892:	641a      	str	r2, [r3, #64]	; 0x40
}
 8009894:	370c      	adds	r7, #12
 8009896:	46bd      	mov	sp, r7
 8009898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800989c:	4770      	bx	lr
 800989e:	bf00      	nop

080098a0 <TIM_OC1PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 80098a0:	b480      	push	{r7}
 80098a2:	b085      	sub	sp, #20
 80098a4:	af00      	add	r7, sp, #0
 80098a6:	6078      	str	r0, [r7, #4]
 80098a8:	460b      	mov	r3, r1
 80098aa:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 80098ac:	2300      	movs	r3, #0
 80098ae:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	8b1b      	ldrh	r3, [r3, #24]
 80098b4:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC1PE);
 80098b6:	89fb      	ldrh	r3, [r7, #14]
 80098b8:	f023 0308 	bic.w	r3, r3, #8
 80098bc:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 80098be:	89fa      	ldrh	r2, [r7, #14]
 80098c0:	887b      	ldrh	r3, [r7, #2]
 80098c2:	4313      	orrs	r3, r2
 80098c4:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	89fa      	ldrh	r2, [r7, #14]
 80098ca:	831a      	strh	r2, [r3, #24]
}
 80098cc:	3714      	adds	r7, #20
 80098ce:	46bd      	mov	sp, r7
 80098d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098d4:	4770      	bx	lr
 80098d6:	bf00      	nop

080098d8 <TIM_OC2PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 80098d8:	b480      	push	{r7}
 80098da:	b085      	sub	sp, #20
 80098dc:	af00      	add	r7, sp, #0
 80098de:	6078      	str	r0, [r7, #4]
 80098e0:	460b      	mov	r3, r1
 80098e2:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 80098e4:	2300      	movs	r3, #0
 80098e6:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	8b1b      	ldrh	r3, [r3, #24]
 80098ec:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC2PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC2PE);
 80098ee:	89fb      	ldrh	r3, [r7, #14]
 80098f0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80098f4:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
 80098f6:	887b      	ldrh	r3, [r7, #2]
 80098f8:	021b      	lsls	r3, r3, #8
 80098fa:	b29a      	uxth	r2, r3
 80098fc:	89fb      	ldrh	r3, [r7, #14]
 80098fe:	4313      	orrs	r3, r2
 8009900:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	89fa      	ldrh	r2, [r7, #14]
 8009906:	831a      	strh	r2, [r3, #24]
}
 8009908:	3714      	adds	r7, #20
 800990a:	46bd      	mov	sp, r7
 800990c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009910:	4770      	bx	lr
 8009912:	bf00      	nop

08009914 <TIM_OC3PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8009914:	b480      	push	{r7}
 8009916:	b085      	sub	sp, #20
 8009918:	af00      	add	r7, sp, #0
 800991a:	6078      	str	r0, [r7, #4]
 800991c:	460b      	mov	r3, r1
 800991e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8009920:	2300      	movs	r3, #0
 8009922:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	8b9b      	ldrh	r3, [r3, #28]
 8009928:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC3PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC3PE);
 800992a:	89fb      	ldrh	r3, [r7, #14]
 800992c:	f023 0308 	bic.w	r3, r3, #8
 8009930:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 8009932:	89fa      	ldrh	r2, [r7, #14]
 8009934:	887b      	ldrh	r3, [r7, #2]
 8009936:	4313      	orrs	r3, r2
 8009938:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	89fa      	ldrh	r2, [r7, #14]
 800993e:	839a      	strh	r2, [r3, #28]
}
 8009940:	3714      	adds	r7, #20
 8009942:	46bd      	mov	sp, r7
 8009944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009948:	4770      	bx	lr
 800994a:	bf00      	nop

0800994c <TIM_OC4PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 800994c:	b480      	push	{r7}
 800994e:	b085      	sub	sp, #20
 8009950:	af00      	add	r7, sp, #0
 8009952:	6078      	str	r0, [r7, #4]
 8009954:	460b      	mov	r3, r1
 8009956:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8009958:	2300      	movs	r3, #0
 800995a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	8b9b      	ldrh	r3, [r3, #28]
 8009960:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC4PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC4PE);
 8009962:	89fb      	ldrh	r3, [r7, #14]
 8009964:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009968:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
 800996a:	887b      	ldrh	r3, [r7, #2]
 800996c:	021b      	lsls	r3, r3, #8
 800996e:	b29a      	uxth	r2, r3
 8009970:	89fb      	ldrh	r3, [r7, #14]
 8009972:	4313      	orrs	r3, r2
 8009974:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	89fa      	ldrh	r2, [r7, #14]
 800997a:	839a      	strh	r2, [r3, #28]
}
 800997c:	3714      	adds	r7, #20
 800997e:	46bd      	mov	sp, r7
 8009980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009984:	4770      	bx	lr
 8009986:	bf00      	nop

08009988 <TIM_CtrlPWMOutputs>:
  * @param  NewState: new state of the TIM peripheral Main Outputs.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8009988:	b480      	push	{r7}
 800998a:	b083      	sub	sp, #12
 800998c:	af00      	add	r7, sp, #0
 800998e:	6078      	str	r0, [r7, #4]
 8009990:	460b      	mov	r3, r1
 8009992:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8009994:	78fb      	ldrb	r3, [r7, #3]
 8009996:	2b00      	cmp	r3, #0
 8009998:	d00c      	beq.n	80099b4 <TIM_CtrlPWMOutputs+0x2c>
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= TIM_BDTR_MOE;
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80099a0:	b29b      	uxth	r3, r3
 80099a2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80099a6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80099aa:	b29a      	uxth	r2, r3
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
 80099b2:	e009      	b.n	80099c8 <TIM_CtrlPWMOutputs+0x40>
  }
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= (uint16_t)~TIM_BDTR_MOE;
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80099ba:	b29b      	uxth	r3, r3
 80099bc:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80099c0:	b29a      	uxth	r2, r3
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }  
}
 80099c8:	370c      	adds	r7, #12
 80099ca:	46bd      	mov	sp, r7
 80099cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099d0:	4770      	bx	lr
 80099d2:	bf00      	nop

080099d4 <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 80099d4:	b480      	push	{r7}
 80099d6:	b083      	sub	sp, #12
 80099d8:	af00      	add	r7, sp, #0
 80099da:	6078      	str	r0, [r7, #4]
 80099dc:	4613      	mov	r3, r2
 80099de:	460a      	mov	r2, r1
 80099e0:	807a      	strh	r2, [r7, #2]
 80099e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80099e4:	787b      	ldrb	r3, [r7, #1]
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d008      	beq.n	80099fc <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	899b      	ldrh	r3, [r3, #12]
 80099ee:	b29a      	uxth	r2, r3
 80099f0:	887b      	ldrh	r3, [r7, #2]
 80099f2:	4313      	orrs	r3, r2
 80099f4:	b29a      	uxth	r2, r3
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	819a      	strh	r2, [r3, #12]
 80099fa:	e009      	b.n	8009a10 <TIM_ITConfig+0x3c>
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	899b      	ldrh	r3, [r3, #12]
 8009a00:	b29a      	uxth	r2, r3
 8009a02:	887b      	ldrh	r3, [r7, #2]
 8009a04:	43db      	mvns	r3, r3
 8009a06:	b29b      	uxth	r3, r3
 8009a08:	4013      	ands	r3, r2
 8009a0a:	b29a      	uxth	r2, r3
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	819a      	strh	r2, [r3, #12]
  }
}
 8009a10:	370c      	adds	r7, #12
 8009a12:	46bd      	mov	sp, r7
 8009a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a18:	4770      	bx	lr
 8009a1a:	bf00      	nop

08009a1c <TIM_GetITStatus>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *     
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8009a1c:	b480      	push	{r7}
 8009a1e:	b085      	sub	sp, #20
 8009a20:	af00      	add	r7, sp, #0
 8009a22:	6078      	str	r0, [r7, #4]
 8009a24:	460b      	mov	r3, r1
 8009a26:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 8009a28:	2300      	movs	r3, #0
 8009a2a:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 8009a2c:	2300      	movs	r3, #0
 8009a2e:	81bb      	strh	r3, [r7, #12]
 8009a30:	2300      	movs	r3, #0
 8009a32:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	8a1b      	ldrh	r3, [r3, #16]
 8009a38:	b29a      	uxth	r2, r3
 8009a3a:	887b      	ldrh	r3, [r7, #2]
 8009a3c:	4013      	ands	r3, r2
 8009a3e:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	899b      	ldrh	r3, [r3, #12]
 8009a44:	b29a      	uxth	r2, r3
 8009a46:	887b      	ldrh	r3, [r7, #2]
 8009a48:	4013      	ands	r3, r2
 8009a4a:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 8009a4c:	89bb      	ldrh	r3, [r7, #12]
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d005      	beq.n	8009a5e <TIM_GetITStatus+0x42>
 8009a52:	897b      	ldrh	r3, [r7, #10]
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	d002      	beq.n	8009a5e <TIM_GetITStatus+0x42>
  {
    bitstatus = SET;
 8009a58:	2301      	movs	r3, #1
 8009a5a:	73fb      	strb	r3, [r7, #15]
 8009a5c:	e001      	b.n	8009a62 <TIM_GetITStatus+0x46>
  }
  else
  {
    bitstatus = RESET;
 8009a5e:	2300      	movs	r3, #0
 8009a60:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8009a62:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a64:	4618      	mov	r0, r3
 8009a66:	3714      	adds	r7, #20
 8009a68:	46bd      	mov	sp, r7
 8009a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a6e:	4770      	bx	lr

08009a70 <TIM_ClearITPendingBit>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *      
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8009a70:	b480      	push	{r7}
 8009a72:	b083      	sub	sp, #12
 8009a74:	af00      	add	r7, sp, #0
 8009a76:	6078      	str	r0, [r7, #4]
 8009a78:	460b      	mov	r3, r1
 8009a7a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8009a7c:	887b      	ldrh	r3, [r7, #2]
 8009a7e:	43db      	mvns	r3, r3
 8009a80:	b29a      	uxth	r2, r3
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	821a      	strh	r2, [r3, #16]
}
 8009a86:	370c      	adds	r7, #12
 8009a88:	46bd      	mov	sp, r7
 8009a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a8e:	4770      	bx	lr

08009a90 <TIM_EncoderInterfaceConfig>:
  *            @arg TIM_ICPolarity_Rising: IC Rising edge.
  * @retval None
  */
void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, uint16_t TIM_EncoderMode,
                                uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity)
{
 8009a90:	b480      	push	{r7}
 8009a92:	b087      	sub	sp, #28
 8009a94:	af00      	add	r7, sp, #0
 8009a96:	60f8      	str	r0, [r7, #12]
 8009a98:	8179      	strh	r1, [r7, #10]
 8009a9a:	813a      	strh	r2, [r7, #8]
 8009a9c:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpsmcr = 0;
 8009a9e:	2300      	movs	r3, #0
 8009aa0:	82fb      	strh	r3, [r7, #22]
  uint16_t tmpccmr1 = 0;
 8009aa2:	2300      	movs	r3, #0
 8009aa4:	82bb      	strh	r3, [r7, #20]
  uint16_t tmpccer = 0;
 8009aa6:	2300      	movs	r3, #0
 8009aa8:	827b      	strh	r3, [r7, #18]
  assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009aaa:	68fb      	ldr	r3, [r7, #12]
 8009aac:	891b      	ldrh	r3, [r3, #8]
 8009aae:	82fb      	strh	r3, [r7, #22]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8009ab0:	68fb      	ldr	r3, [r7, #12]
 8009ab2:	8b1b      	ldrh	r3, [r3, #24]
 8009ab4:	82bb      	strh	r3, [r7, #20]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009ab6:	68fb      	ldr	r3, [r7, #12]
 8009ab8:	8c1b      	ldrh	r3, [r3, #32]
 8009aba:	827b      	strh	r3, [r7, #18]

  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
 8009abc:	8afb      	ldrh	r3, [r7, #22]
 8009abe:	f023 0307 	bic.w	r3, r3, #7
 8009ac2:	82fb      	strh	r3, [r7, #22]
  tmpsmcr |= TIM_EncoderMode;
 8009ac4:	8afa      	ldrh	r2, [r7, #22]
 8009ac6:	897b      	ldrh	r3, [r7, #10]
 8009ac8:	4313      	orrs	r3, r2
 8009aca:	82fb      	strh	r3, [r7, #22]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_CC2S);
 8009acc:	8abb      	ldrh	r3, [r7, #20]
 8009ace:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009ad2:	f023 0303 	bic.w	r3, r3, #3
 8009ad6:	82bb      	strh	r3, [r7, #20]
  tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
 8009ad8:	8abb      	ldrh	r3, [r7, #20]
 8009ada:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009ade:	f043 0301 	orr.w	r3, r3, #1
 8009ae2:	82bb      	strh	r3, [r7, #20]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ((uint16_t)~TIM_CCER_CC1P) & ((uint16_t)~TIM_CCER_CC2P);
 8009ae4:	8a7b      	ldrh	r3, [r7, #18]
 8009ae6:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8009aea:	827b      	strh	r3, [r7, #18]
  tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 8009aec:	88fb      	ldrh	r3, [r7, #6]
 8009aee:	011b      	lsls	r3, r3, #4
 8009af0:	b29a      	uxth	r2, r3
 8009af2:	893b      	ldrh	r3, [r7, #8]
 8009af4:	4313      	orrs	r3, r2
 8009af6:	b29a      	uxth	r2, r3
 8009af8:	8a7b      	ldrh	r3, [r7, #18]
 8009afa:	4313      	orrs	r3, r2
 8009afc:	827b      	strh	r3, [r7, #18]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009afe:	68fb      	ldr	r3, [r7, #12]
 8009b00:	8afa      	ldrh	r2, [r7, #22]
 8009b02:	811a      	strh	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8009b04:	68fb      	ldr	r3, [r7, #12]
 8009b06:	8aba      	ldrh	r2, [r7, #20]
 8009b08:	831a      	strh	r2, [r3, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	8a7a      	ldrh	r2, [r7, #18]
 8009b0e:	841a      	strh	r2, [r3, #32]
}
 8009b10:	371c      	adds	r7, #28
 8009b12:	46bd      	mov	sp, r7
 8009b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b18:	4770      	bx	lr
 8009b1a:	bf00      	nop

08009b1c <SYSCFG_EXTILineConfig>:
  *           and STM32F427x/STM32F437x devices. 
  *             
  * @retval None
  */
void SYSCFG_EXTILineConfig(uint8_t EXTI_PortSourceGPIOx, uint8_t EXTI_PinSourcex)
{
 8009b1c:	b490      	push	{r4, r7}
 8009b1e:	b084      	sub	sp, #16
 8009b20:	af00      	add	r7, sp, #0
 8009b22:	4602      	mov	r2, r0
 8009b24:	460b      	mov	r3, r1
 8009b26:	71fa      	strb	r2, [r7, #7]
 8009b28:	71bb      	strb	r3, [r7, #6]
  uint32_t tmp = 0x00;
 8009b2a:	2300      	movs	r3, #0
 8009b2c:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_EXTI_PORT_SOURCE(EXTI_PortSourceGPIOx));
  assert_param(IS_EXTI_PIN_SOURCE(EXTI_PinSourcex));

  tmp = ((uint32_t)0x0F) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03));
 8009b2e:	79bb      	ldrb	r3, [r7, #6]
 8009b30:	f003 0303 	and.w	r3, r3, #3
 8009b34:	009b      	lsls	r3, r3, #2
 8009b36:	220f      	movs	r2, #15
 8009b38:	fa02 f303 	lsl.w	r3, r2, r3
 8009b3c:	60fb      	str	r3, [r7, #12]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] &= ~tmp;
 8009b3e:	4b15      	ldr	r3, [pc, #84]	; (8009b94 <SYSCFG_EXTILineConfig+0x78>)
 8009b40:	79ba      	ldrb	r2, [r7, #6]
 8009b42:	0892      	lsrs	r2, r2, #2
 8009b44:	b2d2      	uxtb	r2, r2
 8009b46:	4913      	ldr	r1, [pc, #76]	; (8009b94 <SYSCFG_EXTILineConfig+0x78>)
 8009b48:	79b8      	ldrb	r0, [r7, #6]
 8009b4a:	0880      	lsrs	r0, r0, #2
 8009b4c:	b2c0      	uxtb	r0, r0
 8009b4e:	3002      	adds	r0, #2
 8009b50:	f851 0020 	ldr.w	r0, [r1, r0, lsl #2]
 8009b54:	68f9      	ldr	r1, [r7, #12]
 8009b56:	43c9      	mvns	r1, r1
 8009b58:	4001      	ands	r1, r0
 8009b5a:	3202      	adds	r2, #2
 8009b5c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] |= (((uint32_t)EXTI_PortSourceGPIOx) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03)));
 8009b60:	4b0c      	ldr	r3, [pc, #48]	; (8009b94 <SYSCFG_EXTILineConfig+0x78>)
 8009b62:	79ba      	ldrb	r2, [r7, #6]
 8009b64:	0892      	lsrs	r2, r2, #2
 8009b66:	b2d2      	uxtb	r2, r2
 8009b68:	490a      	ldr	r1, [pc, #40]	; (8009b94 <SYSCFG_EXTILineConfig+0x78>)
 8009b6a:	79b8      	ldrb	r0, [r7, #6]
 8009b6c:	0880      	lsrs	r0, r0, #2
 8009b6e:	b2c0      	uxtb	r0, r0
 8009b70:	3002      	adds	r0, #2
 8009b72:	f851 0020 	ldr.w	r0, [r1, r0, lsl #2]
 8009b76:	79fc      	ldrb	r4, [r7, #7]
 8009b78:	79b9      	ldrb	r1, [r7, #6]
 8009b7a:	f001 0103 	and.w	r1, r1, #3
 8009b7e:	0089      	lsls	r1, r1, #2
 8009b80:	fa04 f101 	lsl.w	r1, r4, r1
 8009b84:	4301      	orrs	r1, r0
 8009b86:	3202      	adds	r2, #2
 8009b88:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8009b8c:	3710      	adds	r7, #16
 8009b8e:	46bd      	mov	sp, r7
 8009b90:	bc90      	pop	{r4, r7}
 8009b92:	4770      	bx	lr
 8009b94:	40013800 	.word	0x40013800

08009b98 <SPI_Init>:
  * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure that
  *         contains the configuration information for the specified SPI peripheral.
  * @retval None
  */
void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
{
 8009b98:	b480      	push	{r7}
 8009b9a:	b085      	sub	sp, #20
 8009b9c:	af00      	add	r7, sp, #0
 8009b9e:	6078      	str	r0, [r7, #4]
 8009ba0:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8009ba2:	2300      	movs	r3, #0
 8009ba4:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	881b      	ldrh	r3, [r3, #0]
 8009baa:	81fb      	strh	r3, [r7, #14]
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_MASK;
 8009bac:	89fb      	ldrh	r3, [r7, #14]
 8009bae:	f403 5341 	and.w	r3, r3, #12352	; 0x3040
 8009bb2:	81fb      	strh	r3, [r7, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8009bb4:	683b      	ldr	r3, [r7, #0]
 8009bb6:	881a      	ldrh	r2, [r3, #0]
 8009bb8:	683b      	ldr	r3, [r7, #0]
 8009bba:	885b      	ldrh	r3, [r3, #2]
 8009bbc:	4313      	orrs	r3, r2
 8009bbe:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8009bc0:	683b      	ldr	r3, [r7, #0]
 8009bc2:	889b      	ldrh	r3, [r3, #4]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8009bc4:	4313      	orrs	r3, r2
 8009bc6:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8009bc8:	683b      	ldr	r3, [r7, #0]
 8009bca:	88db      	ldrh	r3, [r3, #6]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8009bcc:	4313      	orrs	r3, r2
 8009bce:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8009bd0:	683b      	ldr	r3, [r7, #0]
 8009bd2:	891b      	ldrh	r3, [r3, #8]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8009bd4:	4313      	orrs	r3, r2
 8009bd6:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8009bd8:	683b      	ldr	r3, [r7, #0]
 8009bda:	895b      	ldrh	r3, [r3, #10]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8009bdc:	4313      	orrs	r3, r2
 8009bde:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8009be0:	683b      	ldr	r3, [r7, #0]
 8009be2:	899b      	ldrh	r3, [r3, #12]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8009be4:	4313      	orrs	r3, r2
 8009be6:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8009be8:	683b      	ldr	r3, [r7, #0]
 8009bea:	89db      	ldrh	r3, [r3, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8009bec:	4313      	orrs	r3, r2
 8009bee:	b29a      	uxth	r2, r3
 8009bf0:	89fb      	ldrh	r3, [r7, #14]
 8009bf2:	4313      	orrs	r3, r2
 8009bf4:	81fb      	strh	r3, [r7, #14]
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	89fa      	ldrh	r2, [r7, #14]
 8009bfa:	801a      	strh	r2, [r3, #0]

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SMOD);
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	8b9b      	ldrh	r3, [r3, #28]
 8009c00:	b29b      	uxth	r3, r3
 8009c02:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009c06:	b29a      	uxth	r2, r3
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	839a      	strh	r2, [r3, #28]
/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 8009c0c:	683b      	ldr	r3, [r7, #0]
 8009c0e:	8a1a      	ldrh	r2, [r3, #16]
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	821a      	strh	r2, [r3, #16]
}
 8009c14:	3714      	adds	r7, #20
 8009c16:	46bd      	mov	sp, r7
 8009c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c1c:	4770      	bx	lr
 8009c1e:	bf00      	nop

08009c20 <SPI_Cmd>:
  * @param  NewState: new state of the SPIx peripheral. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
 8009c20:	b480      	push	{r7}
 8009c22:	b083      	sub	sp, #12
 8009c24:	af00      	add	r7, sp, #0
 8009c26:	6078      	str	r0, [r7, #4]
 8009c28:	460b      	mov	r3, r1
 8009c2a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8009c2c:	78fb      	ldrb	r3, [r7, #3]
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	d008      	beq.n	8009c44 <SPI_Cmd+0x24>
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= SPI_CR1_SPE;
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	881b      	ldrh	r3, [r3, #0]
 8009c36:	b29b      	uxth	r3, r3
 8009c38:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009c3c:	b29a      	uxth	r2, r3
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	801a      	strh	r2, [r3, #0]
 8009c42:	e007      	b.n	8009c54 <SPI_Cmd+0x34>
  }
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	881b      	ldrh	r3, [r3, #0]
 8009c48:	b29b      	uxth	r3, r3
 8009c4a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009c4e:	b29a      	uxth	r2, r3
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	801a      	strh	r2, [r3, #0]
  }
}
 8009c54:	370c      	adds	r7, #12
 8009c56:	46bd      	mov	sp, r7
 8009c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c5c:	4770      	bx	lr
 8009c5e:	bf00      	nop

08009c60 <SPI_I2S_ReceiveData>:
  * @param  SPIx: To select the SPIx/I2Sx peripheral, where x can be: 1, 2, 3, 4, 5 or 6 
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode. 
  * @retval The value of the received data.
  */
uint16_t SPI_I2S_ReceiveData(SPI_TypeDef* SPIx)
{
 8009c60:	b480      	push	{r7}
 8009c62:	b083      	sub	sp, #12
 8009c64:	af00      	add	r7, sp, #0
 8009c66:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Return the data in the DR register */
  return SPIx->DR;
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	899b      	ldrh	r3, [r3, #12]
 8009c6c:	b29b      	uxth	r3, r3
}
 8009c6e:	4618      	mov	r0, r3
 8009c70:	370c      	adds	r7, #12
 8009c72:	46bd      	mov	sp, r7
 8009c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c78:	4770      	bx	lr
 8009c7a:	bf00      	nop

08009c7c <SPI_I2S_SendData>:
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.     
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 8009c7c:	b480      	push	{r7}
 8009c7e:	b083      	sub	sp, #12
 8009c80:	af00      	add	r7, sp, #0
 8009c82:	6078      	str	r0, [r7, #4]
 8009c84:	460b      	mov	r3, r1
 8009c86:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	887a      	ldrh	r2, [r7, #2]
 8009c8c:	819a      	strh	r2, [r3, #12]
}
 8009c8e:	370c      	adds	r7, #12
 8009c90:	46bd      	mov	sp, r7
 8009c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c96:	4770      	bx	lr

08009c98 <SPI_I2S_GetFlagStatus>:
  *            @arg I2S_FLAG_UDR: Underrun Error flag.
  *            @arg I2S_FLAG_CHSIDE: Channel Side flag.  
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 8009c98:	b480      	push	{r7}
 8009c9a:	b085      	sub	sp, #20
 8009c9c:	af00      	add	r7, sp, #0
 8009c9e:	6078      	str	r0, [r7, #4]
 8009ca0:	460b      	mov	r3, r1
 8009ca2:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8009ca4:	2300      	movs	r3, #0
 8009ca6:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	891b      	ldrh	r3, [r3, #8]
 8009cac:	b29a      	uxth	r2, r3
 8009cae:	887b      	ldrh	r3, [r7, #2]
 8009cb0:	4013      	ands	r3, r2
 8009cb2:	b29b      	uxth	r3, r3
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	d002      	beq.n	8009cbe <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 8009cb8:	2301      	movs	r3, #1
 8009cba:	73fb      	strb	r3, [r7, #15]
 8009cbc:	e001      	b.n	8009cc2 <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 8009cbe:	2300      	movs	r3, #0
 8009cc0:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 8009cc2:	7bfb      	ldrb	r3, [r7, #15]
}
 8009cc4:	4618      	mov	r0, r3
 8009cc6:	3714      	adds	r7, #20
 8009cc8:	46bd      	mov	sp, r7
 8009cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cce:	4770      	bx	lr

08009cd0 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8009cd0:	b480      	push	{r7}
 8009cd2:	b083      	sub	sp, #12
 8009cd4:	af00      	add	r7, sp, #0
 8009cd6:	6078      	str	r0, [r7, #4]
 8009cd8:	460b      	mov	r3, r1
 8009cda:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8009cdc:	78fb      	ldrb	r3, [r7, #3]
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	d006      	beq.n	8009cf0 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8009ce2:	4b09      	ldr	r3, [pc, #36]	; (8009d08 <RCC_AHB1PeriphClockCmd+0x38>)
 8009ce4:	4a08      	ldr	r2, [pc, #32]	; (8009d08 <RCC_AHB1PeriphClockCmd+0x38>)
 8009ce6:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8009ce8:	687a      	ldr	r2, [r7, #4]
 8009cea:	430a      	orrs	r2, r1
 8009cec:	631a      	str	r2, [r3, #48]	; 0x30
 8009cee:	e006      	b.n	8009cfe <RCC_AHB1PeriphClockCmd+0x2e>
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8009cf0:	4b05      	ldr	r3, [pc, #20]	; (8009d08 <RCC_AHB1PeriphClockCmd+0x38>)
 8009cf2:	4a05      	ldr	r2, [pc, #20]	; (8009d08 <RCC_AHB1PeriphClockCmd+0x38>)
 8009cf4:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8009cf6:	687a      	ldr	r2, [r7, #4]
 8009cf8:	43d2      	mvns	r2, r2
 8009cfa:	400a      	ands	r2, r1
 8009cfc:	631a      	str	r2, [r3, #48]	; 0x30
  }
}
 8009cfe:	370c      	adds	r7, #12
 8009d00:	46bd      	mov	sp, r7
 8009d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d06:	4770      	bx	lr
 8009d08:	40023800 	.word	0x40023800

08009d0c <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8009d0c:	b480      	push	{r7}
 8009d0e:	b083      	sub	sp, #12
 8009d10:	af00      	add	r7, sp, #0
 8009d12:	6078      	str	r0, [r7, #4]
 8009d14:	460b      	mov	r3, r1
 8009d16:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8009d18:	78fb      	ldrb	r3, [r7, #3]
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	d006      	beq.n	8009d2c <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8009d1e:	4b09      	ldr	r3, [pc, #36]	; (8009d44 <RCC_APB1PeriphClockCmd+0x38>)
 8009d20:	4a08      	ldr	r2, [pc, #32]	; (8009d44 <RCC_APB1PeriphClockCmd+0x38>)
 8009d22:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8009d24:	687a      	ldr	r2, [r7, #4]
 8009d26:	430a      	orrs	r2, r1
 8009d28:	641a      	str	r2, [r3, #64]	; 0x40
 8009d2a:	e006      	b.n	8009d3a <RCC_APB1PeriphClockCmd+0x2e>
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8009d2c:	4b05      	ldr	r3, [pc, #20]	; (8009d44 <RCC_APB1PeriphClockCmd+0x38>)
 8009d2e:	4a05      	ldr	r2, [pc, #20]	; (8009d44 <RCC_APB1PeriphClockCmd+0x38>)
 8009d30:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8009d32:	687a      	ldr	r2, [r7, #4]
 8009d34:	43d2      	mvns	r2, r2
 8009d36:	400a      	ands	r2, r1
 8009d38:	641a      	str	r2, [r3, #64]	; 0x40
  }
}
 8009d3a:	370c      	adds	r7, #12
 8009d3c:	46bd      	mov	sp, r7
 8009d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d42:	4770      	bx	lr
 8009d44:	40023800 	.word	0x40023800

08009d48 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8009d48:	b480      	push	{r7}
 8009d4a:	b083      	sub	sp, #12
 8009d4c:	af00      	add	r7, sp, #0
 8009d4e:	6078      	str	r0, [r7, #4]
 8009d50:	460b      	mov	r3, r1
 8009d52:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8009d54:	78fb      	ldrb	r3, [r7, #3]
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d006      	beq.n	8009d68 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8009d5a:	4b09      	ldr	r3, [pc, #36]	; (8009d80 <RCC_APB2PeriphClockCmd+0x38>)
 8009d5c:	4a08      	ldr	r2, [pc, #32]	; (8009d80 <RCC_APB2PeriphClockCmd+0x38>)
 8009d5e:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8009d60:	687a      	ldr	r2, [r7, #4]
 8009d62:	430a      	orrs	r2, r1
 8009d64:	645a      	str	r2, [r3, #68]	; 0x44
 8009d66:	e006      	b.n	8009d76 <RCC_APB2PeriphClockCmd+0x2e>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8009d68:	4b05      	ldr	r3, [pc, #20]	; (8009d80 <RCC_APB2PeriphClockCmd+0x38>)
 8009d6a:	4a05      	ldr	r2, [pc, #20]	; (8009d80 <RCC_APB2PeriphClockCmd+0x38>)
 8009d6c:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8009d6e:	687a      	ldr	r2, [r7, #4]
 8009d70:	43d2      	mvns	r2, r2
 8009d72:	400a      	ands	r2, r1
 8009d74:	645a      	str	r2, [r3, #68]	; 0x44
  }
}
 8009d76:	370c      	adds	r7, #12
 8009d78:	46bd      	mov	sp, r7
 8009d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d7e:	4770      	bx	lr
 8009d80:	40023800 	.word	0x40023800

08009d84 <RCC_APB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8009d84:	b480      	push	{r7}
 8009d86:	b083      	sub	sp, #12
 8009d88:	af00      	add	r7, sp, #0
 8009d8a:	6078      	str	r0, [r7, #4]
 8009d8c:	460b      	mov	r3, r1
 8009d8e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8009d90:	78fb      	ldrb	r3, [r7, #3]
 8009d92:	2b00      	cmp	r3, #0
 8009d94:	d006      	beq.n	8009da4 <RCC_APB1PeriphResetCmd+0x20>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8009d96:	4b09      	ldr	r3, [pc, #36]	; (8009dbc <RCC_APB1PeriphResetCmd+0x38>)
 8009d98:	4a08      	ldr	r2, [pc, #32]	; (8009dbc <RCC_APB1PeriphResetCmd+0x38>)
 8009d9a:	6a11      	ldr	r1, [r2, #32]
 8009d9c:	687a      	ldr	r2, [r7, #4]
 8009d9e:	430a      	orrs	r2, r1
 8009da0:	621a      	str	r2, [r3, #32]
 8009da2:	e006      	b.n	8009db2 <RCC_APB1PeriphResetCmd+0x2e>
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8009da4:	4b05      	ldr	r3, [pc, #20]	; (8009dbc <RCC_APB1PeriphResetCmd+0x38>)
 8009da6:	4a05      	ldr	r2, [pc, #20]	; (8009dbc <RCC_APB1PeriphResetCmd+0x38>)
 8009da8:	6a11      	ldr	r1, [r2, #32]
 8009daa:	687a      	ldr	r2, [r7, #4]
 8009dac:	43d2      	mvns	r2, r2
 8009dae:	400a      	ands	r2, r1
 8009db0:	621a      	str	r2, [r3, #32]
  }
}
 8009db2:	370c      	adds	r7, #12
 8009db4:	46bd      	mov	sp, r7
 8009db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dba:	4770      	bx	lr
 8009dbc:	40023800 	.word	0x40023800

08009dc0 <RCC_APB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8009dc0:	b480      	push	{r7}
 8009dc2:	b083      	sub	sp, #12
 8009dc4:	af00      	add	r7, sp, #0
 8009dc6:	6078      	str	r0, [r7, #4]
 8009dc8:	460b      	mov	r3, r1
 8009dca:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8009dcc:	78fb      	ldrb	r3, [r7, #3]
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	d006      	beq.n	8009de0 <RCC_APB2PeriphResetCmd+0x20>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8009dd2:	4b09      	ldr	r3, [pc, #36]	; (8009df8 <RCC_APB2PeriphResetCmd+0x38>)
 8009dd4:	4a08      	ldr	r2, [pc, #32]	; (8009df8 <RCC_APB2PeriphResetCmd+0x38>)
 8009dd6:	6a51      	ldr	r1, [r2, #36]	; 0x24
 8009dd8:	687a      	ldr	r2, [r7, #4]
 8009dda:	430a      	orrs	r2, r1
 8009ddc:	625a      	str	r2, [r3, #36]	; 0x24
 8009dde:	e006      	b.n	8009dee <RCC_APB2PeriphResetCmd+0x2e>
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8009de0:	4b05      	ldr	r3, [pc, #20]	; (8009df8 <RCC_APB2PeriphResetCmd+0x38>)
 8009de2:	4a05      	ldr	r2, [pc, #20]	; (8009df8 <RCC_APB2PeriphResetCmd+0x38>)
 8009de4:	6a51      	ldr	r1, [r2, #36]	; 0x24
 8009de6:	687a      	ldr	r2, [r7, #4]
 8009de8:	43d2      	mvns	r2, r2
 8009dea:	400a      	ands	r2, r1
 8009dec:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 8009dee:	370c      	adds	r7, #12
 8009df0:	46bd      	mov	sp, r7
 8009df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009df6:	4770      	bx	lr
 8009df8:	40023800 	.word	0x40023800

08009dfc <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8009dfc:	b480      	push	{r7}
 8009dfe:	b087      	sub	sp, #28
 8009e00:	af00      	add	r7, sp, #0
 8009e02:	6078      	str	r0, [r7, #4]
 8009e04:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8009e06:	2300      	movs	r3, #0
 8009e08:	617b      	str	r3, [r7, #20]
 8009e0a:	2300      	movs	r3, #0
 8009e0c:	613b      	str	r3, [r7, #16]
 8009e0e:	2300      	movs	r3, #0
 8009e10:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8009e12:	2300      	movs	r3, #0
 8009e14:	617b      	str	r3, [r7, #20]
 8009e16:	e076      	b.n	8009f06 <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8009e18:	697b      	ldr	r3, [r7, #20]
 8009e1a:	2201      	movs	r2, #1
 8009e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8009e20:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8009e22:	683b      	ldr	r3, [r7, #0]
 8009e24:	681a      	ldr	r2, [r3, #0]
 8009e26:	693b      	ldr	r3, [r7, #16]
 8009e28:	4013      	ands	r3, r2
 8009e2a:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8009e2c:	68fa      	ldr	r2, [r7, #12]
 8009e2e:	693b      	ldr	r3, [r7, #16]
 8009e30:	429a      	cmp	r2, r3
 8009e32:	d165      	bne.n	8009f00 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	681a      	ldr	r2, [r3, #0]
 8009e38:	697b      	ldr	r3, [r7, #20]
 8009e3a:	005b      	lsls	r3, r3, #1
 8009e3c:	2103      	movs	r1, #3
 8009e3e:	fa01 f303 	lsl.w	r3, r1, r3
 8009e42:	43db      	mvns	r3, r3
 8009e44:	401a      	ands	r2, r3
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	681a      	ldr	r2, [r3, #0]
 8009e4e:	683b      	ldr	r3, [r7, #0]
 8009e50:	791b      	ldrb	r3, [r3, #4]
 8009e52:	4619      	mov	r1, r3
 8009e54:	697b      	ldr	r3, [r7, #20]
 8009e56:	005b      	lsls	r3, r3, #1
 8009e58:	fa01 f303 	lsl.w	r3, r1, r3
 8009e5c:	431a      	orrs	r2, r3
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8009e62:	683b      	ldr	r3, [r7, #0]
 8009e64:	791b      	ldrb	r3, [r3, #4]
 8009e66:	2b01      	cmp	r3, #1
 8009e68:	d003      	beq.n	8009e72 <GPIO_Init+0x76>
 8009e6a:	683b      	ldr	r3, [r7, #0]
 8009e6c:	791b      	ldrb	r3, [r3, #4]
 8009e6e:	2b02      	cmp	r3, #2
 8009e70:	d12e      	bne.n	8009ed0 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	689a      	ldr	r2, [r3, #8]
 8009e76:	697b      	ldr	r3, [r7, #20]
 8009e78:	005b      	lsls	r3, r3, #1
 8009e7a:	2103      	movs	r1, #3
 8009e7c:	fa01 f303 	lsl.w	r3, r1, r3
 8009e80:	43db      	mvns	r3, r3
 8009e82:	401a      	ands	r2, r3
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	689a      	ldr	r2, [r3, #8]
 8009e8c:	683b      	ldr	r3, [r7, #0]
 8009e8e:	795b      	ldrb	r3, [r3, #5]
 8009e90:	4619      	mov	r1, r3
 8009e92:	697b      	ldr	r3, [r7, #20]
 8009e94:	005b      	lsls	r3, r3, #1
 8009e96:	fa01 f303 	lsl.w	r3, r1, r3
 8009e9a:	431a      	orrs	r2, r3
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	685a      	ldr	r2, [r3, #4]
 8009ea4:	697b      	ldr	r3, [r7, #20]
 8009ea6:	b29b      	uxth	r3, r3
 8009ea8:	2101      	movs	r1, #1
 8009eaa:	fa01 f303 	lsl.w	r3, r1, r3
 8009eae:	43db      	mvns	r3, r3
 8009eb0:	401a      	ands	r2, r3
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	685a      	ldr	r2, [r3, #4]
 8009eba:	683b      	ldr	r3, [r7, #0]
 8009ebc:	799b      	ldrb	r3, [r3, #6]
 8009ebe:	4619      	mov	r1, r3
 8009ec0:	697b      	ldr	r3, [r7, #20]
 8009ec2:	b29b      	uxth	r3, r3
 8009ec4:	fa01 f303 	lsl.w	r3, r1, r3
 8009ec8:	b29b      	uxth	r3, r3
 8009eca:	431a      	orrs	r2, r3
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	68da      	ldr	r2, [r3, #12]
 8009ed4:	697b      	ldr	r3, [r7, #20]
 8009ed6:	b29b      	uxth	r3, r3
 8009ed8:	005b      	lsls	r3, r3, #1
 8009eda:	2103      	movs	r1, #3
 8009edc:	fa01 f303 	lsl.w	r3, r1, r3
 8009ee0:	43db      	mvns	r3, r3
 8009ee2:	401a      	ands	r2, r3
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	68da      	ldr	r2, [r3, #12]
 8009eec:	683b      	ldr	r3, [r7, #0]
 8009eee:	79db      	ldrb	r3, [r3, #7]
 8009ef0:	4619      	mov	r1, r3
 8009ef2:	697b      	ldr	r3, [r7, #20]
 8009ef4:	005b      	lsls	r3, r3, #1
 8009ef6:	fa01 f303 	lsl.w	r3, r1, r3
 8009efa:	431a      	orrs	r2, r3
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8009f00:	697b      	ldr	r3, [r7, #20]
 8009f02:	3301      	adds	r3, #1
 8009f04:	617b      	str	r3, [r7, #20]
 8009f06:	697b      	ldr	r3, [r7, #20]
 8009f08:	2b0f      	cmp	r3, #15
 8009f0a:	d985      	bls.n	8009e18 <GPIO_Init+0x1c>
      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 8009f0c:	371c      	adds	r7, #28
 8009f0e:	46bd      	mov	sp, r7
 8009f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f14:	4770      	bx	lr
 8009f16:	bf00      	nop

08009f18 <GPIO_ReadInputDataBit>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8009f18:	b480      	push	{r7}
 8009f1a:	b085      	sub	sp, #20
 8009f1c:	af00      	add	r7, sp, #0
 8009f1e:	6078      	str	r0, [r7, #4]
 8009f20:	460b      	mov	r3, r1
 8009f22:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 8009f24:	2300      	movs	r3, #0
 8009f26:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	691a      	ldr	r2, [r3, #16]
 8009f2c:	887b      	ldrh	r3, [r7, #2]
 8009f2e:	4013      	ands	r3, r2
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	d002      	beq.n	8009f3a <GPIO_ReadInputDataBit+0x22>
  {
    bitstatus = (uint8_t)Bit_SET;
 8009f34:	2301      	movs	r3, #1
 8009f36:	73fb      	strb	r3, [r7, #15]
 8009f38:	e001      	b.n	8009f3e <GPIO_ReadInputDataBit+0x26>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 8009f3a:	2300      	movs	r3, #0
 8009f3c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8009f3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f40:	4618      	mov	r0, r3
 8009f42:	3714      	adds	r7, #20
 8009f44:	46bd      	mov	sp, r7
 8009f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f4a:	4770      	bx	lr

08009f4c <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8009f4c:	b480      	push	{r7}
 8009f4e:	b083      	sub	sp, #12
 8009f50:	af00      	add	r7, sp, #0
 8009f52:	6078      	str	r0, [r7, #4]
 8009f54:	460b      	mov	r3, r1
 8009f56:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	887a      	ldrh	r2, [r7, #2]
 8009f5c:	831a      	strh	r2, [r3, #24]
}
 8009f5e:	370c      	adds	r7, #12
 8009f60:	46bd      	mov	sp, r7
 8009f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f66:	4770      	bx	lr

08009f68 <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8009f68:	b480      	push	{r7}
 8009f6a:	b083      	sub	sp, #12
 8009f6c:	af00      	add	r7, sp, #0
 8009f6e:	6078      	str	r0, [r7, #4]
 8009f70:	460b      	mov	r3, r1
 8009f72:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	887a      	ldrh	r2, [r7, #2]
 8009f78:	835a      	strh	r2, [r3, #26]
}
 8009f7a:	370c      	adds	r7, #12
 8009f7c:	46bd      	mov	sp, r7
 8009f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f82:	4770      	bx	lr

08009f84 <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8009f84:	b480      	push	{r7}
 8009f86:	b085      	sub	sp, #20
 8009f88:	af00      	add	r7, sp, #0
 8009f8a:	6078      	str	r0, [r7, #4]
 8009f8c:	4613      	mov	r3, r2
 8009f8e:	460a      	mov	r2, r1
 8009f90:	807a      	strh	r2, [r7, #2]
 8009f92:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8009f94:	2300      	movs	r3, #0
 8009f96:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 8009f98:	2300      	movs	r3, #0
 8009f9a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8009f9c:	787a      	ldrb	r2, [r7, #1]
 8009f9e:	887b      	ldrh	r3, [r7, #2]
 8009fa0:	f003 0307 	and.w	r3, r3, #7
 8009fa4:	009b      	lsls	r3, r3, #2
 8009fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8009faa:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8009fac:	887b      	ldrh	r3, [r7, #2]
 8009fae:	08db      	lsrs	r3, r3, #3
 8009fb0:	b29b      	uxth	r3, r3
 8009fb2:	461a      	mov	r2, r3
 8009fb4:	887b      	ldrh	r3, [r7, #2]
 8009fb6:	08db      	lsrs	r3, r3, #3
 8009fb8:	b29b      	uxth	r3, r3
 8009fba:	4619      	mov	r1, r3
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	3108      	adds	r1, #8
 8009fc0:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 8009fc4:	887b      	ldrh	r3, [r7, #2]
 8009fc6:	f003 0307 	and.w	r3, r3, #7
 8009fca:	009b      	lsls	r3, r3, #2
 8009fcc:	200f      	movs	r0, #15
 8009fce:	fa00 f303 	lsl.w	r3, r0, r3
 8009fd2:	43db      	mvns	r3, r3
 8009fd4:	4019      	ands	r1, r3
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	3208      	adds	r2, #8
 8009fda:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8009fde:	887b      	ldrh	r3, [r7, #2]
 8009fe0:	08db      	lsrs	r3, r3, #3
 8009fe2:	b29b      	uxth	r3, r3
 8009fe4:	461a      	mov	r2, r3
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	3208      	adds	r2, #8
 8009fea:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8009fee:	68fb      	ldr	r3, [r7, #12]
 8009ff0:	4313      	orrs	r3, r2
 8009ff2:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8009ff4:	887b      	ldrh	r3, [r7, #2]
 8009ff6:	08db      	lsrs	r3, r3, #3
 8009ff8:	b29b      	uxth	r3, r3
 8009ffa:	461a      	mov	r2, r3
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	3208      	adds	r2, #8
 800a000:	68b9      	ldr	r1, [r7, #8]
 800a002:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 800a006:	3714      	adds	r7, #20
 800a008:	46bd      	mov	sp, r7
 800a00a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a00e:	4770      	bx	lr

0800a010 <EXTI_Init>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure
  *         that contains the configuration information for the EXTI peripheral.
  * @retval None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
 800a010:	b480      	push	{r7}
 800a012:	b085      	sub	sp, #20
 800a014:	af00      	add	r7, sp, #0
 800a016:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 800a018:	2300      	movs	r3, #0
 800a01a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
 800a01c:	4b32      	ldr	r3, [pc, #200]	; (800a0e8 <EXTI_Init+0xd8>)
 800a01e:	60fb      	str	r3, [r7, #12]
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	799b      	ldrb	r3, [r3, #6]
 800a024:	2b00      	cmp	r3, #0
 800a026:	d04d      	beq.n	800a0c4 <EXTI_Init+0xb4>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 800a028:	4b2f      	ldr	r3, [pc, #188]	; (800a0e8 <EXTI_Init+0xd8>)
 800a02a:	4a2f      	ldr	r2, [pc, #188]	; (800a0e8 <EXTI_Init+0xd8>)
 800a02c:	6811      	ldr	r1, [r2, #0]
 800a02e:	687a      	ldr	r2, [r7, #4]
 800a030:	6812      	ldr	r2, [r2, #0]
 800a032:	43d2      	mvns	r2, r2
 800a034:	400a      	ands	r2, r1
 800a036:	601a      	str	r2, [r3, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 800a038:	4b2b      	ldr	r3, [pc, #172]	; (800a0e8 <EXTI_Init+0xd8>)
 800a03a:	4a2b      	ldr	r2, [pc, #172]	; (800a0e8 <EXTI_Init+0xd8>)
 800a03c:	6851      	ldr	r1, [r2, #4]
 800a03e:	687a      	ldr	r2, [r7, #4]
 800a040:	6812      	ldr	r2, [r2, #0]
 800a042:	43d2      	mvns	r2, r2
 800a044:	400a      	ands	r2, r1
 800a046:	605a      	str	r2, [r3, #4]
    
    tmp += EXTI_InitStruct->EXTI_Mode;
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	791b      	ldrb	r3, [r3, #4]
 800a04c:	68fa      	ldr	r2, [r7, #12]
 800a04e:	4413      	add	r3, r2
 800a050:	60fb      	str	r3, [r7, #12]

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	68fa      	ldr	r2, [r7, #12]
 800a056:	6811      	ldr	r1, [r2, #0]
 800a058:	687a      	ldr	r2, [r7, #4]
 800a05a:	6812      	ldr	r2, [r2, #0]
 800a05c:	430a      	orrs	r2, r1
 800a05e:	601a      	str	r2, [r3, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 800a060:	4b21      	ldr	r3, [pc, #132]	; (800a0e8 <EXTI_Init+0xd8>)
 800a062:	4a21      	ldr	r2, [pc, #132]	; (800a0e8 <EXTI_Init+0xd8>)
 800a064:	6891      	ldr	r1, [r2, #8]
 800a066:	687a      	ldr	r2, [r7, #4]
 800a068:	6812      	ldr	r2, [r2, #0]
 800a06a:	43d2      	mvns	r2, r2
 800a06c:	400a      	ands	r2, r1
 800a06e:	609a      	str	r2, [r3, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 800a070:	4b1d      	ldr	r3, [pc, #116]	; (800a0e8 <EXTI_Init+0xd8>)
 800a072:	4a1d      	ldr	r2, [pc, #116]	; (800a0e8 <EXTI_Init+0xd8>)
 800a074:	68d1      	ldr	r1, [r2, #12]
 800a076:	687a      	ldr	r2, [r7, #4]
 800a078:	6812      	ldr	r2, [r2, #0]
 800a07a:	43d2      	mvns	r2, r2
 800a07c:	400a      	ands	r2, r1
 800a07e:	60da      	str	r2, [r3, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	795b      	ldrb	r3, [r3, #5]
 800a084:	2b10      	cmp	r3, #16
 800a086:	d10e      	bne.n	800a0a6 <EXTI_Init+0x96>
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 800a088:	4b17      	ldr	r3, [pc, #92]	; (800a0e8 <EXTI_Init+0xd8>)
 800a08a:	4a17      	ldr	r2, [pc, #92]	; (800a0e8 <EXTI_Init+0xd8>)
 800a08c:	6891      	ldr	r1, [r2, #8]
 800a08e:	687a      	ldr	r2, [r7, #4]
 800a090:	6812      	ldr	r2, [r2, #0]
 800a092:	430a      	orrs	r2, r1
 800a094:	609a      	str	r2, [r3, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 800a096:	4b14      	ldr	r3, [pc, #80]	; (800a0e8 <EXTI_Init+0xd8>)
 800a098:	4a13      	ldr	r2, [pc, #76]	; (800a0e8 <EXTI_Init+0xd8>)
 800a09a:	68d1      	ldr	r1, [r2, #12]
 800a09c:	687a      	ldr	r2, [r7, #4]
 800a09e:	6812      	ldr	r2, [r2, #0]
 800a0a0:	430a      	orrs	r2, r1
 800a0a2:	60da      	str	r2, [r3, #12]
 800a0a4:	e01b      	b.n	800a0de <EXTI_Init+0xce>
    }
    else
    {
      tmp = (uint32_t)EXTI_BASE;
 800a0a6:	4b10      	ldr	r3, [pc, #64]	; (800a0e8 <EXTI_Init+0xd8>)
 800a0a8:	60fb      	str	r3, [r7, #12]
      tmp += EXTI_InitStruct->EXTI_Trigger;
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	795b      	ldrb	r3, [r3, #5]
 800a0ae:	68fa      	ldr	r2, [r7, #12]
 800a0b0:	4413      	add	r3, r2
 800a0b2:	60fb      	str	r3, [r7, #12]

      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 800a0b4:	68fb      	ldr	r3, [r7, #12]
 800a0b6:	68fa      	ldr	r2, [r7, #12]
 800a0b8:	6811      	ldr	r1, [r2, #0]
 800a0ba:	687a      	ldr	r2, [r7, #4]
 800a0bc:	6812      	ldr	r2, [r2, #0]
 800a0be:	430a      	orrs	r2, r1
 800a0c0:	601a      	str	r2, [r3, #0]
 800a0c2:	e00c      	b.n	800a0de <EXTI_Init+0xce>
    }
  }
  else
  {
    tmp += EXTI_InitStruct->EXTI_Mode;
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	791b      	ldrb	r3, [r3, #4]
 800a0c8:	68fa      	ldr	r2, [r7, #12]
 800a0ca:	4413      	add	r3, r2
 800a0cc:	60fb      	str	r3, [r7, #12]

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 800a0ce:	68fb      	ldr	r3, [r7, #12]
 800a0d0:	68fa      	ldr	r2, [r7, #12]
 800a0d2:	6811      	ldr	r1, [r2, #0]
 800a0d4:	687a      	ldr	r2, [r7, #4]
 800a0d6:	6812      	ldr	r2, [r2, #0]
 800a0d8:	43d2      	mvns	r2, r2
 800a0da:	400a      	ands	r2, r1
 800a0dc:	601a      	str	r2, [r3, #0]
  }
}
 800a0de:	3714      	adds	r7, #20
 800a0e0:	46bd      	mov	sp, r7
 800a0e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0e6:	4770      	bx	lr
 800a0e8:	40013c00 	.word	0x40013c00

0800a0ec <EXTI_GetITStatus>:
  * @param  EXTI_Line: specifies the EXTI line to check.
  *          This parameter can be EXTI_Linex where x can be(0..22)
  * @retval The new state of EXTI_Line (SET or RESET).
  */
ITStatus EXTI_GetITStatus(uint32_t EXTI_Line)
{
 800a0ec:	b480      	push	{r7}
 800a0ee:	b085      	sub	sp, #20
 800a0f0:	af00      	add	r7, sp, #0
 800a0f2:	6078      	str	r0, [r7, #4]
  ITStatus bitstatus = RESET;
 800a0f4:	2300      	movs	r3, #0
 800a0f6:	73fb      	strb	r3, [r7, #15]
  uint32_t enablestatus = 0;
 800a0f8:	2300      	movs	r3, #0
 800a0fa:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  enablestatus =  EXTI->IMR & EXTI_Line;
 800a0fc:	4b0c      	ldr	r3, [pc, #48]	; (800a130 <EXTI_GetITStatus+0x44>)
 800a0fe:	681a      	ldr	r2, [r3, #0]
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	4013      	ands	r3, r2
 800a104:	60bb      	str	r3, [r7, #8]
  if (((EXTI->PR & EXTI_Line) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 800a106:	4b0a      	ldr	r3, [pc, #40]	; (800a130 <EXTI_GetITStatus+0x44>)
 800a108:	695a      	ldr	r2, [r3, #20]
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	4013      	ands	r3, r2
 800a10e:	2b00      	cmp	r3, #0
 800a110:	d005      	beq.n	800a11e <EXTI_GetITStatus+0x32>
 800a112:	68bb      	ldr	r3, [r7, #8]
 800a114:	2b00      	cmp	r3, #0
 800a116:	d002      	beq.n	800a11e <EXTI_GetITStatus+0x32>
  {
    bitstatus = SET;
 800a118:	2301      	movs	r3, #1
 800a11a:	73fb      	strb	r3, [r7, #15]
 800a11c:	e001      	b.n	800a122 <EXTI_GetITStatus+0x36>
  }
  else
  {
    bitstatus = RESET;
 800a11e:	2300      	movs	r3, #0
 800a120:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800a122:	7bfb      	ldrb	r3, [r7, #15]
}
 800a124:	4618      	mov	r0, r3
 800a126:	3714      	adds	r7, #20
 800a128:	46bd      	mov	sp, r7
 800a12a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a12e:	4770      	bx	lr
 800a130:	40013c00 	.word	0x40013c00

0800a134 <EXTI_ClearITPendingBit>:
  * @param  EXTI_Line: specifies the EXTI lines to clear.
  *          This parameter can be any combination of EXTI_Linex where x can be (0..22)
  * @retval None
  */
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
 800a134:	b480      	push	{r7}
 800a136:	b083      	sub	sp, #12
 800a138:	af00      	add	r7, sp, #0
 800a13a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 800a13c:	4b03      	ldr	r3, [pc, #12]	; (800a14c <EXTI_ClearITPendingBit+0x18>)
 800a13e:	687a      	ldr	r2, [r7, #4]
 800a140:	615a      	str	r2, [r3, #20]
}
 800a142:	370c      	adds	r7, #12
 800a144:	46bd      	mov	sp, r7
 800a146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a14a:	4770      	bx	lr
 800a14c:	40013c00 	.word	0x40013c00

0800a150 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 800a150:	b480      	push	{r7}
 800a152:	b085      	sub	sp, #20
 800a154:	af00      	add	r7, sp, #0
 800a156:	6078      	str	r0, [r7, #4]
 800a158:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800a15a:	2300      	movs	r3, #0
 800a15c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	681b      	ldr	r3, [r3, #0]
 800a162:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800a164:	68fa      	ldr	r2, [r7, #12]
 800a166:	4b24      	ldr	r3, [pc, #144]	; (800a1f8 <DMA_Init+0xa8>)
 800a168:	4013      	ands	r3, r2
 800a16a:	60fb      	str	r3, [r7, #12]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 800a16c:	683b      	ldr	r3, [r7, #0]
 800a16e:	681a      	ldr	r2, [r3, #0]
 800a170:	683b      	ldr	r3, [r7, #0]
 800a172:	68db      	ldr	r3, [r3, #12]
 800a174:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 800a176:	683b      	ldr	r3, [r7, #0]
 800a178:	695b      	ldr	r3, [r3, #20]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 800a17a:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 800a17c:	683b      	ldr	r3, [r7, #0]
 800a17e:	699b      	ldr	r3, [r3, #24]
 800a180:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 800a182:	683b      	ldr	r3, [r7, #0]
 800a184:	69db      	ldr	r3, [r3, #28]
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 800a186:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 800a188:	683b      	ldr	r3, [r7, #0]
 800a18a:	6a1b      	ldr	r3, [r3, #32]
 800a18c:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 800a18e:	683b      	ldr	r3, [r7, #0]
 800a190:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 800a192:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 800a194:	683b      	ldr	r3, [r7, #0]
 800a196:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a198:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 800a19a:	683b      	ldr	r3, [r7, #0]
 800a19c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 800a19e:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 800a1a0:	683b      	ldr	r3, [r7, #0]
 800a1a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a1a4:	4313      	orrs	r3, r2
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 800a1a6:	68fa      	ldr	r2, [r7, #12]
 800a1a8:	4313      	orrs	r3, r2
 800a1aa:	60fb      	str	r3, [r7, #12]
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	68fa      	ldr	r2, [r7, #12]
 800a1b0:	601a      	str	r2, [r3, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	695b      	ldr	r3, [r3, #20]
 800a1b6:	60fb      	str	r3, [r7, #12]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800a1b8:	68fb      	ldr	r3, [r7, #12]
 800a1ba:	f023 0307 	bic.w	r3, r3, #7
 800a1be:	60fb      	str	r3, [r7, #12]

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 800a1c0:	683b      	ldr	r3, [r7, #0]
 800a1c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a1c4:	683b      	ldr	r3, [r7, #0]
 800a1c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a1c8:	4313      	orrs	r3, r2
 800a1ca:	68fa      	ldr	r2, [r7, #12]
 800a1cc:	4313      	orrs	r3, r2
 800a1ce:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	68fa      	ldr	r2, [r7, #12]
 800a1d4:	615a      	str	r2, [r3, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 800a1d6:	683b      	ldr	r3, [r7, #0]
 800a1d8:	691a      	ldr	r2, [r3, #16]
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	605a      	str	r2, [r3, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 800a1de:	683b      	ldr	r3, [r7, #0]
 800a1e0:	685a      	ldr	r2, [r3, #4]
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	609a      	str	r2, [r3, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 800a1e6:	683b      	ldr	r3, [r7, #0]
 800a1e8:	689a      	ldr	r2, [r3, #8]
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	60da      	str	r2, [r3, #12]
}
 800a1ee:	3714      	adds	r7, #20
 800a1f0:	46bd      	mov	sp, r7
 800a1f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1f6:	4770      	bx	lr
 800a1f8:	f01c803f 	.word	0xf01c803f

0800a1fc <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 800a1fc:	b480      	push	{r7}
 800a1fe:	b083      	sub	sp, #12
 800a200:	af00      	add	r7, sp, #0
 800a202:	6078      	str	r0, [r7, #4]
 800a204:	460b      	mov	r3, r1
 800a206:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800a208:	78fb      	ldrb	r3, [r7, #3]
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	d006      	beq.n	800a21c <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	f043 0201 	orr.w	r2, r3, #1
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	601a      	str	r2, [r3, #0]
 800a21a:	e005      	b.n	800a228 <DMA_Cmd+0x2c>
  }
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	f023 0201 	bic.w	r2, r3, #1
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	601a      	str	r2, [r3, #0]
  }
}
 800a228:	370c      	adds	r7, #12
 800a22a:	46bd      	mov	sp, r7
 800a22c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a230:	4770      	bx	lr
 800a232:	bf00      	nop

0800a234 <DMA_GetCmdStatus>:
  *          of this single data is finished.  
  *      
  * @retval Current state of the DMAy Streamx (ENABLE or DISABLE).
  */
FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx)
{
 800a234:	b480      	push	{r7}
 800a236:	b085      	sub	sp, #20
 800a238:	af00      	add	r7, sp, #0
 800a23a:	6078      	str	r0, [r7, #4]
  FunctionalState state = DISABLE;
 800a23c:	2300      	movs	r3, #0
 800a23e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  if ((DMAy_Streamx->CR & (uint32_t)DMA_SxCR_EN) != 0)
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	f003 0301 	and.w	r3, r3, #1
 800a248:	2b00      	cmp	r3, #0
 800a24a:	d002      	beq.n	800a252 <DMA_GetCmdStatus+0x1e>
  {
    /* The selected DMAy Streamx EN bit is set (DMA is still transferring) */
    state = ENABLE;
 800a24c:	2301      	movs	r3, #1
 800a24e:	73fb      	strb	r3, [r7, #15]
 800a250:	e001      	b.n	800a256 <DMA_GetCmdStatus+0x22>
  }
  else
  {
    /* The selected DMAy Streamx EN bit is cleared (DMA is disabled and 
        all transfers are complete) */
    state = DISABLE;
 800a252:	2300      	movs	r3, #0
 800a254:	73fb      	strb	r3, [r7, #15]
  }
  return state;
 800a256:	7bfb      	ldrb	r3, [r7, #15]
}
 800a258:	4618      	mov	r0, r3
 800a25a:	3714      	adds	r7, #20
 800a25c:	46bd      	mov	sp, r7
 800a25e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a262:	4770      	bx	lr

0800a264 <DMA_GetFlagStatus>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_FLAG (SET or RESET).
  */
FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 800a264:	b480      	push	{r7}
 800a266:	b087      	sub	sp, #28
 800a268:	af00      	add	r7, sp, #0
 800a26a:	6078      	str	r0, [r7, #4]
 800a26c:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 800a26e:	2300      	movs	r3, #0
 800a270:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0;
 800a272:	2300      	movs	r3, #0
 800a274:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 800a276:	687a      	ldr	r2, [r7, #4]
 800a278:	4b15      	ldr	r3, [pc, #84]	; (800a2d0 <DMA_GetFlagStatus+0x6c>)
 800a27a:	429a      	cmp	r2, r3
 800a27c:	d802      	bhi.n	800a284 <DMA_GetFlagStatus+0x20>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 800a27e:	4b15      	ldr	r3, [pc, #84]	; (800a2d4 <DMA_GetFlagStatus+0x70>)
 800a280:	613b      	str	r3, [r7, #16]
 800a282:	e001      	b.n	800a288 <DMA_GetFlagStatus+0x24>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 800a284:	4b14      	ldr	r3, [pc, #80]	; (800a2d8 <DMA_GetFlagStatus+0x74>)
 800a286:	613b      	str	r3, [r7, #16]
  }

  /* Check if the flag is in HISR or LISR */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 800a288:	683b      	ldr	r3, [r7, #0]
 800a28a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a28e:	2b00      	cmp	r3, #0
 800a290:	d003      	beq.n	800a29a <DMA_GetFlagStatus+0x36>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR;
 800a292:	693b      	ldr	r3, [r7, #16]
 800a294:	685b      	ldr	r3, [r3, #4]
 800a296:	60fb      	str	r3, [r7, #12]
 800a298:	e002      	b.n	800a2a0 <DMA_GetFlagStatus+0x3c>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR;
 800a29a:	693b      	ldr	r3, [r7, #16]
 800a29c:	681b      	ldr	r3, [r3, #0]
 800a29e:	60fb      	str	r3, [r7, #12]
  }   
 
  /* Mask the reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 800a2a0:	68fb      	ldr	r3, [r7, #12]
 800a2a2:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 800a2a6:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 800a2aa:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA flag */
  if ((tmpreg & DMA_FLAG) != (uint32_t)RESET)
 800a2ac:	68fa      	ldr	r2, [r7, #12]
 800a2ae:	683b      	ldr	r3, [r7, #0]
 800a2b0:	4013      	ands	r3, r2
 800a2b2:	2b00      	cmp	r3, #0
 800a2b4:	d002      	beq.n	800a2bc <DMA_GetFlagStatus+0x58>
  {
    /* DMA_FLAG is set */
    bitstatus = SET;
 800a2b6:	2301      	movs	r3, #1
 800a2b8:	75fb      	strb	r3, [r7, #23]
 800a2ba:	e001      	b.n	800a2c0 <DMA_GetFlagStatus+0x5c>
  }
  else
  {
    /* DMA_FLAG is reset */
    bitstatus = RESET;
 800a2bc:	2300      	movs	r3, #0
 800a2be:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_FLAG status */
  return  bitstatus;
 800a2c0:	7dfb      	ldrb	r3, [r7, #23]
}
 800a2c2:	4618      	mov	r0, r3
 800a2c4:	371c      	adds	r7, #28
 800a2c6:	46bd      	mov	sp, r7
 800a2c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2cc:	4770      	bx	lr
 800a2ce:	bf00      	nop
 800a2d0:	4002640f 	.word	0x4002640f
 800a2d4:	40026000 	.word	0x40026000
 800a2d8:	40026400 	.word	0x40026400

0800a2dc <DMA_ClearFlag>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.   
  * @retval None
  */
void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 800a2dc:	b480      	push	{r7}
 800a2de:	b085      	sub	sp, #20
 800a2e0:	af00      	add	r7, sp, #0
 800a2e2:	6078      	str	r0, [r7, #4]
 800a2e4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 800a2e6:	687a      	ldr	r2, [r7, #4]
 800a2e8:	4b10      	ldr	r3, [pc, #64]	; (800a32c <DMA_ClearFlag+0x50>)
 800a2ea:	429a      	cmp	r2, r3
 800a2ec:	d802      	bhi.n	800a2f4 <DMA_ClearFlag+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 800a2ee:	4b10      	ldr	r3, [pc, #64]	; (800a330 <DMA_ClearFlag+0x54>)
 800a2f0:	60fb      	str	r3, [r7, #12]
 800a2f2:	e001      	b.n	800a2f8 <DMA_ClearFlag+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 800a2f4:	4b0f      	ldr	r3, [pc, #60]	; (800a334 <DMA_ClearFlag+0x58>)
 800a2f6:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 800a2f8:	683b      	ldr	r3, [r7, #0]
 800a2fa:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	d007      	beq.n	800a312 <DMA_ClearFlag+0x36>
  {
    /* Set DMAy HIFCR register clear flag bits */
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 800a302:	683b      	ldr	r3, [r7, #0]
 800a304:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 800a308:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 800a30c:	68fa      	ldr	r2, [r7, #12]
 800a30e:	60d3      	str	r3, [r2, #12]
 800a310:	e006      	b.n	800a320 <DMA_ClearFlag+0x44>
  }
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 800a312:	683b      	ldr	r3, [r7, #0]
 800a314:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 800a318:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 800a31c:	68fa      	ldr	r2, [r7, #12]
 800a31e:	6093      	str	r3, [r2, #8]
  }    
}
 800a320:	3714      	adds	r7, #20
 800a322:	46bd      	mov	sp, r7
 800a324:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a328:	4770      	bx	lr
 800a32a:	bf00      	nop
 800a32c:	4002640f 	.word	0x4002640f
 800a330:	40026000 	.word	0x40026000
 800a334:	40026400 	.word	0x40026400

0800a338 <DAC_SetChannel1Data>:
  *            @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data: Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
{  
 800a338:	b480      	push	{r7}
 800a33a:	b085      	sub	sp, #20
 800a33c:	af00      	add	r7, sp, #0
 800a33e:	6078      	str	r0, [r7, #4]
 800a340:	460b      	mov	r3, r1
 800a342:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = 0;
 800a344:	2300      	movs	r3, #0
 800a346:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE; 
 800a348:	4b07      	ldr	r3, [pc, #28]	; (800a368 <DAC_SetChannel1Data+0x30>)
 800a34a:	60fb      	str	r3, [r7, #12]
  tmp += DHR12R1_OFFSET + DAC_Align;
 800a34c:	68fa      	ldr	r2, [r7, #12]
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	4413      	add	r3, r2
 800a352:	3308      	adds	r3, #8
 800a354:	60fb      	str	r3, [r7, #12]

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 800a356:	68fb      	ldr	r3, [r7, #12]
 800a358:	887a      	ldrh	r2, [r7, #2]
 800a35a:	601a      	str	r2, [r3, #0]
}
 800a35c:	3714      	adds	r7, #20
 800a35e:	46bd      	mov	sp, r7
 800a360:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a364:	4770      	bx	lr
 800a366:	bf00      	nop
 800a368:	40007400 	.word	0x40007400

0800a36c <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 800a36c:	b480      	push	{r7}
 800a36e:	b085      	sub	sp, #20
 800a370:	af00      	add	r7, sp, #0
 800a372:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 800a374:	2300      	movs	r3, #0
 800a376:	73fb      	strb	r3, [r7, #15]
 800a378:	2300      	movs	r3, #0
 800a37a:	73bb      	strb	r3, [r7, #14]
 800a37c:	230f      	movs	r3, #15
 800a37e:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	78db      	ldrb	r3, [r3, #3]
 800a384:	2b00      	cmp	r3, #0
 800a386:	d037      	beq.n	800a3f8 <NVIC_Init+0x8c>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 800a388:	4b25      	ldr	r3, [pc, #148]	; (800a420 <NVIC_Init+0xb4>)
 800a38a:	68db      	ldr	r3, [r3, #12]
 800a38c:	43db      	mvns	r3, r3
 800a38e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a392:	0a1b      	lsrs	r3, r3, #8
 800a394:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 800a396:	7bfb      	ldrb	r3, [r7, #15]
 800a398:	f1c3 0304 	rsb	r3, r3, #4
 800a39c:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 800a39e:	7b7a      	ldrb	r2, [r7, #13]
 800a3a0:	7bfb      	ldrb	r3, [r7, #15]
 800a3a2:	fa42 f303 	asr.w	r3, r2, r3
 800a3a6:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	785b      	ldrb	r3, [r3, #1]
 800a3ac:	461a      	mov	r2, r3
 800a3ae:	7bbb      	ldrb	r3, [r7, #14]
 800a3b0:	fa02 f303 	lsl.w	r3, r2, r3
 800a3b4:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	789a      	ldrb	r2, [r3, #2]
 800a3ba:	7b7b      	ldrb	r3, [r7, #13]
 800a3bc:	4013      	ands	r3, r2
 800a3be:	b2da      	uxtb	r2, r3
 800a3c0:	7bfb      	ldrb	r3, [r7, #15]
 800a3c2:	4313      	orrs	r3, r2
 800a3c4:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 800a3c6:	7bfb      	ldrb	r3, [r7, #15]
 800a3c8:	011b      	lsls	r3, r3, #4
 800a3ca:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 800a3cc:	4a15      	ldr	r2, [pc, #84]	; (800a424 <NVIC_Init+0xb8>)
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	781b      	ldrb	r3, [r3, #0]
 800a3d2:	4413      	add	r3, r2
 800a3d4:	7bfa      	ldrb	r2, [r7, #15]
 800a3d6:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800a3da:	4b12      	ldr	r3, [pc, #72]	; (800a424 <NVIC_Init+0xb8>)
 800a3dc:	687a      	ldr	r2, [r7, #4]
 800a3de:	7812      	ldrb	r2, [r2, #0]
 800a3e0:	0952      	lsrs	r2, r2, #5
 800a3e2:	b2d2      	uxtb	r2, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 800a3e4:	6879      	ldr	r1, [r7, #4]
 800a3e6:	7809      	ldrb	r1, [r1, #0]
 800a3e8:	f001 011f 	and.w	r1, r1, #31
 800a3ec:	2001      	movs	r0, #1
 800a3ee:	fa00 f101 	lsl.w	r1, r0, r1
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800a3f2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800a3f6:	e00e      	b.n	800a416 <NVIC_Init+0xaa>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800a3f8:	4b0a      	ldr	r3, [pc, #40]	; (800a424 <NVIC_Init+0xb8>)
 800a3fa:	687a      	ldr	r2, [r7, #4]
 800a3fc:	7812      	ldrb	r2, [r2, #0]
 800a3fe:	0952      	lsrs	r2, r2, #5
 800a400:	b2d2      	uxtb	r2, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 800a402:	6879      	ldr	r1, [r7, #4]
 800a404:	7809      	ldrb	r1, [r1, #0]
 800a406:	f001 011f 	and.w	r1, r1, #31
 800a40a:	2001      	movs	r0, #1
 800a40c:	fa00 f101 	lsl.w	r1, r0, r1
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800a410:	3220      	adds	r2, #32
 800a412:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 800a416:	3714      	adds	r7, #20
 800a418:	46bd      	mov	sp, r7
 800a41a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a41e:	4770      	bx	lr
 800a420:	e000ed00 	.word	0xe000ed00
 800a424:	e000e100 	.word	0xe000e100

0800a428 <__libc_init_array>:
 800a428:	b570      	push	{r4, r5, r6, lr}
 800a42a:	4b0e      	ldr	r3, [pc, #56]	; (800a464 <__libc_init_array+0x3c>)
 800a42c:	4d0e      	ldr	r5, [pc, #56]	; (800a468 <__libc_init_array+0x40>)
 800a42e:	1aed      	subs	r5, r5, r3
 800a430:	10ad      	asrs	r5, r5, #2
 800a432:	2400      	movs	r4, #0
 800a434:	461e      	mov	r6, r3
 800a436:	42ac      	cmp	r4, r5
 800a438:	d004      	beq.n	800a444 <__libc_init_array+0x1c>
 800a43a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800a43e:	4790      	blx	r2
 800a440:	3401      	adds	r4, #1
 800a442:	e7f8      	b.n	800a436 <__libc_init_array+0xe>
 800a444:	f000 fa60 	bl	800a908 <_init>
 800a448:	4d08      	ldr	r5, [pc, #32]	; (800a46c <__libc_init_array+0x44>)
 800a44a:	4b09      	ldr	r3, [pc, #36]	; (800a470 <__libc_init_array+0x48>)
 800a44c:	1aed      	subs	r5, r5, r3
 800a44e:	10ad      	asrs	r5, r5, #2
 800a450:	2400      	movs	r4, #0
 800a452:	461e      	mov	r6, r3
 800a454:	42ac      	cmp	r4, r5
 800a456:	d004      	beq.n	800a462 <__libc_init_array+0x3a>
 800a458:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800a45c:	4790      	blx	r2
 800a45e:	3401      	adds	r4, #1
 800a460:	e7f8      	b.n	800a454 <__libc_init_array+0x2c>
 800a462:	bd70      	pop	{r4, r5, r6, pc}
 800a464:	0800b954 	.word	0x0800b954
 800a468:	0800b954 	.word	0x0800b954
 800a46c:	0800b95c 	.word	0x0800b95c
 800a470:	0800b954 	.word	0x0800b954

0800a474 <strlen>:
 800a474:	4603      	mov	r3, r0
 800a476:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a47a:	2a00      	cmp	r2, #0
 800a47c:	d1fb      	bne.n	800a476 <strlen+0x2>
 800a47e:	1a18      	subs	r0, r3, r0
 800a480:	3801      	subs	r0, #1
 800a482:	4770      	bx	lr

0800a484 <_getpid>:
 800a484:	2001      	movs	r0, #1
 800a486:	4770      	bx	lr

0800a488 <_kill>:
 800a488:	4b02      	ldr	r3, [pc, #8]	; (800a494 <_kill+0xc>)
 800a48a:	2216      	movs	r2, #22
 800a48c:	601a      	str	r2, [r3, #0]
 800a48e:	f04f 30ff 	mov.w	r0, #4294967295
 800a492:	4770      	bx	lr
 800a494:	200002f8 	.word	0x200002f8

0800a498 <_exit>:
 800a498:	4b01      	ldr	r3, [pc, #4]	; (800a4a0 <_exit+0x8>)
 800a49a:	2216      	movs	r2, #22
 800a49c:	601a      	str	r2, [r3, #0]
 800a49e:	e7fe      	b.n	800a49e <_exit+0x6>
 800a4a0:	200002f8 	.word	0x200002f8

0800a4a4 <_write>:
 800a4a4:	4610      	mov	r0, r2
 800a4a6:	4770      	bx	lr

0800a4a8 <_sbrk>:
 800a4a8:	4b09      	ldr	r3, [pc, #36]	; (800a4d0 <_sbrk+0x28>)
 800a4aa:	681a      	ldr	r2, [r3, #0]
 800a4ac:	b90a      	cbnz	r2, 800a4b2 <_sbrk+0xa>
 800a4ae:	4a09      	ldr	r2, [pc, #36]	; (800a4d4 <_sbrk+0x2c>)
 800a4b0:	601a      	str	r2, [r3, #0]
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	466a      	mov	r2, sp
 800a4b6:	4418      	add	r0, r3
 800a4b8:	4290      	cmp	r0, r2
 800a4ba:	d905      	bls.n	800a4c8 <_sbrk+0x20>
 800a4bc:	4b06      	ldr	r3, [pc, #24]	; (800a4d8 <_sbrk+0x30>)
 800a4be:	220c      	movs	r2, #12
 800a4c0:	601a      	str	r2, [r3, #0]
 800a4c2:	f04f 30ff 	mov.w	r0, #4294967295
 800a4c6:	4770      	bx	lr
 800a4c8:	4a01      	ldr	r2, [pc, #4]	; (800a4d0 <_sbrk+0x28>)
 800a4ca:	6010      	str	r0, [r2, #0]
 800a4cc:	4618      	mov	r0, r3
 800a4ce:	4770      	bx	lr
 800a4d0:	2000025c 	.word	0x2000025c
 800a4d4:	200002fc 	.word	0x200002fc
 800a4d8:	200002f8 	.word	0x200002f8

0800a4dc <_free_r>:
 800a4dc:	b530      	push	{r4, r5, lr}
 800a4de:	2900      	cmp	r1, #0
 800a4e0:	d03c      	beq.n	800a55c <_free_r+0x80>
 800a4e2:	f851 2c04 	ldr.w	r2, [r1, #-4]
 800a4e6:	1f0b      	subs	r3, r1, #4
 800a4e8:	491d      	ldr	r1, [pc, #116]	; (800a560 <_free_r+0x84>)
 800a4ea:	2a00      	cmp	r2, #0
 800a4ec:	bfb8      	it	lt
 800a4ee:	189b      	addlt	r3, r3, r2
 800a4f0:	680a      	ldr	r2, [r1, #0]
 800a4f2:	460c      	mov	r4, r1
 800a4f4:	b912      	cbnz	r2, 800a4fc <_free_r+0x20>
 800a4f6:	605a      	str	r2, [r3, #4]
 800a4f8:	600b      	str	r3, [r1, #0]
 800a4fa:	bd30      	pop	{r4, r5, pc}
 800a4fc:	4293      	cmp	r3, r2
 800a4fe:	d20d      	bcs.n	800a51c <_free_r+0x40>
 800a500:	6819      	ldr	r1, [r3, #0]
 800a502:	1858      	adds	r0, r3, r1
 800a504:	4290      	cmp	r0, r2
 800a506:	d103      	bne.n	800a510 <_free_r+0x34>
 800a508:	585a      	ldr	r2, [r3, r1]
 800a50a:	4411      	add	r1, r2
 800a50c:	6842      	ldr	r2, [r0, #4]
 800a50e:	6019      	str	r1, [r3, #0]
 800a510:	605a      	str	r2, [r3, #4]
 800a512:	6023      	str	r3, [r4, #0]
 800a514:	bd30      	pop	{r4, r5, pc}
 800a516:	4299      	cmp	r1, r3
 800a518:	d803      	bhi.n	800a522 <_free_r+0x46>
 800a51a:	460a      	mov	r2, r1
 800a51c:	6851      	ldr	r1, [r2, #4]
 800a51e:	2900      	cmp	r1, #0
 800a520:	d1f9      	bne.n	800a516 <_free_r+0x3a>
 800a522:	6814      	ldr	r4, [r2, #0]
 800a524:	1915      	adds	r5, r2, r4
 800a526:	429d      	cmp	r5, r3
 800a528:	d10a      	bne.n	800a540 <_free_r+0x64>
 800a52a:	681b      	ldr	r3, [r3, #0]
 800a52c:	4423      	add	r3, r4
 800a52e:	18d0      	adds	r0, r2, r3
 800a530:	4288      	cmp	r0, r1
 800a532:	6013      	str	r3, [r2, #0]
 800a534:	d112      	bne.n	800a55c <_free_r+0x80>
 800a536:	6808      	ldr	r0, [r1, #0]
 800a538:	4403      	add	r3, r0
 800a53a:	6013      	str	r3, [r2, #0]
 800a53c:	684b      	ldr	r3, [r1, #4]
 800a53e:	e00c      	b.n	800a55a <_free_r+0x7e>
 800a540:	d902      	bls.n	800a548 <_free_r+0x6c>
 800a542:	230c      	movs	r3, #12
 800a544:	6003      	str	r3, [r0, #0]
 800a546:	bd30      	pop	{r4, r5, pc}
 800a548:	6818      	ldr	r0, [r3, #0]
 800a54a:	181c      	adds	r4, r3, r0
 800a54c:	428c      	cmp	r4, r1
 800a54e:	d103      	bne.n	800a558 <_free_r+0x7c>
 800a550:	680c      	ldr	r4, [r1, #0]
 800a552:	6849      	ldr	r1, [r1, #4]
 800a554:	4420      	add	r0, r4
 800a556:	6018      	str	r0, [r3, #0]
 800a558:	6059      	str	r1, [r3, #4]
 800a55a:	6053      	str	r3, [r2, #4]
 800a55c:	bd30      	pop	{r4, r5, pc}
 800a55e:	bf00      	nop
 800a560:	20000264 	.word	0x20000264

0800a564 <_malloc_r>:
 800a564:	b570      	push	{r4, r5, r6, lr}
 800a566:	1ccd      	adds	r5, r1, #3
 800a568:	f025 0503 	bic.w	r5, r5, #3
 800a56c:	3508      	adds	r5, #8
 800a56e:	2d0c      	cmp	r5, #12
 800a570:	bf38      	it	cc
 800a572:	250c      	movcc	r5, #12
 800a574:	2d00      	cmp	r5, #0
 800a576:	4606      	mov	r6, r0
 800a578:	db3f      	blt.n	800a5fa <_malloc_r+0x96>
 800a57a:	428d      	cmp	r5, r1
 800a57c:	d33d      	bcc.n	800a5fa <_malloc_r+0x96>
 800a57e:	4b21      	ldr	r3, [pc, #132]	; (800a604 <_malloc_r+0xa0>)
 800a580:	681c      	ldr	r4, [r3, #0]
 800a582:	4618      	mov	r0, r3
 800a584:	4621      	mov	r1, r4
 800a586:	b1a1      	cbz	r1, 800a5b2 <_malloc_r+0x4e>
 800a588:	680b      	ldr	r3, [r1, #0]
 800a58a:	1b5b      	subs	r3, r3, r5
 800a58c:	d40e      	bmi.n	800a5ac <_malloc_r+0x48>
 800a58e:	2b0b      	cmp	r3, #11
 800a590:	d903      	bls.n	800a59a <_malloc_r+0x36>
 800a592:	600b      	str	r3, [r1, #0]
 800a594:	18cc      	adds	r4, r1, r3
 800a596:	50cd      	str	r5, [r1, r3]
 800a598:	e01f      	b.n	800a5da <_malloc_r+0x76>
 800a59a:	428c      	cmp	r4, r1
 800a59c:	d102      	bne.n	800a5a4 <_malloc_r+0x40>
 800a59e:	6862      	ldr	r2, [r4, #4]
 800a5a0:	6002      	str	r2, [r0, #0]
 800a5a2:	e01a      	b.n	800a5da <_malloc_r+0x76>
 800a5a4:	684b      	ldr	r3, [r1, #4]
 800a5a6:	6063      	str	r3, [r4, #4]
 800a5a8:	460c      	mov	r4, r1
 800a5aa:	e016      	b.n	800a5da <_malloc_r+0x76>
 800a5ac:	460c      	mov	r4, r1
 800a5ae:	6849      	ldr	r1, [r1, #4]
 800a5b0:	e7e9      	b.n	800a586 <_malloc_r+0x22>
 800a5b2:	4c15      	ldr	r4, [pc, #84]	; (800a608 <_malloc_r+0xa4>)
 800a5b4:	6823      	ldr	r3, [r4, #0]
 800a5b6:	b91b      	cbnz	r3, 800a5c0 <_malloc_r+0x5c>
 800a5b8:	4630      	mov	r0, r6
 800a5ba:	f000 f827 	bl	800a60c <_sbrk_r>
 800a5be:	6020      	str	r0, [r4, #0]
 800a5c0:	4629      	mov	r1, r5
 800a5c2:	4630      	mov	r0, r6
 800a5c4:	f000 f822 	bl	800a60c <_sbrk_r>
 800a5c8:	1c43      	adds	r3, r0, #1
 800a5ca:	4601      	mov	r1, r0
 800a5cc:	d015      	beq.n	800a5fa <_malloc_r+0x96>
 800a5ce:	1cc4      	adds	r4, r0, #3
 800a5d0:	f024 0403 	bic.w	r4, r4, #3
 800a5d4:	4284      	cmp	r4, r0
 800a5d6:	d10a      	bne.n	800a5ee <_malloc_r+0x8a>
 800a5d8:	6025      	str	r5, [r4, #0]
 800a5da:	f104 000b 	add.w	r0, r4, #11
 800a5de:	1d23      	adds	r3, r4, #4
 800a5e0:	f020 0007 	bic.w	r0, r0, #7
 800a5e4:	1ac3      	subs	r3, r0, r3
 800a5e6:	d00b      	beq.n	800a600 <_malloc_r+0x9c>
 800a5e8:	425a      	negs	r2, r3
 800a5ea:	50e2      	str	r2, [r4, r3]
 800a5ec:	bd70      	pop	{r4, r5, r6, pc}
 800a5ee:	4630      	mov	r0, r6
 800a5f0:	1a61      	subs	r1, r4, r1
 800a5f2:	f000 f80b 	bl	800a60c <_sbrk_r>
 800a5f6:	3001      	adds	r0, #1
 800a5f8:	d1ee      	bne.n	800a5d8 <_malloc_r+0x74>
 800a5fa:	230c      	movs	r3, #12
 800a5fc:	6033      	str	r3, [r6, #0]
 800a5fe:	2000      	movs	r0, #0
 800a600:	bd70      	pop	{r4, r5, r6, pc}
 800a602:	bf00      	nop
 800a604:	20000264 	.word	0x20000264
 800a608:	20000260 	.word	0x20000260

0800a60c <_sbrk_r>:
 800a60c:	b538      	push	{r3, r4, r5, lr}
 800a60e:	4c06      	ldr	r4, [pc, #24]	; (800a628 <_sbrk_r+0x1c>)
 800a610:	2300      	movs	r3, #0
 800a612:	4605      	mov	r5, r0
 800a614:	4608      	mov	r0, r1
 800a616:	6023      	str	r3, [r4, #0]
 800a618:	f7ff ff46 	bl	800a4a8 <_sbrk>
 800a61c:	1c43      	adds	r3, r0, #1
 800a61e:	d102      	bne.n	800a626 <_sbrk_r+0x1a>
 800a620:	6823      	ldr	r3, [r4, #0]
 800a622:	b103      	cbz	r3, 800a626 <_sbrk_r+0x1a>
 800a624:	602b      	str	r3, [r5, #0]
 800a626:	bd38      	pop	{r3, r4, r5, pc}
 800a628:	200002f8 	.word	0x200002f8

0800a62c <__cxa_pure_virtual>:
 800a62c:	b508      	push	{r3, lr}
 800a62e:	4903      	ldr	r1, [pc, #12]	; (800a63c <__cxa_pure_virtual+0x10>)
 800a630:	221b      	movs	r2, #27
 800a632:	2002      	movs	r0, #2
 800a634:	f000 f918 	bl	800a868 <write>
 800a638:	f000 f81a 	bl	800a670 <_ZSt9terminatev>
 800a63c:	0800b0a2 	.word	0x0800b0a2

0800a640 <_Znwj>:
 800a640:	b510      	push	{r4, lr}
 800a642:	2800      	cmp	r0, #0
 800a644:	bf14      	ite	ne
 800a646:	4604      	movne	r4, r0
 800a648:	2401      	moveq	r4, #1
 800a64a:	4620      	mov	r0, r4
 800a64c:	f000 f87e 	bl	800a74c <malloc>
 800a650:	b930      	cbnz	r0, 800a660 <_Znwj+0x20>
 800a652:	4b04      	ldr	r3, [pc, #16]	; (800a664 <_Znwj+0x24>)
 800a654:	681b      	ldr	r3, [r3, #0]
 800a656:	b90b      	cbnz	r3, 800a65c <_Znwj+0x1c>
 800a658:	f000 f870 	bl	800a73c <abort>
 800a65c:	4798      	blx	r3
 800a65e:	e7f4      	b.n	800a64a <_Znwj+0xa>
 800a660:	bd10      	pop	{r4, pc}
 800a662:	bf00      	nop
 800a664:	20000268 	.word	0x20000268

0800a668 <_ZN10__cxxabiv111__terminateEPFvvE>:
 800a668:	b508      	push	{r3, lr}
 800a66a:	4780      	blx	r0
 800a66c:	f000 f866 	bl	800a73c <abort>

0800a670 <_ZSt9terminatev>:
 800a670:	b508      	push	{r3, lr}
 800a672:	4b02      	ldr	r3, [pc, #8]	; (800a67c <_ZSt9terminatev+0xc>)
 800a674:	6818      	ldr	r0, [r3, #0]
 800a676:	f7ff fff7 	bl	800a668 <_ZN10__cxxabiv111__terminateEPFvvE>
 800a67a:	bf00      	nop
 800a67c:	200001a4 	.word	0x200001a4

0800a680 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv>:
 800a680:	4b1f      	ldr	r3, [pc, #124]	; (800a700 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x80>)
 800a682:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a684:	781a      	ldrb	r2, [r3, #0]
 800a686:	4c1f      	ldr	r4, [pc, #124]	; (800a704 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x84>)
 800a688:	b112      	cbz	r2, 800a690 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x10>
 800a68a:	6823      	ldr	r3, [r4, #0]
 800a68c:	481e      	ldr	r0, [pc, #120]	; (800a708 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x88>)
 800a68e:	e032      	b.n	800a6f6 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x76>
 800a690:	2201      	movs	r2, #1
 800a692:	701a      	strb	r2, [r3, #0]
 800a694:	f000 f840 	bl	800a718 <__cxa_current_exception_type>
 800a698:	2800      	cmp	r0, #0
 800a69a:	d02a      	beq.n	800a6f2 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x72>
 800a69c:	6845      	ldr	r5, [r0, #4]
 800a69e:	4f19      	ldr	r7, [pc, #100]	; (800a704 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x84>)
 800a6a0:	782b      	ldrb	r3, [r5, #0]
 800a6a2:	2b2a      	cmp	r3, #42	; 0x2a
 800a6a4:	ab02      	add	r3, sp, #8
 800a6a6:	bf08      	it	eq
 800a6a8:	3501      	addeq	r5, #1
 800a6aa:	2100      	movs	r1, #0
 800a6ac:	f04f 32ff 	mov.w	r2, #4294967295
 800a6b0:	f843 2d04 	str.w	r2, [r3, #-4]!
 800a6b4:	4628      	mov	r0, r5
 800a6b6:	460a      	mov	r2, r1
 800a6b8:	f7fb f8d8 	bl	800586c <__cxa_demangle>
 800a6bc:	6823      	ldr	r3, [r4, #0]
 800a6be:	4606      	mov	r6, r0
 800a6c0:	68d9      	ldr	r1, [r3, #12]
 800a6c2:	4812      	ldr	r0, [pc, #72]	; (800a70c <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x8c>)
 800a6c4:	f7fb fe36 	bl	8006334 <fputs>
 800a6c8:	9b01      	ldr	r3, [sp, #4]
 800a6ca:	b913      	cbnz	r3, 800a6d2 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x52>
 800a6cc:	683b      	ldr	r3, [r7, #0]
 800a6ce:	4630      	mov	r0, r6
 800a6d0:	e001      	b.n	800a6d6 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x56>
 800a6d2:	683b      	ldr	r3, [r7, #0]
 800a6d4:	4628      	mov	r0, r5
 800a6d6:	68d9      	ldr	r1, [r3, #12]
 800a6d8:	f7fb fe2c 	bl	8006334 <fputs>
 800a6dc:	6823      	ldr	r3, [r4, #0]
 800a6de:	480c      	ldr	r0, [pc, #48]	; (800a710 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x90>)
 800a6e0:	68d9      	ldr	r1, [r3, #12]
 800a6e2:	f7fb fe27 	bl	8006334 <fputs>
 800a6e6:	9b01      	ldr	r3, [sp, #4]
 800a6e8:	b943      	cbnz	r3, 800a6fc <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x7c>
 800a6ea:	4630      	mov	r0, r6
 800a6ec:	f000 f836 	bl	800a75c <free>
 800a6f0:	e004      	b.n	800a6fc <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x7c>
 800a6f2:	6823      	ldr	r3, [r4, #0]
 800a6f4:	4807      	ldr	r0, [pc, #28]	; (800a714 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x94>)
 800a6f6:	68d9      	ldr	r1, [r3, #12]
 800a6f8:	f7fb fe1c 	bl	8006334 <fputs>
 800a6fc:	f000 f81e 	bl	800a73c <abort>
 800a700:	2000026c 	.word	0x2000026c
 800a704:	200001a0 	.word	0x200001a0
 800a708:	0800b0dd 	.word	0x0800b0dd
 800a70c:	0800b0fb 	.word	0x0800b0fb
 800a710:	0800b12c 	.word	0x0800b12c
 800a714:	0800b12f 	.word	0x0800b12f

0800a718 <__cxa_current_exception_type>:
 800a718:	b508      	push	{r3, lr}
 800a71a:	f000 f80b 	bl	800a734 <__cxa_get_globals>
 800a71e:	6800      	ldr	r0, [r0, #0]
 800a720:	b130      	cbz	r0, 800a730 <__cxa_current_exception_type+0x18>
 800a722:	f890 3027 	ldrb.w	r3, [r0, #39]	; 0x27
 800a726:	2b01      	cmp	r3, #1
 800a728:	bf04      	itt	eq
 800a72a:	6800      	ldreq	r0, [r0, #0]
 800a72c:	3878      	subeq	r0, #120	; 0x78
 800a72e:	6800      	ldr	r0, [r0, #0]
 800a730:	bd08      	pop	{r3, pc}
	...

0800a734 <__cxa_get_globals>:
 800a734:	4800      	ldr	r0, [pc, #0]	; (800a738 <__cxa_get_globals+0x4>)
 800a736:	4770      	bx	lr
 800a738:	20000270 	.word	0x20000270

0800a73c <abort>:
 800a73c:	b508      	push	{r3, lr}
 800a73e:	2006      	movs	r0, #6
 800a740:	f000 f85e 	bl	800a800 <raise>
 800a744:	2001      	movs	r0, #1
 800a746:	f7ff fea7 	bl	800a498 <_exit>
	...

0800a74c <malloc>:
 800a74c:	4b02      	ldr	r3, [pc, #8]	; (800a758 <malloc+0xc>)
 800a74e:	4601      	mov	r1, r0
 800a750:	6818      	ldr	r0, [r3, #0]
 800a752:	f7ff bf07 	b.w	800a564 <_malloc_r>
 800a756:	bf00      	nop
 800a758:	200001a0 	.word	0x200001a0

0800a75c <free>:
 800a75c:	4b02      	ldr	r3, [pc, #8]	; (800a768 <free+0xc>)
 800a75e:	4601      	mov	r1, r0
 800a760:	6818      	ldr	r0, [r3, #0]
 800a762:	f7ff bebb 	b.w	800a4dc <_free_r>
 800a766:	bf00      	nop
 800a768:	200001a0 	.word	0x200001a0

0800a76c <memcmp>:
 800a76c:	b530      	push	{r4, r5, lr}
 800a76e:	2300      	movs	r3, #0
 800a770:	4293      	cmp	r3, r2
 800a772:	d008      	beq.n	800a786 <memcmp+0x1a>
 800a774:	5cc5      	ldrb	r5, [r0, r3]
 800a776:	3301      	adds	r3, #1
 800a778:	18cc      	adds	r4, r1, r3
 800a77a:	f814 4c01 	ldrb.w	r4, [r4, #-1]
 800a77e:	42a5      	cmp	r5, r4
 800a780:	d0f6      	beq.n	800a770 <memcmp+0x4>
 800a782:	1b28      	subs	r0, r5, r4
 800a784:	bd30      	pop	{r4, r5, pc}
 800a786:	2000      	movs	r0, #0
 800a788:	bd30      	pop	{r4, r5, pc}

0800a78a <memcpy>:
 800a78a:	b510      	push	{r4, lr}
 800a78c:	2300      	movs	r3, #0
 800a78e:	4293      	cmp	r3, r2
 800a790:	d003      	beq.n	800a79a <memcpy+0x10>
 800a792:	5ccc      	ldrb	r4, [r1, r3]
 800a794:	54c4      	strb	r4, [r0, r3]
 800a796:	3301      	adds	r3, #1
 800a798:	e7f9      	b.n	800a78e <memcpy+0x4>
 800a79a:	bd10      	pop	{r4, pc}

0800a79c <realloc>:
 800a79c:	460a      	mov	r2, r1
 800a79e:	4903      	ldr	r1, [pc, #12]	; (800a7ac <realloc+0x10>)
 800a7a0:	4603      	mov	r3, r0
 800a7a2:	6808      	ldr	r0, [r1, #0]
 800a7a4:	4619      	mov	r1, r3
 800a7a6:	f000 b87f 	b.w	800a8a8 <_realloc_r>
 800a7aa:	bf00      	nop
 800a7ac:	200001a0 	.word	0x200001a0

0800a7b0 <_raise_r>:
 800a7b0:	291f      	cmp	r1, #31
 800a7b2:	b538      	push	{r3, r4, r5, lr}
 800a7b4:	4605      	mov	r5, r0
 800a7b6:	460c      	mov	r4, r1
 800a7b8:	d904      	bls.n	800a7c4 <_raise_r+0x14>
 800a7ba:	2316      	movs	r3, #22
 800a7bc:	6003      	str	r3, [r0, #0]
 800a7be:	f04f 30ff 	mov.w	r0, #4294967295
 800a7c2:	bd38      	pop	{r3, r4, r5, pc}
 800a7c4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a7c6:	b112      	cbz	r2, 800a7ce <_raise_r+0x1e>
 800a7c8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a7cc:	b94b      	cbnz	r3, 800a7e2 <_raise_r+0x32>
 800a7ce:	4628      	mov	r0, r5
 800a7d0:	f000 f830 	bl	800a834 <_getpid_r>
 800a7d4:	4622      	mov	r2, r4
 800a7d6:	4601      	mov	r1, r0
 800a7d8:	4628      	mov	r0, r5
 800a7da:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a7de:	f000 b817 	b.w	800a810 <_kill_r>
 800a7e2:	2b01      	cmp	r3, #1
 800a7e4:	d00a      	beq.n	800a7fc <_raise_r+0x4c>
 800a7e6:	1c59      	adds	r1, r3, #1
 800a7e8:	d103      	bne.n	800a7f2 <_raise_r+0x42>
 800a7ea:	2316      	movs	r3, #22
 800a7ec:	6003      	str	r3, [r0, #0]
 800a7ee:	2001      	movs	r0, #1
 800a7f0:	bd38      	pop	{r3, r4, r5, pc}
 800a7f2:	2500      	movs	r5, #0
 800a7f4:	f842 5024 	str.w	r5, [r2, r4, lsl #2]
 800a7f8:	4620      	mov	r0, r4
 800a7fa:	4798      	blx	r3
 800a7fc:	2000      	movs	r0, #0
 800a7fe:	bd38      	pop	{r3, r4, r5, pc}

0800a800 <raise>:
 800a800:	4b02      	ldr	r3, [pc, #8]	; (800a80c <raise+0xc>)
 800a802:	4601      	mov	r1, r0
 800a804:	6818      	ldr	r0, [r3, #0]
 800a806:	f7ff bfd3 	b.w	800a7b0 <_raise_r>
 800a80a:	bf00      	nop
 800a80c:	200001a0 	.word	0x200001a0

0800a810 <_kill_r>:
 800a810:	b538      	push	{r3, r4, r5, lr}
 800a812:	4c07      	ldr	r4, [pc, #28]	; (800a830 <_kill_r+0x20>)
 800a814:	2300      	movs	r3, #0
 800a816:	4605      	mov	r5, r0
 800a818:	4608      	mov	r0, r1
 800a81a:	4611      	mov	r1, r2
 800a81c:	6023      	str	r3, [r4, #0]
 800a81e:	f7ff fe33 	bl	800a488 <_kill>
 800a822:	1c43      	adds	r3, r0, #1
 800a824:	d102      	bne.n	800a82c <_kill_r+0x1c>
 800a826:	6823      	ldr	r3, [r4, #0]
 800a828:	b103      	cbz	r3, 800a82c <_kill_r+0x1c>
 800a82a:	602b      	str	r3, [r5, #0]
 800a82c:	bd38      	pop	{r3, r4, r5, pc}
 800a82e:	bf00      	nop
 800a830:	200002f8 	.word	0x200002f8

0800a834 <_getpid_r>:
 800a834:	f7ff be26 	b.w	800a484 <_getpid>

0800a838 <strncmp>:
 800a838:	b570      	push	{r4, r5, r6, lr}
 800a83a:	b192      	cbz	r2, 800a862 <strncmp+0x2a>
 800a83c:	460b      	mov	r3, r1
 800a83e:	4605      	mov	r5, r0
 800a840:	781c      	ldrb	r4, [r3, #0]
 800a842:	f810 6b01 	ldrb.w	r6, [r0], #1
 800a846:	42b4      	cmp	r4, r6
 800a848:	f101 0101 	add.w	r1, r1, #1
 800a84c:	d101      	bne.n	800a852 <strncmp+0x1a>
 800a84e:	2a01      	cmp	r2, #1
 800a850:	d103      	bne.n	800a85a <strncmp+0x22>
 800a852:	7828      	ldrb	r0, [r5, #0]
 800a854:	781b      	ldrb	r3, [r3, #0]
 800a856:	1ac0      	subs	r0, r0, r3
 800a858:	bd70      	pop	{r4, r5, r6, pc}
 800a85a:	3a01      	subs	r2, #1
 800a85c:	2c00      	cmp	r4, #0
 800a85e:	d1ed      	bne.n	800a83c <strncmp+0x4>
 800a860:	e7f7      	b.n	800a852 <strncmp+0x1a>
 800a862:	4610      	mov	r0, r2
 800a864:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a868 <write>:
 800a868:	b530      	push	{r4, r5, lr}
 800a86a:	4613      	mov	r3, r2
 800a86c:	4a04      	ldr	r2, [pc, #16]	; (800a880 <write+0x18>)
 800a86e:	4605      	mov	r5, r0
 800a870:	460c      	mov	r4, r1
 800a872:	6810      	ldr	r0, [r2, #0]
 800a874:	4629      	mov	r1, r5
 800a876:	4622      	mov	r2, r4
 800a878:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a87c:	f000 b802 	b.w	800a884 <_write_r>
 800a880:	200001a0 	.word	0x200001a0

0800a884 <_write_r>:
 800a884:	b538      	push	{r3, r4, r5, lr}
 800a886:	4c07      	ldr	r4, [pc, #28]	; (800a8a4 <_write_r+0x20>)
 800a888:	4605      	mov	r5, r0
 800a88a:	2000      	movs	r0, #0
 800a88c:	6020      	str	r0, [r4, #0]
 800a88e:	4608      	mov	r0, r1
 800a890:	4611      	mov	r1, r2
 800a892:	461a      	mov	r2, r3
 800a894:	f7ff fe06 	bl	800a4a4 <_write>
 800a898:	1c43      	adds	r3, r0, #1
 800a89a:	d102      	bne.n	800a8a2 <_write_r+0x1e>
 800a89c:	6823      	ldr	r3, [r4, #0]
 800a89e:	b103      	cbz	r3, 800a8a2 <_write_r+0x1e>
 800a8a0:	602b      	str	r3, [r5, #0]
 800a8a2:	bd38      	pop	{r3, r4, r5, pc}
 800a8a4:	200002f8 	.word	0x200002f8

0800a8a8 <_realloc_r>:
 800a8a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a8aa:	4606      	mov	r6, r0
 800a8ac:	4614      	mov	r4, r2
 800a8ae:	460d      	mov	r5, r1
 800a8b0:	b921      	cbnz	r1, 800a8bc <_realloc_r+0x14>
 800a8b2:	4611      	mov	r1, r2
 800a8b4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800a8b8:	f7ff be54 	b.w	800a564 <_malloc_r>
 800a8bc:	b91a      	cbnz	r2, 800a8c6 <_realloc_r+0x1e>
 800a8be:	f7ff fe0d 	bl	800a4dc <_free_r>
 800a8c2:	4620      	mov	r0, r4
 800a8c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a8c6:	f000 f815 	bl	800a8f4 <_malloc_usable_size_r>
 800a8ca:	42a0      	cmp	r0, r4
 800a8cc:	d20e      	bcs.n	800a8ec <_realloc_r+0x44>
 800a8ce:	4630      	mov	r0, r6
 800a8d0:	4621      	mov	r1, r4
 800a8d2:	f7ff fe47 	bl	800a564 <_malloc_r>
 800a8d6:	4607      	mov	r7, r0
 800a8d8:	b150      	cbz	r0, 800a8f0 <_realloc_r+0x48>
 800a8da:	4629      	mov	r1, r5
 800a8dc:	4622      	mov	r2, r4
 800a8de:	f7ff ff54 	bl	800a78a <memcpy>
 800a8e2:	4630      	mov	r0, r6
 800a8e4:	4629      	mov	r1, r5
 800a8e6:	f7ff fdf9 	bl	800a4dc <_free_r>
 800a8ea:	e001      	b.n	800a8f0 <_realloc_r+0x48>
 800a8ec:	4628      	mov	r0, r5
 800a8ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a8f0:	4638      	mov	r0, r7
 800a8f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a8f4 <_malloc_usable_size_r>:
 800a8f4:	f851 0c04 	ldr.w	r0, [r1, #-4]
 800a8f8:	2800      	cmp	r0, #0
 800a8fa:	da02      	bge.n	800a902 <_malloc_usable_size_r+0xe>
 800a8fc:	3904      	subs	r1, #4
 800a8fe:	580b      	ldr	r3, [r1, r0]
 800a900:	4418      	add	r0, r3
 800a902:	3804      	subs	r0, #4
 800a904:	4770      	bx	lr
	...

0800a908 <_init>:
 800a908:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a90a:	bf00      	nop
 800a90c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a90e:	bc08      	pop	{r3}
 800a910:	469e      	mov	lr, r3
 800a912:	4770      	bx	lr

0800a914 <_fini>:
 800a914:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a916:	bf00      	nop
 800a918:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a91a:	bc08      	pop	{r3}
 800a91c:	469e      	mov	lr, r3
 800a91e:	4770      	bx	lr
