Release 11.4 - xst L.68 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "xst_fft_wideband_real_core.prj"
Input Format                       : mixed

---- Target Parameters
Output File Name                   : "fft_wideband_real_core.ngc"
Output Format                      : NGC
Target Device                      : xc6vsx475t-1ff1759

---- Source Options
Entity Name                        : fft_wideband_real_core
Top Module Name                    : fft_wideband_real_core
Automatic Register Balancing       : no

---- Target Options
Add IO Buffers                     : NO
Pack IO Registers into IOBs        : Auto

---- General Options
Keep Hierarchy                     : NO
Bus Delimiter                      : ()
Hierarchy Separator                : /

---- Other Options
report_timing_constraint_problems  : warning

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
The following parameters have been added:
Optimization Goal                  : SPEED

=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" into library work
Parsing entity <cntr_11_0_bae3a24e1f39c949>.
Parsing architecture <cntr_11_0_bae3a24e1f39c949_a> of entity <cntr_11_0_bae3a24e1f39c949>.
Parsing entity <bmg_33_9d98a093602ca0e4>.
Parsing architecture <bmg_33_9d98a093602ca0e4_a> of entity <bmg_33_9d98a093602ca0e4>.
Parsing entity <cntr_11_0_543058c16dc96a58>.
Parsing architecture <cntr_11_0_543058c16dc96a58_a> of entity <cntr_11_0_543058c16dc96a58>.
Parsing entity <cntr_11_0_95fe48a82a6ccee1>.
Parsing architecture <cntr_11_0_95fe48a82a6ccee1_a> of entity <cntr_11_0_95fe48a82a6ccee1>.
Parsing entity <cntr_11_0_b6f65511f3ee01d2>.
Parsing architecture <cntr_11_0_b6f65511f3ee01d2_a> of entity <cntr_11_0_b6f65511f3ee01d2>.
Parsing entity <cntr_11_0_2cd0a8484d4d002d>.
Parsing architecture <cntr_11_0_2cd0a8484d4d002d_a> of entity <cntr_11_0_2cd0a8484d4d002d>.
Parsing entity <dmg_43_6295a3007e518f01>.
Parsing architecture <dmg_43_6295a3007e518f01_a> of entity <dmg_43_6295a3007e518f01>.
Parsing entity <bmg_33_4fe2a37f7087035d>.
Parsing architecture <bmg_33_4fe2a37f7087035d_a> of entity <bmg_33_4fe2a37f7087035d>.
Parsing entity <bmg_33_f08ed8d923017290>.
Parsing architecture <bmg_33_f08ed8d923017290_a> of entity <bmg_33_f08ed8d923017290>.
Parsing entity <cntr_11_0_1eb1abd277b5ed91>.
Parsing architecture <cntr_11_0_1eb1abd277b5ed91_a> of entity <cntr_11_0_1eb1abd277b5ed91>.
Parsing entity <cntr_11_0_cdf7bb2ee1fd8802>.
Parsing architecture <cntr_11_0_cdf7bb2ee1fd8802_a> of entity <cntr_11_0_cdf7bb2ee1fd8802>.
Parsing entity <bmg_33_11dcddc4415b1a61>.
Parsing architecture <bmg_33_11dcddc4415b1a61_a> of entity <bmg_33_11dcddc4415b1a61>.
Parsing entity <bmg_33_b7aed820f80ce287>.
Parsing architecture <bmg_33_b7aed820f80ce287_a> of entity <bmg_33_b7aed820f80ce287>.
Parsing entity <cntr_11_0_ee489430a3e4799a>.
Parsing architecture <cntr_11_0_ee489430a3e4799a_a> of entity <cntr_11_0_ee489430a3e4799a>.
Parsing entity <bmg_33_80823b94d01efd46>.
Parsing architecture <bmg_33_80823b94d01efd46_a> of entity <bmg_33_80823b94d01efd46>.
Parsing entity <bmg_33_859211ccdc87ea54>.
Parsing architecture <bmg_33_859211ccdc87ea54_a> of entity <bmg_33_859211ccdc87ea54>.
Parsing entity <bmg_33_8972a00a58d53df2>.
Parsing architecture <bmg_33_8972a00a58d53df2_a> of entity <bmg_33_8972a00a58d53df2>.
Parsing entity <bmg_33_0805889d6ca9a74e>.
Parsing architecture <bmg_33_0805889d6ca9a74e_a> of entity <bmg_33_0805889d6ca9a74e>.
Parsing entity <cntr_11_0_da6de9acc3dc0967>.
Parsing architecture <cntr_11_0_da6de9acc3dc0967_a> of entity <cntr_11_0_da6de9acc3dc0967>.
Parsing entity <bmg_33_20e717c89c14bf34>.
Parsing architecture <bmg_33_20e717c89c14bf34_a> of entity <bmg_33_20e717c89c14bf34>.
Parsing entity <cntr_11_0_ae2e18455fff317c>.
Parsing architecture <cntr_11_0_ae2e18455fff317c_a> of entity <cntr_11_0_ae2e18455fff317c>.
Parsing entity <bmg_33_09681c92e065dda4>.
Parsing architecture <bmg_33_09681c92e065dda4_a> of entity <bmg_33_09681c92e065dda4>.
Parsing entity <cntr_11_0_c800888516b67be5>.
Parsing architecture <cntr_11_0_c800888516b67be5_a> of entity <cntr_11_0_c800888516b67be5>.
Parsing entity <cntr_11_0_b1551b128b7cb927>.
Parsing architecture <cntr_11_0_b1551b128b7cb927_a> of entity <cntr_11_0_b1551b128b7cb927>.
Parsing entity <bmg_33_2d2eeeb828b94e80>.
Parsing architecture <bmg_33_2d2eeeb828b94e80_a> of entity <bmg_33_2d2eeeb828b94e80>.
Parsing entity <bmg_33_452a0977f97e6048>.
Parsing architecture <bmg_33_452a0977f97e6048_a> of entity <bmg_33_452a0977f97e6048>.
Parsing entity <bmg_33_764dd2d9d2256da6>.
Parsing architecture <bmg_33_764dd2d9d2256da6_a> of entity <bmg_33_764dd2d9d2256da6>.
Parsing entity <cntr_11_0_f35b922de1faa997>.
Parsing architecture <cntr_11_0_f35b922de1faa997_a> of entity <cntr_11_0_f35b922de1faa997>.
Parsing entity <bmg_33_01c5b2878838b56f>.
Parsing architecture <bmg_33_01c5b2878838b56f_a> of entity <bmg_33_01c5b2878838b56f>.
Parsing entity <cntr_11_0_b0b0893123e728ad>.
Parsing architecture <cntr_11_0_b0b0893123e728ad_a> of entity <cntr_11_0_b0b0893123e728ad>.
Parsing entity <bmg_33_7cf121805e7572cc>.
Parsing architecture <bmg_33_7cf121805e7572cc_a> of entity <bmg_33_7cf121805e7572cc>.
Parsing entity <cntr_11_0_f08089209e1feefd>.
Parsing architecture <cntr_11_0_f08089209e1feefd_a> of entity <cntr_11_0_f08089209e1feefd>.
Parsing entity <dmg_43_9b60decaec7893b3>.
Parsing architecture <dmg_43_9b60decaec7893b3_a> of entity <dmg_43_9b60decaec7893b3>.
Parsing entity <cntr_11_0_2680eac63530f805>.
Parsing architecture <cntr_11_0_2680eac63530f805_a> of entity <cntr_11_0_2680eac63530f805>.
Parsing entity <bmg_33_55f78a064571c9b0>.
Parsing architecture <bmg_33_55f78a064571c9b0_a> of entity <bmg_33_55f78a064571c9b0>.
Parsing entity <dmg_43_4c2af906a9fb6bfd>.
Parsing architecture <dmg_43_4c2af906a9fb6bfd_a> of entity <dmg_43_4c2af906a9fb6bfd>.
Parsing entity <cntr_11_0_ef9db50fe975955e>.
Parsing architecture <cntr_11_0_ef9db50fe975955e_a> of entity <cntr_11_0_ef9db50fe975955e>.
Parsing entity <dmg_43_9eb5145f86f85d4c>.
Parsing architecture <dmg_43_9eb5145f86f85d4c_a> of entity <dmg_43_9eb5145f86f85d4c>.
Parsing entity <dmg_43_0ab1440d274234e9>.
Parsing architecture <dmg_43_0ab1440d274234e9_a> of entity <dmg_43_0ab1440d274234e9>.
Parsing entity <bmg_33_d22f2f04a8171e96>.
Parsing architecture <bmg_33_d22f2f04a8171e96_a> of entity <bmg_33_d22f2f04a8171e96>.
Parsing entity <bmg_33_1f0e3aab9b54b7b7>.
Parsing architecture <bmg_33_1f0e3aab9b54b7b7_a> of entity <bmg_33_1f0e3aab9b54b7b7>.
Parsing entity <bmg_33_32cbeeec23b2f4b8>.
Parsing architecture <bmg_33_32cbeeec23b2f4b8_a> of entity <bmg_33_32cbeeec23b2f4b8>.
Parsing entity <cntr_11_0_80e7f1b9487d031c>.
Parsing architecture <cntr_11_0_80e7f1b9487d031c_a> of entity <cntr_11_0_80e7f1b9487d031c>.
Parsing entity <cntr_11_0_e0a92afaaa4ca477>.
Parsing architecture <cntr_11_0_e0a92afaaa4ca477_a> of entity <cntr_11_0_e0a92afaaa4ca477>.
Parsing entity <bmg_33_d9c93b1284ba91ff>.
Parsing architecture <bmg_33_d9c93b1284ba91ff_a> of entity <bmg_33_d9c93b1284ba91ff>.
Parsing entity <bmg_33_d14b03a36f18dd46>.
Parsing architecture <bmg_33_d14b03a36f18dd46_a> of entity <bmg_33_d14b03a36f18dd46>.
Parsing entity <bmg_33_11bc2c3f0146b817>.
Parsing architecture <bmg_33_11bc2c3f0146b817_a> of entity <bmg_33_11bc2c3f0146b817>.
Parsing entity <cntr_11_0_238e3cff24df8454>.
Parsing architecture <cntr_11_0_238e3cff24df8454_a> of entity <cntr_11_0_238e3cff24df8454>.
Parsing entity <bmg_33_d28f72fe6cf5c024>.
Parsing architecture <bmg_33_d28f72fe6cf5c024_a> of entity <bmg_33_d28f72fe6cf5c024>.
Parsing entity <cntr_11_0_8e7b9e3e5e7c443c>.
Parsing architecture <cntr_11_0_8e7b9e3e5e7c443c_a> of entity <cntr_11_0_8e7b9e3e5e7c443c>.
Parsing entity <bmg_33_21ca4c06e10fd7d0>.
Parsing architecture <bmg_33_21ca4c06e10fd7d0_a> of entity <bmg_33_21ca4c06e10fd7d0>.
Parsing entity <bmg_33_2ebc23f2386fc448>.
Parsing architecture <bmg_33_2ebc23f2386fc448_a> of entity <bmg_33_2ebc23f2386fc448>.
Parsing entity <cntr_11_0_02d2d7164ce2e2af>.
Parsing architecture <cntr_11_0_02d2d7164ce2e2af_a> of entity <cntr_11_0_02d2d7164ce2e2af>.
Parsing entity <bmg_33_e1be7f8591447d79>.
Parsing architecture <bmg_33_e1be7f8591447d79_a> of entity <bmg_33_e1be7f8591447d79>.
Parsing entity <bmg_33_eb334a829612c406>.
Parsing architecture <bmg_33_eb334a829612c406_a> of entity <bmg_33_eb334a829612c406>.
Parsing entity <dmg_43_2390721a2deaa625>.
Parsing architecture <dmg_43_2390721a2deaa625_a> of entity <dmg_43_2390721a2deaa625>.
Parsing entity <bmg_33_407dab803726e969>.
Parsing architecture <bmg_33_407dab803726e969_a> of entity <bmg_33_407dab803726e969>.
Parsing entity <bmg_33_ccbad9e7653c37d5>.
Parsing architecture <bmg_33_ccbad9e7653c37d5_a> of entity <bmg_33_ccbad9e7653c37d5>.
Parsing entity <bmg_33_38a64c7a551bb977>.
Parsing architecture <bmg_33_38a64c7a551bb977_a> of entity <bmg_33_38a64c7a551bb977>.
Parsing package <conv_pkg>.
Parsing package body <conv_pkg>.
Parsing entity <srl17e>.
Parsing architecture <structural> of entity <srl17e>.
Parsing entity <synth_reg>.
Parsing architecture <structural> of entity <synth_reg>.
Parsing entity <synth_reg_reg>.
Parsing architecture <behav> of entity <synth_reg_reg>.
Parsing entity <single_reg_w_init>.
Parsing architecture <structural> of entity <single_reg_w_init>.
Parsing entity <synth_reg_w_init>.
Parsing architecture <structural> of entity <synth_reg_w_init>.
Parsing entity <constant_6293007044>.
Parsing architecture <behavior> of entity <constant_6293007044>.
Parsing entity <xlcounter_limit>.
Parsing architecture <behavior> of entity <xlcounter_limit>.
Parsing entity <xlspram>.
Parsing architecture <behavior> of entity <xlspram>.
Parsing entity <reinterpret_9a0fa0f632>.
Parsing architecture <behavior> of entity <reinterpret_9a0fa0f632>.
Parsing entity <xlslice>.
Parsing architecture <behavior> of entity <xlslice>.
Parsing entity <generatePowerEfficientEnable>.
Parsing architecture <structural> of entity <generatepowerefficientenable>.
Parsing entity <xldsp48e>.
Parsing architecture <behavior> of entity <xldsp48e>.
Parsing entity <reinterpret_eb03bc3377>.
Parsing architecture <behavior> of entity <reinterpret_eb03bc3377>.
Parsing entity <reinterpret_7ea107432a>.
Parsing architecture <behavior> of entity <reinterpret_7ea107432a>.
Parsing entity <constant_4c449dd556>.
Parsing architecture <behavior> of entity <constant_4c449dd556>.
Parsing entity <constant_963ed6358a>.
Parsing architecture <behavior> of entity <constant_963ed6358a>.
Parsing entity <constant_822933f89b>.
Parsing architecture <behavior> of entity <constant_822933f89b>.
Parsing entity <convert_func_call>.
Parsing architecture <behavior> of entity <convert_func_call>.
Parsing entity <xlconvert>.
Parsing architecture <behavior> of entity <xlconvert>.
Parsing entity <concat_b57c4be2de>.
Parsing architecture <behavior> of entity <concat_b57c4be2de>.
Parsing entity <constant_270746ab47>.
Parsing architecture <behavior> of entity <constant_270746ab47>.
Parsing entity <reinterpret_3fb4604c01>.
Parsing architecture <behavior> of entity <reinterpret_3fb4604c01>.
Parsing entity <reinterpret_4bf1ad328a>.
Parsing architecture <behavior> of entity <reinterpret_4bf1ad328a>.
Parsing entity <constant_8038205d89>.
Parsing architecture <behavior> of entity <constant_8038205d89>.
Parsing entity <concat_b198bd62b0>.
Parsing architecture <behavior> of entity <concat_b198bd62b0>.
Parsing entity <reinterpret_580feec131>.
Parsing architecture <behavior> of entity <reinterpret_580feec131>.
Parsing entity <convert_pipeline>.
Parsing architecture <behavior> of entity <convert_pipeline>.
Parsing entity <xlconvert_pipeline>.
Parsing architecture <behavior> of entity <xlconvert_pipeline>.
Parsing entity <scale_9f61027ba4>.
Parsing architecture <behavior> of entity <scale_9f61027ba4>.
Parsing entity <negate_8aef4892f6>.
Parsing architecture <behavior> of entity <negate_8aef4892f6>.
Parsing entity <xldelay>.
Parsing architecture <behavior> of entity <xldelay>.
Parsing entity <constant_0604807f72>.
Parsing architecture <behavior> of entity <constant_0604807f72>.
Parsing entity <xlcounter_free>.
Parsing architecture <behavior> of entity <xlcounter_free>.
Parsing entity <mux_fca786f2ff>.
Parsing architecture <behavior> of entity <mux_fca786f2ff>.
Parsing entity <relational_8434199730>.
Parsing architecture <behavior> of entity <relational_8434199730>.
Parsing entity <constant_118598964d>.
Parsing architecture <behavior> of entity <constant_118598964d>.
Parsing entity <constant_a3923dd146>.
Parsing architecture <behavior> of entity <constant_a3923dd146>.
Parsing entity <logical_aacf6e1b0e>.
Parsing architecture <behavior> of entity <logical_aacf6e1b0e>.
Parsing entity <logical_80f90b97d0>.
Parsing architecture <behavior> of entity <logical_80f90b97d0>.
Parsing entity <mux_1bef4ba0e4>.
Parsing architecture <behavior> of entity <mux_1bef4ba0e4>.
Parsing entity <relational_2147430058>.
Parsing architecture <behavior> of entity <relational_2147430058>.
Parsing entity <relational_b4b277ae0f>.
Parsing architecture <behavior> of entity <relational_b4b277ae0f>.
Parsing entity <mux_bdc1db9d7e>.
Parsing architecture <behavior> of entity <mux_bdc1db9d7e>.
Parsing entity <delay_0f6b6badfe>.
Parsing architecture <behavior> of entity <delay_0f6b6badfe>.
Parsing entity <delay_21355083c1>.
Parsing architecture <behavior> of entity <delay_21355083c1>.
Parsing entity <xlsprom_dist>.
Parsing architecture <behavior> of entity <xlsprom_dist>.
Parsing entity <constant_cb1e8db34a>.
Parsing architecture <behavior> of entity <constant_cb1e8db34a>.
Parsing entity <concat_c615d93998>.
Parsing architecture <behavior> of entity <concat_c615d93998>.
Parsing entity <reinterpret_4a8cbc85ce>.
Parsing architecture <behavior> of entity <reinterpret_4a8cbc85ce>.
Parsing entity <addsub_1d1efe3b71>.
Parsing architecture <behavior> of entity <addsub_1d1efe3b71>.
Parsing entity <constant_4709ea49b5>.
Parsing architecture <behavior> of entity <constant_4709ea49b5>.
Parsing entity <reinterpret_d357e69fa3>.
Parsing architecture <behavior> of entity <reinterpret_d357e69fa3>.
Parsing entity <reinterpret_d2180c9169>.
Parsing architecture <behavior> of entity <reinterpret_d2180c9169>.
Parsing entity <logical_9d76333483>.
Parsing architecture <behavior> of entity <logical_9d76333483>.
Parsing entity <logical_89dc141487>.
Parsing architecture <behavior> of entity <logical_89dc141487>.
Parsing entity <inverter_e5b38cca3b>.
Parsing architecture <behavior> of entity <inverter_e5b38cca3b>.
Parsing entity <logical_a6d07705dd>.
Parsing architecture <behavior> of entity <logical_a6d07705dd>.
Parsing entity <mux_28159dbdb9>.
Parsing architecture <behavior> of entity <mux_28159dbdb9>.
Parsing entity <delay_aab7b18c27>.
Parsing architecture <behavior> of entity <delay_aab7b18c27>.
Parsing entity <logical_444d3f5046>.
Parsing architecture <behavior> of entity <logical_444d3f5046>.
Parsing entity <mux_4bb6f691f7>.
Parsing architecture <behavior> of entity <mux_4bb6f691f7>.
Parsing entity <concat_f133931c1f>.
Parsing architecture <behavior> of entity <concat_f133931c1f>.
Parsing entity <addsub_345b760935>.
Parsing architecture <behavior> of entity <addsub_345b760935>.
Parsing entity <constant_9a2c97cce5>.
Parsing architecture <behavior> of entity <constant_9a2c97cce5>.
Parsing entity <reinterpret_60ea556961>.
Parsing architecture <behavior> of entity <reinterpret_60ea556961>.
Parsing entity <reinterpret_299ca43e25>.
Parsing architecture <behavior> of entity <reinterpret_299ca43e25>.
Parsing entity <logical_f5b5b4645f>.
Parsing architecture <behavior> of entity <logical_f5b5b4645f>.
Parsing entity <xlsprom>.
Parsing architecture <behavior> of entity <xlsprom>.
Parsing entity <addsub_be8c56327e>.
Parsing architecture <behavior> of entity <addsub_be8c56327e>.
Parsing entity <addsub_eb2273ac28>.
Parsing architecture <behavior> of entity <addsub_eb2273ac28>.
Parsing entity <delay_4b00a70dea>.
Parsing architecture <behavior> of entity <delay_4b00a70dea>.
Parsing entity <mult_f295e5f0f2>.
Parsing architecture <behavior> of entity <mult_f295e5f0f2>.
Parsing entity <mux_f1f44b96f0>.
Parsing architecture <behavior> of entity <mux_f1f44b96f0>.
Parsing entity <scale_e5d0b4a1ec>.
Parsing architecture <behavior> of entity <scale_e5d0b4a1ec>.
Parsing entity <constant_a7e2bb9e12>.
Parsing architecture <behavior> of entity <constant_a7e2bb9e12>.
Parsing entity <constant_cda50df78a>.
Parsing architecture <behavior> of entity <constant_cda50df78a>.
Parsing entity <constant_e8ddc079e9>.
Parsing architecture <behavior> of entity <constant_e8ddc079e9>.
Parsing entity <relational_5f1eb17108>.
Parsing architecture <behavior> of entity <relational_5f1eb17108>.
Parsing entity <relational_f9928864ea>.
Parsing architecture <behavior> of entity <relational_f9928864ea>.
Parsing entity <counter_223a0f3237>.
Parsing architecture <behavior> of entity <counter_223a0f3237>.
Parsing entity <counter_61242a554d>.
Parsing architecture <behavior> of entity <counter_61242a554d>.
Parsing entity <delay_47d75ae775>.
Parsing architecture <behavior> of entity <delay_47d75ae775>.
Parsing entity <delay_43bd805056>.
Parsing architecture <behavior> of entity <delay_43bd805056>.
Parsing entity <delay_c462a80bee>.
Parsing architecture <behavior> of entity <delay_c462a80bee>.
Parsing entity <delay_328e8ebbb5>.
Parsing architecture <behavior> of entity <delay_328e8ebbb5>.
Parsing entity <delay_23d71a76f2>.
Parsing architecture <behavior> of entity <delay_23d71a76f2>.
Parsing entity <mux_621a1c5abf>.
Parsing architecture <behavior> of entity <mux_621a1c5abf>.
Parsing entity <mux_181e58d842>.
Parsing architecture <behavior> of entity <mux_181e58d842>.
Parsing entity <negate_e1a9d1ade1>.
Parsing architecture <behavior> of entity <negate_e1a9d1ade1>.
Parsing entity <constant_f1ac4bddff>.
Parsing architecture <behavior> of entity <constant_f1ac4bddff>.
Parsing entity <constant_498bc68c14>.
Parsing architecture <behavior> of entity <constant_498bc68c14>.
Parsing entity <constant_fbc2f0cce1>.
Parsing architecture <behavior> of entity <constant_fbc2f0cce1>.
Parsing entity <relational_0ffd72e037>.
Parsing architecture <behavior> of entity <relational_0ffd72e037>.
Parsing entity <relational_f6702ea2f7>.
Parsing architecture <behavior> of entity <relational_f6702ea2f7>.
Parsing entity <constant_b4ec9de7d1>.
Parsing architecture <behavior> of entity <constant_b4ec9de7d1>.
Parsing entity <constant_fd85eb7067>.
Parsing architecture <behavior> of entity <constant_fd85eb7067>.
Parsing entity <constant_4a391b9a0e>.
Parsing architecture <behavior> of entity <constant_4a391b9a0e>.
Parsing entity <relational_6c3ee657fa>.
Parsing architecture <behavior> of entity <relational_6c3ee657fa>.
Parsing entity <relational_78eac2928d>.
Parsing architecture <behavior> of entity <relational_78eac2928d>.
Parsing entity <constant_b437b02512>.
Parsing architecture <behavior> of entity <constant_b437b02512>.
Parsing entity <constant_91ef1678ca>.
Parsing architecture <behavior> of entity <constant_91ef1678ca>.
Parsing entity <constant_e8aae5d3bb>.
Parsing architecture <behavior> of entity <constant_e8aae5d3bb>.
Parsing entity <relational_54048c8b02>.
Parsing architecture <behavior> of entity <relational_54048c8b02>.
Parsing entity <relational_16235eb2bf>.
Parsing architecture <behavior> of entity <relational_16235eb2bf>.
Parsing entity <constant_180df391de>.
Parsing architecture <behavior> of entity <constant_180df391de>.
Parsing entity <constant_7244cd602b>.
Parsing architecture <behavior> of entity <constant_7244cd602b>.
Parsing entity <constant_7b07120b87>.
Parsing architecture <behavior> of entity <constant_7b07120b87>.
Parsing entity <relational_9a3978c602>.
Parsing architecture <behavior> of entity <relational_9a3978c602>.
Parsing entity <relational_23065a6aa3>.
Parsing architecture <behavior> of entity <relational_23065a6aa3>.
Parsing entity <constant_a267c870be>.
Parsing architecture <behavior> of entity <constant_a267c870be>.
Parsing entity <constant_7ea0f2fff7>.
Parsing architecture <behavior> of entity <constant_7ea0f2fff7>.
Parsing entity <constant_961b61f8a1>.
Parsing architecture <behavior> of entity <constant_961b61f8a1>.
Parsing entity <relational_931d61fb72>.
Parsing architecture <behavior> of entity <relational_931d61fb72>.
Parsing entity <relational_fe487ce1c7>.
Parsing architecture <behavior> of entity <relational_fe487ce1c7>.
Parsing entity <constant_582a3706dd>.
Parsing architecture <behavior> of entity <constant_582a3706dd>.
Parsing entity <constant_fe72737ca0>.
Parsing architecture <behavior> of entity <constant_fe72737ca0>.
Parsing entity <constant_ef0e2e5fc6>.
Parsing architecture <behavior> of entity <constant_ef0e2e5fc6>.
Parsing entity <relational_9ece3c8c4e>.
Parsing architecture <behavior> of entity <relational_9ece3c8c4e>.
Parsing entity <relational_dc5bc996c9>.
Parsing architecture <behavior> of entity <relational_dc5bc996c9>.
Parsing entity <constant_67ad97ca70>.
Parsing architecture <behavior> of entity <constant_67ad97ca70>.
Parsing entity <constant_145086465d>.
Parsing architecture <behavior> of entity <constant_145086465d>.
Parsing entity <relational_4d3cfceaf4>.
Parsing architecture <behavior> of entity <relational_4d3cfceaf4>.
Parsing entity <relational_d930162434>.
Parsing architecture <behavior> of entity <relational_d930162434>.
Parsing entity <constant_a1c496ea88>.
Parsing architecture <behavior> of entity <constant_a1c496ea88>.
Parsing entity <constant_469094441c>.
Parsing architecture <behavior> of entity <constant_469094441c>.
Parsing entity <relational_8fc7f5539b>.
Parsing architecture <behavior> of entity <relational_8fc7f5539b>.
Parsing entity <relational_47b317dab6>.
Parsing architecture <behavior> of entity <relational_47b317dab6>.
Parsing entity <delay_0c0a0420a6>.
Parsing architecture <behavior> of entity <delay_0c0a0420a6>.
Parsing entity <constant_7c91b1b314>.
Parsing architecture <behavior> of entity <constant_7c91b1b314>.
Parsing entity <constant_fd28b32bf8>.
Parsing architecture <behavior> of entity <constant_fd28b32bf8>.
Parsing entity <constant_e054d850c5>.
Parsing architecture <behavior> of entity <constant_e054d850c5>.
Parsing entity <relational_d36fe12c1c>.
Parsing architecture <behavior> of entity <relational_d36fe12c1c>.
Parsing entity <relational_acb3c05dd0>.
Parsing architecture <behavior> of entity <relational_acb3c05dd0>.
Parsing entity <mux_9447359c10>.
Parsing architecture <behavior> of entity <mux_9447359c10>.
Parsing entity <delay_895cbeca91>.
Parsing architecture <behavior> of entity <delay_895cbeca91>.
Parsing entity <counter_0009e314f5>.
Parsing architecture <behavior> of entity <counter_0009e314f5>.
Parsing entity <delay_bram0_entity_d40c32b9c6>.
Parsing architecture <structural> of entity <delay_bram0_entity_d40c32b9c6>.
Parsing entity <c_to_ri0_entity_68a06d3127>.
Parsing architecture <structural> of entity <c_to_ri0_entity_68a06d3127>.
Parsing entity <cadd_entity_3ec5ae5a4e>.
Parsing architecture <structural> of entity <cadd_entity_3ec5ae5a4e>.
Parsing entity <csub_entity_8f454f3efc>.
Parsing architecture <structural> of entity <csub_entity_8f454f3efc>.
Parsing entity <ri_to_c0_entity_1f41d7c305>.
Parsing architecture <structural> of entity <ri_to_c0_entity_1f41d7c305>.
Parsing entity <hilbert_dsp48e0_entity_d153f87bf5>.
Parsing architecture <structural> of entity <hilbert_dsp48e0_entity_d153f87bf5>.
Parsing entity <imag_negate_entity_6db0cb31b6>.
Parsing architecture <structural> of entity <imag_negate_entity_6db0cb31b6>.
Parsing entity <complex_conj0_entity_e6e42e77a4>.
Parsing architecture <structural> of entity <complex_conj0_entity_e6e42e77a4>.
Parsing entity <mirror_spectrum_entity_ef11bf8f09>.
Parsing architecture <structural> of entity <mirror_spectrum_entity_ef11bf8f09>.
Parsing entity <sync_delay_en_entity_3b03e1cdc8>.
Parsing architecture <structural> of entity <sync_delay_en_entity_3b03e1cdc8>.
Parsing entity <reorder_even_entity_460623e8e4>.
Parsing architecture <structural> of entity <reorder_even_entity_460623e8e4>.
Parsing entity <reorder_odd_entity_4df8de304c>.
Parsing architecture <structural> of entity <reorder_odd_entity_4df8de304c>.
Parsing entity <reorder_out_entity_4064314cbf>.
Parsing architecture <structural> of entity <reorder_out_entity_4064314cbf>.
Parsing entity <sync_delay_ctr_entity_4ebbfebcd1>.
Parsing architecture <structural> of entity <sync_delay_ctr_entity_4ebbfebcd1>.
Parsing entity <bi_real_unscr_4x_entity_02de02562d>.
Parsing architecture <structural> of entity <bi_real_unscr_4x_entity_02de02562d>.
Parsing entity <cadd_entity_27e38c959d>.
Parsing architecture <structural> of entity <cadd_entity_27e38c959d>.
Parsing entity <convert_entity_ee5a2f6e39>.
Parsing architecture <structural> of entity <convert_entity_ee5a2f6e39>.
Parsing entity <convert_of0_entity_faf530fa35>.
Parsing architecture <structural> of entity <convert_of0_entity_faf530fa35>.
Parsing entity <csub_entity_bee9b13ff2>.
Parsing architecture <structural> of entity <csub_entity_bee9b13ff2>.
Parsing entity <twiddle_pass_through_entity_5d7bae4984>.
Parsing architecture <structural> of entity <twiddle_pass_through_entity_5d7bae4984>.
Parsing entity <butterfly_direct_entity_792130b4bc>.
Parsing architecture <structural> of entity <butterfly_direct_entity_792130b4bc>.
Parsing entity <sync_delay_entity_2cbc398b43>.
Parsing architecture <structural> of entity <sync_delay_entity_2cbc398b43>.
Parsing entity <fft_stage_1_entity_31f6aa536b>.
Parsing architecture <structural> of entity <fft_stage_1_entity_31f6aa536b>.
Parsing entity <cadd_entity_a30c3e349a>.
Parsing architecture <structural> of entity <cadd_entity_a30c3e349a>.
Parsing entity <convert_entity_95d367e6da>.
Parsing architecture <structural> of entity <convert_entity_95d367e6da>.
Parsing entity <convert_of0_entity_e8d41a84a9>.
Parsing architecture <structural> of entity <convert_of0_entity_e8d41a84a9>.
Parsing entity <csub_entity_40bf8504b3>.
Parsing architecture <structural> of entity <csub_entity_40bf8504b3>.
Parsing entity <c_to_ri2_entity_a8ba85d412>.
Parsing architecture <structural> of entity <c_to_ri2_entity_a8ba85d412>.
Parsing entity <ri_to_c_entity_d583ef145a>.
Parsing architecture <structural> of entity <ri_to_c_entity_d583ef145a>.
Parsing entity <coeff_gen_entity_75c0399973>.
Parsing architecture <structural> of entity <coeff_gen_entity_75c0399973>.
Parsing entity <twiddle_general_4mult_entity_c57159bed8>.
Parsing architecture <structural> of entity <twiddle_general_4mult_entity_c57159bed8>.
Parsing entity <butterfly_direct_entity_81a530b647>.
Parsing architecture <structural> of entity <butterfly_direct_entity_81a530b647>.
Parsing entity <delay_b_entity_45e7299adc>.
Parsing architecture <structural> of entity <delay_b_entity_45e7299adc>.
Parsing entity <sync_delay_entity_c18f0e3adc>.
Parsing architecture <structural> of entity <sync_delay_entity_c18f0e3adc>.
Parsing entity <fft_stage_10_entity_72dc2257d5>.
Parsing architecture <structural> of entity <fft_stage_10_entity_72dc2257d5>.
Parsing entity <coeff_gen_entity_4b96977f3d>.
Parsing architecture <structural> of entity <coeff_gen_entity_4b96977f3d>.
Parsing entity <twiddle_general_4mult_entity_9e07b8cde9>.
Parsing architecture <structural> of entity <twiddle_general_4mult_entity_9e07b8cde9>.
Parsing entity <butterfly_direct_entity_76bf28a71a>.
Parsing architecture <structural> of entity <butterfly_direct_entity_76bf28a71a>.
Parsing entity <delay_b_entity_b672f275c5>.
Parsing architecture <structural> of entity <delay_b_entity_b672f275c5>.
Parsing entity <sync_delay_entity_dbb9459733>.
Parsing architecture <structural> of entity <sync_delay_entity_dbb9459733>.
Parsing entity <fft_stage_11_entity_d3821cb612>.
Parsing architecture <structural> of entity <fft_stage_11_entity_d3821cb612>.
Parsing entity <twiddle_stage_2_entity_751968b975>.
Parsing architecture <structural> of entity <twiddle_stage_2_entity_751968b975>.
Parsing entity <butterfly_direct_entity_5acb48a614>.
Parsing architecture <structural> of entity <butterfly_direct_entity_5acb48a614>.
Parsing entity <delay_b_entity_3c3c50923a>.
Parsing architecture <structural> of entity <delay_b_entity_3c3c50923a>.
Parsing entity <sync_delay_entity_2b91449130>.
Parsing architecture <structural> of entity <sync_delay_entity_2b91449130>.
Parsing entity <fft_stage_2_entity_b72ac4daf5>.
Parsing architecture <structural> of entity <fft_stage_2_entity_b72ac4daf5>.
Parsing entity <coeff_gen_entity_474126f870>.
Parsing architecture <structural> of entity <coeff_gen_entity_474126f870>.
Parsing entity <twiddle_general_4mult_entity_c55d9e333f>.
Parsing architecture <structural> of entity <twiddle_general_4mult_entity_c55d9e333f>.
Parsing entity <butterfly_direct_entity_e4b9acb91e>.
Parsing architecture <structural> of entity <butterfly_direct_entity_e4b9acb91e>.
Parsing entity <delay_b_entity_c748cfc7d8>.
Parsing architecture <structural> of entity <delay_b_entity_c748cfc7d8>.
Parsing entity <sync_delay_entity_1af74e333f>.
Parsing architecture <structural> of entity <sync_delay_entity_1af74e333f>.
Parsing entity <fft_stage_3_entity_8fdfdf5ad1>.
Parsing architecture <structural> of entity <fft_stage_3_entity_8fdfdf5ad1>.
Parsing entity <coeff_gen_entity_7dfd74dc47>.
Parsing architecture <structural> of entity <coeff_gen_entity_7dfd74dc47>.
Parsing entity <twiddle_general_4mult_entity_418ad49f3f>.
Parsing architecture <structural> of entity <twiddle_general_4mult_entity_418ad49f3f>.
Parsing entity <butterfly_direct_entity_2967faa47a>.
Parsing architecture <structural> of entity <butterfly_direct_entity_2967faa47a>.
Parsing entity <delay_b_entity_b9edcb6bd8>.
Parsing architecture <structural> of entity <delay_b_entity_b9edcb6bd8>.
Parsing entity <sync_delay_entity_866ef565c7>.
Parsing architecture <structural> of entity <sync_delay_entity_866ef565c7>.
Parsing entity <fft_stage_4_entity_4cc3447bc2>.
Parsing architecture <structural> of entity <fft_stage_4_entity_4cc3447bc2>.
Parsing entity <coeff_gen_entity_35e67a69d7>.
Parsing architecture <structural> of entity <coeff_gen_entity_35e67a69d7>.
Parsing entity <twiddle_general_4mult_entity_07189e9643>.
Parsing architecture <structural> of entity <twiddle_general_4mult_entity_07189e9643>.
Parsing entity <butterfly_direct_entity_13b04de492>.
Parsing architecture <structural> of entity <butterfly_direct_entity_13b04de492>.
Parsing entity <delay_b_entity_6f855eacbb>.
Parsing architecture <structural> of entity <delay_b_entity_6f855eacbb>.
Parsing entity <sync_delay_entity_e4a7e09f0b>.
Parsing architecture <structural> of entity <sync_delay_entity_e4a7e09f0b>.
Parsing entity <fft_stage_5_entity_a003caf496>.
Parsing architecture <structural> of entity <fft_stage_5_entity_a003caf496>.
Parsing entity <coeff_gen_entity_b6518cd0f7>.
Parsing architecture <structural> of entity <coeff_gen_entity_b6518cd0f7>.
Parsing entity <twiddle_general_4mult_entity_4d4e3e3f57>.
Parsing architecture <structural> of entity <twiddle_general_4mult_entity_4d4e3e3f57>.
Parsing entity <butterfly_direct_entity_9ebbe6ba4f>.
Parsing architecture <structural> of entity <butterfly_direct_entity_9ebbe6ba4f>.
Parsing entity <delay_b_entity_eee80b016f>.
Parsing architecture <structural> of entity <delay_b_entity_eee80b016f>.
Parsing entity <sync_delay_entity_2a5bdc41d5>.
Parsing architecture <structural> of entity <sync_delay_entity_2a5bdc41d5>.
Parsing entity <fft_stage_6_entity_234201d256>.
Parsing architecture <structural> of entity <fft_stage_6_entity_234201d256>.
Parsing entity <coeff_gen_entity_422f348c76>.
Parsing architecture <structural> of entity <coeff_gen_entity_422f348c76>.
Parsing entity <twiddle_general_4mult_entity_8413895c5c>.
Parsing architecture <structural> of entity <twiddle_general_4mult_entity_8413895c5c>.
Parsing entity <butterfly_direct_entity_dfa79bcad4>.
Parsing architecture <structural> of entity <butterfly_direct_entity_dfa79bcad4>.
Parsing entity <delay_b_entity_fb1d442e07>.
Parsing architecture <structural> of entity <delay_b_entity_fb1d442e07>.
Parsing entity <sync_delay_entity_ec464aa8f1>.
Parsing architecture <structural> of entity <sync_delay_entity_ec464aa8f1>.
Parsing entity <fft_stage_7_entity_cf4bb1eb09>.
Parsing architecture <structural> of entity <fft_stage_7_entity_cf4bb1eb09>.
Parsing entity <coeff_gen_entity_6dff86c0da>.
Parsing architecture <structural> of entity <coeff_gen_entity_6dff86c0da>.
Parsing entity <twiddle_general_4mult_entity_46e649bbc1>.
Parsing architecture <structural> of entity <twiddle_general_4mult_entity_46e649bbc1>.
Parsing entity <butterfly_direct_entity_06f5396864>.
Parsing architecture <structural> of entity <butterfly_direct_entity_06f5396864>.
Parsing entity <delay_b_entity_5da3a225ee>.
Parsing architecture <structural> of entity <delay_b_entity_5da3a225ee>.
Parsing entity <sync_delay_entity_90e48b2a26>.
Parsing architecture <structural> of entity <sync_delay_entity_90e48b2a26>.
Parsing entity <fft_stage_8_entity_7eea52cfb7>.
Parsing architecture <structural> of entity <fft_stage_8_entity_7eea52cfb7>.
Parsing entity <coeff_gen_entity_7704725608>.
Parsing architecture <structural> of entity <coeff_gen_entity_7704725608>.
Parsing entity <twiddle_general_4mult_entity_223bc3a4c7>.
Parsing architecture <structural> of entity <twiddle_general_4mult_entity_223bc3a4c7>.
Parsing entity <butterfly_direct_entity_60b00b1493>.
Parsing architecture <structural> of entity <butterfly_direct_entity_60b00b1493>.
Parsing entity <delay_b_entity_7d713758f4>.
Parsing architecture <structural> of entity <delay_b_entity_7d713758f4>.
Parsing entity <sync_delay_entity_5a58012105>.
Parsing architecture <structural> of entity <sync_delay_entity_5a58012105>.
Parsing entity <fft_stage_9_entity_86ae7aec0c>.
Parsing architecture <structural> of entity <fft_stage_9_entity_86ae7aec0c>.
Parsing entity <biplex_core_entity_8ae395e8d4>.
Parsing architecture <structural> of entity <biplex_core_entity_8ae395e8d4>.
Parsing entity <fft_biplex_real_4x0_entity_67c62a0070>.
Parsing architecture <structural> of entity <fft_biplex_real_4x0_entity_67c62a0070>.
Parsing entity <coeff_gen_entity_ad79b62afe>.
Parsing architecture <structural> of entity <coeff_gen_entity_ad79b62afe>.
Parsing entity <twiddle_general_4mult_entity_498b2e857f>.
Parsing architecture <structural> of entity <twiddle_general_4mult_entity_498b2e857f>.
Parsing entity <butterfly1_0_entity_d1ea489d9a>.
Parsing architecture <structural> of entity <butterfly1_0_entity_d1ea489d9a>.
Parsing entity <convert_of2_entity_b17a1c6d50>.
Parsing architecture <structural> of entity <convert_of2_entity_b17a1c6d50>.
Parsing entity <coeff_gen_entity_1300662738>.
Parsing architecture <structural> of entity <coeff_gen_entity_1300662738>.
Parsing entity <twiddle_general_4mult_entity_51b322ce4e>.
Parsing architecture <structural> of entity <twiddle_general_4mult_entity_51b322ce4e>.
Parsing entity <butterfly2_0_entity_10093d3d4b>.
Parsing architecture <structural> of entity <butterfly2_0_entity_10093d3d4b>.
Parsing entity <coeff_gen_entity_064539b637>.
Parsing architecture <structural> of entity <coeff_gen_entity_064539b637>.
Parsing entity <twiddle_general_4mult_entity_4483e33770>.
Parsing architecture <structural> of entity <twiddle_general_4mult_entity_4483e33770>.
Parsing entity <butterfly2_1_entity_4d78f26b3c>.
Parsing architecture <structural> of entity <butterfly2_1_entity_4d78f26b3c>.
Parsing entity <fft_direct_entity_d6658f84e8>.
Parsing architecture <structural> of entity <fft_direct_entity_d6658f84e8>.
Parsing entity <sync_delay_en_entity_2848f8ed44>.
Parsing architecture <structural> of entity <sync_delay_en_entity_2848f8ed44>.
Parsing entity <reorder_entity_d3434f5c8e>.
Parsing architecture <structural> of entity <reorder_entity_d3434f5c8e>.
Parsing entity <barrel_switcher_entity_6f08b6925b>.
Parsing architecture <structural> of entity <barrel_switcher_entity_6f08b6925b>.
Parsing entity <square_transposer_entity_d5b485adb5>.
Parsing architecture <structural> of entity <square_transposer_entity_d5b485adb5>.
Parsing entity <fft_unscrambler_entity_de302e83a6>.
Parsing architecture <structural> of entity <fft_unscrambler_entity_de302e83a6>.
Parsing entity <fft_wideband_real_entity_0dca0b1dc8>.
Parsing architecture <structural> of entity <fft_wideband_real_entity_0dca0b1dc8>.
Parsing entity <fft_wideband_real_core>.
Parsing architecture <structural> of entity <fft_wideband_real_core>.
Parsing VHDL file "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core_cw.vhd" into library work
Parsing entity <xlclockdriver>.
Parsing architecture <behavior> of entity <xlclockdriver>.
Parsing entity <default_clock_driver>.
Parsing architecture <structural> of entity <default_clock_driver>.
Parsing entity <fft_wideband_real_core_cw>.
Parsing architecture <structural> of entity <fft_wideband_real_core_cw>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <fft_wideband_real_core> (architecture <structural>) from library <work>.

Elaborating entity <fft_wideband_real_entity_0dca0b1dc8> (architecture <structural>) from library <work>.

Elaborating entity <fft_biplex_real_4x0_entity_67c62a0070> (architecture <structural>) from library <work>.

Elaborating entity <bi_real_unscr_4x_entity_02de02562d> (architecture <structural>) from library <work>.

Elaborating entity <constant_0604807f72> (architecture <behavior>) from library <work>.

Elaborating entity <constant_a3923dd146> (architecture <behavior>) from library <work>.

Elaborating entity <xlcounter_free> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_b0b0893123e728ad> (architecture <>) from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.
WARNING:HDLCompiler:89 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" Line 8248: <fde> remains a black-box since it has no binding entity.

Elaborating entity <delay_bram0_entity_d40c32b9c6> (architecture <structural>) from library <work>.

Elaborating entity <constant_6293007044> (architecture <behavior>) from library <work>.

Elaborating entity <xlcounter_limit> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_8e7b9e3e5e7c443c> (architecture <>) from library <work>.

Elaborating entity <xlspram> (architecture <behavior>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" Line 9194: Assignment to sinit ignored, since the identifier is never used

Elaborating entity <bmg_33_2d2eeeb828b94e80> (architecture <>) from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <hilbert_dsp48e0_entity_d153f87bf5> (architecture <structural>) from library <work>.

Elaborating entity <c_to_ri0_entity_68a06d3127> (architecture <structural>) from library <work>.

Elaborating entity <reinterpret_9a0fa0f632> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cadd_entity_3ec5ae5a4e> (architecture <structural>) from library <work>.

Elaborating entity <constant_4c449dd556> (architecture <behavior>) from library <work>.

Elaborating entity <constant_963ed6358a> (architecture <behavior>) from library <work>.

Elaborating entity <constant_822933f89b> (architecture <behavior>) from library <work>.

Elaborating entity <xlconvert> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_func_call> (architecture <behavior>) with generics from library <work>.

Elaborating entity <concat_b57c4be2de> (architecture <behavior>) from library <work>.

Elaborating entity <xldsp48e> (architecture <behavior>) with generics from library <work>.

Elaborating entity <generatePowerEfficientEnable> (architecture <structural>) with generics from library <work>.
WARNING:HDLCompiler:89 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" Line 9556: <dsp48e> remains a black-box since it has no binding entity.

Elaborating entity <constant_270746ab47> (architecture <behavior>) from library <work>.

Elaborating entity <xlconvert> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_func_call> (architecture <behavior>) with generics from library <work>.

Elaborating entity <reinterpret_3fb4604c01> (architecture <behavior>) from library <work>.

Elaborating entity <reinterpret_4bf1ad328a> (architecture <behavior>) from library <work>.

Elaborating entity <reinterpret_eb03bc3377> (architecture <behavior>) from library <work>.

Elaborating entity <reinterpret_7ea107432a> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlconvert_pipeline> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_pipeline> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <csub_entity_8f454f3efc> (architecture <structural>) from library <work>.

Elaborating entity <constant_8038205d89> (architecture <behavior>) from library <work>.

Elaborating entity <ri_to_c0_entity_1f41d7c305> (architecture <structural>) from library <work>.

Elaborating entity <concat_b198bd62b0> (architecture <behavior>) from library <work>.

Elaborating entity <reinterpret_580feec131> (architecture <behavior>) from library <work>.

Elaborating entity <scale_9f61027ba4> (architecture <behavior>) from library <work>.

Elaborating entity <mirror_spectrum_entity_ef11bf8f09> (architecture <structural>) from library <work>.

Elaborating entity <complex_conj0_entity_e6e42e77a4> (architecture <structural>) from library <work>.

Elaborating entity <imag_negate_entity_6db0cb31b6> (architecture <structural>) from library <work>.

Elaborating entity <negate_8aef4892f6> (architecture <behavior>) from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.
WARNING:HDLCompiler:89 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" Line 8236: <srl16e> remains a black-box since it has no binding entity.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <mux_fca786f2ff> (architecture <behavior>) from library <work>.

Elaborating entity <relational_8434199730> (architecture <behavior>) from library <work>.

Elaborating entity <relational_2147430058> (architecture <behavior>) from library <work>.

Elaborating entity <reorder_even_entity_460623e8e4> (architecture <structural>) from library <work>.

Elaborating entity <xlspram> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_33_55f78a064571c9b0> (architecture <>) from library <work>.

Elaborating entity <xlcounter_limit> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_b0b0893123e728ad> (architecture <>) from library <work>.
WARNING:HDLCompiler:758 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" Line 3381: Replacing existing netlist cntr_11_0_b0b0893123e728ad()

Elaborating entity <delay_0f6b6badfe> (architecture <behavior>) from library <work>.

Elaborating entity <delay_21355083c1> (architecture <behavior>) from library <work>.

Elaborating entity <xlsprom_dist> (architecture <behavior>) with generics from library <work>.

Elaborating entity <dmg_43_0ab1440d274234e9> (architecture <>) from library <work>.

Elaborating entity <mux_bdc1db9d7e> (architecture <behavior>) from library <work>.

Elaborating entity <logical_aacf6e1b0e> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <sync_delay_en_entity_3b03e1cdc8> (architecture <structural>) from library <work>.

Elaborating entity <constant_118598964d> (architecture <behavior>) from library <work>.

Elaborating entity <xlcounter_free> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_b1551b128b7cb927> (architecture <>) from library <work>.

Elaborating entity <logical_80f90b97d0> (architecture <behavior>) from library <work>.

Elaborating entity <mux_1bef4ba0e4> (architecture <behavior>) from library <work>.

Elaborating entity <relational_b4b277ae0f> (architecture <behavior>) from library <work>.

Elaborating entity <reorder_odd_entity_4df8de304c> (architecture <structural>) from library <work>.

Elaborating entity <xlsprom_dist> (architecture <behavior>) with generics from library <work>.

Elaborating entity <dmg_43_4c2af906a9fb6bfd> (architecture <>) from library <work>.

Elaborating entity <reorder_out_entity_4064314cbf> (architecture <structural>) from library <work>.

Elaborating entity <xlsprom_dist> (architecture <behavior>) with generics from library <work>.

Elaborating entity <dmg_43_6295a3007e518f01> (architecture <>) from library <work>.

Elaborating entity <sync_delay_ctr_entity_4ebbfebcd1> (architecture <structural>) from library <work>.

Elaborating entity <constant_cb1e8db34a> (architecture <behavior>) from library <work>.

Elaborating entity <biplex_core_entity_8ae395e8d4> (architecture <structural>) from library <work>.

Elaborating entity <fft_stage_10_entity_72dc2257d5> (architecture <structural>) from library <work>.

Elaborating entity <butterfly_direct_entity_81a530b647> (architecture <structural>) from library <work>.

Elaborating entity <cadd_entity_a30c3e349a> (architecture <structural>) from library <work>.

Elaborating entity <xlconvert> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_func_call> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlconvert> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_func_call> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlconvert> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_func_call> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_of0_entity_e8d41a84a9> (architecture <structural>) from library <work>.

Elaborating entity <logical_f5b5b4645f> (architecture <behavior>) from library <work>.

Elaborating entity <convert_entity_95d367e6da> (architecture <structural>) from library <work>.

Elaborating entity <addsub_345b760935> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" Line 12614: Assignment to cout_mem_92_22_back ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" Line 12629: Assignment to prev_mode_93_22 ignored, since the identifier is never used

Elaborating entity <synth_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <single_reg_w_init> (architecture <structural>) with generics from library <work>.
WARNING:HDLCompiler:89 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" Line 8471: <fdre> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" Line 8482: <fdse> remains a black-box since it has no binding entity.

Elaborating entity <constant_9a2c97cce5> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <concat_f133931c1f> (architecture <behavior>) from library <work>.

Elaborating entity <reinterpret_60ea556961> (architecture <behavior>) from library <work>.

Elaborating entity <reinterpret_299ca43e25> (architecture <behavior>) from library <work>.

Elaborating entity <logical_9d76333483> (architecture <behavior>) from library <work>.

Elaborating entity <inverter_e5b38cca3b> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:871 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" Line 12257: Using initial value false for op_mem_22_20_front_din since it is never assigned
WARNING:HDLCompiler:1127 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" Line 12263: Assignment to op_mem_22_20_back ignored, since the identifier is never used

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <csub_entity_40bf8504b3> (architecture <structural>) from library <work>.

Elaborating entity <logical_a6d07705dd> (architecture <behavior>) from library <work>.

Elaborating entity <mux_f1f44b96f0> (architecture <behavior>) from library <work>.

Elaborating entity <scale_e5d0b4a1ec> (architecture <behavior>) from library <work>.

Elaborating entity <delay_aab7b18c27> (architecture <behavior>) from library <work>.

Elaborating entity <twiddle_general_4mult_entity_c57159bed8> (architecture <structural>) from library <work>.

Elaborating entity <addsub_be8c56327e> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" Line 13412: Assignment to cout_mem_92_22_back ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" Line 13427: Assignment to prev_mode_93_22 ignored, since the identifier is never used

Elaborating entity <addsub_eb2273ac28> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" Line 13508: Assignment to cout_mem_92_22_back ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" Line 13523: Assignment to prev_mode_93_22 ignored, since the identifier is never used

Elaborating entity <c_to_ri2_entity_a8ba85d412> (architecture <structural>) from library <work>.

Elaborating entity <coeff_gen_entity_75c0399973> (architecture <structural>) from library <work>.

Elaborating entity <xlcounter_free> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_8e7b9e3e5e7c443c> (architecture <>) from library <work>.
WARNING:HDLCompiler:758 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" Line 5657: Replacing existing netlist cntr_11_0_8e7b9e3e5e7c443c()

Elaborating entity <ri_to_c_entity_d583ef145a> (architecture <structural>) from library <work>.

Elaborating entity <xlsprom> (architecture <behavior>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" Line 13147: Assignment to sinit ignored, since the identifier is never used

Elaborating entity <bmg_33_7cf121805e7572cc> (architecture <>) from library <work>.

Elaborating entity <xlsprom> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_33_452a0977f97e6048> (architecture <>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlconvert_pipeline> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_pipeline> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <delay_4b00a70dea> (architecture <behavior>) from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <mult_f295e5f0f2> (architecture <behavior>) from library <work>.

Elaborating entity <xlcounter_free> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_f08089209e1feefd> (architecture <>) from library <work>.

Elaborating entity <delay_b_entity_45e7299adc> (architecture <structural>) from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <logical_444d3f5046> (architecture <behavior>) from library <work>.

Elaborating entity <mux_4bb6f691f7> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <sync_delay_entity_c18f0e3adc> (architecture <structural>) from library <work>.

Elaborating entity <constant_cda50df78a> (architecture <behavior>) from library <work>.

Elaborating entity <constant_e8ddc079e9> (architecture <behavior>) from library <work>.

Elaborating entity <constant_a7e2bb9e12> (architecture <behavior>) from library <work>.

Elaborating entity <xlcounter_free> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_543058c16dc96a58> (architecture <>) from library <work>.

Elaborating entity <relational_5f1eb17108> (architecture <behavior>) from library <work>.

Elaborating entity <relational_f9928864ea> (architecture <behavior>) from library <work>.

Elaborating entity <fft_stage_11_entity_d3821cb612> (architecture <structural>) from library <work>.

Elaborating entity <butterfly_direct_entity_76bf28a71a> (architecture <structural>) from library <work>.

Elaborating entity <twiddle_general_4mult_entity_9e07b8cde9> (architecture <structural>) from library <work>.

Elaborating entity <coeff_gen_entity_4b96977f3d> (architecture <structural>) from library <work>.

Elaborating entity <xlsprom> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_33_38a64c7a551bb977> (architecture <>) from library <work>.

Elaborating entity <xlsprom> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_33_f08ed8d923017290> (architecture <>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <counter_223a0f3237> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" Line 13877: Assignment to rst_limit_join_44_1 ignored, since the identifier is never used

Elaborating entity <delay_b_entity_b672f275c5> (architecture <structural>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <sync_delay_entity_dbb9459733> (architecture <structural>) from library <work>.

Elaborating entity <fft_stage_1_entity_31f6aa536b> (architecture <structural>) from library <work>.

Elaborating entity <butterfly_direct_entity_792130b4bc> (architecture <structural>) from library <work>.

Elaborating entity <cadd_entity_27e38c959d> (architecture <structural>) from library <work>.

Elaborating entity <xlconvert> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_func_call> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlconvert> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_func_call> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_of0_entity_faf530fa35> (architecture <structural>) from library <work>.

Elaborating entity <logical_89dc141487> (architecture <behavior>) from library <work>.

Elaborating entity <convert_entity_ee5a2f6e39> (architecture <structural>) from library <work>.

Elaborating entity <addsub_1d1efe3b71> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" Line 12053: Assignment to cout_mem_92_22_back ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" Line 12068: Assignment to prev_mode_93_22 ignored, since the identifier is never used

Elaborating entity <constant_4709ea49b5> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <concat_c615d93998> (architecture <behavior>) from library <work>.

Elaborating entity <reinterpret_d357e69fa3> (architecture <behavior>) from library <work>.

Elaborating entity <reinterpret_d2180c9169> (architecture <behavior>) from library <work>.

Elaborating entity <reinterpret_4a8cbc85ce> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <csub_entity_bee9b13ff2> (architecture <structural>) from library <work>.

Elaborating entity <mux_28159dbdb9> (architecture <behavior>) from library <work>.

Elaborating entity <twiddle_pass_through_entity_5d7bae4984> (architecture <structural>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <sync_delay_entity_2cbc398b43> (architecture <structural>) from library <work>.

Elaborating entity <fft_stage_2_entity_b72ac4daf5> (architecture <structural>) from library <work>.

Elaborating entity <butterfly_direct_entity_5acb48a614> (architecture <structural>) from library <work>.

Elaborating entity <twiddle_stage_2_entity_751968b975> (architecture <structural>) from library <work>.

Elaborating entity <xlconvert_pipeline> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_pipeline> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <counter_61242a554d> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" Line 13932: Assignment to rst_limit_join_44_1 ignored, since the identifier is never used

Elaborating entity <delay_47d75ae775> (architecture <behavior>) from library <work>.

Elaborating entity <delay_43bd805056> (architecture <behavior>) from library <work>.

Elaborating entity <delay_c462a80bee> (architecture <behavior>) from library <work>.

Elaborating entity <delay_328e8ebbb5> (architecture <behavior>) from library <work>.

Elaborating entity <delay_23d71a76f2> (architecture <behavior>) from library <work>.

Elaborating entity <mux_621a1c5abf> (architecture <behavior>) from library <work>.

Elaborating entity <mux_181e58d842> (architecture <behavior>) from library <work>.

Elaborating entity <negate_e1a9d1ade1> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <delay_b_entity_3c3c50923a> (architecture <structural>) from library <work>.

Elaborating entity <xlcounter_limit> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_1eb1abd277b5ed91> (architecture <>) from library <work>.

Elaborating entity <xlspram> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_33_859211ccdc87ea54> (architecture <>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <sync_delay_entity_2b91449130> (architecture <structural>) from library <work>.

Elaborating entity <constant_498bc68c14> (architecture <behavior>) from library <work>.

Elaborating entity <constant_fbc2f0cce1> (architecture <behavior>) from library <work>.

Elaborating entity <constant_f1ac4bddff> (architecture <behavior>) from library <work>.

Elaborating entity <xlcounter_free> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_e0a92afaaa4ca477> (architecture <>) from library <work>.

Elaborating entity <relational_0ffd72e037> (architecture <behavior>) from library <work>.

Elaborating entity <relational_f6702ea2f7> (architecture <behavior>) from library <work>.

Elaborating entity <fft_stage_3_entity_8fdfdf5ad1> (architecture <structural>) from library <work>.

Elaborating entity <butterfly_direct_entity_e4b9acb91e> (architecture <structural>) from library <work>.

Elaborating entity <twiddle_general_4mult_entity_c55d9e333f> (architecture <structural>) from library <work>.

Elaborating entity <coeff_gen_entity_474126f870> (architecture <structural>) from library <work>.

Elaborating entity <xlsprom_dist> (architecture <behavior>) with generics from library <work>.

Elaborating entity <dmg_43_9eb5145f86f85d4c> (architecture <>) from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <xlsprom_dist> (architecture <behavior>) with generics from library <work>.

Elaborating entity <dmg_43_9b60decaec7893b3> (architecture <>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlcounter_free> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_1eb1abd277b5ed91> (architecture <>) from library <work>.
WARNING:HDLCompiler:758 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" Line 1031: Replacing existing netlist cntr_11_0_1eb1abd277b5ed91()

Elaborating entity <delay_b_entity_c748cfc7d8> (architecture <structural>) from library <work>.

Elaborating entity <xlcounter_limit> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_b6f65511f3ee01d2> (architecture <>) from library <work>.

Elaborating entity <xlspram> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_33_2ebc23f2386fc448> (architecture <>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <sync_delay_entity_1af74e333f> (architecture <structural>) from library <work>.

Elaborating entity <constant_fd85eb7067> (architecture <behavior>) from library <work>.

Elaborating entity <constant_4a391b9a0e> (architecture <behavior>) from library <work>.

Elaborating entity <constant_b4ec9de7d1> (architecture <behavior>) from library <work>.

Elaborating entity <xlcounter_free> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_2680eac63530f805> (architecture <>) from library <work>.

Elaborating entity <relational_6c3ee657fa> (architecture <behavior>) from library <work>.

Elaborating entity <relational_78eac2928d> (architecture <behavior>) from library <work>.

Elaborating entity <fft_stage_4_entity_4cc3447bc2> (architecture <structural>) from library <work>.

Elaborating entity <butterfly_direct_entity_2967faa47a> (architecture <structural>) from library <work>.

Elaborating entity <twiddle_general_4mult_entity_418ad49f3f> (architecture <structural>) from library <work>.

Elaborating entity <coeff_gen_entity_7dfd74dc47> (architecture <structural>) from library <work>.

Elaborating entity <xlsprom> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_33_d14b03a36f18dd46> (architecture <>) from library <work>.

Elaborating entity <xlsprom> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_33_32cbeeec23b2f4b8> (architecture <>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlcounter_free> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_b6f65511f3ee01d2> (architecture <>) from library <work>.
WARNING:HDLCompiler:758 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" Line 481: Replacing existing netlist cntr_11_0_b6f65511f3ee01d2()

Elaborating entity <delay_b_entity_b9edcb6bd8> (architecture <structural>) from library <work>.

Elaborating entity <xlcounter_limit> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_80e7f1b9487d031c> (architecture <>) from library <work>.

Elaborating entity <xlspram> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_33_b7aed820f80ce287> (architecture <>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <sync_delay_entity_866ef565c7> (architecture <structural>) from library <work>.

Elaborating entity <constant_91ef1678ca> (architecture <behavior>) from library <work>.

Elaborating entity <constant_e8aae5d3bb> (architecture <behavior>) from library <work>.

Elaborating entity <constant_b437b02512> (architecture <behavior>) from library <work>.

Elaborating entity <xlcounter_free> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_238e3cff24df8454> (architecture <>) from library <work>.

Elaborating entity <relational_54048c8b02> (architecture <behavior>) from library <work>.

Elaborating entity <relational_16235eb2bf> (architecture <behavior>) from library <work>.

Elaborating entity <fft_stage_5_entity_a003caf496> (architecture <structural>) from library <work>.

Elaborating entity <butterfly_direct_entity_13b04de492> (architecture <structural>) from library <work>.

Elaborating entity <twiddle_general_4mult_entity_07189e9643> (architecture <structural>) from library <work>.

Elaborating entity <coeff_gen_entity_35e67a69d7> (architecture <structural>) from library <work>.

Elaborating entity <xlsprom> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_33_01c5b2878838b56f> (architecture <>) from library <work>.

Elaborating entity <xlsprom> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_33_4fe2a37f7087035d> (architecture <>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlcounter_free> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_80e7f1b9487d031c> (architecture <>) from library <work>.
WARNING:HDLCompiler:758 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" Line 4847: Replacing existing netlist cntr_11_0_80e7f1b9487d031c()

Elaborating entity <delay_b_entity_6f855eacbb> (architecture <structural>) from library <work>.

Elaborating entity <xlcounter_limit> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_f35b922de1faa997> (architecture <>) from library <work>.

Elaborating entity <xlspram> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_33_e1be7f8591447d79> (architecture <>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <sync_delay_entity_e4a7e09f0b> (architecture <structural>) from library <work>.

Elaborating entity <constant_7244cd602b> (architecture <behavior>) from library <work>.

Elaborating entity <constant_7b07120b87> (architecture <behavior>) from library <work>.

Elaborating entity <constant_180df391de> (architecture <behavior>) from library <work>.

Elaborating entity <xlcounter_free> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_c800888516b67be5> (architecture <>) from library <work>.

Elaborating entity <relational_9a3978c602> (architecture <behavior>) from library <work>.

Elaborating entity <relational_23065a6aa3> (architecture <behavior>) from library <work>.

Elaborating entity <fft_stage_6_entity_234201d256> (architecture <structural>) from library <work>.

Elaborating entity <butterfly_direct_entity_9ebbe6ba4f> (architecture <structural>) from library <work>.

Elaborating entity <twiddle_general_4mult_entity_4d4e3e3f57> (architecture <structural>) from library <work>.

Elaborating entity <coeff_gen_entity_b6518cd0f7> (architecture <structural>) from library <work>.

Elaborating entity <xlsprom> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_33_0805889d6ca9a74e> (architecture <>) from library <work>.

Elaborating entity <xlsprom> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_33_9d98a093602ca0e4> (architecture <>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlcounter_free> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_f35b922de1faa997> (architecture <>) from library <work>.
WARNING:HDLCompiler:758 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" Line 3157: Replacing existing netlist cntr_11_0_f35b922de1faa997()

Elaborating entity <delay_b_entity_eee80b016f> (architecture <structural>) from library <work>.

Elaborating entity <xlcounter_limit> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_ee489430a3e4799a> (architecture <>) from library <work>.

Elaborating entity <xlspram> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_33_80823b94d01efd46> (architecture <>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <sync_delay_entity_2a5bdc41d5> (architecture <structural>) from library <work>.

Elaborating entity <constant_7ea0f2fff7> (architecture <behavior>) from library <work>.

Elaborating entity <constant_961b61f8a1> (architecture <behavior>) from library <work>.

Elaborating entity <constant_a267c870be> (architecture <behavior>) from library <work>.

Elaborating entity <xlcounter_free> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_bae3a24e1f39c949> (architecture <>) from library <work>.

Elaborating entity <relational_931d61fb72> (architecture <behavior>) from library <work>.

Elaborating entity <relational_fe487ce1c7> (architecture <behavior>) from library <work>.

Elaborating entity <fft_stage_7_entity_cf4bb1eb09> (architecture <structural>) from library <work>.

Elaborating entity <butterfly_direct_entity_dfa79bcad4> (architecture <structural>) from library <work>.

Elaborating entity <twiddle_general_4mult_entity_8413895c5c> (architecture <structural>) from library <work>.

Elaborating entity <coeff_gen_entity_422f348c76> (architecture <structural>) from library <work>.

Elaborating entity <xlsprom> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_33_407dab803726e969> (architecture <>) from library <work>.

Elaborating entity <xlsprom> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_33_d28f72fe6cf5c024> (architecture <>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlcounter_free> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_ee489430a3e4799a> (architecture <>) from library <work>.
WARNING:HDLCompiler:758 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" Line 1491: Replacing existing netlist cntr_11_0_ee489430a3e4799a()

Elaborating entity <delay_b_entity_fb1d442e07> (architecture <structural>) from library <work>.

Elaborating entity <xlcounter_limit> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_2cd0a8484d4d002d> (architecture <>) from library <work>.

Elaborating entity <xlspram> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_33_d22f2f04a8171e96> (architecture <>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <sync_delay_entity_ec464aa8f1> (architecture <structural>) from library <work>.

Elaborating entity <constant_fe72737ca0> (architecture <behavior>) from library <work>.

Elaborating entity <constant_ef0e2e5fc6> (architecture <behavior>) from library <work>.

Elaborating entity <constant_582a3706dd> (architecture <behavior>) from library <work>.

Elaborating entity <xlcounter_free> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_ef9db50fe975955e> (architecture <>) from library <work>.

Elaborating entity <relational_9ece3c8c4e> (architecture <behavior>) from library <work>.

Elaborating entity <relational_dc5bc996c9> (architecture <behavior>) from library <work>.

Elaborating entity <fft_stage_8_entity_7eea52cfb7> (architecture <structural>) from library <work>.

Elaborating entity <butterfly_direct_entity_06f5396864> (architecture <structural>) from library <work>.

Elaborating entity <twiddle_general_4mult_entity_46e649bbc1> (architecture <structural>) from library <work>.

Elaborating entity <coeff_gen_entity_6dff86c0da> (architecture <structural>) from library <work>.

Elaborating entity <xlsprom> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_33_8972a00a58d53df2> (architecture <>) from library <work>.

Elaborating entity <xlsprom> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_33_11dcddc4415b1a61> (architecture <>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlcounter_free> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_2cd0a8484d4d002d> (architecture <>) from library <work>.
WARNING:HDLCompiler:758 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" Line 579: Replacing existing netlist cntr_11_0_2cd0a8484d4d002d()

Elaborating entity <delay_b_entity_5da3a225ee> (architecture <structural>) from library <work>.

Elaborating entity <xlcounter_limit> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_02d2d7164ce2e2af> (architecture <>) from library <work>.

Elaborating entity <xlspram> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_33_09681c92e065dda4> (architecture <>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <sync_delay_entity_90e48b2a26> (architecture <structural>) from library <work>.

Elaborating entity <constant_145086465d> (architecture <behavior>) from library <work>.

Elaborating entity <constant_67ad97ca70> (architecture <behavior>) from library <work>.

Elaborating entity <xlcounter_free> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_cdf7bb2ee1fd8802> (architecture <>) from library <work>.

Elaborating entity <relational_4d3cfceaf4> (architecture <behavior>) from library <work>.

Elaborating entity <relational_d930162434> (architecture <behavior>) from library <work>.

Elaborating entity <fft_stage_9_entity_86ae7aec0c> (architecture <structural>) from library <work>.

Elaborating entity <butterfly_direct_entity_60b00b1493> (architecture <structural>) from library <work>.

Elaborating entity <twiddle_general_4mult_entity_223bc3a4c7> (architecture <structural>) from library <work>.

Elaborating entity <coeff_gen_entity_7704725608> (architecture <structural>) from library <work>.

Elaborating entity <xlsprom> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_33_1f0e3aab9b54b7b7> (architecture <>) from library <work>.

Elaborating entity <xlsprom> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_33_764dd2d9d2256da6> (architecture <>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlcounter_free> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_02d2d7164ce2e2af> (architecture <>) from library <work>.
WARNING:HDLCompiler:758 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" Line 6013: Replacing existing netlist cntr_11_0_02d2d7164ce2e2af()

Elaborating entity <delay_b_entity_7d713758f4> (architecture <structural>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <sync_delay_entity_5a58012105> (architecture <structural>) from library <work>.

Elaborating entity <constant_469094441c> (architecture <behavior>) from library <work>.

Elaborating entity <constant_a1c496ea88> (architecture <behavior>) from library <work>.

Elaborating entity <xlcounter_free> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_ae2e18455fff317c> (architecture <>) from library <work>.

Elaborating entity <relational_8fc7f5539b> (architecture <behavior>) from library <work>.

Elaborating entity <relational_47b317dab6> (architecture <behavior>) from library <work>.

Elaborating entity <fft_direct_entity_d6658f84e8> (architecture <structural>) from library <work>.

Elaborating entity <butterfly1_0_entity_d1ea489d9a> (architecture <structural>) from library <work>.

Elaborating entity <twiddle_general_4mult_entity_498b2e857f> (architecture <structural>) from library <work>.

Elaborating entity <coeff_gen_entity_ad79b62afe> (architecture <structural>) from library <work>.

Elaborating entity <xlsprom> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_33_20e717c89c14bf34> (architecture <>) from library <work>.

Elaborating entity <xlsprom> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_33_d9c93b1284ba91ff> (architecture <>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <butterfly2_0_entity_10093d3d4b> (architecture <structural>) from library <work>.

Elaborating entity <convert_of2_entity_b17a1c6d50> (architecture <structural>) from library <work>.

Elaborating entity <twiddle_general_4mult_entity_51b322ce4e> (architecture <structural>) from library <work>.

Elaborating entity <coeff_gen_entity_1300662738> (architecture <structural>) from library <work>.

Elaborating entity <xlsprom> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_33_eb334a829612c406> (architecture <>) from library <work>.

Elaborating entity <xlsprom> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_33_11bc2c3f0146b817> (architecture <>) from library <work>.

Elaborating entity <butterfly2_1_entity_4d78f26b3c> (architecture <structural>) from library <work>.

Elaborating entity <twiddle_general_4mult_entity_4483e33770> (architecture <structural>) from library <work>.

Elaborating entity <coeff_gen_entity_064539b637> (architecture <structural>) from library <work>.

Elaborating entity <xlsprom> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_33_21ca4c06e10fd7d0> (architecture <>) from library <work>.

Elaborating entity <delay_0c0a0420a6> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <fft_unscrambler_entity_de302e83a6> (architecture <structural>) from library <work>.

Elaborating entity <reorder_entity_d3434f5c8e> (architecture <structural>) from library <work>.

Elaborating entity <xlspram> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_33_ccbad9e7653c37d5> (architecture <>) from library <work>.

Elaborating entity <xlcounter_limit> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_da6de9acc3dc0967> (architecture <>) from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <delay_895cbeca91> (architecture <behavior>) from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <xlsprom_dist> (architecture <behavior>) with generics from library <work>.

Elaborating entity <dmg_43_2390721a2deaa625> (architecture <>) from library <work>.

Elaborating entity <mux_9447359c10> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <sync_delay_en_entity_2848f8ed44> (architecture <structural>) from library <work>.

Elaborating entity <constant_fd28b32bf8> (architecture <behavior>) from library <work>.

Elaborating entity <constant_e054d850c5> (architecture <behavior>) from library <work>.

Elaborating entity <constant_7c91b1b314> (architecture <behavior>) from library <work>.

Elaborating entity <xlcounter_free> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_95fe48a82a6ccee1> (architecture <>) from library <work>.

Elaborating entity <relational_d36fe12c1c> (architecture <behavior>) from library <work>.

Elaborating entity <relational_acb3c05dd0> (architecture <behavior>) from library <work>.

Elaborating entity <square_transposer_entity_d5b485adb5> (architecture <structural>) from library <work>.

Elaborating entity <barrel_switcher_entity_6f08b6925b> (architecture <structural>) from library <work>.

Elaborating entity <counter_0009e314f5> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" Line 15504: Assignment to rst_limit_join_44_1 ignored, since the identifier is never used

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <fft_wideband_real_core>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <fft_wideband_real_core> synthesized.

Synthesizing Unit <fft_wideband_real_entity_0dca0b1dc8>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <fft_wideband_real_entity_0dca0b1dc8> synthesized.

Synthesizing Unit <fft_biplex_real_4x0_entity_67c62a0070>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <fft_biplex_real_4x0_entity_67c62a0070> synthesized.

Synthesizing Unit <bi_real_unscr_4x_entity_02de02562d>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <bi_real_unscr_4x_entity_02de02562d> synthesized.

Synthesizing Unit <constant_0604807f72>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_0604807f72> synthesized.

Synthesizing Unit <constant_a3923dd146>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_a3923dd146> synthesized.

Synthesizing Unit <xlcounter_free_1>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        core_name0 = "cntr_11_0_b0b0893123e728ad"
        op_width = 11
        op_arith = 1
    Set property "syn_black_box = true" for instance <comp0.core_instance0>.
    Set property "fpga_dont_touch = true" for instance <comp0.core_instance0>.
WARNING:Xst:647 - Input <up<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <din<10:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_free_1> synthesized.

Synthesizing Unit <xldelay_1>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 36
        latency = 1
        reg_retiming = 0
    Summary:
	no macro.
Unit <xldelay_1> synthesized.

Synthesizing Unit <synth_reg_1>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 36
        latency = 1
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_1> synthesized.

Synthesizing Unit <srl17e_1>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 36
        latency = 1
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[0].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[1].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[2].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[3].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[4].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[5].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[6].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[7].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[8].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[9].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[10].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[11].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[12].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[12].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[13].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[13].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[14].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[14].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[15].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[15].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[16].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[16].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[17].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[17].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[18].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[18].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[19].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[19].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[20].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[20].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[21].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[21].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[22].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[22].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[23].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[23].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[24].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[24].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[25].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[25].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[26].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[26].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[27].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[27].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[28].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[28].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[29].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[29].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[30].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[30].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[31].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[31].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[32].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[32].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[33].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[33].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[34].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[34].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[35].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[35].fde_used.u2>.
    Summary:
	no macro.
Unit <srl17e_1> synthesized.

Synthesizing Unit <delay_bram0_entity_d40c32b9c6>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <delay_bram0_entity_d40c32b9c6> synthesized.

Synthesizing Unit <constant_6293007044>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_6293007044> synthesized.

Synthesizing Unit <xlcounter_limit_1>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        core_name0 = "cntr_11_0_8e7b9e3e5e7c443c"
        op_width = 10
        op_arith = 1
        cnt_63_48 = 0
        cnt_47_32 = 0
        cnt_31_16 = 0
        cnt_15_0 = 1020
        count_limited = 1
    Set property "syn_black_box = true" for instance <comp0.core_instance0>.
    Set property "fpga_dont_touch = true" for instance <comp0.core_instance0>.
WARNING:Xst:647 - Input <up<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_limit_1> synthesized.

Synthesizing Unit <xlspram_1>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        core_name0 = "bmg_33_2d2eeeb828b94e80"
        c_width = 36
        c_address_width = 10
        latency = 2
    Set property "syn_black_box = true" for instance <comp0.core_instance0>.
    Set property "fpga_dont_touch = true" for instance <comp0.core_instance0>.
WARNING:Xst:647 - Input <rst<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlspram_1> synthesized.

Synthesizing Unit <xldelay_2>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 1
        latency = 1
        reg_retiming = 0
    Summary:
	no macro.
Unit <xldelay_2> synthesized.

Synthesizing Unit <synth_reg_2>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 1
        latency = 1
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_2> synthesized.

Synthesizing Unit <srl17e_2>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 1
        latency = 1
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[0].fde_used.u2>.
    Summary:
	no macro.
Unit <srl17e_2> synthesized.

Synthesizing Unit <hilbert_dsp48e0_entity_d153f87bf5>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <hilbert_dsp48e0_entity_d153f87bf5> synthesized.

Synthesizing Unit <c_to_ri0_entity_68a06d3127>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <c_to_ri0_entity_68a06d3127> synthesized.

Synthesizing Unit <reinterpret_9a0fa0f632>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_9a0fa0f632> synthesized.

Synthesizing Unit <xlslice_1>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        new_msb = 17
        new_lsb = 0
        x_width = 36
        y_width = 18
WARNING:Xst:647 - Input <x<35:18>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_1> synthesized.

Synthesizing Unit <xlslice_2>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        new_msb = 35
        new_lsb = 18
        x_width = 36
        y_width = 18
WARNING:Xst:647 - Input <x<17:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_2> synthesized.

Synthesizing Unit <cadd_entity_3ec5ae5a4e>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
INFO:Xst:3010 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 15816: Output port <acout> of the instance <dsp48e> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 15816: Output port <bcout> of the instance <dsp48e> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 15816: Output port <carrycascout> of the instance <dsp48e> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 15816: Output port <carryout> of the instance <dsp48e> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 15816: Output port <multsignout> of the instance <dsp48e> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 15816: Output port <overflow> of the instance <dsp48e> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 15816: Output port <patternbdetect> of the instance <dsp48e> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 15816: Output port <patterndetect> of the instance <dsp48e> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 15816: Output port <pcout> of the instance <dsp48e> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 15816: Output port <underflow> of the instance <dsp48e> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <cadd_entity_3ec5ae5a4e> synthesized.

Synthesizing Unit <constant_4c449dd556>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_4c449dd556> synthesized.

Synthesizing Unit <constant_963ed6358a>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_963ed6358a> synthesized.

Synthesizing Unit <constant_822933f89b>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_822933f89b> synthesized.

Synthesizing Unit <xlconvert_1>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        din_width = 24
        din_bin_pt = 22
        din_arith = 2
        dout_width = 19
        dout_bin_pt = 17
        dout_arith = 2
        bool_conversion = 0
        latency = 0
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlconvert_1> synthesized.

Synthesizing Unit <convert_func_call_1>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        din_width = 24
        din_bin_pt = 22
        din_arith = 2
        dout_width = 19
        dout_bin_pt = 17
        dout_arith = 2
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <din<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <convert_func_call_1> synthesized.

Synthesizing Unit <concat_b57c4be2de>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_b57c4be2de> synthesized.

Synthesizing Unit <xldsp48e>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        carryout_width = 4
        alumodereg = 1
        areg = 1
        use_c_port = 1
        use_op = 0
        autoreset_pattern_detect = false
        autoreset_pattern_detect_optinv = "MATCH"
        a_input = "DIRECT"
        acascreg = 1
        bcascreg = 1
        breg = 1
        b_input = "DIRECT"
        carryinreg = 1
        carryinselreg = 1
        creg = 1
        mask = "001111111111111111111111111111111111111111111111"
        mreg = 1
        multcarryinreg = 1
        opmodereg = 1
        pattern = "000000000000000000000000000000000000000000000000"
        preg = 1
        sel_mask = "MASK"
        sel_pattern = "PATTERN"
        sel_rounding_mask = "SEL_MASK"
        use_mult = "MULT_S"
        use_pattern_detect = "NO_PATDET"
        use_simd = "TWO24"
WARNING:Xst:647 - Input <cea2<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ceb2<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <op<14:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <carryout(3:2)> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <xldsp48e> synthesized.

Synthesizing Unit <generatePowerEfficientEnable>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        use_reg = 1
    Summary:
	no macro.
Unit <generatePowerEfficientEnable> synthesized.

Synthesizing Unit <constant_270746ab47>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_270746ab47> synthesized.

Synthesizing Unit <xlconvert_2>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        din_width = 18
        din_bin_pt = 17
        din_arith = 2
        dout_width = 24
        dout_bin_pt = 22
        dout_arith = 2
        bool_conversion = 0
        latency = 0
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlconvert_2> synthesized.

Synthesizing Unit <convert_func_call_2>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        din_width = 18
        din_bin_pt = 17
        din_arith = 2
        dout_width = 24
        dout_bin_pt = 22
        dout_arith = 2
        quantization = 1
        overflow = 1
    Summary:
	no macro.
Unit <convert_func_call_2> synthesized.

Synthesizing Unit <reinterpret_3fb4604c01>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_3fb4604c01> synthesized.

Synthesizing Unit <reinterpret_4bf1ad328a>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_4bf1ad328a> synthesized.

Synthesizing Unit <reinterpret_eb03bc3377>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_eb03bc3377> synthesized.

Synthesizing Unit <reinterpret_7ea107432a>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_7ea107432a> synthesized.

Synthesizing Unit <xlslice_3>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        new_msb = 47
        new_lsb = 18
        x_width = 48
        y_width = 30
WARNING:Xst:647 - Input <x<17:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_3> synthesized.

Synthesizing Unit <xlslice_4>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        new_msb = 17
        new_lsb = 0
        x_width = 48
        y_width = 18
WARNING:Xst:647 - Input <x<47:18>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_4> synthesized.

Synthesizing Unit <xlslice_5>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        new_msb = 23
        new_lsb = 0
        x_width = 48
        y_width = 24
WARNING:Xst:647 - Input <x<47:24>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_5> synthesized.

Synthesizing Unit <xlslice_6>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        new_msb = 47
        new_lsb = 24
        x_width = 48
        y_width = 24
WARNING:Xst:647 - Input <x<23:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_6> synthesized.

Synthesizing Unit <xlconvert_pipeline_1>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        din_width = 19
        din_bin_pt = 18
        din_arith = 2
        dout_width = 18
        dout_bin_pt = 17
        dout_arith = 2
        bool_conversion = 0
        latency = 2
        quantization = 3
        overflow = 1
    Summary:
	no macro.
Unit <xlconvert_pipeline_1> synthesized.

Synthesizing Unit <convert_pipeline_1>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        old_width = 19
        old_bin_pt = 18
        old_arith = 2
        new_width = 18
        new_bin_pt = 17
        new_arith = 2
        quantization = 3
        overflow = 1
        latency = 2
    Found 20-bit adder for signal <quantized_result_in> created at line 7528.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
Unit <convert_pipeline_1> synthesized.

Synthesizing Unit <synth_reg_3>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 20
        latency = 1
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_3> synthesized.

Synthesizing Unit <srl17e_3>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 20
        latency = 1
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[0].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[1].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[2].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[3].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[4].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[5].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[6].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[7].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[8].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[9].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[10].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[11].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[12].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[12].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[13].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[13].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[14].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[14].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[15].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[15].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[16].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[16].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[17].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[17].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[18].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[18].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[19].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[19].fde_used.u2>.
    Summary:
	no macro.
Unit <srl17e_3> synthesized.

Synthesizing Unit <synth_reg_4>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 18
        latency = 1
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_4> synthesized.

Synthesizing Unit <srl17e_4>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 18
        latency = 1
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[0].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[1].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[2].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[3].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[4].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[5].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[6].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[7].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[8].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[9].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[10].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[11].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[12].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[12].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[13].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[13].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[14].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[14].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[15].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[15].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[16].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[16].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[17].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[17].fde_used.u2>.
    Summary:
	no macro.
Unit <srl17e_4> synthesized.

Synthesizing Unit <csub_entity_8f454f3efc>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
INFO:Xst:3010 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 16247: Output port <acout> of the instance <dsp48e> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 16247: Output port <bcout> of the instance <dsp48e> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 16247: Output port <carrycascout> of the instance <dsp48e> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 16247: Output port <carryout> of the instance <dsp48e> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 16247: Output port <multsignout> of the instance <dsp48e> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 16247: Output port <overflow> of the instance <dsp48e> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 16247: Output port <patternbdetect> of the instance <dsp48e> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 16247: Output port <patterndetect> of the instance <dsp48e> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 16247: Output port <pcout> of the instance <dsp48e> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 16247: Output port <underflow> of the instance <dsp48e> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <csub_entity_8f454f3efc> synthesized.

Synthesizing Unit <constant_8038205d89>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_8038205d89> synthesized.

Synthesizing Unit <ri_to_c0_entity_1f41d7c305>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <ri_to_c0_entity_1f41d7c305> synthesized.

Synthesizing Unit <concat_b198bd62b0>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_b198bd62b0> synthesized.

Synthesizing Unit <reinterpret_580feec131>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_580feec131> synthesized.

Synthesizing Unit <scale_9f61027ba4>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <scale_9f61027ba4> synthesized.

Synthesizing Unit <mirror_spectrum_entity_ef11bf8f09>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <mirror_spectrum_entity_ef11bf8f09> synthesized.

Synthesizing Unit <complex_conj0_entity_e6e42e77a4>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <complex_conj0_entity_e6e42e77a4> synthesized.

Synthesizing Unit <imag_negate_entity_6db0cb31b6>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <imag_negate_entity_6db0cb31b6> synthesized.

Synthesizing Unit <negate_8aef4892f6>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 18-bit register for signal <op_mem_42_20(0)>.
    Found 18-bit subtractor for signal <internal_ip_30_1_neg(17:0)>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
Unit <negate_8aef4892f6> synthesized.

Synthesizing Unit <xldelay_3>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 18
        latency = 1
        reg_retiming = 0
    Summary:
	no macro.
Unit <xldelay_3> synthesized.

Synthesizing Unit <xldelay_4>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 1
        latency = 3
        reg_retiming = 0
    Summary:
	no macro.
Unit <xldelay_4> synthesized.

Synthesizing Unit <synth_reg_5>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 1
        latency = 3
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_5> synthesized.

Synthesizing Unit <srl17e_5>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 1
        latency = 3
    Set property "syn_black_box = true" for instance <reg_array[0].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[0].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[0].fde_used.u2>.
    Summary:
	no macro.
Unit <srl17e_5> synthesized.

Synthesizing Unit <xldelay_5>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 1
        latency = 2
        reg_retiming = 0
    Summary:
	no macro.
Unit <xldelay_5> synthesized.

Synthesizing Unit <synth_reg_6>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 1
        latency = 2
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_6> synthesized.

Synthesizing Unit <srl17e_6>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 1
        latency = 2
    Set property "syn_black_box = true" for instance <reg_array[0].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[0].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[0].fde_used.u2>.
    Summary:
	no macro.
Unit <srl17e_6> synthesized.

Synthesizing Unit <xldelay_6>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 36
        latency = 4
        reg_retiming = 0
    Summary:
	no macro.
Unit <xldelay_6> synthesized.

Synthesizing Unit <synth_reg_7>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 36
        latency = 4
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_7> synthesized.

Synthesizing Unit <srl17e_7>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 36
        latency = 4
    Set property "syn_black_box = true" for instance <reg_array[0].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[0].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[0].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[1].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[1].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[1].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[2].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[2].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[2].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[3].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[3].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[3].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[4].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[4].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[4].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[5].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[5].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[5].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[6].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[6].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[6].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[7].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[7].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[7].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[8].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[8].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[8].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[9].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[9].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[9].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[10].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[10].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[10].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[11].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[11].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[11].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[12].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[12].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[12].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[12].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[13].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[13].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[13].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[13].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[14].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[14].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[14].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[14].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[15].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[15].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[15].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[15].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[16].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[16].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[16].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[16].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[17].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[17].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[17].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[17].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[18].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[18].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[18].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[18].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[19].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[19].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[19].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[19].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[20].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[20].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[20].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[20].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[21].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[21].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[21].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[21].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[22].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[22].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[22].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[22].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[23].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[23].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[23].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[23].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[24].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[24].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[24].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[24].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[25].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[25].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[25].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[25].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[26].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[26].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[26].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[26].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[27].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[27].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[27].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[27].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[28].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[28].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[28].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[28].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[29].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[29].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[29].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[29].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[30].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[30].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[30].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[30].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[31].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[31].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[31].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[31].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[32].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[32].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[32].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[32].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[33].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[33].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[33].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[33].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[34].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[34].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[34].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[34].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[35].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[35].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[35].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[35].fde_used.u2>.
    Summary:
	no macro.
Unit <srl17e_7> synthesized.

Synthesizing Unit <mux_fca786f2ff>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 36-bit register for signal <pipe_16_22(0)>.
    Summary:
	inferred  36 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mux_fca786f2ff> synthesized.

Synthesizing Unit <relational_8434199730>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <op_mem_32_22>.
    Found 11-bit comparator greater for signal <result_18_3_rel> created at line 11405
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <relational_8434199730> synthesized.

Synthesizing Unit <relational_2147430058>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 11-bit comparator equal for signal <result_12_3_rel> created at line 11565
    Summary:
	inferred   1 Comparator(s).
Unit <relational_2147430058> synthesized.

Synthesizing Unit <reorder_even_entity_460623e8e4>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <reorder_even_entity_460623e8e4> synthesized.

Synthesizing Unit <xlspram_2>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        core_name0 = "bmg_33_55f78a064571c9b0"
        c_width = 36
        c_address_width = 10
        latency = 2
    Set property "syn_black_box = true" for instance <comp1.core_instance1>.
    Set property "fpga_dont_touch = true" for instance <comp1.core_instance1>.
WARNING:Xst:647 - Input <rst<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlspram_2> synthesized.

Synthesizing Unit <xlcounter_limit_2>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        core_name0 = "cntr_11_0_b0b0893123e728ad"
        op_width = 11
        op_arith = 1
        cnt_63_48 = 0
        cnt_47_32 = 0
        cnt_31_16 = 0
        cnt_15_0 = 2047
        count_limited = 0
    Set property "syn_black_box = true" for instance <comp1.core_instance1>.
    Set property "fpga_dont_touch = true" for instance <comp1.core_instance1>.
WARNING:Xst:647 - Input <up<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_limit_2> synthesized.

Synthesizing Unit <delay_0f6b6badfe>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <delay_0f6b6badfe> synthesized.

Synthesizing Unit <delay_21355083c1>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <delay_21355083c1> synthesized.

Synthesizing Unit <xlsprom_dist_1>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        core_name0 = "dmg_43_0ab1440d274234e9"
        addr_width = 10
        latency = 0
        c_width = 10
        c_address_width = 10
    Set property "syn_black_box = true" for instance <comp0.core_instance0>.
    Set property "fpga_dont_touch = true" for instance <comp0.core_instance0>.
WARNING:Xst:647 - Input <en<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlsprom_dist_1> synthesized.

Synthesizing Unit <mux_bdc1db9d7e>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 10-bit register for signal <pipe_16_22(0)>.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mux_bdc1db9d7e> synthesized.

Synthesizing Unit <logical_aacf6e1b0e>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <logical_aacf6e1b0e> synthesized.

Synthesizing Unit <xlslice_7>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        new_msb = 10
        new_lsb = 10
        x_width = 11
        y_width = 1
WARNING:Xst:647 - Input <x<9:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_7> synthesized.

Synthesizing Unit <xlslice_8>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        new_msb = 9
        new_lsb = 0
        x_width = 11
        y_width = 10
WARNING:Xst:647 - Input <x<10:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_8> synthesized.

Synthesizing Unit <sync_delay_en_entity_3b03e1cdc8>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <sync_delay_en_entity_3b03e1cdc8> synthesized.

Synthesizing Unit <constant_118598964d>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_118598964d> synthesized.

Synthesizing Unit <xlcounter_free_2>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        core_name0 = "cntr_11_0_b1551b128b7cb927"
        op_width = 11
        op_arith = 1
    Set property "syn_black_box = true" for instance <comp1.core_instance1>.
    Set property "fpga_dont_touch = true" for instance <comp1.core_instance1>.
WARNING:Xst:647 - Input <up<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_free_2> synthesized.

Synthesizing Unit <logical_80f90b97d0>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <logical_80f90b97d0> synthesized.

Synthesizing Unit <mux_1bef4ba0e4>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_1bef4ba0e4> synthesized.

Synthesizing Unit <relational_b4b277ae0f>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 11-bit comparator not equal for signal <n0002> created at line 11592
    Summary:
	inferred   1 Comparator(s).
Unit <relational_b4b277ae0f> synthesized.

Synthesizing Unit <reorder_odd_entity_4df8de304c>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <reorder_odd_entity_4df8de304c> synthesized.

Synthesizing Unit <xlsprom_dist_2>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        core_name0 = "dmg_43_4c2af906a9fb6bfd"
        addr_width = 10
        latency = 0
        c_width = 10
        c_address_width = 10
    Set property "syn_black_box = true" for instance <comp1.core_instance1>.
    Set property "fpga_dont_touch = true" for instance <comp1.core_instance1>.
WARNING:Xst:647 - Input <en<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlsprom_dist_2> synthesized.

Synthesizing Unit <reorder_out_entity_4064314cbf>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <reorder_out_entity_4064314cbf> synthesized.

Synthesizing Unit <xlsprom_dist_3>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        core_name0 = "dmg_43_6295a3007e518f01"
        addr_width = 10
        latency = 0
        c_width = 10
        c_address_width = 10
    Set property "syn_black_box = true" for instance <comp2.core_instance2>.
    Set property "fpga_dont_touch = true" for instance <comp2.core_instance2>.
WARNING:Xst:647 - Input <en<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlsprom_dist_3> synthesized.

Synthesizing Unit <sync_delay_ctr_entity_4ebbfebcd1>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <sync_delay_ctr_entity_4ebbfebcd1> synthesized.

Synthesizing Unit <constant_cb1e8db34a>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_cb1e8db34a> synthesized.

Synthesizing Unit <biplex_core_entity_8ae395e8d4>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <biplex_core_entity_8ae395e8d4> synthesized.

Synthesizing Unit <fft_stage_10_entity_72dc2257d5>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <fft_stage_10_entity_72dc2257d5> synthesized.

Synthesizing Unit <butterfly_direct_entity_81a530b647>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <butterfly_direct_entity_81a530b647> synthesized.

Synthesizing Unit <cadd_entity_a30c3e349a>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
INFO:Xst:3010 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 20497: Output port <acout> of the instance <dsp48e> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 20497: Output port <bcout> of the instance <dsp48e> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 20497: Output port <carrycascout> of the instance <dsp48e> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 20497: Output port <carryout> of the instance <dsp48e> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 20497: Output port <multsignout> of the instance <dsp48e> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 20497: Output port <overflow> of the instance <dsp48e> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 20497: Output port <patternbdetect> of the instance <dsp48e> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 20497: Output port <patterndetect> of the instance <dsp48e> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 20497: Output port <pcout> of the instance <dsp48e> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 20497: Output port <underflow> of the instance <dsp48e> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <cadd_entity_a30c3e349a> synthesized.

Synthesizing Unit <xlconvert_3>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        din_width = 24
        din_bin_pt = 19
        din_arith = 2
        dout_width = 23
        dout_bin_pt = 19
        dout_arith = 2
        bool_conversion = 0
        latency = 0
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlconvert_3> synthesized.

Synthesizing Unit <convert_func_call_3>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        din_width = 24
        din_bin_pt = 19
        din_arith = 2
        dout_width = 23
        dout_bin_pt = 19
        dout_arith = 2
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <din<23:23>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <convert_func_call_3> synthesized.

Synthesizing Unit <xlconvert_4>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        din_width = 18
        din_bin_pt = 17
        din_arith = 2
        dout_width = 24
        dout_bin_pt = 19
        dout_arith = 2
        bool_conversion = 0
        latency = 0
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlconvert_4> synthesized.

Synthesizing Unit <convert_func_call_4>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        din_width = 18
        din_bin_pt = 17
        din_arith = 2
        dout_width = 24
        dout_bin_pt = 19
        dout_arith = 2
        quantization = 1
        overflow = 1
    Summary:
	no macro.
Unit <convert_func_call_4> synthesized.

Synthesizing Unit <xlconvert_5>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        din_width = 22
        din_bin_pt = 19
        din_arith = 2
        dout_width = 24
        dout_bin_pt = 19
        dout_arith = 2
        bool_conversion = 0
        latency = 0
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlconvert_5> synthesized.

Synthesizing Unit <convert_func_call_5>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        din_width = 22
        din_bin_pt = 19
        din_arith = 2
        dout_width = 24
        dout_bin_pt = 19
        dout_arith = 2
        quantization = 1
        overflow = 1
    Summary:
	no macro.
Unit <convert_func_call_5> synthesized.

Synthesizing Unit <convert_of0_entity_e8d41a84a9>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <convert_of0_entity_e8d41a84a9> synthesized.

Synthesizing Unit <logical_f5b5b4645f>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <latency_pipe_5_26>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <logical_f5b5b4645f> synthesized.

Synthesizing Unit <convert_entity_95d367e6da>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <convert_entity_95d367e6da> synthesized.

Synthesizing Unit <addsub_345b760935>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
INFO:Xst:3010 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 12630: Output port <o> of the instance <prev_mode_93_22_reg_inst> is unconnected or connected to loadless signal.
    Found 18-bit register for signal <op_mem_91_20(1)>.
    Found 18-bit register for signal <op_mem_91_20(0)>.
    Found 26-bit adder for signal <internal_s_69_5_addsub> created at line 12644.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  36 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <addsub_345b760935> synthesized.

Synthesizing Unit <synth_reg_w_init>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 3
        init_index = 2
        init_value = "010"
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init> synthesized.

Synthesizing Unit <single_reg_w_init>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 3
        init_index = 2
        init_value = "010"
    Set property "syn_black_box = true" for instance <fd_prim_array[0].bit_is_0.fdre_comp>.
    Set property "fpga_dont_touch = true" for instance <fd_prim_array[0].bit_is_0.fdre_comp>.
    Set property "syn_black_box = true" for instance <fd_prim_array[1].bit_is_1.fdse_comp>.
    Set property "fpga_dont_touch = true" for instance <fd_prim_array[1].bit_is_1.fdse_comp>.
    Set property "syn_black_box = true" for instance <fd_prim_array[2].bit_is_0.fdre_comp>.
    Set property "fpga_dont_touch = true" for instance <fd_prim_array[2].bit_is_0.fdre_comp>.
    Summary:
	no macro.
Unit <single_reg_w_init> synthesized.

Synthesizing Unit <constant_9a2c97cce5>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_9a2c97cce5> synthesized.

Synthesizing Unit <xlslice_9>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        new_msb = 23
        new_lsb = 23
        x_width = 24
        y_width = 1
WARNING:Xst:647 - Input <x<22:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_9> synthesized.

Synthesizing Unit <concat_f133931c1f>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_f133931c1f> synthesized.

Synthesizing Unit <reinterpret_60ea556961>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_60ea556961> synthesized.

Synthesizing Unit <reinterpret_299ca43e25>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_299ca43e25> synthesized.

Synthesizing Unit <logical_9d76333483>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
Unit <logical_9d76333483> synthesized.

Synthesizing Unit <inverter_e5b38cca3b>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <inverter_e5b38cca3b> synthesized.

Synthesizing Unit <xlslice_10>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        new_msb = 22
        new_lsb = 22
        x_width = 24
        y_width = 1
WARNING:Xst:647 - Input <x<23:23>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<21:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_10> synthesized.

Synthesizing Unit <xlslice_11>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        new_msb = 21
        new_lsb = 21
        x_width = 24
        y_width = 1
WARNING:Xst:647 - Input <x<23:22>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<20:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_11> synthesized.

Synthesizing Unit <xlslice_12>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        new_msb = 20
        new_lsb = 20
        x_width = 24
        y_width = 1
WARNING:Xst:647 - Input <x<23:21>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<19:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_12> synthesized.

Synthesizing Unit <csub_entity_40bf8504b3>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
INFO:Xst:3010 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 21216: Output port <acout> of the instance <dsp48e> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 21216: Output port <bcout> of the instance <dsp48e> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 21216: Output port <carrycascout> of the instance <dsp48e> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 21216: Output port <carryout> of the instance <dsp48e> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 21216: Output port <multsignout> of the instance <dsp48e> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 21216: Output port <overflow> of the instance <dsp48e> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 21216: Output port <patternbdetect> of the instance <dsp48e> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 21216: Output port <patterndetect> of the instance <dsp48e> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 21216: Output port <pcout> of the instance <dsp48e> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 21216: Output port <underflow> of the instance <dsp48e> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <csub_entity_40bf8504b3> synthesized.

Synthesizing Unit <logical_a6d07705dd>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <logical_a6d07705dd> synthesized.

Synthesizing Unit <mux_f1f44b96f0>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 24-bit register for signal <pipe_16_22(1)>.
    Found 24-bit register for signal <pipe_16_22(0)>.
    Summary:
	inferred  48 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mux_f1f44b96f0> synthesized.

Synthesizing Unit <scale_e5d0b4a1ec>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <scale_e5d0b4a1ec> synthesized.

Synthesizing Unit <delay_aab7b18c27>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <op_mem_20_24>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <delay_aab7b18c27> synthesized.

Synthesizing Unit <twiddle_general_4mult_entity_c57159bed8>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <twiddle_general_4mult_entity_c57159bed8> synthesized.

Synthesizing Unit <addsub_be8c56327e>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
INFO:Xst:3010 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 13428: Output port <o> of the instance <prev_mode_93_22_reg_inst> is unconnected or connected to loadless signal.
    Found 37-bit register for signal <op_mem_91_20(1)>.
    Found 37-bit register for signal <op_mem_91_20(0)>.
    Found 37-bit subtractor for signal <internal_s_71_5_addsub>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  74 D-type flip-flop(s).
Unit <addsub_be8c56327e> synthesized.

Synthesizing Unit <addsub_eb2273ac28>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
INFO:Xst:3010 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 13524: Output port <o> of the instance <prev_mode_93_22_reg_inst> is unconnected or connected to loadless signal.
    Found 37-bit register for signal <op_mem_91_20(1)>.
    Found 37-bit register for signal <op_mem_91_20(0)>.
    Found 37-bit adder for signal <internal_s_69_5_addsub> created at line 13538.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  74 D-type flip-flop(s).
Unit <addsub_eb2273ac28> synthesized.

Synthesizing Unit <c_to_ri2_entity_a8ba85d412>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <c_to_ri2_entity_a8ba85d412> synthesized.

Synthesizing Unit <coeff_gen_entity_75c0399973>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <coeff_gen_entity_75c0399973> synthesized.

Synthesizing Unit <xlcounter_free_3>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        core_name0 = "cntr_11_0_8e7b9e3e5e7c443c"
        op_width = 10
        op_arith = 1
    Set property "syn_black_box = true" for instance <comp2.core_instance2>.
    Set property "fpga_dont_touch = true" for instance <comp2.core_instance2>.
WARNING:Xst:647 - Input <up<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <din<9:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_free_3> synthesized.

Synthesizing Unit <ri_to_c_entity_d583ef145a>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <ri_to_c_entity_d583ef145a> synthesized.

Synthesizing Unit <xlsprom_1>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        core_name0 = "bmg_33_7cf121805e7572cc"
        c_width = 18
        c_address_width = 9
        latency = 2
    Set property "syn_black_box = true" for instance <comp0.core_instance0>.
    Set property "fpga_dont_touch = true" for instance <comp0.core_instance0>.
WARNING:Xst:647 - Input <rst<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlsprom_1> synthesized.

Synthesizing Unit <xlsprom_2>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        core_name0 = "bmg_33_452a0977f97e6048"
        c_width = 18
        c_address_width = 9
        latency = 2
    Set property "syn_black_box = true" for instance <comp1.core_instance1>.
    Set property "fpga_dont_touch = true" for instance <comp1.core_instance1>.
WARNING:Xst:647 - Input <rst<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlsprom_2> synthesized.

Synthesizing Unit <xlslice_13>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        new_msb = 9
        new_lsb = 1
        x_width = 10
        y_width = 9
WARNING:Xst:647 - Input <x<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_13> synthesized.

Synthesizing Unit <xlconvert_pipeline_2>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        din_width = 37
        din_bin_pt = 33
        din_arith = 2
        dout_width = 22
        dout_bin_pt = 19
        dout_arith = 2
        bool_conversion = 0
        latency = 2
        quantization = 2
        overflow = 2
    Summary:
	no macro.
Unit <xlconvert_pipeline_2> synthesized.

Synthesizing Unit <convert_pipeline_2>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        old_width = 37
        old_bin_pt = 33
        old_arith = 2
        new_width = 22
        new_bin_pt = 19
        new_arith = 2
        quantization = 2
        overflow = 2
        latency = 2
    Found 25-bit adder for signal <quantized_result_in> created at line 7481.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 Multiplexer(s).
Unit <convert_pipeline_2> synthesized.

Synthesizing Unit <synth_reg_8>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 25
        latency = 1
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_8> synthesized.

Synthesizing Unit <srl17e_8>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 25
        latency = 1
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[0].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[1].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[2].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[3].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[4].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[5].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[6].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[7].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[8].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[9].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[10].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[11].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[12].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[12].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[13].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[13].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[14].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[14].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[15].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[15].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[16].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[16].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[17].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[17].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[18].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[18].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[19].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[19].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[20].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[20].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[21].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[21].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[22].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[22].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[23].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[23].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[24].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[24].fde_used.u2>.
    Summary:
	no macro.
Unit <srl17e_8> synthesized.

Synthesizing Unit <synth_reg_9>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 22
        latency = 1
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_9> synthesized.

Synthesizing Unit <srl17e_9>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 22
        latency = 1
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[0].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[1].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[2].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[3].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[4].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[5].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[6].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[7].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[8].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[9].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[10].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[11].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[12].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[12].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[13].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[13].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[14].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[14].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[15].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[15].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[16].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[16].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[17].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[17].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[18].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[18].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[19].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[19].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[20].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[20].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[21].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[21].fde_used.u2>.
    Summary:
	no macro.
Unit <srl17e_9> synthesized.

Synthesizing Unit <xldelay_7>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 36
        latency = 9
        reg_retiming = 0
    Summary:
	no macro.
Unit <xldelay_7> synthesized.

Synthesizing Unit <synth_reg_10>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 36
        latency = 9
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_10> synthesized.

Synthesizing Unit <srl17e_10>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 36
        latency = 9
    Set property "syn_black_box = true" for instance <reg_array[0].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[0].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[0].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[1].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[1].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[1].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[2].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[2].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[2].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[3].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[3].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[3].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[4].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[4].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[4].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[5].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[5].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[5].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[6].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[6].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[6].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[7].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[7].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[7].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[8].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[8].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[8].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[9].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[9].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[9].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[10].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[10].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[10].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[11].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[11].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[11].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[12].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[12].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[12].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[12].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[13].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[13].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[13].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[13].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[14].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[14].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[14].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[14].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[15].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[15].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[15].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[15].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[16].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[16].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[16].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[16].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[17].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[17].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[17].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[17].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[18].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[18].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[18].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[18].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[19].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[19].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[19].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[19].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[20].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[20].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[20].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[20].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[21].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[21].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[21].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[21].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[22].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[22].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[22].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[22].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[23].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[23].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[23].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[23].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[24].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[24].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[24].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[24].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[25].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[25].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[25].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[25].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[26].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[26].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[26].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[26].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[27].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[27].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[27].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[27].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[28].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[28].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[28].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[28].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[29].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[29].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[29].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[29].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[30].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[30].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[30].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[30].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[31].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[31].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[31].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[31].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[32].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[32].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[32].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[32].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[33].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[33].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[33].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[33].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[34].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[34].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[34].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[34].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[35].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[35].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[35].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[35].fde_used.u2>.
    Summary:
	no macro.
Unit <srl17e_10> synthesized.

Synthesizing Unit <delay_4b00a70dea>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 36-bit register for signal <op_mem_20_24(1)>.
    Found 36-bit register for signal <op_mem_20_24(2)>.
    Found 36-bit register for signal <op_mem_20_24(0)>.
    Summary:
	inferred 108 D-type flip-flop(s).
Unit <delay_4b00a70dea> synthesized.

Synthesizing Unit <xldelay_8>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 1
        latency = 9
        reg_retiming = 0
    Summary:
	no macro.
Unit <xldelay_8> synthesized.

Synthesizing Unit <synth_reg_11>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 1
        latency = 9
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_11> synthesized.

Synthesizing Unit <srl17e_11>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 1
        latency = 9
    Set property "syn_black_box = true" for instance <reg_array[0].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[0].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[0].fde_used.u2>.
    Summary:
	no macro.
Unit <srl17e_11> synthesized.

Synthesizing Unit <mult_f295e5f0f2>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 36-bit register for signal <op_mem_65_20(1)>.
    Found 36-bit register for signal <op_mem_65_20(0)>.
    Found 18x18-bit multiplier for signal <mult_46_56> created at line 13637.
    Summary:
	inferred   1 Multiplier(s).
	inferred  72 D-type flip-flop(s).
Unit <mult_f295e5f0f2> synthesized.

Synthesizing Unit <xlcounter_free_4>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        core_name0 = "cntr_11_0_f08089209e1feefd"
        op_width = 2
        op_arith = 1
    Set property "syn_black_box = true" for instance <comp4.core_instance4>.
    Set property "fpga_dont_touch = true" for instance <comp4.core_instance4>.
WARNING:Xst:647 - Input <up<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <din<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_free_4> synthesized.

Synthesizing Unit <delay_b_entity_45e7299adc>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <delay_b_entity_45e7299adc> synthesized.

Synthesizing Unit <xldelay_9>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 36
        latency = 2
        reg_retiming = 0
    Summary:
	no macro.
Unit <xldelay_9> synthesized.

Synthesizing Unit <synth_reg_12>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 36
        latency = 2
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_12> synthesized.

Synthesizing Unit <srl17e_12>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 36
        latency = 2
    Set property "syn_black_box = true" for instance <reg_array[0].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[0].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[0].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[1].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[1].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[1].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[2].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[2].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[2].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[3].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[3].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[3].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[4].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[4].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[4].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[5].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[5].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[5].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[6].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[6].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[6].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[7].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[7].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[7].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[8].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[8].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[8].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[9].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[9].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[9].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[10].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[10].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[10].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[11].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[11].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[11].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[12].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[12].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[12].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[12].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[13].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[13].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[13].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[13].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[14].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[14].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[14].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[14].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[15].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[15].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[15].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[15].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[16].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[16].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[16].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[16].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[17].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[17].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[17].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[17].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[18].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[18].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[18].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[18].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[19].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[19].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[19].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[19].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[20].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[20].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[20].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[20].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[21].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[21].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[21].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[21].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[22].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[22].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[22].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[22].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[23].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[23].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[23].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[23].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[24].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[24].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[24].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[24].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[25].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[25].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[25].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[25].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[26].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[26].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[26].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[26].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[27].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[27].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[27].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[27].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[28].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[28].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[28].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[28].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[29].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[29].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[29].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[29].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[30].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[30].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[30].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[30].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[31].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[31].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[31].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[31].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[32].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[32].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[32].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[32].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[33].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[33].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[33].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[33].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[34].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[34].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[34].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[34].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[35].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[35].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[35].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[35].fde_used.u2>.
    Summary:
	no macro.
Unit <srl17e_12> synthesized.

Synthesizing Unit <logical_444d3f5046>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <latency_pipe_5_26>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <logical_444d3f5046> synthesized.

Synthesizing Unit <mux_4bb6f691f7>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 36-bit register for signal <pipe_16_22(0)>.
    Summary:
	inferred  36 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mux_4bb6f691f7> synthesized.

Synthesizing Unit <xlslice_14>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        new_msb = 9
        new_lsb = 9
        x_width = 16
        y_width = 1
WARNING:Xst:647 - Input <x<15:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<8:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_14> synthesized.

Synthesizing Unit <xlslice_15>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        new_msb = 1
        new_lsb = 1
        x_width = 2
        y_width = 1
WARNING:Xst:647 - Input <x<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_15> synthesized.

Synthesizing Unit <sync_delay_entity_c18f0e3adc>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <sync_delay_entity_c18f0e3adc> synthesized.

Synthesizing Unit <constant_cda50df78a>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_cda50df78a> synthesized.

Synthesizing Unit <constant_e8ddc079e9>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_e8ddc079e9> synthesized.

Synthesizing Unit <constant_a7e2bb9e12>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_a7e2bb9e12> synthesized.

Synthesizing Unit <xlcounter_free_5>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        core_name0 = "cntr_11_0_543058c16dc96a58"
        op_width = 2
        op_arith = 1
    Set property "syn_black_box = true" for instance <comp3.core_instance3>.
    Set property "fpga_dont_touch = true" for instance <comp3.core_instance3>.
WARNING:Xst:647 - Input <up<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_free_5> synthesized.

Synthesizing Unit <relational_5f1eb17108>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit comparator equal for signal <result_12_3_rel> created at line 13809
    Summary:
	inferred   1 Comparator(s).
Unit <relational_5f1eb17108> synthesized.

Synthesizing Unit <relational_f9928864ea>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit comparator not equal for signal <n0002> created at line 13836
    Summary:
	inferred   1 Comparator(s).
Unit <relational_f9928864ea> synthesized.

Synthesizing Unit <fft_stage_11_entity_d3821cb612>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <fft_stage_11_entity_d3821cb612> synthesized.

Synthesizing Unit <butterfly_direct_entity_76bf28a71a>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <butterfly_direct_entity_76bf28a71a> synthesized.

Synthesizing Unit <twiddle_general_4mult_entity_9e07b8cde9>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <twiddle_general_4mult_entity_9e07b8cde9> synthesized.

Synthesizing Unit <coeff_gen_entity_4b96977f3d>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <coeff_gen_entity_4b96977f3d> synthesized.

Synthesizing Unit <xlsprom_3>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        core_name0 = "bmg_33_38a64c7a551bb977"
        c_width = 18
        c_address_width = 10
        latency = 2
    Set property "syn_black_box = true" for instance <comp2.core_instance2>.
    Set property "fpga_dont_touch = true" for instance <comp2.core_instance2>.
WARNING:Xst:647 - Input <rst<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlsprom_3> synthesized.

Synthesizing Unit <xlsprom_4>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        core_name0 = "bmg_33_f08ed8d923017290"
        c_width = 18
        c_address_width = 10
        latency = 2
    Set property "syn_black_box = true" for instance <comp3.core_instance3>.
    Set property "fpga_dont_touch = true" for instance <comp3.core_instance3>.
WARNING:Xst:647 - Input <rst<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlsprom_4> synthesized.

Synthesizing Unit <xlslice_16>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        new_msb = 9
        new_lsb = 0
        x_width = 10
        y_width = 10
    Summary:
	no macro.
Unit <xlslice_16> synthesized.

Synthesizing Unit <counter_223a0f3237>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <count_reg_20_23>.
    Found 1-bit adder for signal <n0007(0)> created at line 13872.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 D-type flip-flop(s).
Unit <counter_223a0f3237> synthesized.

Synthesizing Unit <delay_b_entity_b672f275c5>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <delay_b_entity_b672f275c5> synthesized.

Synthesizing Unit <xlslice_17>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        new_msb = 10
        new_lsb = 10
        x_width = 16
        y_width = 1
WARNING:Xst:647 - Input <x<15:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<9:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_17> synthesized.

Synthesizing Unit <xlslice_18>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        new_msb = 0
        new_lsb = 0
        x_width = 1
        y_width = 1
    Summary:
	no macro.
Unit <xlslice_18> synthesized.

Synthesizing Unit <sync_delay_entity_dbb9459733>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <sync_delay_entity_dbb9459733> synthesized.

Synthesizing Unit <fft_stage_1_entity_31f6aa536b>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <fft_stage_1_entity_31f6aa536b> synthesized.

Synthesizing Unit <butterfly_direct_entity_792130b4bc>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <butterfly_direct_entity_792130b4bc> synthesized.

Synthesizing Unit <cadd_entity_27e38c959d>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
INFO:Xst:3010 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 18771: Output port <acout> of the instance <dsp48e> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 18771: Output port <bcout> of the instance <dsp48e> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 18771: Output port <carrycascout> of the instance <dsp48e> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 18771: Output port <carryout> of the instance <dsp48e> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 18771: Output port <multsignout> of the instance <dsp48e> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 18771: Output port <overflow> of the instance <dsp48e> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 18771: Output port <patternbdetect> of the instance <dsp48e> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 18771: Output port <patterndetect> of the instance <dsp48e> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 18771: Output port <pcout> of the instance <dsp48e> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 18771: Output port <underflow> of the instance <dsp48e> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <cadd_entity_27e38c959d> synthesized.

Synthesizing Unit <xlconvert_6>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        din_width = 24
        din_bin_pt = 21
        din_arith = 2
        dout_width = 19
        dout_bin_pt = 17
        dout_arith = 2
        bool_conversion = 0
        latency = 0
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlconvert_6> synthesized.

Synthesizing Unit <convert_func_call_6>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        din_width = 24
        din_bin_pt = 21
        din_arith = 2
        dout_width = 19
        dout_bin_pt = 17
        dout_arith = 2
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <din<23:23>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <din<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <convert_func_call_6> synthesized.

Synthesizing Unit <xlconvert_7>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        din_width = 18
        din_bin_pt = 17
        din_arith = 2
        dout_width = 24
        dout_bin_pt = 21
        dout_arith = 2
        bool_conversion = 0
        latency = 0
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlconvert_7> synthesized.

Synthesizing Unit <convert_func_call_7>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        din_width = 18
        din_bin_pt = 17
        din_arith = 2
        dout_width = 24
        dout_bin_pt = 21
        dout_arith = 2
        quantization = 1
        overflow = 1
    Summary:
	no macro.
Unit <convert_func_call_7> synthesized.

Synthesizing Unit <convert_of0_entity_faf530fa35>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <convert_of0_entity_faf530fa35> synthesized.

Synthesizing Unit <logical_89dc141487>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <latency_pipe_5_26>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <logical_89dc141487> synthesized.

Synthesizing Unit <convert_entity_ee5a2f6e39>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <convert_entity_ee5a2f6e39> synthesized.

Synthesizing Unit <addsub_1d1efe3b71>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
INFO:Xst:3010 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 12069: Output port <o> of the instance <prev_mode_93_22_reg_inst> is unconnected or connected to loadless signal.
    Found 18-bit register for signal <op_mem_91_20(1)>.
    Found 18-bit register for signal <op_mem_91_20(0)>.
    Found 22-bit adder for signal <internal_s_69_5_addsub> created at line 12083.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  36 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <addsub_1d1efe3b71> synthesized.

Synthesizing Unit <constant_4709ea49b5>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_4709ea49b5> synthesized.

Synthesizing Unit <xlslice_19>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        new_msb = 19
        new_lsb = 19
        x_width = 20
        y_width = 1
WARNING:Xst:647 - Input <x<18:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_19> synthesized.

Synthesizing Unit <concat_c615d93998>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_c615d93998> synthesized.

Synthesizing Unit <reinterpret_d357e69fa3>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_d357e69fa3> synthesized.

Synthesizing Unit <reinterpret_d2180c9169>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_d2180c9169> synthesized.

Synthesizing Unit <reinterpret_4a8cbc85ce>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_4a8cbc85ce> synthesized.

Synthesizing Unit <xlslice_20>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        new_msb = 18
        new_lsb = 18
        x_width = 20
        y_width = 1
WARNING:Xst:647 - Input <x<19:19>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<17:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_20> synthesized.

Synthesizing Unit <csub_entity_bee9b13ff2>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
INFO:Xst:3010 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 19440: Output port <acout> of the instance <dsp48e> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 19440: Output port <bcout> of the instance <dsp48e> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 19440: Output port <carrycascout> of the instance <dsp48e> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 19440: Output port <carryout> of the instance <dsp48e> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 19440: Output port <multsignout> of the instance <dsp48e> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 19440: Output port <overflow> of the instance <dsp48e> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 19440: Output port <patternbdetect> of the instance <dsp48e> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 19440: Output port <patterndetect> of the instance <dsp48e> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 19440: Output port <pcout> of the instance <dsp48e> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 19440: Output port <underflow> of the instance <dsp48e> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <csub_entity_bee9b13ff2> synthesized.

Synthesizing Unit <mux_28159dbdb9>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 20-bit register for signal <pipe_16_22(1)>.
    Found 20-bit register for signal <pipe_16_22(0)>.
    Summary:
	inferred  40 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mux_28159dbdb9> synthesized.

Synthesizing Unit <twiddle_pass_through_entity_5d7bae4984>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <twiddle_pass_through_entity_5d7bae4984> synthesized.

Synthesizing Unit <xlslice_21>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        new_msb = 0
        new_lsb = 0
        x_width = 16
        y_width = 1
WARNING:Xst:647 - Input <x<15:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_21> synthesized.

Synthesizing Unit <sync_delay_entity_2cbc398b43>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <sync_delay_entity_2cbc398b43> synthesized.

Synthesizing Unit <fft_stage_2_entity_b72ac4daf5>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <fft_stage_2_entity_b72ac4daf5> synthesized.

Synthesizing Unit <butterfly_direct_entity_5acb48a614>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <butterfly_direct_entity_5acb48a614> synthesized.

Synthesizing Unit <twiddle_stage_2_entity_751968b975>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <twiddle_stage_2_entity_751968b975> synthesized.

Synthesizing Unit <xlconvert_pipeline_3>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        din_width = 19
        din_bin_pt = 17
        din_arith = 2
        dout_width = 18
        dout_bin_pt = 17
        dout_arith = 2
        bool_conversion = 0
        latency = 2
        quantization = 1
        overflow = 2
    Summary:
	no macro.
Unit <xlconvert_pipeline_3> synthesized.

Synthesizing Unit <convert_pipeline_3>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        old_width = 19
        old_bin_pt = 17
        old_arith = 2
        new_width = 18
        new_bin_pt = 17
        new_arith = 2
        quantization = 1
        overflow = 2
        latency = 2
    Summary:
	inferred   3 Multiplexer(s).
Unit <convert_pipeline_3> synthesized.

Synthesizing Unit <synth_reg_13>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 21
        latency = 1
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_13> synthesized.

Synthesizing Unit <srl17e_13>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 21
        latency = 1
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[0].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[1].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[2].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[3].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[4].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[5].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[6].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[7].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[8].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[9].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[10].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[11].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[12].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[12].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[13].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[13].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[14].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[14].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[15].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[15].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[16].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[16].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[17].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[17].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[18].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[18].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[19].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[19].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[20].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[20].fde_used.u2>.
    Summary:
	no macro.
Unit <srl17e_13> synthesized.

Synthesizing Unit <counter_61242a554d>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 10-bit register for signal <count_reg_20_23>.
    Found 10-bit adder for signal <n0007> created at line 13927.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
Unit <counter_61242a554d> synthesized.

Synthesizing Unit <delay_47d75ae775>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 18-bit register for signal <op_mem_20_24(1)>.
    Found 18-bit register for signal <op_mem_20_24(2)>.
    Found 18-bit register for signal <op_mem_20_24(3)>.
    Found 18-bit register for signal <op_mem_20_24(4)>.
    Found 18-bit register for signal <op_mem_20_24(5)>.
    Found 18-bit register for signal <op_mem_20_24(6)>.
    Found 18-bit register for signal <op_mem_20_24(7)>.
    Found 18-bit register for signal <op_mem_20_24(8)>.
    Found 18-bit register for signal <op_mem_20_24(0)>.
    Summary:
	inferred 162 D-type flip-flop(s).
Unit <delay_47d75ae775> synthesized.

Synthesizing Unit <delay_43bd805056>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <op_mem_20_24(1)>.
    Found 1-bit register for signal <op_mem_20_24(2)>.
    Found 1-bit register for signal <op_mem_20_24(3)>.
    Found 1-bit register for signal <op_mem_20_24(4)>.
    Found 1-bit register for signal <op_mem_20_24(0)>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <delay_43bd805056> synthesized.

Synthesizing Unit <delay_c462a80bee>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 18-bit register for signal <op_mem_20_24(1)>.
    Found 18-bit register for signal <op_mem_20_24(2)>.
    Found 18-bit register for signal <op_mem_20_24(3)>.
    Found 18-bit register for signal <op_mem_20_24(4)>.
    Found 18-bit register for signal <op_mem_20_24(0)>.
    Summary:
	inferred  90 D-type flip-flop(s).
Unit <delay_c462a80bee> synthesized.

Synthesizing Unit <delay_328e8ebbb5>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 18-bit register for signal <op_mem_20_24(1)>.
    Found 18-bit register for signal <op_mem_20_24(2)>.
    Found 18-bit register for signal <op_mem_20_24(0)>.
    Summary:
	inferred  54 D-type flip-flop(s).
Unit <delay_328e8ebbb5> synthesized.

Synthesizing Unit <delay_23d71a76f2>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <op_mem_20_24>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <delay_23d71a76f2> synthesized.

Synthesizing Unit <mux_621a1c5abf>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 18-bit register for signal <pipe_16_22(1)>.
    Found 18-bit register for signal <pipe_16_22(2)>.
    Found 18-bit register for signal <pipe_16_22(3)>.
    Found 18-bit register for signal <pipe_16_22(4)>.
    Found 18-bit register for signal <pipe_16_22(5)>.
    Found 18-bit register for signal <pipe_16_22(0)>.
    Summary:
	inferred 108 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mux_621a1c5abf> synthesized.

Synthesizing Unit <mux_181e58d842>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 18-bit register for signal <pipe_16_22(0)>.
    Summary:
	inferred  18 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mux_181e58d842> synthesized.

Synthesizing Unit <negate_e1a9d1ade1>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 19-bit register for signal <op_mem_42_20(0)>.
    Found 19-bit subtractor for signal <internal_ip_30_1_neg>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
Unit <negate_e1a9d1ade1> synthesized.

Synthesizing Unit <xlslice_22>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        new_msb = 9
        new_lsb = 9
        x_width = 10
        y_width = 1
WARNING:Xst:647 - Input <x<8:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_22> synthesized.

Synthesizing Unit <delay_b_entity_3c3c50923a>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <delay_b_entity_3c3c50923a> synthesized.

Synthesizing Unit <xlcounter_limit_3>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        core_name0 = "cntr_11_0_1eb1abd277b5ed91"
        op_width = 9
        op_arith = 1
        cnt_63_48 = 0
        cnt_47_32 = 0
        cnt_31_16 = 0
        cnt_15_0 = 508
        count_limited = 1
    Set property "syn_black_box = true" for instance <comp2.core_instance2>.
    Set property "fpga_dont_touch = true" for instance <comp2.core_instance2>.
WARNING:Xst:647 - Input <up<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_limit_3> synthesized.

Synthesizing Unit <xlspram_3>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        core_name0 = "bmg_33_859211ccdc87ea54"
        c_width = 36
        c_address_width = 9
        latency = 2
    Set property "syn_black_box = true" for instance <comp2.core_instance2>.
    Set property "fpga_dont_touch = true" for instance <comp2.core_instance2>.
WARNING:Xst:647 - Input <rst<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlspram_3> synthesized.

Synthesizing Unit <xlslice_23>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        new_msb = 1
        new_lsb = 1
        x_width = 16
        y_width = 1
WARNING:Xst:647 - Input <x<15:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_23> synthesized.

Synthesizing Unit <sync_delay_entity_2b91449130>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <sync_delay_entity_2b91449130> synthesized.

Synthesizing Unit <constant_498bc68c14>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_498bc68c14> synthesized.

Synthesizing Unit <constant_fbc2f0cce1>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_fbc2f0cce1> synthesized.

Synthesizing Unit <constant_f1ac4bddff>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_f1ac4bddff> synthesized.

Synthesizing Unit <xlcounter_free_6>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        core_name0 = "cntr_11_0_e0a92afaaa4ca477"
        op_width = 10
        op_arith = 1
    Set property "syn_black_box = true" for instance <comp5.core_instance5>.
    Set property "fpga_dont_touch = true" for instance <comp5.core_instance5>.
WARNING:Xst:647 - Input <up<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_free_6> synthesized.

Synthesizing Unit <relational_0ffd72e037>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 10-bit comparator equal for signal <result_12_3_rel> created at line 14439
    Summary:
	inferred   1 Comparator(s).
Unit <relational_0ffd72e037> synthesized.

Synthesizing Unit <relational_f6702ea2f7>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 10-bit comparator not equal for signal <n0002> created at line 14466
    Summary:
	inferred   1 Comparator(s).
Unit <relational_f6702ea2f7> synthesized.

Synthesizing Unit <fft_stage_3_entity_8fdfdf5ad1>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <fft_stage_3_entity_8fdfdf5ad1> synthesized.

Synthesizing Unit <butterfly_direct_entity_e4b9acb91e>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <butterfly_direct_entity_e4b9acb91e> synthesized.

Synthesizing Unit <twiddle_general_4mult_entity_c55d9e333f>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <twiddle_general_4mult_entity_c55d9e333f> synthesized.

Synthesizing Unit <coeff_gen_entity_474126f870>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <coeff_gen_entity_474126f870> synthesized.

Synthesizing Unit <xlsprom_dist_4>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        core_name0 = "dmg_43_9eb5145f86f85d4c"
        addr_width = 2
        latency = 3
        c_width = 18
        c_address_width = 4
    Set property "syn_black_box = true" for instance <comp3.core_instance3>.
    Set property "fpga_dont_touch = true" for instance <comp3.core_instance3>.
    Summary:
	no macro.
Unit <xlsprom_dist_4> synthesized.

Synthesizing Unit <synth_reg_14>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 18
        latency = 2
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_14> synthesized.

Synthesizing Unit <srl17e_14>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 18
        latency = 2
    Set property "syn_black_box = true" for instance <reg_array[0].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[0].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[0].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[1].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[1].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[1].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[2].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[2].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[2].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[3].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[3].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[3].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[4].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[4].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[4].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[5].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[5].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[5].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[6].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[6].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[6].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[7].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[7].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[7].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[8].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[8].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[8].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[9].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[9].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[9].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[10].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[10].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[10].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[11].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[11].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[11].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[12].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[12].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[12].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[12].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[13].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[13].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[13].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[13].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[14].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[14].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[14].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[14].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[15].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[15].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[15].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[15].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[16].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[16].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[16].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[16].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[17].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[17].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[17].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[17].fde_used.u2>.
    Summary:
	no macro.
Unit <srl17e_14> synthesized.

Synthesizing Unit <xlsprom_dist_5>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        core_name0 = "dmg_43_9b60decaec7893b3"
        addr_width = 2
        latency = 3
        c_width = 18
        c_address_width = 4
    Set property "syn_black_box = true" for instance <comp4.core_instance4>.
    Set property "fpga_dont_touch = true" for instance <comp4.core_instance4>.
    Summary:
	no macro.
Unit <xlsprom_dist_5> synthesized.

Synthesizing Unit <xlslice_24>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        new_msb = 9
        new_lsb = 8
        x_width = 10
        y_width = 2
WARNING:Xst:647 - Input <x<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_24> synthesized.

Synthesizing Unit <xlcounter_free_7>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        core_name0 = "cntr_11_0_1eb1abd277b5ed91"
        op_width = 9
        op_arith = 1
    Set property "syn_black_box = true" for instance <comp7.core_instance7>.
    Set property "fpga_dont_touch = true" for instance <comp7.core_instance7>.
WARNING:Xst:647 - Input <up<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <din<8:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_free_7> synthesized.

Synthesizing Unit <delay_b_entity_c748cfc7d8>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <delay_b_entity_c748cfc7d8> synthesized.

Synthesizing Unit <xlcounter_limit_4>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        core_name0 = "cntr_11_0_b6f65511f3ee01d2"
        op_width = 8
        op_arith = 1
        cnt_63_48 = 0
        cnt_47_32 = 0
        cnt_31_16 = 0
        cnt_15_0 = 252
        count_limited = 1
    Set property "syn_black_box = true" for instance <comp3.core_instance3>.
    Set property "fpga_dont_touch = true" for instance <comp3.core_instance3>.
WARNING:Xst:647 - Input <up<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_limit_4> synthesized.

Synthesizing Unit <xlspram_4>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        core_name0 = "bmg_33_2ebc23f2386fc448"
        c_width = 36
        c_address_width = 8
        latency = 2
    Set property "syn_black_box = true" for instance <comp3.core_instance3>.
    Set property "fpga_dont_touch = true" for instance <comp3.core_instance3>.
WARNING:Xst:647 - Input <rst<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlspram_4> synthesized.

Synthesizing Unit <xlslice_25>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        new_msb = 2
        new_lsb = 2
        x_width = 16
        y_width = 1
WARNING:Xst:647 - Input <x<15:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_25> synthesized.

Synthesizing Unit <xlslice_26>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        new_msb = 8
        new_lsb = 8
        x_width = 9
        y_width = 1
WARNING:Xst:647 - Input <x<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_26> synthesized.

Synthesizing Unit <sync_delay_entity_1af74e333f>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <sync_delay_entity_1af74e333f> synthesized.

Synthesizing Unit <constant_fd85eb7067>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_fd85eb7067> synthesized.

Synthesizing Unit <constant_4a391b9a0e>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_4a391b9a0e> synthesized.

Synthesizing Unit <constant_b4ec9de7d1>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_b4ec9de7d1> synthesized.

Synthesizing Unit <xlcounter_free_8>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        core_name0 = "cntr_11_0_2680eac63530f805"
        op_width = 9
        op_arith = 1
    Set property "syn_black_box = true" for instance <comp6.core_instance6>.
    Set property "fpga_dont_touch = true" for instance <comp6.core_instance6>.
WARNING:Xst:647 - Input <up<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_free_8> synthesized.

Synthesizing Unit <relational_6c3ee657fa>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 9-bit comparator equal for signal <result_12_3_rel> created at line 14550
    Summary:
	inferred   1 Comparator(s).
Unit <relational_6c3ee657fa> synthesized.

Synthesizing Unit <relational_78eac2928d>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 9-bit comparator not equal for signal <n0002> created at line 14577
    Summary:
	inferred   1 Comparator(s).
Unit <relational_78eac2928d> synthesized.

Synthesizing Unit <fft_stage_4_entity_4cc3447bc2>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <fft_stage_4_entity_4cc3447bc2> synthesized.

Synthesizing Unit <butterfly_direct_entity_2967faa47a>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <butterfly_direct_entity_2967faa47a> synthesized.

Synthesizing Unit <twiddle_general_4mult_entity_418ad49f3f>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <twiddle_general_4mult_entity_418ad49f3f> synthesized.

Synthesizing Unit <coeff_gen_entity_7dfd74dc47>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <coeff_gen_entity_7dfd74dc47> synthesized.

Synthesizing Unit <xlsprom_5>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        core_name0 = "bmg_33_d14b03a36f18dd46"
        c_width = 18
        c_address_width = 3
        latency = 2
    Set property "syn_black_box = true" for instance <comp4.core_instance4>.
    Set property "fpga_dont_touch = true" for instance <comp4.core_instance4>.
WARNING:Xst:647 - Input <rst<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlsprom_5> synthesized.

Synthesizing Unit <xlsprom_6>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        core_name0 = "bmg_33_32cbeeec23b2f4b8"
        c_width = 18
        c_address_width = 3
        latency = 2
    Set property "syn_black_box = true" for instance <comp5.core_instance5>.
    Set property "fpga_dont_touch = true" for instance <comp5.core_instance5>.
WARNING:Xst:647 - Input <rst<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlsprom_6> synthesized.

Synthesizing Unit <xlslice_27>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        new_msb = 9
        new_lsb = 7
        x_width = 10
        y_width = 3
WARNING:Xst:647 - Input <x<6:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_27> synthesized.

Synthesizing Unit <xlcounter_free_9>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        core_name0 = "cntr_11_0_b6f65511f3ee01d2"
        op_width = 8
        op_arith = 1
    Set property "syn_black_box = true" for instance <comp9.core_instance9>.
    Set property "fpga_dont_touch = true" for instance <comp9.core_instance9>.
WARNING:Xst:647 - Input <up<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <din<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_free_9> synthesized.

Synthesizing Unit <delay_b_entity_b9edcb6bd8>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <delay_b_entity_b9edcb6bd8> synthesized.

Synthesizing Unit <xlcounter_limit_5>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        core_name0 = "cntr_11_0_80e7f1b9487d031c"
        op_width = 7
        op_arith = 1
        cnt_63_48 = 0
        cnt_47_32 = 0
        cnt_31_16 = 0
        cnt_15_0 = 124
        count_limited = 1
    Set property "syn_black_box = true" for instance <comp4.core_instance4>.
    Set property "fpga_dont_touch = true" for instance <comp4.core_instance4>.
WARNING:Xst:647 - Input <up<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_limit_5> synthesized.

Synthesizing Unit <xlspram_5>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        core_name0 = "bmg_33_b7aed820f80ce287"
        c_width = 36
        c_address_width = 7
        latency = 2
    Set property "syn_black_box = true" for instance <comp4.core_instance4>.
    Set property "fpga_dont_touch = true" for instance <comp4.core_instance4>.
WARNING:Xst:647 - Input <rst<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlspram_5> synthesized.

Synthesizing Unit <xlslice_28>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        new_msb = 3
        new_lsb = 3
        x_width = 16
        y_width = 1
WARNING:Xst:647 - Input <x<15:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_28> synthesized.

Synthesizing Unit <xlslice_29>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        new_msb = 7
        new_lsb = 7
        x_width = 8
        y_width = 1
WARNING:Xst:647 - Input <x<6:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_29> synthesized.

Synthesizing Unit <sync_delay_entity_866ef565c7>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <sync_delay_entity_866ef565c7> synthesized.

Synthesizing Unit <constant_91ef1678ca>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_91ef1678ca> synthesized.

Synthesizing Unit <constant_e8aae5d3bb>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_e8aae5d3bb> synthesized.

Synthesizing Unit <constant_b437b02512>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_b437b02512> synthesized.

Synthesizing Unit <xlcounter_free_10>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        core_name0 = "cntr_11_0_238e3cff24df8454"
        op_width = 8
        op_arith = 1
    Set property "syn_black_box = true" for instance <comp8.core_instance8>.
    Set property "fpga_dont_touch = true" for instance <comp8.core_instance8>.
WARNING:Xst:647 - Input <up<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_free_10> synthesized.

Synthesizing Unit <relational_54048c8b02>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit comparator equal for signal <result_12_3_rel> created at line 14661
    Summary:
	inferred   1 Comparator(s).
Unit <relational_54048c8b02> synthesized.

Synthesizing Unit <relational_16235eb2bf>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit comparator not equal for signal <n0002> created at line 14688
    Summary:
	inferred   1 Comparator(s).
Unit <relational_16235eb2bf> synthesized.

Synthesizing Unit <fft_stage_5_entity_a003caf496>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <fft_stage_5_entity_a003caf496> synthesized.

Synthesizing Unit <butterfly_direct_entity_13b04de492>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <butterfly_direct_entity_13b04de492> synthesized.

Synthesizing Unit <twiddle_general_4mult_entity_07189e9643>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <twiddle_general_4mult_entity_07189e9643> synthesized.

Synthesizing Unit <coeff_gen_entity_35e67a69d7>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <coeff_gen_entity_35e67a69d7> synthesized.

Synthesizing Unit <xlsprom_7>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        core_name0 = "bmg_33_01c5b2878838b56f"
        c_width = 18
        c_address_width = 4
        latency = 2
    Set property "syn_black_box = true" for instance <comp6.core_instance6>.
    Set property "fpga_dont_touch = true" for instance <comp6.core_instance6>.
WARNING:Xst:647 - Input <rst<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlsprom_7> synthesized.

Synthesizing Unit <xlsprom_8>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        core_name0 = "bmg_33_4fe2a37f7087035d"
        c_width = 18
        c_address_width = 4
        latency = 2
    Set property "syn_black_box = true" for instance <comp7.core_instance7>.
    Set property "fpga_dont_touch = true" for instance <comp7.core_instance7>.
WARNING:Xst:647 - Input <rst<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlsprom_8> synthesized.

Synthesizing Unit <xlslice_30>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        new_msb = 9
        new_lsb = 6
        x_width = 10
        y_width = 4
WARNING:Xst:647 - Input <x<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_30> synthesized.

Synthesizing Unit <xlcounter_free_11>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        core_name0 = "cntr_11_0_80e7f1b9487d031c"
        op_width = 7
        op_arith = 1
    Set property "syn_black_box = true" for instance <comp11.core_instance11>.
    Set property "fpga_dont_touch = true" for instance <comp11.core_instance11>.
WARNING:Xst:647 - Input <up<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <din<6:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_free_11> synthesized.

Synthesizing Unit <delay_b_entity_6f855eacbb>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <delay_b_entity_6f855eacbb> synthesized.

Synthesizing Unit <xlcounter_limit_6>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        core_name0 = "cntr_11_0_f35b922de1faa997"
        op_width = 6
        op_arith = 1
        cnt_63_48 = 0
        cnt_47_32 = 0
        cnt_31_16 = 0
        cnt_15_0 = 60
        count_limited = 1
    Set property "syn_black_box = true" for instance <comp5.core_instance5>.
    Set property "fpga_dont_touch = true" for instance <comp5.core_instance5>.
WARNING:Xst:647 - Input <up<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_limit_6> synthesized.

Synthesizing Unit <xlspram_6>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        core_name0 = "bmg_33_e1be7f8591447d79"
        c_width = 36
        c_address_width = 6
        latency = 2
    Set property "syn_black_box = true" for instance <comp5.core_instance5>.
    Set property "fpga_dont_touch = true" for instance <comp5.core_instance5>.
WARNING:Xst:647 - Input <rst<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlspram_6> synthesized.

Synthesizing Unit <xlslice_31>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        new_msb = 4
        new_lsb = 4
        x_width = 16
        y_width = 1
WARNING:Xst:647 - Input <x<15:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_31> synthesized.

Synthesizing Unit <xlslice_32>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        new_msb = 6
        new_lsb = 6
        x_width = 7
        y_width = 1
WARNING:Xst:647 - Input <x<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_32> synthesized.

Synthesizing Unit <sync_delay_entity_e4a7e09f0b>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <sync_delay_entity_e4a7e09f0b> synthesized.

Synthesizing Unit <constant_7244cd602b>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_7244cd602b> synthesized.

Synthesizing Unit <constant_7b07120b87>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_7b07120b87> synthesized.

Synthesizing Unit <constant_180df391de>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_180df391de> synthesized.

Synthesizing Unit <xlcounter_free_12>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        core_name0 = "cntr_11_0_c800888516b67be5"
        op_width = 7
        op_arith = 1
    Set property "syn_black_box = true" for instance <comp10.core_instance10>.
    Set property "fpga_dont_touch = true" for instance <comp10.core_instance10>.
WARNING:Xst:647 - Input <up<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_free_12> synthesized.

Synthesizing Unit <relational_9a3978c602>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 7-bit comparator equal for signal <result_12_3_rel> created at line 14772
    Summary:
	inferred   1 Comparator(s).
Unit <relational_9a3978c602> synthesized.

Synthesizing Unit <relational_23065a6aa3>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 7-bit comparator not equal for signal <n0002> created at line 14799
    Summary:
	inferred   1 Comparator(s).
Unit <relational_23065a6aa3> synthesized.

Synthesizing Unit <fft_stage_6_entity_234201d256>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <fft_stage_6_entity_234201d256> synthesized.

Synthesizing Unit <butterfly_direct_entity_9ebbe6ba4f>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <butterfly_direct_entity_9ebbe6ba4f> synthesized.

Synthesizing Unit <twiddle_general_4mult_entity_4d4e3e3f57>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <twiddle_general_4mult_entity_4d4e3e3f57> synthesized.

Synthesizing Unit <coeff_gen_entity_b6518cd0f7>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <coeff_gen_entity_b6518cd0f7> synthesized.

Synthesizing Unit <xlsprom_9>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        core_name0 = "bmg_33_0805889d6ca9a74e"
        c_width = 18
        c_address_width = 5
        latency = 2
    Set property "syn_black_box = true" for instance <comp8.core_instance8>.
    Set property "fpga_dont_touch = true" for instance <comp8.core_instance8>.
WARNING:Xst:647 - Input <rst<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlsprom_9> synthesized.

Synthesizing Unit <xlsprom_10>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        core_name0 = "bmg_33_9d98a093602ca0e4"
        c_width = 18
        c_address_width = 5
        latency = 2
    Set property "syn_black_box = true" for instance <comp9.core_instance9>.
    Set property "fpga_dont_touch = true" for instance <comp9.core_instance9>.
WARNING:Xst:647 - Input <rst<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlsprom_10> synthesized.

Synthesizing Unit <xlslice_33>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        new_msb = 9
        new_lsb = 5
        x_width = 10
        y_width = 5
WARNING:Xst:647 - Input <x<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_33> synthesized.

Synthesizing Unit <xlcounter_free_13>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        core_name0 = "cntr_11_0_f35b922de1faa997"
        op_width = 6
        op_arith = 1
    Set property "syn_black_box = true" for instance <comp13.core_instance13>.
    Set property "fpga_dont_touch = true" for instance <comp13.core_instance13>.
WARNING:Xst:647 - Input <up<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <din<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_free_13> synthesized.

Synthesizing Unit <delay_b_entity_eee80b016f>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <delay_b_entity_eee80b016f> synthesized.

Synthesizing Unit <xlcounter_limit_7>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        core_name0 = "cntr_11_0_ee489430a3e4799a"
        op_width = 5
        op_arith = 1
        cnt_63_48 = 0
        cnt_47_32 = 0
        cnt_31_16 = 0
        cnt_15_0 = 28
        count_limited = 1
    Set property "syn_black_box = true" for instance <comp6.core_instance6>.
    Set property "fpga_dont_touch = true" for instance <comp6.core_instance6>.
WARNING:Xst:647 - Input <up<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_limit_7> synthesized.

Synthesizing Unit <xlspram_7>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        core_name0 = "bmg_33_80823b94d01efd46"
        c_width = 36
        c_address_width = 5
        latency = 2
    Set property "syn_black_box = true" for instance <comp6.core_instance6>.
    Set property "fpga_dont_touch = true" for instance <comp6.core_instance6>.
WARNING:Xst:647 - Input <rst<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlspram_7> synthesized.

Synthesizing Unit <xlslice_34>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        new_msb = 5
        new_lsb = 5
        x_width = 16
        y_width = 1
WARNING:Xst:647 - Input <x<15:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_34> synthesized.

Synthesizing Unit <xlslice_35>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        new_msb = 5
        new_lsb = 5
        x_width = 6
        y_width = 1
WARNING:Xst:647 - Input <x<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_35> synthesized.

Synthesizing Unit <sync_delay_entity_2a5bdc41d5>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <sync_delay_entity_2a5bdc41d5> synthesized.

Synthesizing Unit <constant_7ea0f2fff7>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_7ea0f2fff7> synthesized.

Synthesizing Unit <constant_961b61f8a1>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_961b61f8a1> synthesized.

Synthesizing Unit <constant_a267c870be>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_a267c870be> synthesized.

Synthesizing Unit <xlcounter_free_14>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        core_name0 = "cntr_11_0_bae3a24e1f39c949"
        op_width = 6
        op_arith = 1
    Set property "syn_black_box = true" for instance <comp12.core_instance12>.
    Set property "fpga_dont_touch = true" for instance <comp12.core_instance12>.
WARNING:Xst:647 - Input <up<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_free_14> synthesized.

Synthesizing Unit <relational_931d61fb72>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit comparator equal for signal <result_12_3_rel> created at line 14883
    Summary:
	inferred   1 Comparator(s).
Unit <relational_931d61fb72> synthesized.

Synthesizing Unit <relational_fe487ce1c7>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit comparator not equal for signal <n0002> created at line 14910
    Summary:
	inferred   1 Comparator(s).
Unit <relational_fe487ce1c7> synthesized.

Synthesizing Unit <fft_stage_7_entity_cf4bb1eb09>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <fft_stage_7_entity_cf4bb1eb09> synthesized.

Synthesizing Unit <butterfly_direct_entity_dfa79bcad4>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <butterfly_direct_entity_dfa79bcad4> synthesized.

Synthesizing Unit <twiddle_general_4mult_entity_8413895c5c>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <twiddle_general_4mult_entity_8413895c5c> synthesized.

Synthesizing Unit <coeff_gen_entity_422f348c76>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <coeff_gen_entity_422f348c76> synthesized.

Synthesizing Unit <xlsprom_11>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        core_name0 = "bmg_33_407dab803726e969"
        c_width = 18
        c_address_width = 6
        latency = 2
    Set property "syn_black_box = true" for instance <comp10.core_instance10>.
    Set property "fpga_dont_touch = true" for instance <comp10.core_instance10>.
WARNING:Xst:647 - Input <rst<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlsprom_11> synthesized.

Synthesizing Unit <xlsprom_12>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        core_name0 = "bmg_33_d28f72fe6cf5c024"
        c_width = 18
        c_address_width = 6
        latency = 2
    Set property "syn_black_box = true" for instance <comp11.core_instance11>.
    Set property "fpga_dont_touch = true" for instance <comp11.core_instance11>.
WARNING:Xst:647 - Input <rst<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlsprom_12> synthesized.

Synthesizing Unit <xlslice_36>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        new_msb = 9
        new_lsb = 4
        x_width = 10
        y_width = 6
WARNING:Xst:647 - Input <x<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_36> synthesized.

Synthesizing Unit <xlcounter_free_15>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        core_name0 = "cntr_11_0_ee489430a3e4799a"
        op_width = 5
        op_arith = 1
    Set property "syn_black_box = true" for instance <comp15.core_instance15>.
    Set property "fpga_dont_touch = true" for instance <comp15.core_instance15>.
WARNING:Xst:647 - Input <up<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <din<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_free_15> synthesized.

Synthesizing Unit <delay_b_entity_fb1d442e07>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <delay_b_entity_fb1d442e07> synthesized.

Synthesizing Unit <xlcounter_limit_8>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        core_name0 = "cntr_11_0_2cd0a8484d4d002d"
        op_width = 4
        op_arith = 1
        cnt_63_48 = 0
        cnt_47_32 = 0
        cnt_31_16 = 0
        cnt_15_0 = 12
        count_limited = 1
    Set property "syn_black_box = true" for instance <comp7.core_instance7>.
    Set property "fpga_dont_touch = true" for instance <comp7.core_instance7>.
WARNING:Xst:647 - Input <up<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_limit_8> synthesized.

Synthesizing Unit <xlspram_8>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        core_name0 = "bmg_33_d22f2f04a8171e96"
        c_width = 36
        c_address_width = 4
        latency = 2
    Set property "syn_black_box = true" for instance <comp7.core_instance7>.
    Set property "fpga_dont_touch = true" for instance <comp7.core_instance7>.
WARNING:Xst:647 - Input <rst<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlspram_8> synthesized.

Synthesizing Unit <xlslice_37>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        new_msb = 6
        new_lsb = 6
        x_width = 16
        y_width = 1
WARNING:Xst:647 - Input <x<15:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_37> synthesized.

Synthesizing Unit <xlslice_38>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        new_msb = 4
        new_lsb = 4
        x_width = 5
        y_width = 1
WARNING:Xst:647 - Input <x<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_38> synthesized.

Synthesizing Unit <sync_delay_entity_ec464aa8f1>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <sync_delay_entity_ec464aa8f1> synthesized.

Synthesizing Unit <constant_fe72737ca0>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_fe72737ca0> synthesized.

Synthesizing Unit <constant_ef0e2e5fc6>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_ef0e2e5fc6> synthesized.

Synthesizing Unit <constant_582a3706dd>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_582a3706dd> synthesized.

Synthesizing Unit <xlcounter_free_16>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        core_name0 = "cntr_11_0_ef9db50fe975955e"
        op_width = 5
        op_arith = 1
    Set property "syn_black_box = true" for instance <comp14.core_instance14>.
    Set property "fpga_dont_touch = true" for instance <comp14.core_instance14>.
WARNING:Xst:647 - Input <up<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_free_16> synthesized.

Synthesizing Unit <relational_9ece3c8c4e>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit comparator equal for signal <result_12_3_rel> created at line 14994
    Summary:
	inferred   1 Comparator(s).
Unit <relational_9ece3c8c4e> synthesized.

Synthesizing Unit <relational_dc5bc996c9>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit comparator not equal for signal <n0002> created at line 15021
    Summary:
	inferred   1 Comparator(s).
Unit <relational_dc5bc996c9> synthesized.

Synthesizing Unit <fft_stage_8_entity_7eea52cfb7>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <fft_stage_8_entity_7eea52cfb7> synthesized.

Synthesizing Unit <butterfly_direct_entity_06f5396864>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <butterfly_direct_entity_06f5396864> synthesized.

Synthesizing Unit <twiddle_general_4mult_entity_46e649bbc1>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <twiddle_general_4mult_entity_46e649bbc1> synthesized.

Synthesizing Unit <coeff_gen_entity_6dff86c0da>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <coeff_gen_entity_6dff86c0da> synthesized.

Synthesizing Unit <xlsprom_13>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        core_name0 = "bmg_33_8972a00a58d53df2"
        c_width = 18
        c_address_width = 7
        latency = 2
    Set property "syn_black_box = true" for instance <comp12.core_instance12>.
    Set property "fpga_dont_touch = true" for instance <comp12.core_instance12>.
WARNING:Xst:647 - Input <rst<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlsprom_13> synthesized.

Synthesizing Unit <xlsprom_14>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        core_name0 = "bmg_33_11dcddc4415b1a61"
        c_width = 18
        c_address_width = 7
        latency = 2
    Set property "syn_black_box = true" for instance <comp13.core_instance13>.
    Set property "fpga_dont_touch = true" for instance <comp13.core_instance13>.
WARNING:Xst:647 - Input <rst<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlsprom_14> synthesized.

Synthesizing Unit <xlslice_39>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        new_msb = 9
        new_lsb = 3
        x_width = 10
        y_width = 7
WARNING:Xst:647 - Input <x<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_39> synthesized.

Synthesizing Unit <xlcounter_free_17>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        core_name0 = "cntr_11_0_2cd0a8484d4d002d"
        op_width = 4
        op_arith = 1
    Set property "syn_black_box = true" for instance <comp17.core_instance17>.
    Set property "fpga_dont_touch = true" for instance <comp17.core_instance17>.
WARNING:Xst:647 - Input <up<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <din<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_free_17> synthesized.

Synthesizing Unit <delay_b_entity_5da3a225ee>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <delay_b_entity_5da3a225ee> synthesized.

Synthesizing Unit <xlcounter_limit_9>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        core_name0 = "cntr_11_0_02d2d7164ce2e2af"
        op_width = 3
        op_arith = 1
        cnt_63_48 = 0
        cnt_47_32 = 0
        cnt_31_16 = 0
        cnt_15_0 = 4
        count_limited = 1
    Set property "syn_black_box = true" for instance <comp8.core_instance8>.
    Set property "fpga_dont_touch = true" for instance <comp8.core_instance8>.
WARNING:Xst:647 - Input <up<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_limit_9> synthesized.

Synthesizing Unit <xlspram_9>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        core_name0 = "bmg_33_09681c92e065dda4"
        c_width = 36
        c_address_width = 3
        latency = 2
    Set property "syn_black_box = true" for instance <comp8.core_instance8>.
    Set property "fpga_dont_touch = true" for instance <comp8.core_instance8>.
WARNING:Xst:647 - Input <rst<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlspram_9> synthesized.

Synthesizing Unit <xlslice_40>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        new_msb = 7
        new_lsb = 7
        x_width = 16
        y_width = 1
WARNING:Xst:647 - Input <x<15:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<6:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_40> synthesized.

Synthesizing Unit <xlslice_41>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        new_msb = 3
        new_lsb = 3
        x_width = 4
        y_width = 1
WARNING:Xst:647 - Input <x<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_41> synthesized.

Synthesizing Unit <sync_delay_entity_90e48b2a26>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <sync_delay_entity_90e48b2a26> synthesized.

Synthesizing Unit <constant_145086465d>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_145086465d> synthesized.

Synthesizing Unit <constant_67ad97ca70>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_67ad97ca70> synthesized.

Synthesizing Unit <xlcounter_free_18>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        core_name0 = "cntr_11_0_cdf7bb2ee1fd8802"
        op_width = 4
        op_arith = 1
    Set property "syn_black_box = true" for instance <comp16.core_instance16>.
    Set property "fpga_dont_touch = true" for instance <comp16.core_instance16>.
WARNING:Xst:647 - Input <up<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_free_18> synthesized.

Synthesizing Unit <relational_4d3cfceaf4>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit comparator equal for signal <result_12_3_rel> created at line 15086
    Summary:
	inferred   1 Comparator(s).
Unit <relational_4d3cfceaf4> synthesized.

Synthesizing Unit <relational_d930162434>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit comparator not equal for signal <n0002> created at line 15113
    Summary:
	inferred   1 Comparator(s).
Unit <relational_d930162434> synthesized.

Synthesizing Unit <fft_stage_9_entity_86ae7aec0c>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <fft_stage_9_entity_86ae7aec0c> synthesized.

Synthesizing Unit <butterfly_direct_entity_60b00b1493>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <butterfly_direct_entity_60b00b1493> synthesized.

Synthesizing Unit <twiddle_general_4mult_entity_223bc3a4c7>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <twiddle_general_4mult_entity_223bc3a4c7> synthesized.

Synthesizing Unit <coeff_gen_entity_7704725608>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <coeff_gen_entity_7704725608> synthesized.

Synthesizing Unit <xlsprom_15>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        core_name0 = "bmg_33_1f0e3aab9b54b7b7"
        c_width = 18
        c_address_width = 8
        latency = 2
    Set property "syn_black_box = true" for instance <comp14.core_instance14>.
    Set property "fpga_dont_touch = true" for instance <comp14.core_instance14>.
WARNING:Xst:647 - Input <rst<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlsprom_15> synthesized.

Synthesizing Unit <xlsprom_16>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        core_name0 = "bmg_33_764dd2d9d2256da6"
        c_width = 18
        c_address_width = 8
        latency = 2
    Set property "syn_black_box = true" for instance <comp15.core_instance15>.
    Set property "fpga_dont_touch = true" for instance <comp15.core_instance15>.
WARNING:Xst:647 - Input <rst<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlsprom_16> synthesized.

Synthesizing Unit <xlslice_42>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        new_msb = 9
        new_lsb = 2
        x_width = 10
        y_width = 8
WARNING:Xst:647 - Input <x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_42> synthesized.

Synthesizing Unit <xlcounter_free_19>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        core_name0 = "cntr_11_0_02d2d7164ce2e2af"
        op_width = 3
        op_arith = 1
    Set property "syn_black_box = true" for instance <comp19.core_instance19>.
    Set property "fpga_dont_touch = true" for instance <comp19.core_instance19>.
WARNING:Xst:647 - Input <up<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <din<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_free_19> synthesized.

Synthesizing Unit <delay_b_entity_7d713758f4>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <delay_b_entity_7d713758f4> synthesized.

Synthesizing Unit <xlslice_43>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        new_msb = 8
        new_lsb = 8
        x_width = 16
        y_width = 1
WARNING:Xst:647 - Input <x<15:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_43> synthesized.

Synthesizing Unit <xlslice_44>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        new_msb = 2
        new_lsb = 2
        x_width = 3
        y_width = 1
WARNING:Xst:647 - Input <x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_44> synthesized.

Synthesizing Unit <sync_delay_entity_5a58012105>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <sync_delay_entity_5a58012105> synthesized.

Synthesizing Unit <constant_469094441c>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_469094441c> synthesized.

Synthesizing Unit <constant_a1c496ea88>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_a1c496ea88> synthesized.

Synthesizing Unit <xlcounter_free_20>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        core_name0 = "cntr_11_0_ae2e18455fff317c"
        op_width = 3
        op_arith = 1
    Set property "syn_black_box = true" for instance <comp18.core_instance18>.
    Set property "fpga_dont_touch = true" for instance <comp18.core_instance18>.
WARNING:Xst:647 - Input <up<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_free_20> synthesized.

Synthesizing Unit <relational_8fc7f5539b>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit comparator equal for signal <result_12_3_rel> created at line 15178
    Summary:
	inferred   1 Comparator(s).
Unit <relational_8fc7f5539b> synthesized.

Synthesizing Unit <relational_47b317dab6>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit comparator not equal for signal <n0002> created at line 15205
    Summary:
	inferred   1 Comparator(s).
Unit <relational_47b317dab6> synthesized.

Synthesizing Unit <fft_direct_entity_d6658f84e8>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <fft_direct_entity_d6658f84e8> synthesized.

Synthesizing Unit <butterfly1_0_entity_d1ea489d9a>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <butterfly1_0_entity_d1ea489d9a> synthesized.

Synthesizing Unit <twiddle_general_4mult_entity_498b2e857f>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <twiddle_general_4mult_entity_498b2e857f> synthesized.

Synthesizing Unit <coeff_gen_entity_ad79b62afe>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <coeff_gen_entity_ad79b62afe> synthesized.

Synthesizing Unit <xlsprom_17>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        core_name0 = "bmg_33_20e717c89c14bf34"
        c_width = 18
        c_address_width = 11
        latency = 2
    Set property "syn_black_box = true" for instance <comp16.core_instance16>.
    Set property "fpga_dont_touch = true" for instance <comp16.core_instance16>.
WARNING:Xst:647 - Input <rst<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlsprom_17> synthesized.

Synthesizing Unit <xlsprom_18>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        core_name0 = "bmg_33_d9c93b1284ba91ff"
        c_width = 18
        c_address_width = 11
        latency = 2
    Set property "syn_black_box = true" for instance <comp17.core_instance17>.
    Set property "fpga_dont_touch = true" for instance <comp17.core_instance17>.
WARNING:Xst:647 - Input <rst<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlsprom_18> synthesized.

Synthesizing Unit <xlslice_45>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        new_msb = 10
        new_lsb = 0
        x_width = 11
        y_width = 11
    Summary:
	no macro.
Unit <xlslice_45> synthesized.

Synthesizing Unit <butterfly2_0_entity_10093d3d4b>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <butterfly2_0_entity_10093d3d4b> synthesized.

Synthesizing Unit <convert_of2_entity_b17a1c6d50>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <convert_of2_entity_b17a1c6d50> synthesized.

Synthesizing Unit <twiddle_general_4mult_entity_51b322ce4e>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <twiddle_general_4mult_entity_51b322ce4e> synthesized.

Synthesizing Unit <coeff_gen_entity_1300662738>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <coeff_gen_entity_1300662738> synthesized.

Synthesizing Unit <xlsprom_19>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        core_name0 = "bmg_33_eb334a829612c406"
        c_width = 18
        c_address_width = 11
        latency = 2
    Set property "syn_black_box = true" for instance <comp18.core_instance18>.
    Set property "fpga_dont_touch = true" for instance <comp18.core_instance18>.
WARNING:Xst:647 - Input <rst<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlsprom_19> synthesized.

Synthesizing Unit <xlsprom_20>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        core_name0 = "bmg_33_11bc2c3f0146b817"
        c_width = 18
        c_address_width = 11
        latency = 2
    Set property "syn_black_box = true" for instance <comp19.core_instance19>.
    Set property "fpga_dont_touch = true" for instance <comp19.core_instance19>.
WARNING:Xst:647 - Input <rst<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlsprom_20> synthesized.

Synthesizing Unit <butterfly2_1_entity_4d78f26b3c>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <butterfly2_1_entity_4d78f26b3c> synthesized.

Synthesizing Unit <twiddle_general_4mult_entity_4483e33770>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <twiddle_general_4mult_entity_4483e33770> synthesized.

Synthesizing Unit <coeff_gen_entity_064539b637>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <coeff_gen_entity_064539b637> synthesized.

Synthesizing Unit <xlsprom_21>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        core_name0 = "bmg_33_21ca4c06e10fd7d0"
        c_width = 18
        c_address_width = 11
        latency = 2
    Set property "syn_black_box = true" for instance <comp20.core_instance20>.
    Set property "fpga_dont_touch = true" for instance <comp20.core_instance20>.
WARNING:Xst:647 - Input <rst<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlsprom_21> synthesized.

Synthesizing Unit <delay_0c0a0420a6>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <delay_0c0a0420a6> synthesized.

Synthesizing Unit <xlslice_46>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        new_msb = 0
        new_lsb = 0
        x_width = 2
        y_width = 1
WARNING:Xst:647 - Input <x<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_46> synthesized.

Synthesizing Unit <fft_unscrambler_entity_de302e83a6>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <fft_unscrambler_entity_de302e83a6> synthesized.

Synthesizing Unit <reorder_entity_d3434f5c8e>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <reorder_entity_d3434f5c8e> synthesized.

Synthesizing Unit <xlspram_10>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        core_name0 = "bmg_33_ccbad9e7653c37d5"
        c_width = 36
        c_address_width = 11
        latency = 2
    Set property "syn_black_box = true" for instance <comp9.core_instance9>.
    Set property "fpga_dont_touch = true" for instance <comp9.core_instance9>.
WARNING:Xst:647 - Input <rst<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlspram_10> synthesized.

Synthesizing Unit <xlcounter_limit_10>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        core_name0 = "cntr_11_0_da6de9acc3dc0967"
        op_width = 15
        op_arith = 1
        cnt_63_48 = 0
        cnt_47_32 = 0
        cnt_31_16 = 0
        cnt_15_0 = 22527
        count_limited = 1
    Set property "syn_black_box = true" for instance <comp9.core_instance9>.
    Set property "fpga_dont_touch = true" for instance <comp9.core_instance9>.
WARNING:Xst:647 - Input <up<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_limit_10> synthesized.

Synthesizing Unit <xldelay_10>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 11
        latency = 10
        reg_retiming = 0
    Summary:
	no macro.
Unit <xldelay_10> synthesized.

Synthesizing Unit <synth_reg_15>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 11
        latency = 10
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_15> synthesized.

Synthesizing Unit <srl17e_15>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 11
        latency = 10
    Set property "syn_black_box = true" for instance <reg_array[0].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[0].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[0].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[1].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[1].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[1].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[2].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[2].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[2].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[3].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[3].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[3].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[4].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[4].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[4].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[5].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[5].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[5].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[6].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[6].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[6].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[7].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[7].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[7].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[8].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[8].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[8].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[9].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[9].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[9].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[10].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[10].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[10].fde_used.u2>.
    Summary:
	no macro.
Unit <srl17e_15> synthesized.

Synthesizing Unit <xldelay_11>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 36
        latency = 11
        reg_retiming = 0
    Summary:
	no macro.
Unit <xldelay_11> synthesized.

Synthesizing Unit <synth_reg_16>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 36
        latency = 11
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_16> synthesized.

Synthesizing Unit <srl17e_16>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 36
        latency = 11
    Set property "syn_black_box = true" for instance <reg_array[0].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[0].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[0].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[1].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[1].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[1].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[2].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[2].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[2].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[3].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[3].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[3].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[4].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[4].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[4].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[5].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[5].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[5].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[6].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[6].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[6].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[7].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[7].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[7].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[8].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[8].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[8].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[9].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[9].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[9].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[10].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[10].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[10].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[11].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[11].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[11].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[12].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[12].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[12].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[12].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[13].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[13].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[13].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[13].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[14].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[14].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[14].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[14].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[15].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[15].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[15].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[15].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[16].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[16].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[16].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[16].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[17].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[17].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[17].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[17].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[18].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[18].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[18].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[18].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[19].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[19].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[19].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[19].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[20].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[20].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[20].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[20].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[21].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[21].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[21].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[21].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[22].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[22].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[22].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[22].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[23].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[23].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[23].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[23].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[24].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[24].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[24].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[24].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[25].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[25].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[25].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[25].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[26].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[26].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[26].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[26].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[27].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[27].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[27].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[27].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[28].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[28].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[28].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[28].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[29].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[29].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[29].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[29].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[30].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[30].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[30].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[30].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[31].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[31].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[31].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[31].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[32].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[32].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[32].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[32].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[33].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[33].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[33].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[33].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[34].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[34].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[34].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[34].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[35].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[35].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[35].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[35].fde_used.u2>.
    Summary:
	no macro.
Unit <srl17e_16> synthesized.

Synthesizing Unit <xldelay_12>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 11
        latency = 9
        reg_retiming = 0
    Summary:
	no macro.
Unit <xldelay_12> synthesized.

Synthesizing Unit <synth_reg_17>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 11
        latency = 9
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_17> synthesized.

Synthesizing Unit <srl17e_17>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 11
        latency = 9
    Set property "syn_black_box = true" for instance <reg_array[0].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[0].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[0].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[1].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[1].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[1].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[2].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[2].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[2].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[3].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[3].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[3].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[4].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[4].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[4].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[5].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[5].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[5].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[6].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[6].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[6].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[7].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[7].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[7].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[8].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[8].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[8].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[9].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[9].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[9].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[10].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[10].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[10].fde_used.u2>.
    Summary:
	no macro.
Unit <srl17e_17> synthesized.

Synthesizing Unit <delay_895cbeca91>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <delay_895cbeca91> synthesized.

Synthesizing Unit <xldelay_13>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 11
        latency = 8
        reg_retiming = 0
    Summary:
	no macro.
Unit <xldelay_13> synthesized.

Synthesizing Unit <synth_reg_18>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 11
        latency = 8
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_18> synthesized.

Synthesizing Unit <srl17e_18>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 11
        latency = 8
    Set property "syn_black_box = true" for instance <reg_array[0].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[0].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[0].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[1].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[1].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[1].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[2].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[2].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[2].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[3].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[3].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[3].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[4].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[4].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[4].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[5].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[5].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[5].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[6].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[6].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[6].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[7].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[7].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[7].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[8].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[8].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[8].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[9].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[9].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[9].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[10].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[10].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[10].fde_used.u2>.
    Summary:
	no macro.
Unit <srl17e_18> synthesized.

Synthesizing Unit <xldelay_14>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 11
        latency = 7
        reg_retiming = 0
    Summary:
	no macro.
Unit <xldelay_14> synthesized.

Synthesizing Unit <synth_reg_19>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 11
        latency = 7
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_19> synthesized.

Synthesizing Unit <srl17e_19>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 11
        latency = 7
    Set property "syn_black_box = true" for instance <reg_array[0].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[0].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[0].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[1].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[1].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[1].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[2].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[2].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[2].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[3].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[3].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[3].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[4].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[4].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[4].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[5].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[5].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[5].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[6].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[6].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[6].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[7].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[7].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[7].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[8].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[8].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[8].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[9].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[9].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[9].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[10].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[10].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[10].fde_used.u2>.
    Summary:
	no macro.
Unit <srl17e_19> synthesized.

Synthesizing Unit <xldelay_15>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 11
        latency = 6
        reg_retiming = 0
    Summary:
	no macro.
Unit <xldelay_15> synthesized.

Synthesizing Unit <synth_reg_20>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 11
        latency = 6
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_20> synthesized.

Synthesizing Unit <srl17e_20>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 11
        latency = 6
    Set property "syn_black_box = true" for instance <reg_array[0].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[0].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[0].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[1].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[1].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[1].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[2].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[2].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[2].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[3].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[3].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[3].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[4].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[4].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[4].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[5].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[5].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[5].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[6].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[6].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[6].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[7].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[7].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[7].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[8].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[8].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[8].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[9].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[9].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[9].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[10].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[10].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[10].fde_used.u2>.
    Summary:
	no macro.
Unit <srl17e_20> synthesized.

Synthesizing Unit <xldelay_16>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 11
        latency = 5
        reg_retiming = 0
    Summary:
	no macro.
Unit <xldelay_16> synthesized.

Synthesizing Unit <synth_reg_21>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 11
        latency = 5
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_21> synthesized.

Synthesizing Unit <srl17e_21>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 11
        latency = 5
    Set property "syn_black_box = true" for instance <reg_array[0].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[0].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[0].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[1].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[1].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[1].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[2].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[2].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[2].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[3].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[3].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[3].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[4].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[4].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[4].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[5].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[5].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[5].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[6].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[6].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[6].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[7].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[7].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[7].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[8].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[8].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[8].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[9].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[9].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[9].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[10].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[10].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[10].fde_used.u2>.
    Summary:
	no macro.
Unit <srl17e_21> synthesized.

Synthesizing Unit <xldelay_17>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 11
        latency = 4
        reg_retiming = 0
    Summary:
	no macro.
Unit <xldelay_17> synthesized.

Synthesizing Unit <synth_reg_22>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 11
        latency = 4
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_22> synthesized.

Synthesizing Unit <srl17e_22>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 11
        latency = 4
    Set property "syn_black_box = true" for instance <reg_array[0].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[0].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[0].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[1].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[1].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[1].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[2].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[2].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[2].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[3].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[3].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[3].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[4].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[4].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[4].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[5].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[5].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[5].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[6].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[6].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[6].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[7].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[7].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[7].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[8].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[8].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[8].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[9].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[9].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[9].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[10].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[10].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[10].fde_used.u2>.
    Summary:
	no macro.
Unit <srl17e_22> synthesized.

Synthesizing Unit <xldelay_18>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 11
        latency = 3
        reg_retiming = 0
    Summary:
	no macro.
Unit <xldelay_18> synthesized.

Synthesizing Unit <synth_reg_23>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 11
        latency = 3
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_23> synthesized.

Synthesizing Unit <srl17e_23>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 11
        latency = 3
    Set property "syn_black_box = true" for instance <reg_array[0].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[0].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[0].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[1].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[1].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[1].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[2].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[2].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[2].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[3].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[3].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[3].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[4].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[4].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[4].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[5].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[5].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[5].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[6].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[6].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[6].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[7].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[7].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[7].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[8].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[8].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[8].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[9].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[9].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[9].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[10].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[10].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[10].fde_used.u2>.
    Summary:
	no macro.
Unit <srl17e_23> synthesized.

Synthesizing Unit <xldelay_19>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 11
        latency = 2
        reg_retiming = 0
    Summary:
	no macro.
Unit <xldelay_19> synthesized.

Synthesizing Unit <synth_reg_24>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 11
        latency = 2
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_24> synthesized.

Synthesizing Unit <srl17e_24>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 11
        latency = 2
    Set property "syn_black_box = true" for instance <reg_array[0].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[0].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[0].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[1].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[1].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[1].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[2].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[2].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[2].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[3].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[3].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[3].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[4].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[4].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[4].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[5].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[5].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[5].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[6].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[6].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[6].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[7].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[7].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[7].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[8].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[8].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[8].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[9].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[9].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[9].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[10].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[10].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[10].fde_used.u2>.
    Summary:
	no macro.
Unit <srl17e_24> synthesized.

Synthesizing Unit <xldelay_20>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 11
        latency = 1
        reg_retiming = 0
    Summary:
	no macro.
Unit <xldelay_20> synthesized.

Synthesizing Unit <synth_reg_25>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 11
        latency = 1
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_25> synthesized.

Synthesizing Unit <srl17e_25>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 11
        latency = 1
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[0].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[1].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[2].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[3].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[4].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[5].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[6].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[7].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[8].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[9].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[10].fde_used.u2>.
    Summary:
	no macro.
Unit <srl17e_25> synthesized.

Synthesizing Unit <xldelay_21>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 4
        latency = 10
        reg_retiming = 0
    Summary:
	no macro.
Unit <xldelay_21> synthesized.

Synthesizing Unit <synth_reg_26>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 4
        latency = 10
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_26> synthesized.

Synthesizing Unit <srl17e_26>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 4
        latency = 10
    Set property "syn_black_box = true" for instance <reg_array[0].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[0].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[0].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[1].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[1].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[1].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[2].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[2].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[2].fde_used.u2>.
    Set property "syn_black_box = true" for instance <reg_array[3].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[3].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[3].fde_used.u2>.
    Summary:
	no macro.
Unit <srl17e_26> synthesized.

Synthesizing Unit <xldelay_22>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 1
        latency = 11
        reg_retiming = 0
    Summary:
	no macro.
Unit <xldelay_22> synthesized.

Synthesizing Unit <synth_reg_27>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 1
        latency = 11
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_27> synthesized.

Synthesizing Unit <srl17e_27>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        width = 1
        latency = 11
    Set property "syn_black_box = true" for instance <reg_array[0].srl16_used.u1>.
    Set property "fpga_dont_touch = true" for instance <reg_array[0].srl16_used.u1>.
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
    Set property "fpga_dont_touch = true" for instance <reg_array[0].fde_used.u2>.
    Summary:
	no macro.
Unit <srl17e_27> synthesized.

Synthesizing Unit <xlsprom_dist_6>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        core_name0 = "dmg_43_2390721a2deaa625"
        addr_width = 11
        latency = 1
        c_width = 11
        c_address_width = 11
    Set property "syn_black_box = true" for instance <comp5.core_instance5>.
    Set property "fpga_dont_touch = true" for instance <comp5.core_instance5>.
    Summary:
	no macro.
Unit <xlsprom_dist_6> synthesized.

Synthesizing Unit <mux_9447359c10>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 11-bit register for signal <pipe_34_22(0)>.
    Found 11-bit 12-to-1 multiplexer for signal <unregy_join_6_1> created at line 15415.
    Summary:
	inferred  11 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mux_9447359c10> synthesized.

Synthesizing Unit <xlslice_47>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        new_msb = 14
        new_lsb = 11
        x_width = 15
        y_width = 4
WARNING:Xst:647 - Input <x<10:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_47> synthesized.

Synthesizing Unit <xlslice_48>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        new_msb = 10
        new_lsb = 0
        x_width = 15
        y_width = 11
WARNING:Xst:647 - Input <x<14:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_48> synthesized.

Synthesizing Unit <sync_delay_en_entity_2848f8ed44>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <sync_delay_en_entity_2848f8ed44> synthesized.

Synthesizing Unit <constant_fd28b32bf8>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_fd28b32bf8> synthesized.

Synthesizing Unit <constant_e054d850c5>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_e054d850c5> synthesized.

Synthesizing Unit <constant_7c91b1b314>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_7c91b1b314> synthesized.

Synthesizing Unit <xlcounter_free_21>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        core_name0 = "cntr_11_0_95fe48a82a6ccee1"
        op_width = 12
        op_arith = 1
    Set property "syn_black_box = true" for instance <comp20.core_instance20>.
    Set property "fpga_dont_touch = true" for instance <comp20.core_instance20>.
WARNING:Xst:647 - Input <up<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_free_21> synthesized.

Synthesizing Unit <relational_d36fe12c1c>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 12-bit comparator equal for signal <result_12_3_rel> created at line 15311
    Summary:
	inferred   1 Comparator(s).
Unit <relational_d36fe12c1c> synthesized.

Synthesizing Unit <relational_acb3c05dd0>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 12-bit comparator not equal for signal <n0002> created at line 15338
    Summary:
	inferred   1 Comparator(s).
Unit <relational_acb3c05dd0> synthesized.

Synthesizing Unit <square_transposer_entity_d5b485adb5>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <square_transposer_entity_d5b485adb5> synthesized.

Synthesizing Unit <barrel_switcher_entity_6f08b6925b>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Summary:
	no macro.
Unit <barrel_switcher_entity_6f08b6925b> synthesized.

Synthesizing Unit <counter_0009e314f5>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <count_reg_20_23>.
    Found 2-bit subtractor for signal <n0011>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 D-type flip-flop(s).
Unit <counter_0009e314f5> synthesized.

Synthesizing Unit <xlslice_49>.
    Related source file is "/home/observer/projects/eovsa/src/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
        new_msb = 12
        new_lsb = 11
        x_width = 16
        y_width = 2
WARNING:Xst:647 - Input <x<15:13>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<10:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_49> synthesized.
RTL-Simplification CPUSTAT: 0.57 
RTL-BasicInf CPUSTAT: 1.68 
RTL-BasicOpt CPUSTAT: 0.10 
RTL-Remain-Bus CPUSTAT: 0.24 

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 52
 18x18-bit multiplier                                  : 52
# Adders/Subtractors                                   : 124
 1-bit adder                                           : 1
 10-bit adder                                          : 1
 18-bit subtractor                                     : 4
 19-bit subtractor                                     : 1
 2-bit subtractor                                      : 1
 20-bit adder                                          : 8
 22-bit adder                                          : 8
 25-bit adder                                          : 26
 26-bit adder                                          : 48
 37-bit adder                                          : 13
 37-bit subtractor                                     : 13
# Registers                                            : 668
 1-bit register                                        : 22
 10-bit register                                       : 4
 11-bit register                                       : 1
 18-bit register                                       : 157
 19-bit register                                       : 1
 2-bit register                                        : 120
 20-bit register                                       : 16
 24-bit register                                       : 104
 3-bit register                                        : 1
 36-bit register                                       : 175
 37-bit register                                       : 52
 6-bit register                                        : 15
# Comparators                                          : 31
 10-bit comparator equal                               : 1
 10-bit comparator not equal                           : 1
 11-bit comparator equal                               : 5
 11-bit comparator greater                             : 1
 11-bit comparator not equal                           : 3
 12-bit comparator equal                               : 1
 12-bit comparator not equal                           : 1
 2-bit comparator equal                                : 2
 2-bit comparator not equal                            : 2
 3-bit comparator equal                                : 1
 3-bit comparator not equal                            : 1
 4-bit comparator equal                                : 1
 4-bit comparator not equal                            : 1
 5-bit comparator equal                                : 1
 5-bit comparator not equal                            : 1
 6-bit comparator equal                                : 1
 6-bit comparator not equal                            : 1
 7-bit comparator equal                                : 1
 7-bit comparator not equal                            : 1
 8-bit comparator equal                                : 1
 8-bit comparator not equal                            : 1
 9-bit comparator equal                                : 1
 9-bit comparator not equal                            : 1
# Multiplexers                                         : 573
 1-bit 2-to-1 multiplexer                              : 384
 10-bit 2-to-1 multiplexer                             : 3
 11-bit 12-to-1 multiplexer                            : 1
 18-bit 2-to-1 multiplexer                             : 59
 20-bit 2-to-1 multiplexer                             : 16
 22-bit 2-to-1 multiplexer                             : 26
 24-bit 2-to-1 multiplexer                             : 52
 36-bit 2-to-1 multiplexer                             : 32
# Xors                                                 : 345
 1-bit xor2                                            : 345

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <bmg_33_2d2eeeb828b94e80.ngc>.
Reading core <cntr_11_0_8e7b9e3e5e7c443c.ngc>.
Reading core <cntr_11_0_b0b0893123e728ad.ngc>.
Reading core <cntr_11_0_b1551b128b7cb927.ngc>.
Reading core <bmg_33_7cf121805e7572cc.ngc>.
Reading core <bmg_33_452a0977f97e6048.ngc>.
Reading core <cntr_11_0_f08089209e1feefd.ngc>.
Reading core <cntr_11_0_543058c16dc96a58.ngc>.
Reading core <bmg_33_38a64c7a551bb977.ngc>.
Reading core <bmg_33_f08ed8d923017290.ngc>.
Reading core <bmg_33_859211ccdc87ea54.ngc>.
Reading core <cntr_11_0_1eb1abd277b5ed91.ngc>.
Reading core <cntr_11_0_e0a92afaaa4ca477.ngc>.
Reading core <bmg_33_2ebc23f2386fc448.ngc>.
Reading core <cntr_11_0_b6f65511f3ee01d2.ngc>.
Reading core <dmg_43_9eb5145f86f85d4c.ngc>.
Reading core <dmg_43_9b60decaec7893b3.ngc>.
Reading core <cntr_11_0_2680eac63530f805.ngc>.
Reading core <bmg_33_b7aed820f80ce287.ngc>.
Reading core <cntr_11_0_80e7f1b9487d031c.ngc>.
Reading core <bmg_33_d14b03a36f18dd46.ngc>.
Reading core <bmg_33_32cbeeec23b2f4b8.ngc>.
Reading core <cntr_11_0_238e3cff24df8454.ngc>.
Reading core <bmg_33_e1be7f8591447d79.ngc>.
Reading core <cntr_11_0_f35b922de1faa997.ngc>.
Reading core <bmg_33_01c5b2878838b56f.ngc>.
Reading core <bmg_33_4fe2a37f7087035d.ngc>.
Reading core <cntr_11_0_c800888516b67be5.ngc>.
Reading core <bmg_33_80823b94d01efd46.ngc>.
Reading core <cntr_11_0_ee489430a3e4799a.ngc>.
Reading core <bmg_33_0805889d6ca9a74e.ngc>.
Reading core <bmg_33_9d98a093602ca0e4.ngc>.
Reading core <cntr_11_0_bae3a24e1f39c949.ngc>.
Reading core <bmg_33_d22f2f04a8171e96.ngc>.
Reading core <cntr_11_0_2cd0a8484d4d002d.ngc>.
Reading core <bmg_33_407dab803726e969.ngc>.
Reading core <bmg_33_d28f72fe6cf5c024.ngc>.
Reading core <cntr_11_0_ef9db50fe975955e.ngc>.
Reading core <bmg_33_09681c92e065dda4.ngc>.
Reading core <cntr_11_0_02d2d7164ce2e2af.ngc>.
Reading core <bmg_33_8972a00a58d53df2.ngc>.
Reading core <bmg_33_11dcddc4415b1a61.ngc>.
Reading core <cntr_11_0_cdf7bb2ee1fd8802.ngc>.
Reading core <bmg_33_1f0e3aab9b54b7b7.ngc>.
Reading core <bmg_33_764dd2d9d2256da6.ngc>.
Reading core <cntr_11_0_ae2e18455fff317c.ngc>.
Reading core <bmg_33_55f78a064571c9b0.ngc>.
Reading core <dmg_43_0ab1440d274234e9.ngc>.
Reading core <dmg_43_4c2af906a9fb6bfd.ngc>.
Reading core <dmg_43_6295a3007e518f01.ngc>.
Reading core <bmg_33_20e717c89c14bf34.ngc>.
Reading core <bmg_33_d9c93b1284ba91ff.ngc>.
Reading core <bmg_33_eb334a829612c406.ngc>.
Reading core <bmg_33_11bc2c3f0146b817.ngc>.
Reading core <bmg_33_21ca4c06e10fd7d0.ngc>.
Reading core <bmg_33_ccbad9e7653c37d5.ngc>.
Reading core <cntr_11_0_da6de9acc3dc0967.ngc>.
Reading core <dmg_43_2390721a2deaa625.ngc>.
Reading core <cntr_11_0_95fe48a82a6ccee1.ngc>.
Loading core <bmg_33_2d2eeeb828b94e80> for timing and area information for instance <comp0.core_instance0>.
Loading core <cntr_11_0_8e7b9e3e5e7c443c> for timing and area information for instance <comp0.core_instance0>.
Loading core <cntr_11_0_b0b0893123e728ad> for timing and area information for instance <comp0.core_instance0>.
Loading core <cntr_11_0_b1551b128b7cb927> for timing and area information for instance <comp1.core_instance1>.
Loading core <cntr_11_0_8e7b9e3e5e7c443c> for timing and area information for instance <comp2.core_instance2>.
Loading core <bmg_33_7cf121805e7572cc> for timing and area information for instance <comp0.core_instance0>.
Loading core <bmg_33_452a0977f97e6048> for timing and area information for instance <comp1.core_instance1>.
Loading core <cntr_11_0_f08089209e1feefd> for timing and area information for instance <comp4.core_instance4>.
Loading core <cntr_11_0_543058c16dc96a58> for timing and area information for instance <comp3.core_instance3>.
Loading core <bmg_33_38a64c7a551bb977> for timing and area information for instance <comp2.core_instance2>.
Loading core <bmg_33_f08ed8d923017290> for timing and area information for instance <comp3.core_instance3>.
Loading core <bmg_33_859211ccdc87ea54> for timing and area information for instance <comp2.core_instance2>.
Loading core <cntr_11_0_1eb1abd277b5ed91> for timing and area information for instance <comp2.core_instance2>.
Loading core <cntr_11_0_e0a92afaaa4ca477> for timing and area information for instance <comp5.core_instance5>.
Loading core <bmg_33_2ebc23f2386fc448> for timing and area information for instance <comp3.core_instance3>.
Loading core <cntr_11_0_b6f65511f3ee01d2> for timing and area information for instance <comp3.core_instance3>.
Loading core <dmg_43_9eb5145f86f85d4c> for timing and area information for instance <comp3.core_instance3>.
Loading core <dmg_43_9b60decaec7893b3> for timing and area information for instance <comp4.core_instance4>.
Loading core <cntr_11_0_1eb1abd277b5ed91> for timing and area information for instance <comp7.core_instance7>.
Loading core <cntr_11_0_2680eac63530f805> for timing and area information for instance <comp6.core_instance6>.
Loading core <bmg_33_b7aed820f80ce287> for timing and area information for instance <comp4.core_instance4>.
Loading core <cntr_11_0_80e7f1b9487d031c> for timing and area information for instance <comp4.core_instance4>.
Loading core <bmg_33_d14b03a36f18dd46> for timing and area information for instance <comp4.core_instance4>.
Loading core <bmg_33_32cbeeec23b2f4b8> for timing and area information for instance <comp5.core_instance5>.
Loading core <cntr_11_0_b6f65511f3ee01d2> for timing and area information for instance <comp9.core_instance9>.
Loading core <cntr_11_0_238e3cff24df8454> for timing and area information for instance <comp8.core_instance8>.
Loading core <bmg_33_e1be7f8591447d79> for timing and area information for instance <comp5.core_instance5>.
Loading core <cntr_11_0_f35b922de1faa997> for timing and area information for instance <comp5.core_instance5>.
Loading core <bmg_33_01c5b2878838b56f> for timing and area information for instance <comp6.core_instance6>.
Loading core <bmg_33_4fe2a37f7087035d> for timing and area information for instance <comp7.core_instance7>.
Loading core <cntr_11_0_80e7f1b9487d031c> for timing and area information for instance <comp11.core_instance11>.
Loading core <cntr_11_0_c800888516b67be5> for timing and area information for instance <comp10.core_instance10>.
Loading core <bmg_33_80823b94d01efd46> for timing and area information for instance <comp6.core_instance6>.
Loading core <cntr_11_0_ee489430a3e4799a> for timing and area information for instance <comp6.core_instance6>.
Loading core <bmg_33_0805889d6ca9a74e> for timing and area information for instance <comp8.core_instance8>.
Loading core <bmg_33_9d98a093602ca0e4> for timing and area information for instance <comp9.core_instance9>.
Loading core <cntr_11_0_f35b922de1faa997> for timing and area information for instance <comp13.core_instance13>.
Loading core <cntr_11_0_bae3a24e1f39c949> for timing and area information for instance <comp12.core_instance12>.
Loading core <bmg_33_d22f2f04a8171e96> for timing and area information for instance <comp7.core_instance7>.
Loading core <cntr_11_0_2cd0a8484d4d002d> for timing and area information for instance <comp7.core_instance7>.
Loading core <bmg_33_407dab803726e969> for timing and area information for instance <comp10.core_instance10>.
Loading core <bmg_33_d28f72fe6cf5c024> for timing and area information for instance <comp11.core_instance11>.
Loading core <cntr_11_0_ee489430a3e4799a> for timing and area information for instance <comp15.core_instance15>.
Loading core <cntr_11_0_ef9db50fe975955e> for timing and area information for instance <comp14.core_instance14>.
Loading core <bmg_33_09681c92e065dda4> for timing and area information for instance <comp8.core_instance8>.
Loading core <cntr_11_0_02d2d7164ce2e2af> for timing and area information for instance <comp8.core_instance8>.
Loading core <bmg_33_8972a00a58d53df2> for timing and area information for instance <comp12.core_instance12>.
Loading core <bmg_33_11dcddc4415b1a61> for timing and area information for instance <comp13.core_instance13>.
Loading core <cntr_11_0_2cd0a8484d4d002d> for timing and area information for instance <comp17.core_instance17>.
Loading core <cntr_11_0_cdf7bb2ee1fd8802> for timing and area information for instance <comp16.core_instance16>.
Loading core <bmg_33_1f0e3aab9b54b7b7> for timing and area information for instance <comp14.core_instance14>.
Loading core <bmg_33_764dd2d9d2256da6> for timing and area information for instance <comp15.core_instance15>.
Loading core <cntr_11_0_02d2d7164ce2e2af> for timing and area information for instance <comp19.core_instance19>.
Loading core <cntr_11_0_ae2e18455fff317c> for timing and area information for instance <comp18.core_instance18>.
Loading core <bmg_33_55f78a064571c9b0> for timing and area information for instance <comp1.core_instance1>.
Loading core <cntr_11_0_b0b0893123e728ad> for timing and area information for instance <comp1.core_instance1>.
Loading core <dmg_43_0ab1440d274234e9> for timing and area information for instance <comp0.core_instance0>.
Loading core <dmg_43_4c2af906a9fb6bfd> for timing and area information for instance <comp1.core_instance1>.
Loading core <dmg_43_6295a3007e518f01> for timing and area information for instance <comp2.core_instance2>.
Loading core <bmg_33_20e717c89c14bf34> for timing and area information for instance <comp16.core_instance16>.
Loading core <bmg_33_d9c93b1284ba91ff> for timing and area information for instance <comp17.core_instance17>.
Loading core <bmg_33_eb334a829612c406> for timing and area information for instance <comp18.core_instance18>.
Loading core <bmg_33_11bc2c3f0146b817> for timing and area information for instance <comp19.core_instance19>.
Loading core <bmg_33_21ca4c06e10fd7d0> for timing and area information for instance <comp20.core_instance20>.
Loading core <bmg_33_ccbad9e7653c37d5> for timing and area information for instance <comp9.core_instance9>.
Loading core <cntr_11_0_da6de9acc3dc0967> for timing and area information for instance <comp9.core_instance9>.
Loading core <dmg_43_2390721a2deaa625> for timing and area information for instance <comp5.core_instance5>.
Loading core <cntr_11_0_95fe48a82a6ccee1> for timing and area information for instance <comp20.core_instance20>.

Synthesizing (advanced) Unit <counter_0009e314f5>.
The following registers are absorbed into counter <count_reg_20_23_0>: 1 register on signal <count_reg_20_23_0>.
Unit <counter_0009e314f5> synthesized (advanced).

Synthesizing (advanced) Unit <counter_223a0f3237>.
The following registers are absorbed into counter <count_reg_20_23_0>: 1 register on signal <count_reg_20_23_0>.
Unit <counter_223a0f3237> synthesized (advanced).

Synthesizing (advanced) Unit <counter_61242a554d>.
The following registers are absorbed into counter <count_reg_20_23>: 1 register on signal <count_reg_20_23>.
Unit <counter_61242a554d> synthesized (advanced).

Synthesizing (advanced) Unit <twiddle_general_4mult_entity_07189e9643>.
	Multiplier <mult/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_07189e9643> and adder/subtractor <addsub/Msub_internal_s_71_5_addsub> in block <twiddle_general_4mult_entity_07189e9643> are combined into a MAC<mult/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <delay1/op_mem_20_24_2> in block <twiddle_general_4mult_entity_07189e9643>, <mult/op_mem_65_20_1> in block <twiddle_general_4mult_entity_07189e9643>, <addsub/op_mem_91_20_0> in block <twiddle_general_4mult_entity_07189e9643>.
	Multiplier <mult3/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_07189e9643> and adder/subtractor <addsub1/Madd_internal_s_69_5_addsub> in block <twiddle_general_4mult_entity_07189e9643> are combined into a MAC<mult3/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <delay1/op_mem_20_24_2> in block <twiddle_general_4mult_entity_07189e9643>, <mult3/op_mem_65_20_1> in block <twiddle_general_4mult_entity_07189e9643>, <addsub1/op_mem_91_20_0> in block <twiddle_general_4mult_entity_07189e9643>.
	Found pipelined multiplier on signal <mult2/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <mult1/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
Unit <twiddle_general_4mult_entity_07189e9643> synthesized (advanced).

Synthesizing (advanced) Unit <twiddle_general_4mult_entity_223bc3a4c7>.
	Multiplier <mult/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_223bc3a4c7> and adder/subtractor <addsub/Msub_internal_s_71_5_addsub> in block <twiddle_general_4mult_entity_223bc3a4c7> are combined into a MAC<mult/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <delay1/op_mem_20_24_2> in block <twiddle_general_4mult_entity_223bc3a4c7>, <mult/op_mem_65_20_1> in block <twiddle_general_4mult_entity_223bc3a4c7>, <addsub/op_mem_91_20_0> in block <twiddle_general_4mult_entity_223bc3a4c7>.
	Multiplier <mult3/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_223bc3a4c7> and adder/subtractor <addsub1/Madd_internal_s_69_5_addsub> in block <twiddle_general_4mult_entity_223bc3a4c7> are combined into a MAC<mult3/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <delay1/op_mem_20_24_2> in block <twiddle_general_4mult_entity_223bc3a4c7>, <mult3/op_mem_65_20_1> in block <twiddle_general_4mult_entity_223bc3a4c7>, <addsub1/op_mem_91_20_0> in block <twiddle_general_4mult_entity_223bc3a4c7>.
	Found pipelined multiplier on signal <mult2/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <mult1/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
Unit <twiddle_general_4mult_entity_223bc3a4c7> synthesized (advanced).

Synthesizing (advanced) Unit <twiddle_general_4mult_entity_418ad49f3f>.
	Multiplier <mult/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_418ad49f3f> and adder/subtractor <addsub/Msub_internal_s_71_5_addsub> in block <twiddle_general_4mult_entity_418ad49f3f> are combined into a MAC<mult/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <delay1/op_mem_20_24_2> in block <twiddle_general_4mult_entity_418ad49f3f>, <mult/op_mem_65_20_1> in block <twiddle_general_4mult_entity_418ad49f3f>, <addsub/op_mem_91_20_0> in block <twiddle_general_4mult_entity_418ad49f3f>.
	Multiplier <mult3/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_418ad49f3f> and adder/subtractor <addsub1/Madd_internal_s_69_5_addsub> in block <twiddle_general_4mult_entity_418ad49f3f> are combined into a MAC<mult3/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <delay1/op_mem_20_24_2> in block <twiddle_general_4mult_entity_418ad49f3f>, <mult3/op_mem_65_20_1> in block <twiddle_general_4mult_entity_418ad49f3f>, <addsub1/op_mem_91_20_0> in block <twiddle_general_4mult_entity_418ad49f3f>.
	Found pipelined multiplier on signal <mult2/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <mult1/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
Unit <twiddle_general_4mult_entity_418ad49f3f> synthesized (advanced).

Synthesizing (advanced) Unit <twiddle_general_4mult_entity_4483e33770>.
	Multiplier <mult/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_4483e33770> and adder/subtractor <addsub/Msub_internal_s_71_5_addsub> in block <twiddle_general_4mult_entity_4483e33770> are combined into a MAC<mult/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <delay1/op_mem_20_24_2> in block <twiddle_general_4mult_entity_4483e33770>, <mult/op_mem_65_20_1> in block <twiddle_general_4mult_entity_4483e33770>, <addsub/op_mem_91_20_0> in block <twiddle_general_4mult_entity_4483e33770>.
	Multiplier <mult3/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_4483e33770> and adder/subtractor <addsub1/Madd_internal_s_69_5_addsub> in block <twiddle_general_4mult_entity_4483e33770> are combined into a MAC<mult3/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <delay1/op_mem_20_24_2> in block <twiddle_general_4mult_entity_4483e33770>, <mult3/op_mem_65_20_1> in block <twiddle_general_4mult_entity_4483e33770>, <addsub1/op_mem_91_20_0> in block <twiddle_general_4mult_entity_4483e33770>.
	Found pipelined multiplier on signal <mult2/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <mult1/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
Unit <twiddle_general_4mult_entity_4483e33770> synthesized (advanced).

Synthesizing (advanced) Unit <twiddle_general_4mult_entity_46e649bbc1>.
	Multiplier <mult/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_46e649bbc1> and adder/subtractor <addsub/Msub_internal_s_71_5_addsub> in block <twiddle_general_4mult_entity_46e649bbc1> are combined into a MAC<mult/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <delay1/op_mem_20_24_2> in block <twiddle_general_4mult_entity_46e649bbc1>, <mult/op_mem_65_20_1> in block <twiddle_general_4mult_entity_46e649bbc1>, <addsub/op_mem_91_20_0> in block <twiddle_general_4mult_entity_46e649bbc1>.
	Multiplier <mult3/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_46e649bbc1> and adder/subtractor <addsub1/Madd_internal_s_69_5_addsub> in block <twiddle_general_4mult_entity_46e649bbc1> are combined into a MAC<mult3/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <delay1/op_mem_20_24_2> in block <twiddle_general_4mult_entity_46e649bbc1>, <mult3/op_mem_65_20_1> in block <twiddle_general_4mult_entity_46e649bbc1>, <addsub1/op_mem_91_20_0> in block <twiddle_general_4mult_entity_46e649bbc1>.
	Found pipelined multiplier on signal <mult2/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <mult1/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
Unit <twiddle_general_4mult_entity_46e649bbc1> synthesized (advanced).

Synthesizing (advanced) Unit <twiddle_general_4mult_entity_498b2e857f>.
	Multiplier <mult/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_498b2e857f> and adder/subtractor <addsub/Msub_internal_s_71_5_addsub> in block <twiddle_general_4mult_entity_498b2e857f> are combined into a MAC<mult/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <delay1/op_mem_20_24_2> in block <twiddle_general_4mult_entity_498b2e857f>, <mult/op_mem_65_20_1> in block <twiddle_general_4mult_entity_498b2e857f>, <addsub/op_mem_91_20_0> in block <twiddle_general_4mult_entity_498b2e857f>.
	Multiplier <mult3/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_498b2e857f> and adder/subtractor <addsub1/Madd_internal_s_69_5_addsub> in block <twiddle_general_4mult_entity_498b2e857f> are combined into a MAC<mult3/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <delay1/op_mem_20_24_2> in block <twiddle_general_4mult_entity_498b2e857f>, <mult3/op_mem_65_20_1> in block <twiddle_general_4mult_entity_498b2e857f>, <addsub1/op_mem_91_20_0> in block <twiddle_general_4mult_entity_498b2e857f>.
	Found pipelined multiplier on signal <mult2/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <mult1/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
Unit <twiddle_general_4mult_entity_498b2e857f> synthesized (advanced).

Synthesizing (advanced) Unit <twiddle_general_4mult_entity_4d4e3e3f57>.
	Multiplier <mult/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_4d4e3e3f57> and adder/subtractor <addsub/Msub_internal_s_71_5_addsub> in block <twiddle_general_4mult_entity_4d4e3e3f57> are combined into a MAC<mult/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <delay1/op_mem_20_24_2> in block <twiddle_general_4mult_entity_4d4e3e3f57>, <mult/op_mem_65_20_1> in block <twiddle_general_4mult_entity_4d4e3e3f57>, <addsub/op_mem_91_20_0> in block <twiddle_general_4mult_entity_4d4e3e3f57>.
	Multiplier <mult3/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_4d4e3e3f57> and adder/subtractor <addsub1/Madd_internal_s_69_5_addsub> in block <twiddle_general_4mult_entity_4d4e3e3f57> are combined into a MAC<mult3/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <delay1/op_mem_20_24_2> in block <twiddle_general_4mult_entity_4d4e3e3f57>, <mult3/op_mem_65_20_1> in block <twiddle_general_4mult_entity_4d4e3e3f57>, <addsub1/op_mem_91_20_0> in block <twiddle_general_4mult_entity_4d4e3e3f57>.
	Found pipelined multiplier on signal <mult2/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <mult1/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
Unit <twiddle_general_4mult_entity_4d4e3e3f57> synthesized (advanced).

Synthesizing (advanced) Unit <twiddle_general_4mult_entity_51b322ce4e>.
	Multiplier <mult/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_51b322ce4e> and adder/subtractor <addsub/Msub_internal_s_71_5_addsub> in block <twiddle_general_4mult_entity_51b322ce4e> are combined into a MAC<mult/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <delay1/op_mem_20_24_2> in block <twiddle_general_4mult_entity_51b322ce4e>, <mult/op_mem_65_20_1> in block <twiddle_general_4mult_entity_51b322ce4e>, <addsub/op_mem_91_20_0> in block <twiddle_general_4mult_entity_51b322ce4e>.
	Multiplier <mult3/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_51b322ce4e> and adder/subtractor <addsub1/Madd_internal_s_69_5_addsub> in block <twiddle_general_4mult_entity_51b322ce4e> are combined into a MAC<mult3/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <delay1/op_mem_20_24_2> in block <twiddle_general_4mult_entity_51b322ce4e>, <mult3/op_mem_65_20_1> in block <twiddle_general_4mult_entity_51b322ce4e>, <addsub1/op_mem_91_20_0> in block <twiddle_general_4mult_entity_51b322ce4e>.
	Found pipelined multiplier on signal <mult2/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <mult1/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
Unit <twiddle_general_4mult_entity_51b322ce4e> synthesized (advanced).

Synthesizing (advanced) Unit <twiddle_general_4mult_entity_8413895c5c>.
	Multiplier <mult/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_8413895c5c> and adder/subtractor <addsub/Msub_internal_s_71_5_addsub> in block <twiddle_general_4mult_entity_8413895c5c> are combined into a MAC<mult/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <delay1/op_mem_20_24_2> in block <twiddle_general_4mult_entity_8413895c5c>, <mult/op_mem_65_20_1> in block <twiddle_general_4mult_entity_8413895c5c>, <addsub/op_mem_91_20_0> in block <twiddle_general_4mult_entity_8413895c5c>.
	Multiplier <mult3/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_8413895c5c> and adder/subtractor <addsub1/Madd_internal_s_69_5_addsub> in block <twiddle_general_4mult_entity_8413895c5c> are combined into a MAC<mult3/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <delay1/op_mem_20_24_2> in block <twiddle_general_4mult_entity_8413895c5c>, <mult3/op_mem_65_20_1> in block <twiddle_general_4mult_entity_8413895c5c>, <addsub1/op_mem_91_20_0> in block <twiddle_general_4mult_entity_8413895c5c>.
	Found pipelined multiplier on signal <mult2/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <mult1/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
Unit <twiddle_general_4mult_entity_8413895c5c> synthesized (advanced).

Synthesizing (advanced) Unit <twiddle_general_4mult_entity_9e07b8cde9>.
	Multiplier <mult/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_9e07b8cde9> and adder/subtractor <addsub/Msub_internal_s_71_5_addsub> in block <twiddle_general_4mult_entity_9e07b8cde9> are combined into a MAC<mult/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <delay1/op_mem_20_24_2> in block <twiddle_general_4mult_entity_9e07b8cde9>, <mult/op_mem_65_20_1> in block <twiddle_general_4mult_entity_9e07b8cde9>, <addsub/op_mem_91_20_0> in block <twiddle_general_4mult_entity_9e07b8cde9>.
	Multiplier <mult3/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_9e07b8cde9> and adder/subtractor <addsub1/Madd_internal_s_69_5_addsub> in block <twiddle_general_4mult_entity_9e07b8cde9> are combined into a MAC<mult3/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <delay1/op_mem_20_24_2> in block <twiddle_general_4mult_entity_9e07b8cde9>, <mult3/op_mem_65_20_1> in block <twiddle_general_4mult_entity_9e07b8cde9>, <addsub1/op_mem_91_20_0> in block <twiddle_general_4mult_entity_9e07b8cde9>.
	Found pipelined multiplier on signal <mult2/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <mult1/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
Unit <twiddle_general_4mult_entity_9e07b8cde9> synthesized (advanced).

Synthesizing (advanced) Unit <twiddle_general_4mult_entity_c55d9e333f>.
	Multiplier <mult/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_c55d9e333f> and adder/subtractor <addsub/Msub_internal_s_71_5_addsub> in block <twiddle_general_4mult_entity_c55d9e333f> are combined into a MAC<mult/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <delay1/op_mem_20_24_2> in block <twiddle_general_4mult_entity_c55d9e333f>, <mult/op_mem_65_20_1> in block <twiddle_general_4mult_entity_c55d9e333f>, <addsub/op_mem_91_20_0> in block <twiddle_general_4mult_entity_c55d9e333f>.
	Multiplier <mult3/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_c55d9e333f> and adder/subtractor <addsub1/Madd_internal_s_69_5_addsub> in block <twiddle_general_4mult_entity_c55d9e333f> are combined into a MAC<mult3/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <delay1/op_mem_20_24_2> in block <twiddle_general_4mult_entity_c55d9e333f>, <mult3/op_mem_65_20_1> in block <twiddle_general_4mult_entity_c55d9e333f>, <addsub1/op_mem_91_20_0> in block <twiddle_general_4mult_entity_c55d9e333f>.
	Found pipelined multiplier on signal <mult2/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <mult1/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
Unit <twiddle_general_4mult_entity_c55d9e333f> synthesized (advanced).

Synthesizing (advanced) Unit <twiddle_general_4mult_entity_c57159bed8>.
	Multiplier <mult/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_c57159bed8> and adder/subtractor <addsub/Msub_internal_s_71_5_addsub> in block <twiddle_general_4mult_entity_c57159bed8> are combined into a MAC<mult/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <delay1/op_mem_20_24_2> in block <twiddle_general_4mult_entity_c57159bed8>, <mult/op_mem_65_20_1> in block <twiddle_general_4mult_entity_c57159bed8>, <addsub/op_mem_91_20_0> in block <twiddle_general_4mult_entity_c57159bed8>.
	Multiplier <mult3/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_c57159bed8> and adder/subtractor <addsub1/Madd_internal_s_69_5_addsub> in block <twiddle_general_4mult_entity_c57159bed8> are combined into a MAC<mult3/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <delay1/op_mem_20_24_2> in block <twiddle_general_4mult_entity_c57159bed8>, <mult3/op_mem_65_20_1> in block <twiddle_general_4mult_entity_c57159bed8>, <addsub1/op_mem_91_20_0> in block <twiddle_general_4mult_entity_c57159bed8>.
	Found pipelined multiplier on signal <mult2/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <mult1/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
Unit <twiddle_general_4mult_entity_c57159bed8> synthesized (advanced).
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_18> of sequential type is unconnected in block <twiddle_general_4mult_entity_c57159bed8>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_19> of sequential type is unconnected in block <twiddle_general_4mult_entity_c57159bed8>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_20> of sequential type is unconnected in block <twiddle_general_4mult_entity_c57159bed8>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_21> of sequential type is unconnected in block <twiddle_general_4mult_entity_c57159bed8>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_22> of sequential type is unconnected in block <twiddle_general_4mult_entity_c57159bed8>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_23> of sequential type is unconnected in block <twiddle_general_4mult_entity_c57159bed8>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_24> of sequential type is unconnected in block <twiddle_general_4mult_entity_c57159bed8>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_25> of sequential type is unconnected in block <twiddle_general_4mult_entity_c57159bed8>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_26> of sequential type is unconnected in block <twiddle_general_4mult_entity_c57159bed8>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_27> of sequential type is unconnected in block <twiddle_general_4mult_entity_c57159bed8>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_28> of sequential type is unconnected in block <twiddle_general_4mult_entity_c57159bed8>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_29> of sequential type is unconnected in block <twiddle_general_4mult_entity_c57159bed8>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_30> of sequential type is unconnected in block <twiddle_general_4mult_entity_c57159bed8>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_31> of sequential type is unconnected in block <twiddle_general_4mult_entity_c57159bed8>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_32> of sequential type is unconnected in block <twiddle_general_4mult_entity_c57159bed8>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_33> of sequential type is unconnected in block <twiddle_general_4mult_entity_c57159bed8>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_34> of sequential type is unconnected in block <twiddle_general_4mult_entity_c57159bed8>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_35> of sequential type is unconnected in block <twiddle_general_4mult_entity_c57159bed8>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_18> of sequential type is unconnected in block <twiddle_general_4mult_entity_9e07b8cde9>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_19> of sequential type is unconnected in block <twiddle_general_4mult_entity_9e07b8cde9>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_20> of sequential type is unconnected in block <twiddle_general_4mult_entity_9e07b8cde9>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_21> of sequential type is unconnected in block <twiddle_general_4mult_entity_9e07b8cde9>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_22> of sequential type is unconnected in block <twiddle_general_4mult_entity_9e07b8cde9>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_23> of sequential type is unconnected in block <twiddle_general_4mult_entity_9e07b8cde9>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_24> of sequential type is unconnected in block <twiddle_general_4mult_entity_9e07b8cde9>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_25> of sequential type is unconnected in block <twiddle_general_4mult_entity_9e07b8cde9>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_26> of sequential type is unconnected in block <twiddle_general_4mult_entity_9e07b8cde9>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_27> of sequential type is unconnected in block <twiddle_general_4mult_entity_9e07b8cde9>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_28> of sequential type is unconnected in block <twiddle_general_4mult_entity_9e07b8cde9>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_29> of sequential type is unconnected in block <twiddle_general_4mult_entity_9e07b8cde9>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_30> of sequential type is unconnected in block <twiddle_general_4mult_entity_9e07b8cde9>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_31> of sequential type is unconnected in block <twiddle_general_4mult_entity_9e07b8cde9>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_32> of sequential type is unconnected in block <twiddle_general_4mult_entity_9e07b8cde9>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_33> of sequential type is unconnected in block <twiddle_general_4mult_entity_9e07b8cde9>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_34> of sequential type is unconnected in block <twiddle_general_4mult_entity_9e07b8cde9>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_35> of sequential type is unconnected in block <twiddle_general_4mult_entity_9e07b8cde9>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_18> of sequential type is unconnected in block <twiddle_general_4mult_entity_c55d9e333f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_19> of sequential type is unconnected in block <twiddle_general_4mult_entity_c55d9e333f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_20> of sequential type is unconnected in block <twiddle_general_4mult_entity_c55d9e333f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_21> of sequential type is unconnected in block <twiddle_general_4mult_entity_c55d9e333f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_22> of sequential type is unconnected in block <twiddle_general_4mult_entity_c55d9e333f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_23> of sequential type is unconnected in block <twiddle_general_4mult_entity_c55d9e333f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_24> of sequential type is unconnected in block <twiddle_general_4mult_entity_c55d9e333f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_25> of sequential type is unconnected in block <twiddle_general_4mult_entity_c55d9e333f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_26> of sequential type is unconnected in block <twiddle_general_4mult_entity_c55d9e333f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_27> of sequential type is unconnected in block <twiddle_general_4mult_entity_c55d9e333f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_28> of sequential type is unconnected in block <twiddle_general_4mult_entity_c55d9e333f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_29> of sequential type is unconnected in block <twiddle_general_4mult_entity_c55d9e333f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_30> of sequential type is unconnected in block <twiddle_general_4mult_entity_c55d9e333f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_31> of sequential type is unconnected in block <twiddle_general_4mult_entity_c55d9e333f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_32> of sequential type is unconnected in block <twiddle_general_4mult_entity_c55d9e333f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_33> of sequential type is unconnected in block <twiddle_general_4mult_entity_c55d9e333f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_34> of sequential type is unconnected in block <twiddle_general_4mult_entity_c55d9e333f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_35> of sequential type is unconnected in block <twiddle_general_4mult_entity_c55d9e333f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_18> of sequential type is unconnected in block <twiddle_general_4mult_entity_418ad49f3f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_19> of sequential type is unconnected in block <twiddle_general_4mult_entity_418ad49f3f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_20> of sequential type is unconnected in block <twiddle_general_4mult_entity_418ad49f3f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_21> of sequential type is unconnected in block <twiddle_general_4mult_entity_418ad49f3f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_22> of sequential type is unconnected in block <twiddle_general_4mult_entity_418ad49f3f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_23> of sequential type is unconnected in block <twiddle_general_4mult_entity_418ad49f3f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_24> of sequential type is unconnected in block <twiddle_general_4mult_entity_418ad49f3f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_25> of sequential type is unconnected in block <twiddle_general_4mult_entity_418ad49f3f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_26> of sequential type is unconnected in block <twiddle_general_4mult_entity_418ad49f3f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_27> of sequential type is unconnected in block <twiddle_general_4mult_entity_418ad49f3f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_28> of sequential type is unconnected in block <twiddle_general_4mult_entity_418ad49f3f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_29> of sequential type is unconnected in block <twiddle_general_4mult_entity_418ad49f3f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_30> of sequential type is unconnected in block <twiddle_general_4mult_entity_418ad49f3f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_31> of sequential type is unconnected in block <twiddle_general_4mult_entity_418ad49f3f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_32> of sequential type is unconnected in block <twiddle_general_4mult_entity_418ad49f3f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_33> of sequential type is unconnected in block <twiddle_general_4mult_entity_418ad49f3f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_34> of sequential type is unconnected in block <twiddle_general_4mult_entity_418ad49f3f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_35> of sequential type is unconnected in block <twiddle_general_4mult_entity_418ad49f3f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_18> of sequential type is unconnected in block <twiddle_general_4mult_entity_07189e9643>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_19> of sequential type is unconnected in block <twiddle_general_4mult_entity_07189e9643>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_20> of sequential type is unconnected in block <twiddle_general_4mult_entity_07189e9643>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_21> of sequential type is unconnected in block <twiddle_general_4mult_entity_07189e9643>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_22> of sequential type is unconnected in block <twiddle_general_4mult_entity_07189e9643>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_23> of sequential type is unconnected in block <twiddle_general_4mult_entity_07189e9643>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_24> of sequential type is unconnected in block <twiddle_general_4mult_entity_07189e9643>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_25> of sequential type is unconnected in block <twiddle_general_4mult_entity_07189e9643>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_26> of sequential type is unconnected in block <twiddle_general_4mult_entity_07189e9643>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_27> of sequential type is unconnected in block <twiddle_general_4mult_entity_07189e9643>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_28> of sequential type is unconnected in block <twiddle_general_4mult_entity_07189e9643>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_29> of sequential type is unconnected in block <twiddle_general_4mult_entity_07189e9643>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_30> of sequential type is unconnected in block <twiddle_general_4mult_entity_07189e9643>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_31> of sequential type is unconnected in block <twiddle_general_4mult_entity_07189e9643>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_32> of sequential type is unconnected in block <twiddle_general_4mult_entity_07189e9643>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_33> of sequential type is unconnected in block <twiddle_general_4mult_entity_07189e9643>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_34> of sequential type is unconnected in block <twiddle_general_4mult_entity_07189e9643>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_35> of sequential type is unconnected in block <twiddle_general_4mult_entity_07189e9643>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_18> of sequential type is unconnected in block <twiddle_general_4mult_entity_4d4e3e3f57>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_19> of sequential type is unconnected in block <twiddle_general_4mult_entity_4d4e3e3f57>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_20> of sequential type is unconnected in block <twiddle_general_4mult_entity_4d4e3e3f57>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_21> of sequential type is unconnected in block <twiddle_general_4mult_entity_4d4e3e3f57>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_22> of sequential type is unconnected in block <twiddle_general_4mult_entity_4d4e3e3f57>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_23> of sequential type is unconnected in block <twiddle_general_4mult_entity_4d4e3e3f57>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_24> of sequential type is unconnected in block <twiddle_general_4mult_entity_4d4e3e3f57>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_25> of sequential type is unconnected in block <twiddle_general_4mult_entity_4d4e3e3f57>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_26> of sequential type is unconnected in block <twiddle_general_4mult_entity_4d4e3e3f57>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_27> of sequential type is unconnected in block <twiddle_general_4mult_entity_4d4e3e3f57>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_28> of sequential type is unconnected in block <twiddle_general_4mult_entity_4d4e3e3f57>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_29> of sequential type is unconnected in block <twiddle_general_4mult_entity_4d4e3e3f57>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_30> of sequential type is unconnected in block <twiddle_general_4mult_entity_4d4e3e3f57>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_31> of sequential type is unconnected in block <twiddle_general_4mult_entity_4d4e3e3f57>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_32> of sequential type is unconnected in block <twiddle_general_4mult_entity_4d4e3e3f57>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_33> of sequential type is unconnected in block <twiddle_general_4mult_entity_4d4e3e3f57>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_34> of sequential type is unconnected in block <twiddle_general_4mult_entity_4d4e3e3f57>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_35> of sequential type is unconnected in block <twiddle_general_4mult_entity_4d4e3e3f57>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_18> of sequential type is unconnected in block <twiddle_general_4mult_entity_8413895c5c>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_19> of sequential type is unconnected in block <twiddle_general_4mult_entity_8413895c5c>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_20> of sequential type is unconnected in block <twiddle_general_4mult_entity_8413895c5c>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_21> of sequential type is unconnected in block <twiddle_general_4mult_entity_8413895c5c>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_22> of sequential type is unconnected in block <twiddle_general_4mult_entity_8413895c5c>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_23> of sequential type is unconnected in block <twiddle_general_4mult_entity_8413895c5c>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_24> of sequential type is unconnected in block <twiddle_general_4mult_entity_8413895c5c>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_25> of sequential type is unconnected in block <twiddle_general_4mult_entity_8413895c5c>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_26> of sequential type is unconnected in block <twiddle_general_4mult_entity_8413895c5c>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_27> of sequential type is unconnected in block <twiddle_general_4mult_entity_8413895c5c>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_28> of sequential type is unconnected in block <twiddle_general_4mult_entity_8413895c5c>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_29> of sequential type is unconnected in block <twiddle_general_4mult_entity_8413895c5c>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_30> of sequential type is unconnected in block <twiddle_general_4mult_entity_8413895c5c>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_31> of sequential type is unconnected in block <twiddle_general_4mult_entity_8413895c5c>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_32> of sequential type is unconnected in block <twiddle_general_4mult_entity_8413895c5c>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_33> of sequential type is unconnected in block <twiddle_general_4mult_entity_8413895c5c>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_34> of sequential type is unconnected in block <twiddle_general_4mult_entity_8413895c5c>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_35> of sequential type is unconnected in block <twiddle_general_4mult_entity_8413895c5c>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_18> of sequential type is unconnected in block <twiddle_general_4mult_entity_46e649bbc1>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_19> of sequential type is unconnected in block <twiddle_general_4mult_entity_46e649bbc1>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_20> of sequential type is unconnected in block <twiddle_general_4mult_entity_46e649bbc1>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_21> of sequential type is unconnected in block <twiddle_general_4mult_entity_46e649bbc1>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_22> of sequential type is unconnected in block <twiddle_general_4mult_entity_46e649bbc1>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_23> of sequential type is unconnected in block <twiddle_general_4mult_entity_46e649bbc1>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_24> of sequential type is unconnected in block <twiddle_general_4mult_entity_46e649bbc1>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_25> of sequential type is unconnected in block <twiddle_general_4mult_entity_46e649bbc1>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_26> of sequential type is unconnected in block <twiddle_general_4mult_entity_46e649bbc1>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_27> of sequential type is unconnected in block <twiddle_general_4mult_entity_46e649bbc1>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_28> of sequential type is unconnected in block <twiddle_general_4mult_entity_46e649bbc1>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_29> of sequential type is unconnected in block <twiddle_general_4mult_entity_46e649bbc1>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_30> of sequential type is unconnected in block <twiddle_general_4mult_entity_46e649bbc1>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_31> of sequential type is unconnected in block <twiddle_general_4mult_entity_46e649bbc1>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_32> of sequential type is unconnected in block <twiddle_general_4mult_entity_46e649bbc1>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_33> of sequential type is unconnected in block <twiddle_general_4mult_entity_46e649bbc1>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_34> of sequential type is unconnected in block <twiddle_general_4mult_entity_46e649bbc1>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_35> of sequential type is unconnected in block <twiddle_general_4mult_entity_46e649bbc1>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_18> of sequential type is unconnected in block <twiddle_general_4mult_entity_223bc3a4c7>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_19> of sequential type is unconnected in block <twiddle_general_4mult_entity_223bc3a4c7>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_20> of sequential type is unconnected in block <twiddle_general_4mult_entity_223bc3a4c7>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_21> of sequential type is unconnected in block <twiddle_general_4mult_entity_223bc3a4c7>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_22> of sequential type is unconnected in block <twiddle_general_4mult_entity_223bc3a4c7>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_23> of sequential type is unconnected in block <twiddle_general_4mult_entity_223bc3a4c7>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_24> of sequential type is unconnected in block <twiddle_general_4mult_entity_223bc3a4c7>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_25> of sequential type is unconnected in block <twiddle_general_4mult_entity_223bc3a4c7>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_26> of sequential type is unconnected in block <twiddle_general_4mult_entity_223bc3a4c7>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_27> of sequential type is unconnected in block <twiddle_general_4mult_entity_223bc3a4c7>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_28> of sequential type is unconnected in block <twiddle_general_4mult_entity_223bc3a4c7>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_29> of sequential type is unconnected in block <twiddle_general_4mult_entity_223bc3a4c7>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_30> of sequential type is unconnected in block <twiddle_general_4mult_entity_223bc3a4c7>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_31> of sequential type is unconnected in block <twiddle_general_4mult_entity_223bc3a4c7>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_32> of sequential type is unconnected in block <twiddle_general_4mult_entity_223bc3a4c7>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_33> of sequential type is unconnected in block <twiddle_general_4mult_entity_223bc3a4c7>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_34> of sequential type is unconnected in block <twiddle_general_4mult_entity_223bc3a4c7>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_35> of sequential type is unconnected in block <twiddle_general_4mult_entity_223bc3a4c7>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_18> of sequential type is unconnected in block <twiddle_general_4mult_entity_498b2e857f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_19> of sequential type is unconnected in block <twiddle_general_4mult_entity_498b2e857f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_20> of sequential type is unconnected in block <twiddle_general_4mult_entity_498b2e857f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_21> of sequential type is unconnected in block <twiddle_general_4mult_entity_498b2e857f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_22> of sequential type is unconnected in block <twiddle_general_4mult_entity_498b2e857f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_23> of sequential type is unconnected in block <twiddle_general_4mult_entity_498b2e857f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_24> of sequential type is unconnected in block <twiddle_general_4mult_entity_498b2e857f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_25> of sequential type is unconnected in block <twiddle_general_4mult_entity_498b2e857f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_26> of sequential type is unconnected in block <twiddle_general_4mult_entity_498b2e857f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_27> of sequential type is unconnected in block <twiddle_general_4mult_entity_498b2e857f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_28> of sequential type is unconnected in block <twiddle_general_4mult_entity_498b2e857f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_29> of sequential type is unconnected in block <twiddle_general_4mult_entity_498b2e857f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_30> of sequential type is unconnected in block <twiddle_general_4mult_entity_498b2e857f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_31> of sequential type is unconnected in block <twiddle_general_4mult_entity_498b2e857f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_32> of sequential type is unconnected in block <twiddle_general_4mult_entity_498b2e857f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_33> of sequential type is unconnected in block <twiddle_general_4mult_entity_498b2e857f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_34> of sequential type is unconnected in block <twiddle_general_4mult_entity_498b2e857f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_35> of sequential type is unconnected in block <twiddle_general_4mult_entity_498b2e857f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_18> of sequential type is unconnected in block <twiddle_general_4mult_entity_51b322ce4e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_19> of sequential type is unconnected in block <twiddle_general_4mult_entity_51b322ce4e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_20> of sequential type is unconnected in block <twiddle_general_4mult_entity_51b322ce4e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_21> of sequential type is unconnected in block <twiddle_general_4mult_entity_51b322ce4e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_22> of sequential type is unconnected in block <twiddle_general_4mult_entity_51b322ce4e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_23> of sequential type is unconnected in block <twiddle_general_4mult_entity_51b322ce4e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_24> of sequential type is unconnected in block <twiddle_general_4mult_entity_51b322ce4e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_25> of sequential type is unconnected in block <twiddle_general_4mult_entity_51b322ce4e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_26> of sequential type is unconnected in block <twiddle_general_4mult_entity_51b322ce4e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_27> of sequential type is unconnected in block <twiddle_general_4mult_entity_51b322ce4e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_28> of sequential type is unconnected in block <twiddle_general_4mult_entity_51b322ce4e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_29> of sequential type is unconnected in block <twiddle_general_4mult_entity_51b322ce4e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_30> of sequential type is unconnected in block <twiddle_general_4mult_entity_51b322ce4e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_31> of sequential type is unconnected in block <twiddle_general_4mult_entity_51b322ce4e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_32> of sequential type is unconnected in block <twiddle_general_4mult_entity_51b322ce4e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_33> of sequential type is unconnected in block <twiddle_general_4mult_entity_51b322ce4e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_34> of sequential type is unconnected in block <twiddle_general_4mult_entity_51b322ce4e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_35> of sequential type is unconnected in block <twiddle_general_4mult_entity_51b322ce4e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_18> of sequential type is unconnected in block <twiddle_general_4mult_entity_4483e33770>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_19> of sequential type is unconnected in block <twiddle_general_4mult_entity_4483e33770>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_20> of sequential type is unconnected in block <twiddle_general_4mult_entity_4483e33770>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_21> of sequential type is unconnected in block <twiddle_general_4mult_entity_4483e33770>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_22> of sequential type is unconnected in block <twiddle_general_4mult_entity_4483e33770>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_23> of sequential type is unconnected in block <twiddle_general_4mult_entity_4483e33770>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_24> of sequential type is unconnected in block <twiddle_general_4mult_entity_4483e33770>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_25> of sequential type is unconnected in block <twiddle_general_4mult_entity_4483e33770>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_26> of sequential type is unconnected in block <twiddle_general_4mult_entity_4483e33770>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_27> of sequential type is unconnected in block <twiddle_general_4mult_entity_4483e33770>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_28> of sequential type is unconnected in block <twiddle_general_4mult_entity_4483e33770>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_29> of sequential type is unconnected in block <twiddle_general_4mult_entity_4483e33770>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_30> of sequential type is unconnected in block <twiddle_general_4mult_entity_4483e33770>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_31> of sequential type is unconnected in block <twiddle_general_4mult_entity_4483e33770>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_32> of sequential type is unconnected in block <twiddle_general_4mult_entity_4483e33770>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_33> of sequential type is unconnected in block <twiddle_general_4mult_entity_4483e33770>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_34> of sequential type is unconnected in block <twiddle_general_4mult_entity_4483e33770>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_35> of sequential type is unconnected in block <twiddle_general_4mult_entity_4483e33770>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 26
 18x18-to-37-bit MAC                                   : 26
# Multipliers                                          : 26
 18x18-bit registered multiplier                       : 26
# Adders/Subtractors                                   : 95
 18-bit subtractor                                     : 4
 19-bit subtractor                                     : 1
 20-bit adder                                          : 8
 22-bit adder                                          : 8
 25-bit adder                                          : 26
 26-bit adder                                          : 48
# Counters                                             : 3
 1-bit down counter                                    : 1
 1-bit up counter                                      : 1
 10-bit up counter                                     : 1
# Registers                                            : 14303
 Flip-Flops                                            : 14303
# Comparators                                          : 31
 10-bit comparator equal                               : 1
 10-bit comparator not equal                           : 1
 11-bit comparator equal                               : 5
 11-bit comparator greater                             : 1
 11-bit comparator not equal                           : 3
 12-bit comparator equal                               : 1
 12-bit comparator not equal                           : 1
 2-bit comparator equal                                : 2
 2-bit comparator not equal                            : 2
 3-bit comparator equal                                : 1
 3-bit comparator not equal                            : 1
 4-bit comparator equal                                : 1
 4-bit comparator not equal                            : 1
 5-bit comparator equal                                : 1
 5-bit comparator not equal                            : 1
 6-bit comparator equal                                : 1
 6-bit comparator not equal                            : 1
 7-bit comparator equal                                : 1
 7-bit comparator not equal                            : 1
 8-bit comparator equal                                : 1
 8-bit comparator not equal                            : 1
 9-bit comparator equal                                : 1
 9-bit comparator not equal                            : 1
# Multiplexers                                         : 551
 1-bit 2-to-1 multiplexer                              : 370
 10-bit 2-to-1 multiplexer                             : 3
 11-bit 12-to-1 multiplexer                            : 1
 18-bit 2-to-1 multiplexer                             : 59
 20-bit 2-to-1 multiplexer                             : 8
 22-bit 2-to-1 multiplexer                             : 26
 24-bit 2-to-1 multiplexer                             : 52
 36-bit 2-to-1 multiplexer                             : 32
# Xors                                                 : 345
 1-bit xor2                                            : 345

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <sync_delay_entity_dbb9459733>: instances <constant2>, <constant_x0> of unit <constant_a7e2bb9e12> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <bi_real_unscr_4x_entity_02de02562d>: instances <en_even>, <en_odd> of unit <constant_6293007044> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <bi_real_unscr_4x_entity_02de02562d>: instances <en_even>, <en_out> of unit <constant_6293007044> are equivalent, second instance is removed
INFO:Xst:1901 - Instance cadd_27e38c959d/dsp48e/dsp48e_inst in unit cadd_27e38c959d/dsp48e/dsp48e_inst of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance csub_bee9b13ff2/dsp48e/dsp48e_inst in unit csub_bee9b13ff2/dsp48e/dsp48e_inst of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance cadd_a30c3e349a/dsp48e/dsp48e_inst in unit cadd_a30c3e349a/dsp48e/dsp48e_inst of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance csub_40bf8504b3/dsp48e/dsp48e_inst in unit csub_40bf8504b3/dsp48e/dsp48e_inst of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance cadd_b1c3f99a27/dsp48e/dsp48e_inst in unit cadd_b1c3f99a27/dsp48e/dsp48e_inst of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance csub_1f8bcbcaa6/dsp48e/dsp48e_inst in unit csub_1f8bcbcaa6/dsp48e/dsp48e_inst of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance cadd_fc3817323e/dsp48e/dsp48e_inst in unit cadd_fc3817323e/dsp48e/dsp48e_inst of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance csub_c82c8aa330/dsp48e/dsp48e_inst in unit csub_c82c8aa330/dsp48e/dsp48e_inst of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance cadd_5ccc5ee94d/dsp48e/dsp48e_inst in unit cadd_5ccc5ee94d/dsp48e/dsp48e_inst of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance csub_839afd606e/dsp48e/dsp48e_inst in unit csub_839afd606e/dsp48e/dsp48e_inst of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance cadd_d29d7edb6b/dsp48e/dsp48e_inst in unit cadd_d29d7edb6b/dsp48e/dsp48e_inst of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance csub_88912f651a/dsp48e/dsp48e_inst in unit csub_88912f651a/dsp48e/dsp48e_inst of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance cadd_5a64125d9c/dsp48e/dsp48e_inst in unit cadd_5a64125d9c/dsp48e/dsp48e_inst of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance csub_d999d237b8/dsp48e/dsp48e_inst in unit csub_d999d237b8/dsp48e/dsp48e_inst of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance cadd_f3304d2980/dsp48e/dsp48e_inst in unit cadd_f3304d2980/dsp48e/dsp48e_inst of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance csub_dee87270eb/dsp48e/dsp48e_inst in unit csub_dee87270eb/dsp48e/dsp48e_inst of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance cadd_d404c8af2d/dsp48e/dsp48e_inst in unit cadd_d404c8af2d/dsp48e/dsp48e_inst of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance csub_877850fd1d/dsp48e/dsp48e_inst in unit csub_877850fd1d/dsp48e/dsp48e_inst of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance cadd_71363ab384/dsp48e/dsp48e_inst in unit cadd_71363ab384/dsp48e/dsp48e_inst of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance csub_660799be44/dsp48e/dsp48e_inst in unit csub_660799be44/dsp48e/dsp48e_inst of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance cadd_d328838663/dsp48e/dsp48e_inst in unit cadd_d328838663/dsp48e/dsp48e_inst of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance csub_50d8d52f66/dsp48e/dsp48e_inst in unit csub_50d8d52f66/dsp48e/dsp48e_inst of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance cadd_3ec5ae5a4e/dsp48e/dsp48e_inst in unit cadd_3ec5ae5a4e/dsp48e/dsp48e_inst of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance csub_8f454f3efc/dsp48e/dsp48e_inst in unit csub_8f454f3efc/dsp48e/dsp48e_inst of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance cadd_f6e0b9afe1/dsp48e/dsp48e_inst in unit cadd_f6e0b9afe1/dsp48e/dsp48e_inst of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance csub_17a23dc9c7/dsp48e/dsp48e_inst in unit csub_17a23dc9c7/dsp48e/dsp48e_inst of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance cadd_6ec912337e/dsp48e/dsp48e_inst in unit cadd_6ec912337e/dsp48e/dsp48e_inst of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance csub_73d500e286/dsp48e/dsp48e_inst in unit csub_73d500e286/dsp48e/dsp48e_inst of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance cadd_bda3c2593e/dsp48e/dsp48e_inst in unit cadd_bda3c2593e/dsp48e/dsp48e_inst of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance csub_2398bcd764/dsp48e/dsp48e_inst in unit csub_2398bcd764/dsp48e/dsp48e_inst of type DSP48E has been replaced by DSP48E1

Optimizing unit <fft_wideband_real_core> ...

Optimizing unit <biplex_core_entity_8ae395e8d4> ...

Optimizing unit <fft_stage_1_entity_31f6aa536b> ...

Optimizing unit <srl17e_1> ...

Optimizing unit <butterfly_direct_entity_792130b4bc> ...

Optimizing unit <convert_of0_entity_faf530fa35> ...

Optimizing unit <addsub_1d1efe3b71> ...

Optimizing unit <mux_28159dbdb9> ...

Optimizing unit <fft_stage_10_entity_72dc2257d5> ...

Optimizing unit <srl17e_12> ...

Optimizing unit <butterfly_direct_entity_81a530b647> ...

Optimizing unit <twiddle_general_4mult_entity_c57159bed8> ...

Optimizing unit <srl17e_10> ...

Optimizing unit <srl17e_4> ...

Optimizing unit <convert_pipeline_2> ...

Optimizing unit <srl17e_8> ...

Optimizing unit <srl17e_9> ...

Optimizing unit <convert_of0_entity_e8d41a84a9> ...

Optimizing unit <addsub_345b760935> ...

Optimizing unit <mux_f1f44b96f0> ...

Optimizing unit <fft_stage_11_entity_d3821cb612> ...

Optimizing unit <butterfly_direct_entity_76bf28a71a> ...

Optimizing unit <twiddle_general_4mult_entity_9e07b8cde9> ...

Optimizing unit <fft_stage_2_entity_b72ac4daf5> ...

Optimizing unit <butterfly_direct_entity_5acb48a614> ...

Optimizing unit <twiddle_stage_2_entity_751968b975> ...

Optimizing unit <convert_pipeline_3> ...

Optimizing unit <srl17e_13> ...

Optimizing unit <delay_47d75ae775> ...

Optimizing unit <delay_c462a80bee> ...

Optimizing unit <delay_328e8ebbb5> ...

Optimizing unit <mux_621a1c5abf> ...

Optimizing unit <mux_181e58d842> ...

Optimizing unit <negate_e1a9d1ade1> ...

Optimizing unit <fft_stage_3_entity_8fdfdf5ad1> ...

Optimizing unit <butterfly_direct_entity_e4b9acb91e> ...

Optimizing unit <twiddle_general_4mult_entity_c55d9e333f> ...

Optimizing unit <srl17e_14> ...

Optimizing unit <fft_stage_4_entity_4cc3447bc2> ...

Optimizing unit <butterfly_direct_entity_2967faa47a> ...

Optimizing unit <twiddle_general_4mult_entity_418ad49f3f> ...

Optimizing unit <fft_stage_5_entity_a003caf496> ...

Optimizing unit <butterfly_direct_entity_13b04de492> ...

Optimizing unit <twiddle_general_4mult_entity_07189e9643> ...

Optimizing unit <fft_stage_6_entity_234201d256> ...

Optimizing unit <butterfly_direct_entity_9ebbe6ba4f> ...

Optimizing unit <twiddle_general_4mult_entity_4d4e3e3f57> ...

Optimizing unit <fft_stage_7_entity_cf4bb1eb09> ...

Optimizing unit <butterfly_direct_entity_dfa79bcad4> ...

Optimizing unit <twiddle_general_4mult_entity_8413895c5c> ...

Optimizing unit <fft_stage_8_entity_7eea52cfb7> ...

Optimizing unit <butterfly_direct_entity_06f5396864> ...

Optimizing unit <twiddle_general_4mult_entity_46e649bbc1> ...

Optimizing unit <fft_stage_9_entity_86ae7aec0c> ...

Optimizing unit <srl17e_7> ...

Optimizing unit <butterfly_direct_entity_60b00b1493> ...

Optimizing unit <twiddle_general_4mult_entity_223bc3a4c7> ...

Optimizing unit <bi_real_unscr_4x_entity_02de02562d> ...

Optimizing unit <reorder_even_entity_460623e8e4> ...

Optimizing unit <reorder_odd_entity_4df8de304c> ...

Optimizing unit <hilbert_dsp48e0_entity_d153f87bf5> ...

Optimizing unit <srl17e_3> ...

Optimizing unit <mirror_spectrum_entity_ef11bf8f09> ...

Optimizing unit <negate_8aef4892f6> ...

Optimizing unit <reorder_out_entity_4064314cbf> ...

Optimizing unit <fft_direct_entity_d6658f84e8> ...

Optimizing unit <butterfly1_0_entity_d1ea489d9a> ...

Optimizing unit <twiddle_general_4mult_entity_498b2e857f> ...

Optimizing unit <butterfly2_0_entity_10093d3d4b> ...

Optimizing unit <twiddle_general_4mult_entity_51b322ce4e> ...

Optimizing unit <butterfly2_1_entity_4d78f26b3c> ...

Optimizing unit <twiddle_general_4mult_entity_4483e33770> ...

Optimizing unit <reorder_entity_d3434f5c8e> ...

Optimizing unit <srl17e_16> ...

Optimizing unit <srl17e_15> ...

Optimizing unit <srl17e_17> ...

Optimizing unit <srl17e_18> ...

Optimizing unit <srl17e_19> ...

Optimizing unit <srl17e_20> ...

Optimizing unit <srl17e_21> ...

Optimizing unit <srl17e_22> ...

Optimizing unit <srl17e_23> ...

Optimizing unit <srl17e_24> ...

Optimizing unit <srl17e_25> ...

Optimizing unit <srl17e_26> ...

Optimizing unit <mux_9447359c10> ...
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_0_0> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_0_1> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_0_2> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_0_3> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_0_4> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_0_5> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_0_6> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_0_7> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_0_8> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_0_9> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_0_10> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_0_11> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_0_12> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_0_13> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_0_14> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_0_15> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_0_16> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_0_17> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_0_18> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_0_19> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_1_0> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_1_1> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_1_2> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_1_3> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_1_4> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_1_5> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_1_6> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_1_7> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_1_8> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_1_9> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_1_10> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_1_11> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_1_12> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_1_13> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_1_14> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_1_15> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_1_16> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_1_17> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_1_18> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_1_19> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_0_0> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_0_1> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_0_2> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_0_3> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_0_4> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_0_5> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_0_6> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_0_7> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_0_8> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_0_9> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_0_10> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_0_11> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_0_12> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_0_13> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_0_14> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_0_15> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_0_16> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_0_17> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_0_18> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_0_19> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_1_0> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_1_1> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_1_2> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_1_3> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_1_4> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_1_5> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_1_6> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_1_7> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_1_8> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_1_9> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_1_10> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_1_11> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_1_12> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_1_13> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_1_14> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_1_15> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_1_16> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_1_17> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_1_18> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_1_19> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_0_0> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_0_1> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_0_2> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_0_3> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_0_4> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_0_5> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_0_6> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_0_7> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_0_8> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_0_9> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_0_10> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_0_11> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_0_12> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_0_13> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_0_14> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_0_15> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_0_16> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_0_17> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_0_18> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_0_19> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_1_0> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_1_1> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_1_2> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_1_3> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_1_4> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_1_5> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_1_6> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_1_7> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_1_8> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_1_9> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_1_10> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_1_11> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_1_12> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_1_13> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_1_14> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_1_15> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_1_16> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_1_17> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_1_18> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_1_19> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_0_0> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_0_1> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_0_2> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_0_3> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_0_4> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_0_5> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_0_6> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_0_7> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_0_8> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_0_9> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_0_10> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_0_11> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_0_12> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_0_13> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_0_14> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_0_15> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_0_16> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_0_17> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_0_18> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_0_19> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_1_0> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_1_1> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_1_2> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_1_3> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_1_4> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_1_5> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_1_6> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_1_7> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_1_8> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_1_9> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_1_10> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_1_11> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_1_12> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_1_13> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_1_14> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_1_15> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_1_16> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_1_17> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_1_18> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_1_19> of sequential type is unconnected in block <fft_wideband_real_core>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block fft_wideband_real_core, actual ratio is 6.
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_10_72dc2257d5/butterfly_direct_81a530b647/twiddle_general_4mult_c57159bed8/convert0/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[24].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_10_72dc2257d5/butterfly_direct_81a530b647/twiddle_general_4mult_c57159bed8/convert0/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[23].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_10_72dc2257d5/butterfly_direct_81a530b647/twiddle_general_4mult_c57159bed8/convert1/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[24].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_10_72dc2257d5/butterfly_direct_81a530b647/twiddle_general_4mult_c57159bed8/convert1/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[23].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_3_8fdfdf5ad1/butterfly_direct_e4b9acb91e/twiddle_general_4mult_c55d9e333f/convert0/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_3_8fdfdf5ad1/butterfly_direct_e4b9acb91e/twiddle_general_4mult_c55d9e333f/convert0/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[24].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/twiddle_general_4mult_51b322ce4e/convert1/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/twiddle_general_4mult_51b322ce4e/convert1/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[24].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_3_8fdfdf5ad1/butterfly_direct_e4b9acb91e/twiddle_general_4mult_c55d9e333f/convert1/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_3_8fdfdf5ad1/butterfly_direct_e4b9acb91e/twiddle_general_4mult_c55d9e333f/convert1/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[24].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_7_cf4bb1eb09/butterfly_direct_dfa79bcad4/twiddle_general_4mult_8413895c5c/convert0/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_7_cf4bb1eb09/butterfly_direct_dfa79bcad4/twiddle_general_4mult_8413895c5c/convert0/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[24].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_1_6bf9ccadb5/twiddle_general_4mult_498b2e857f/convert0/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_1_6bf9ccadb5/twiddle_general_4mult_498b2e857f/convert0/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[24].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_9_86ae7aec0c/butterfly_direct_60b00b1493/twiddle_general_4mult_223bc3a4c7/convert0/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_9_86ae7aec0c/butterfly_direct_60b00b1493/twiddle_general_4mult_223bc3a4c7/convert0/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[24].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_4_4cc3447bc2/butterfly_direct_2967faa47a/twiddle_general_4mult_418ad49f3f/convert1/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_4_4cc3447bc2/butterfly_direct_2967faa47a/twiddle_general_4mult_418ad49f3f/convert1/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[24].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_9_86ae7aec0c/butterfly_direct_60b00b1493/twiddle_general_4mult_223bc3a4c7/convert1/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_9_86ae7aec0c/butterfly_direct_60b00b1493/twiddle_general_4mult_223bc3a4c7/convert1/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[24].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_11_d3821cb612/butterfly_direct_76bf28a71a/twiddle_general_4mult_9e07b8cde9/convert0/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_11_d3821cb612/butterfly_direct_76bf28a71a/twiddle_general_4mult_9e07b8cde9/convert0/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[24].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_11_d3821cb612/butterfly_direct_76bf28a71a/twiddle_general_4mult_9e07b8cde9/convert1/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_11_d3821cb612/butterfly_direct_76bf28a71a/twiddle_general_4mult_9e07b8cde9/convert1/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[24].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_6_234201d256/butterfly_direct_9ebbe6ba4f/twiddle_general_4mult_4d4e3e3f57/convert1/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_6_234201d256/butterfly_direct_9ebbe6ba4f/twiddle_general_4mult_4d4e3e3f57/convert1/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[24].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_5_a003caf496/butterfly_direct_13b04de492/twiddle_general_4mult_07189e9643/convert1/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_5_a003caf496/butterfly_direct_13b04de492/twiddle_general_4mult_07189e9643/convert1/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[24].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_0_d1ea489d9a/twiddle_general_4mult_498b2e857f/convert1/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_0_d1ea489d9a/twiddle_general_4mult_498b2e857f/convert1/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[24].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/twiddle_general_4mult_4483e33770/convert0/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/twiddle_general_4mult_4483e33770/convert0/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[24].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/twiddle_general_4mult_4483e33770/convert1/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/twiddle_general_4mult_4483e33770/convert1/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[24].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_7_cf4bb1eb09/butterfly_direct_dfa79bcad4/twiddle_general_4mult_8413895c5c/convert1/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_7_cf4bb1eb09/butterfly_direct_dfa79bcad4/twiddle_general_4mult_8413895c5c/convert1/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[24].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_1_6bf9ccadb5/twiddle_general_4mult_498b2e857f/convert1/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_1_6bf9ccadb5/twiddle_general_4mult_498b2e857f/convert1/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[24].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/twiddle_general_4mult_51b322ce4e/convert0/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/twiddle_general_4mult_51b322ce4e/convert0/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[24].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_even_460623e8e4/delay_we/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following 2 FFs/Latches : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_odd_4df8de304c/delay_we/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_we/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_8_7eea52cfb7/butterfly_direct_06f5396864/twiddle_general_4mult_46e649bbc1/convert0/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_8_7eea52cfb7/butterfly_direct_06f5396864/twiddle_general_4mult_46e649bbc1/convert0/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[24].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_8_7eea52cfb7/butterfly_direct_06f5396864/twiddle_general_4mult_46e649bbc1/convert1/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_8_7eea52cfb7/butterfly_direct_06f5396864/twiddle_general_4mult_46e649bbc1/convert1/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[24].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_4_4cc3447bc2/butterfly_direct_2967faa47a/twiddle_general_4mult_418ad49f3f/convert0/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_4_4cc3447bc2/butterfly_direct_2967faa47a/twiddle_general_4mult_418ad49f3f/convert0/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[24].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[20].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following 2 FFs/Latches : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[19].fde_used.u2> <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[18].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_6_234201d256/butterfly_direct_9ebbe6ba4f/twiddle_general_4mult_4d4e3e3f57/convert0/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_6_234201d256/butterfly_direct_9ebbe6ba4f/twiddle_general_4mult_4d4e3e3f57/convert0/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[24].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_5_a003caf496/butterfly_direct_13b04de492/twiddle_general_4mult_07189e9643/convert0/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_5_a003caf496/butterfly_direct_13b04de492/twiddle_general_4mult_07189e9643/convert0/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[24].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_0_d1ea489d9a/twiddle_general_4mult_498b2e857f/convert0/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_0_d1ea489d9a/twiddle_general_4mult_498b2e857f/convert0/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[24].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 

Final Macro Processing ...

Processing Unit <fft_wideband_real_core> :
	Found 5-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_1_31f6aa536b/butterfly_direct_792130b4bc/sync_delay/op_mem_20_24_5>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_1_31f6aa536b/butterfly_direct_792130b4bc/mux3/pipe_16_22_1_19>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_1_31f6aa536b/butterfly_direct_792130b4bc/mux2/pipe_16_22_1_19>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_1_31f6aa536b/butterfly_direct_792130b4bc/mux1/pipe_16_22_1_19>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_1_31f6aa536b/butterfly_direct_792130b4bc/mux0/pipe_16_22_1_19>.
	Found 6-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_10_72dc2257d5/butterfly_direct_81a530b647/sync_delay/op_mem_20_24_5>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_10_72dc2257d5/butterfly_direct_81a530b647/twiddle_general_4mult_c57159bed8/delay1/op_mem_20_24_1_35>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_10_72dc2257d5/butterfly_direct_81a530b647/twiddle_general_4mult_c57159bed8/delay1/op_mem_20_24_1_34>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_10_72dc2257d5/butterfly_direct_81a530b647/twiddle_general_4mult_c57159bed8/delay1/op_mem_20_24_1_33>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_10_72dc2257d5/butterfly_direct_81a530b647/twiddle_general_4mult_c57159bed8/delay1/op_mem_20_24_1_32>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_10_72dc2257d5/butterfly_direct_81a530b647/twiddle_general_4mult_c57159bed8/delay1/op_mem_20_24_1_31>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_10_72dc2257d5/butterfly_direct_81a530b647/twiddle_general_4mult_c57159bed8/delay1/op_mem_20_24_1_30>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_10_72dc2257d5/butterfly_direct_81a530b647/twiddle_general_4mult_c57159bed8/delay1/op_mem_20_24_1_29>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_10_72dc2257d5/butterfly_direct_81a530b647/twiddle_general_4mult_c57159bed8/delay1/op_mem_20_24_1_28>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_10_72dc2257d5/butterfly_direct_81a530b647/twiddle_general_4mult_c57159bed8/delay1/op_mem_20_24_1_27>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_10_72dc2257d5/butterfly_direct_81a530b647/twiddle_general_4mult_c57159bed8/delay1/op_mem_20_24_1_26>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_10_72dc2257d5/butterfly_direct_81a530b647/twiddle_general_4mult_c57159bed8/delay1/op_mem_20_24_1_25>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_10_72dc2257d5/butterfly_direct_81a530b647/twiddle_general_4mult_c57159bed8/delay1/op_mem_20_24_1_24>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_10_72dc2257d5/butterfly_direct_81a530b647/twiddle_general_4mult_c57159bed8/delay1/op_mem_20_24_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_10_72dc2257d5/butterfly_direct_81a530b647/twiddle_general_4mult_c57159bed8/delay1/op_mem_20_24_1_22>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_10_72dc2257d5/butterfly_direct_81a530b647/twiddle_general_4mult_c57159bed8/delay1/op_mem_20_24_1_21>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_10_72dc2257d5/butterfly_direct_81a530b647/twiddle_general_4mult_c57159bed8/delay1/op_mem_20_24_1_20>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_10_72dc2257d5/butterfly_direct_81a530b647/twiddle_general_4mult_c57159bed8/delay1/op_mem_20_24_1_19>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_10_72dc2257d5/butterfly_direct_81a530b647/twiddle_general_4mult_c57159bed8/delay1/op_mem_20_24_1_18>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_10_72dc2257d5/butterfly_direct_81a530b647/mux3/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_10_72dc2257d5/butterfly_direct_81a530b647/mux2/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_10_72dc2257d5/butterfly_direct_81a530b647/mux1/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_10_72dc2257d5/butterfly_direct_81a530b647/mux0/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_11_d3821cb612/butterfly_direct_76bf28a71a/mux0/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_11_d3821cb612/butterfly_direct_76bf28a71a/mux1/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_11_d3821cb612/butterfly_direct_76bf28a71a/mux2/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_11_d3821cb612/butterfly_direct_76bf28a71a/mux3/pipe_16_22_1_23>.
	Found 6-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_11_d3821cb612/butterfly_direct_76bf28a71a/sync_delay/op_mem_20_24_5>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_11_d3821cb612/butterfly_direct_76bf28a71a/twiddle_general_4mult_9e07b8cde9/delay1/op_mem_20_24_1_35>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_11_d3821cb612/butterfly_direct_76bf28a71a/twiddle_general_4mult_9e07b8cde9/delay1/op_mem_20_24_1_34>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_11_d3821cb612/butterfly_direct_76bf28a71a/twiddle_general_4mult_9e07b8cde9/delay1/op_mem_20_24_1_33>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_11_d3821cb612/butterfly_direct_76bf28a71a/twiddle_general_4mult_9e07b8cde9/delay1/op_mem_20_24_1_32>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_11_d3821cb612/butterfly_direct_76bf28a71a/twiddle_general_4mult_9e07b8cde9/delay1/op_mem_20_24_1_31>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_11_d3821cb612/butterfly_direct_76bf28a71a/twiddle_general_4mult_9e07b8cde9/delay1/op_mem_20_24_1_30>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_11_d3821cb612/butterfly_direct_76bf28a71a/twiddle_general_4mult_9e07b8cde9/delay1/op_mem_20_24_1_29>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_11_d3821cb612/butterfly_direct_76bf28a71a/twiddle_general_4mult_9e07b8cde9/delay1/op_mem_20_24_1_28>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_11_d3821cb612/butterfly_direct_76bf28a71a/twiddle_general_4mult_9e07b8cde9/delay1/op_mem_20_24_1_27>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_11_d3821cb612/butterfly_direct_76bf28a71a/twiddle_general_4mult_9e07b8cde9/delay1/op_mem_20_24_1_26>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_11_d3821cb612/butterfly_direct_76bf28a71a/twiddle_general_4mult_9e07b8cde9/delay1/op_mem_20_24_1_25>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_11_d3821cb612/butterfly_direct_76bf28a71a/twiddle_general_4mult_9e07b8cde9/delay1/op_mem_20_24_1_24>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_11_d3821cb612/butterfly_direct_76bf28a71a/twiddle_general_4mult_9e07b8cde9/delay1/op_mem_20_24_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_11_d3821cb612/butterfly_direct_76bf28a71a/twiddle_general_4mult_9e07b8cde9/delay1/op_mem_20_24_1_22>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_11_d3821cb612/butterfly_direct_76bf28a71a/twiddle_general_4mult_9e07b8cde9/delay1/op_mem_20_24_1_21>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_11_d3821cb612/butterfly_direct_76bf28a71a/twiddle_general_4mult_9e07b8cde9/delay1/op_mem_20_24_1_20>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_11_d3821cb612/butterfly_direct_76bf28a71a/twiddle_general_4mult_9e07b8cde9/delay1/op_mem_20_24_1_19>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_11_d3821cb612/butterfly_direct_76bf28a71a/twiddle_general_4mult_9e07b8cde9/delay1/op_mem_20_24_1_18>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/mux0/pipe_16_22_1_19>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/mux1/pipe_16_22_1_19>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/mux2/pipe_16_22_1_19>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/mux3/pipe_16_22_1_19>.
	Found 12-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/sync_delay/op_mem_20_24_5>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay7/op_mem_20_24_2>.
	Found 5-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay2/op_mem_20_24(4)_0>.
	Found 9-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/delay1_q_net_x2(17)>.
	Found 9-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/delay1_q_net_x2(16)>.
	Found 9-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/delay1_q_net_x2(15)>.
	Found 9-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/delay1_q_net_x2(14)>.
	Found 9-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/delay1_q_net_x2(13)>.
	Found 9-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/delay1_q_net_x2(12)>.
	Found 9-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/delay1_q_net_x2(11)>.
	Found 9-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/delay1_q_net_x2(10)>.
	Found 9-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/delay1_q_net_x2(9)>.
	Found 9-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/delay1_q_net_x2(8)>.
	Found 9-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/delay1_q_net_x2(7)>.
	Found 9-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/delay1_q_net_x2(6)>.
	Found 9-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/delay1_q_net_x2(5)>.
	Found 9-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/delay1_q_net_x2(4)>.
	Found 9-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/delay1_q_net_x2(3)>.
	Found 9-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/delay1_q_net_x2(2)>.
	Found 9-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/delay1_q_net_x2(1)>.
	Found 9-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/delay1_q_net_x2(0)>.
	Found 9-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/delay0_q_net_x2(17)>.
	Found 9-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/delay0_q_net_x2(16)>.
	Found 9-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/delay0_q_net_x2(15)>.
	Found 9-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/delay0_q_net_x2(14)>.
	Found 9-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/delay0_q_net_x2(13)>.
	Found 9-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/delay0_q_net_x2(12)>.
	Found 9-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/delay0_q_net_x2(11)>.
	Found 9-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/delay0_q_net_x2(10)>.
	Found 9-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/delay0_q_net_x2(9)>.
	Found 9-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/delay0_q_net_x2(8)>.
	Found 9-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/delay0_q_net_x2(7)>.
	Found 9-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/delay0_q_net_x2(6)>.
	Found 9-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/delay0_q_net_x2(5)>.
	Found 9-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/delay0_q_net_x2(4)>.
	Found 9-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/delay0_q_net_x2(3)>.
	Found 9-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/delay0_q_net_x2(2)>.
	Found 9-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/delay0_q_net_x2(1)>.
	Found 9-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/delay0_q_net_x2(0)>.
	Found 5-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay4/op_mem_20_24_4_17>.
	Found 5-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay4/op_mem_20_24_4_16>.
	Found 5-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay4/op_mem_20_24_4_15>.
	Found 5-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay4/op_mem_20_24_4_14>.
	Found 5-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay4/op_mem_20_24_4_13>.
	Found 5-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay4/op_mem_20_24_4_12>.
	Found 5-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay4/op_mem_20_24_4_11>.
	Found 5-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay4/op_mem_20_24_4_10>.
	Found 5-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay4/op_mem_20_24_4_9>.
	Found 5-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay4/op_mem_20_24_4_8>.
	Found 5-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay4/op_mem_20_24_4_7>.
	Found 5-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay4/op_mem_20_24_4_6>.
	Found 5-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay4/op_mem_20_24_4_5>.
	Found 5-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay4/op_mem_20_24_4_4>.
	Found 5-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay4/op_mem_20_24_4_3>.
	Found 5-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay4/op_mem_20_24_4_2>.
	Found 5-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay4/op_mem_20_24_4_1>.
	Found 5-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay4/op_mem_20_24_4_0>.
	Found 5-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay3/op_mem_20_24_4_17>.
	Found 5-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay3/op_mem_20_24_4_16>.
	Found 5-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay3/op_mem_20_24_4_15>.
	Found 5-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay3/op_mem_20_24_4_14>.
	Found 5-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay3/op_mem_20_24_4_13>.
	Found 5-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay3/op_mem_20_24_4_12>.
	Found 5-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay3/op_mem_20_24_4_11>.
	Found 5-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay3/op_mem_20_24_4_10>.
	Found 5-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay3/op_mem_20_24_4_9>.
	Found 5-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay3/op_mem_20_24_4_8>.
	Found 5-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay3/op_mem_20_24_4_7>.
	Found 5-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay3/op_mem_20_24_4_6>.
	Found 5-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay3/op_mem_20_24_4_5>.
	Found 5-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay3/op_mem_20_24_4_4>.
	Found 5-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay3/op_mem_20_24_4_3>.
	Found 5-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay3/op_mem_20_24_4_2>.
	Found 5-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay3/op_mem_20_24_4_1>.
	Found 5-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay3/op_mem_20_24_4_0>.
	Found 3-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay6/op_mem_20_24_2_17>.
	Found 3-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay6/op_mem_20_24_2_16>.
	Found 3-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay6/op_mem_20_24_2_15>.
	Found 3-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay6/op_mem_20_24_2_14>.
	Found 3-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay6/op_mem_20_24_2_13>.
	Found 3-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay6/op_mem_20_24_2_12>.
	Found 3-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay6/op_mem_20_24_2_11>.
	Found 3-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay6/op_mem_20_24_2_10>.
	Found 3-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay6/op_mem_20_24_2_9>.
	Found 3-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay6/op_mem_20_24_2_8>.
	Found 3-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay6/op_mem_20_24_2_7>.
	Found 3-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay6/op_mem_20_24_2_6>.
	Found 3-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay6/op_mem_20_24_2_5>.
	Found 3-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay6/op_mem_20_24_2_4>.
	Found 3-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay6/op_mem_20_24_2_3>.
	Found 3-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay6/op_mem_20_24_2_2>.
	Found 3-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay6/op_mem_20_24_2_1>.
	Found 3-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay6/op_mem_20_24_2_0>.
	Found 3-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay5/op_mem_20_24_2_17>.
	Found 3-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay5/op_mem_20_24_2_16>.
	Found 3-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay5/op_mem_20_24_2_15>.
	Found 3-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay5/op_mem_20_24_2_14>.
	Found 3-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay5/op_mem_20_24_2_13>.
	Found 3-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay5/op_mem_20_24_2_12>.
	Found 3-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay5/op_mem_20_24_2_11>.
	Found 3-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay5/op_mem_20_24_2_10>.
	Found 3-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay5/op_mem_20_24_2_9>.
	Found 3-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay5/op_mem_20_24_2_8>.
	Found 3-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay5/op_mem_20_24_2_7>.
	Found 3-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay5/op_mem_20_24_2_6>.
	Found 3-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay5/op_mem_20_24_2_5>.
	Found 3-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay5/op_mem_20_24_2_4>.
	Found 3-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay5/op_mem_20_24_2_3>.
	Found 3-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay5/op_mem_20_24_2_2>.
	Found 3-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay5/op_mem_20_24_2_1>.
	Found 3-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay5/op_mem_20_24_2_0>.
	Found 5-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/mux0_y_net_x2(17)>.
	Found 5-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/mux0_y_net_x2(16)>.
	Found 5-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/mux0_y_net_x2(15)>.
	Found 5-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/mux0_y_net_x2(14)>.
	Found 5-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/mux0_y_net_x2(13)>.
	Found 5-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/mux0_y_net_x2(12)>.
	Found 5-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/mux0_y_net_x2(11)>.
	Found 5-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/mux0_y_net_x2(10)>.
	Found 5-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/mux0_y_net_x2(9)>.
	Found 5-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/mux0_y_net_x2(8)>.
	Found 5-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/mux0_y_net_x2(7)>.
	Found 5-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/mux0_y_net_x2(6)>.
	Found 5-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/mux0_y_net_x2(5)>.
	Found 5-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/mux0_y_net_x2(4)>.
	Found 5-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/mux0_y_net_x2(3)>.
	Found 5-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/mux0_y_net_x2(2)>.
	Found 5-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/mux0_y_net_x2(1)>.
	Found 5-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/mux0_y_net_x2(0)>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_3_8fdfdf5ad1/butterfly_direct_e4b9acb91e/mux0/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_3_8fdfdf5ad1/butterfly_direct_e4b9acb91e/mux1/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_3_8fdfdf5ad1/butterfly_direct_e4b9acb91e/mux2/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_3_8fdfdf5ad1/butterfly_direct_e4b9acb91e/mux3/pipe_16_22_1_23>.
	Found 6-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_3_8fdfdf5ad1/butterfly_direct_e4b9acb91e/sync_delay/op_mem_20_24_5>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_3_8fdfdf5ad1/butterfly_direct_e4b9acb91e/twiddle_general_4mult_c55d9e333f/delay1/op_mem_20_24_1_35>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_3_8fdfdf5ad1/butterfly_direct_e4b9acb91e/twiddle_general_4mult_c55d9e333f/delay1/op_mem_20_24_1_34>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_3_8fdfdf5ad1/butterfly_direct_e4b9acb91e/twiddle_general_4mult_c55d9e333f/delay1/op_mem_20_24_1_33>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_3_8fdfdf5ad1/butterfly_direct_e4b9acb91e/twiddle_general_4mult_c55d9e333f/delay1/op_mem_20_24_1_32>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_3_8fdfdf5ad1/butterfly_direct_e4b9acb91e/twiddle_general_4mult_c55d9e333f/delay1/op_mem_20_24_1_31>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_3_8fdfdf5ad1/butterfly_direct_e4b9acb91e/twiddle_general_4mult_c55d9e333f/delay1/op_mem_20_24_1_30>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_3_8fdfdf5ad1/butterfly_direct_e4b9acb91e/twiddle_general_4mult_c55d9e333f/delay1/op_mem_20_24_1_29>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_3_8fdfdf5ad1/butterfly_direct_e4b9acb91e/twiddle_general_4mult_c55d9e333f/delay1/op_mem_20_24_1_28>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_3_8fdfdf5ad1/butterfly_direct_e4b9acb91e/twiddle_general_4mult_c55d9e333f/delay1/op_mem_20_24_1_27>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_3_8fdfdf5ad1/butterfly_direct_e4b9acb91e/twiddle_general_4mult_c55d9e333f/delay1/op_mem_20_24_1_26>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_3_8fdfdf5ad1/butterfly_direct_e4b9acb91e/twiddle_general_4mult_c55d9e333f/delay1/op_mem_20_24_1_25>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_3_8fdfdf5ad1/butterfly_direct_e4b9acb91e/twiddle_general_4mult_c55d9e333f/delay1/op_mem_20_24_1_24>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_3_8fdfdf5ad1/butterfly_direct_e4b9acb91e/twiddle_general_4mult_c55d9e333f/delay1/op_mem_20_24_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_3_8fdfdf5ad1/butterfly_direct_e4b9acb91e/twiddle_general_4mult_c55d9e333f/delay1/op_mem_20_24_1_22>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_3_8fdfdf5ad1/butterfly_direct_e4b9acb91e/twiddle_general_4mult_c55d9e333f/delay1/op_mem_20_24_1_21>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_3_8fdfdf5ad1/butterfly_direct_e4b9acb91e/twiddle_general_4mult_c55d9e333f/delay1/op_mem_20_24_1_20>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_3_8fdfdf5ad1/butterfly_direct_e4b9acb91e/twiddle_general_4mult_c55d9e333f/delay1/op_mem_20_24_1_19>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_3_8fdfdf5ad1/butterfly_direct_e4b9acb91e/twiddle_general_4mult_c55d9e333f/delay1/op_mem_20_24_1_18>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_4_4cc3447bc2/butterfly_direct_2967faa47a/mux0/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_4_4cc3447bc2/butterfly_direct_2967faa47a/mux1/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_4_4cc3447bc2/butterfly_direct_2967faa47a/mux2/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_4_4cc3447bc2/butterfly_direct_2967faa47a/mux3/pipe_16_22_1_23>.
	Found 6-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_4_4cc3447bc2/butterfly_direct_2967faa47a/sync_delay/op_mem_20_24_5>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_4_4cc3447bc2/butterfly_direct_2967faa47a/twiddle_general_4mult_418ad49f3f/delay1/op_mem_20_24_1_35>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_4_4cc3447bc2/butterfly_direct_2967faa47a/twiddle_general_4mult_418ad49f3f/delay1/op_mem_20_24_1_34>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_4_4cc3447bc2/butterfly_direct_2967faa47a/twiddle_general_4mult_418ad49f3f/delay1/op_mem_20_24_1_33>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_4_4cc3447bc2/butterfly_direct_2967faa47a/twiddle_general_4mult_418ad49f3f/delay1/op_mem_20_24_1_32>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_4_4cc3447bc2/butterfly_direct_2967faa47a/twiddle_general_4mult_418ad49f3f/delay1/op_mem_20_24_1_31>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_4_4cc3447bc2/butterfly_direct_2967faa47a/twiddle_general_4mult_418ad49f3f/delay1/op_mem_20_24_1_30>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_4_4cc3447bc2/butterfly_direct_2967faa47a/twiddle_general_4mult_418ad49f3f/delay1/op_mem_20_24_1_29>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_4_4cc3447bc2/butterfly_direct_2967faa47a/twiddle_general_4mult_418ad49f3f/delay1/op_mem_20_24_1_28>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_4_4cc3447bc2/butterfly_direct_2967faa47a/twiddle_general_4mult_418ad49f3f/delay1/op_mem_20_24_1_27>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_4_4cc3447bc2/butterfly_direct_2967faa47a/twiddle_general_4mult_418ad49f3f/delay1/op_mem_20_24_1_26>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_4_4cc3447bc2/butterfly_direct_2967faa47a/twiddle_general_4mult_418ad49f3f/delay1/op_mem_20_24_1_25>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_4_4cc3447bc2/butterfly_direct_2967faa47a/twiddle_general_4mult_418ad49f3f/delay1/op_mem_20_24_1_24>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_4_4cc3447bc2/butterfly_direct_2967faa47a/twiddle_general_4mult_418ad49f3f/delay1/op_mem_20_24_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_4_4cc3447bc2/butterfly_direct_2967faa47a/twiddle_general_4mult_418ad49f3f/delay1/op_mem_20_24_1_22>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_4_4cc3447bc2/butterfly_direct_2967faa47a/twiddle_general_4mult_418ad49f3f/delay1/op_mem_20_24_1_21>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_4_4cc3447bc2/butterfly_direct_2967faa47a/twiddle_general_4mult_418ad49f3f/delay1/op_mem_20_24_1_20>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_4_4cc3447bc2/butterfly_direct_2967faa47a/twiddle_general_4mult_418ad49f3f/delay1/op_mem_20_24_1_19>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_4_4cc3447bc2/butterfly_direct_2967faa47a/twiddle_general_4mult_418ad49f3f/delay1/op_mem_20_24_1_18>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_5_a003caf496/butterfly_direct_13b04de492/mux0/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_5_a003caf496/butterfly_direct_13b04de492/mux1/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_5_a003caf496/butterfly_direct_13b04de492/mux2/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_5_a003caf496/butterfly_direct_13b04de492/mux3/pipe_16_22_1_23>.
	Found 6-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_5_a003caf496/butterfly_direct_13b04de492/sync_delay/op_mem_20_24_5>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_5_a003caf496/butterfly_direct_13b04de492/twiddle_general_4mult_07189e9643/delay1/op_mem_20_24_1_35>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_5_a003caf496/butterfly_direct_13b04de492/twiddle_general_4mult_07189e9643/delay1/op_mem_20_24_1_34>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_5_a003caf496/butterfly_direct_13b04de492/twiddle_general_4mult_07189e9643/delay1/op_mem_20_24_1_33>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_5_a003caf496/butterfly_direct_13b04de492/twiddle_general_4mult_07189e9643/delay1/op_mem_20_24_1_32>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_5_a003caf496/butterfly_direct_13b04de492/twiddle_general_4mult_07189e9643/delay1/op_mem_20_24_1_31>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_5_a003caf496/butterfly_direct_13b04de492/twiddle_general_4mult_07189e9643/delay1/op_mem_20_24_1_30>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_5_a003caf496/butterfly_direct_13b04de492/twiddle_general_4mult_07189e9643/delay1/op_mem_20_24_1_29>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_5_a003caf496/butterfly_direct_13b04de492/twiddle_general_4mult_07189e9643/delay1/op_mem_20_24_1_28>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_5_a003caf496/butterfly_direct_13b04de492/twiddle_general_4mult_07189e9643/delay1/op_mem_20_24_1_27>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_5_a003caf496/butterfly_direct_13b04de492/twiddle_general_4mult_07189e9643/delay1/op_mem_20_24_1_26>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_5_a003caf496/butterfly_direct_13b04de492/twiddle_general_4mult_07189e9643/delay1/op_mem_20_24_1_25>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_5_a003caf496/butterfly_direct_13b04de492/twiddle_general_4mult_07189e9643/delay1/op_mem_20_24_1_24>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_5_a003caf496/butterfly_direct_13b04de492/twiddle_general_4mult_07189e9643/delay1/op_mem_20_24_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_5_a003caf496/butterfly_direct_13b04de492/twiddle_general_4mult_07189e9643/delay1/op_mem_20_24_1_22>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_5_a003caf496/butterfly_direct_13b04de492/twiddle_general_4mult_07189e9643/delay1/op_mem_20_24_1_21>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_5_a003caf496/butterfly_direct_13b04de492/twiddle_general_4mult_07189e9643/delay1/op_mem_20_24_1_20>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_5_a003caf496/butterfly_direct_13b04de492/twiddle_general_4mult_07189e9643/delay1/op_mem_20_24_1_19>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_5_a003caf496/butterfly_direct_13b04de492/twiddle_general_4mult_07189e9643/delay1/op_mem_20_24_1_18>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_6_234201d256/butterfly_direct_9ebbe6ba4f/mux0/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_6_234201d256/butterfly_direct_9ebbe6ba4f/mux1/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_6_234201d256/butterfly_direct_9ebbe6ba4f/mux2/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_6_234201d256/butterfly_direct_9ebbe6ba4f/mux3/pipe_16_22_1_23>.
	Found 6-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_6_234201d256/butterfly_direct_9ebbe6ba4f/sync_delay/op_mem_20_24_5>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_6_234201d256/butterfly_direct_9ebbe6ba4f/twiddle_general_4mult_4d4e3e3f57/delay1/op_mem_20_24_1_35>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_6_234201d256/butterfly_direct_9ebbe6ba4f/twiddle_general_4mult_4d4e3e3f57/delay1/op_mem_20_24_1_34>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_6_234201d256/butterfly_direct_9ebbe6ba4f/twiddle_general_4mult_4d4e3e3f57/delay1/op_mem_20_24_1_33>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_6_234201d256/butterfly_direct_9ebbe6ba4f/twiddle_general_4mult_4d4e3e3f57/delay1/op_mem_20_24_1_32>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_6_234201d256/butterfly_direct_9ebbe6ba4f/twiddle_general_4mult_4d4e3e3f57/delay1/op_mem_20_24_1_31>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_6_234201d256/butterfly_direct_9ebbe6ba4f/twiddle_general_4mult_4d4e3e3f57/delay1/op_mem_20_24_1_30>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_6_234201d256/butterfly_direct_9ebbe6ba4f/twiddle_general_4mult_4d4e3e3f57/delay1/op_mem_20_24_1_29>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_6_234201d256/butterfly_direct_9ebbe6ba4f/twiddle_general_4mult_4d4e3e3f57/delay1/op_mem_20_24_1_28>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_6_234201d256/butterfly_direct_9ebbe6ba4f/twiddle_general_4mult_4d4e3e3f57/delay1/op_mem_20_24_1_27>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_6_234201d256/butterfly_direct_9ebbe6ba4f/twiddle_general_4mult_4d4e3e3f57/delay1/op_mem_20_24_1_26>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_6_234201d256/butterfly_direct_9ebbe6ba4f/twiddle_general_4mult_4d4e3e3f57/delay1/op_mem_20_24_1_25>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_6_234201d256/butterfly_direct_9ebbe6ba4f/twiddle_general_4mult_4d4e3e3f57/delay1/op_mem_20_24_1_24>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_6_234201d256/butterfly_direct_9ebbe6ba4f/twiddle_general_4mult_4d4e3e3f57/delay1/op_mem_20_24_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_6_234201d256/butterfly_direct_9ebbe6ba4f/twiddle_general_4mult_4d4e3e3f57/delay1/op_mem_20_24_1_22>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_6_234201d256/butterfly_direct_9ebbe6ba4f/twiddle_general_4mult_4d4e3e3f57/delay1/op_mem_20_24_1_21>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_6_234201d256/butterfly_direct_9ebbe6ba4f/twiddle_general_4mult_4d4e3e3f57/delay1/op_mem_20_24_1_20>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_6_234201d256/butterfly_direct_9ebbe6ba4f/twiddle_general_4mult_4d4e3e3f57/delay1/op_mem_20_24_1_19>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_6_234201d256/butterfly_direct_9ebbe6ba4f/twiddle_general_4mult_4d4e3e3f57/delay1/op_mem_20_24_1_18>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_7_cf4bb1eb09/butterfly_direct_dfa79bcad4/mux0/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_7_cf4bb1eb09/butterfly_direct_dfa79bcad4/mux1/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_7_cf4bb1eb09/butterfly_direct_dfa79bcad4/mux2/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_7_cf4bb1eb09/butterfly_direct_dfa79bcad4/mux3/pipe_16_22_1_23>.
	Found 6-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_7_cf4bb1eb09/butterfly_direct_dfa79bcad4/sync_delay/op_mem_20_24_5>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_7_cf4bb1eb09/butterfly_direct_dfa79bcad4/twiddle_general_4mult_8413895c5c/delay1/op_mem_20_24_1_35>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_7_cf4bb1eb09/butterfly_direct_dfa79bcad4/twiddle_general_4mult_8413895c5c/delay1/op_mem_20_24_1_34>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_7_cf4bb1eb09/butterfly_direct_dfa79bcad4/twiddle_general_4mult_8413895c5c/delay1/op_mem_20_24_1_33>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_7_cf4bb1eb09/butterfly_direct_dfa79bcad4/twiddle_general_4mult_8413895c5c/delay1/op_mem_20_24_1_32>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_7_cf4bb1eb09/butterfly_direct_dfa79bcad4/twiddle_general_4mult_8413895c5c/delay1/op_mem_20_24_1_31>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_7_cf4bb1eb09/butterfly_direct_dfa79bcad4/twiddle_general_4mult_8413895c5c/delay1/op_mem_20_24_1_30>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_7_cf4bb1eb09/butterfly_direct_dfa79bcad4/twiddle_general_4mult_8413895c5c/delay1/op_mem_20_24_1_29>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_7_cf4bb1eb09/butterfly_direct_dfa79bcad4/twiddle_general_4mult_8413895c5c/delay1/op_mem_20_24_1_28>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_7_cf4bb1eb09/butterfly_direct_dfa79bcad4/twiddle_general_4mult_8413895c5c/delay1/op_mem_20_24_1_27>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_7_cf4bb1eb09/butterfly_direct_dfa79bcad4/twiddle_general_4mult_8413895c5c/delay1/op_mem_20_24_1_26>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_7_cf4bb1eb09/butterfly_direct_dfa79bcad4/twiddle_general_4mult_8413895c5c/delay1/op_mem_20_24_1_25>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_7_cf4bb1eb09/butterfly_direct_dfa79bcad4/twiddle_general_4mult_8413895c5c/delay1/op_mem_20_24_1_24>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_7_cf4bb1eb09/butterfly_direct_dfa79bcad4/twiddle_general_4mult_8413895c5c/delay1/op_mem_20_24_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_7_cf4bb1eb09/butterfly_direct_dfa79bcad4/twiddle_general_4mult_8413895c5c/delay1/op_mem_20_24_1_22>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_7_cf4bb1eb09/butterfly_direct_dfa79bcad4/twiddle_general_4mult_8413895c5c/delay1/op_mem_20_24_1_21>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_7_cf4bb1eb09/butterfly_direct_dfa79bcad4/twiddle_general_4mult_8413895c5c/delay1/op_mem_20_24_1_20>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_7_cf4bb1eb09/butterfly_direct_dfa79bcad4/twiddle_general_4mult_8413895c5c/delay1/op_mem_20_24_1_19>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_7_cf4bb1eb09/butterfly_direct_dfa79bcad4/twiddle_general_4mult_8413895c5c/delay1/op_mem_20_24_1_18>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_8_7eea52cfb7/butterfly_direct_06f5396864/mux0/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_8_7eea52cfb7/butterfly_direct_06f5396864/mux1/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_8_7eea52cfb7/butterfly_direct_06f5396864/mux2/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_8_7eea52cfb7/butterfly_direct_06f5396864/mux3/pipe_16_22_1_23>.
	Found 6-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_8_7eea52cfb7/butterfly_direct_06f5396864/sync_delay/op_mem_20_24_5>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_8_7eea52cfb7/butterfly_direct_06f5396864/twiddle_general_4mult_46e649bbc1/delay1/op_mem_20_24_1_35>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_8_7eea52cfb7/butterfly_direct_06f5396864/twiddle_general_4mult_46e649bbc1/delay1/op_mem_20_24_1_34>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_8_7eea52cfb7/butterfly_direct_06f5396864/twiddle_general_4mult_46e649bbc1/delay1/op_mem_20_24_1_33>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_8_7eea52cfb7/butterfly_direct_06f5396864/twiddle_general_4mult_46e649bbc1/delay1/op_mem_20_24_1_32>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_8_7eea52cfb7/butterfly_direct_06f5396864/twiddle_general_4mult_46e649bbc1/delay1/op_mem_20_24_1_31>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_8_7eea52cfb7/butterfly_direct_06f5396864/twiddle_general_4mult_46e649bbc1/delay1/op_mem_20_24_1_30>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_8_7eea52cfb7/butterfly_direct_06f5396864/twiddle_general_4mult_46e649bbc1/delay1/op_mem_20_24_1_29>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_8_7eea52cfb7/butterfly_direct_06f5396864/twiddle_general_4mult_46e649bbc1/delay1/op_mem_20_24_1_28>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_8_7eea52cfb7/butterfly_direct_06f5396864/twiddle_general_4mult_46e649bbc1/delay1/op_mem_20_24_1_27>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_8_7eea52cfb7/butterfly_direct_06f5396864/twiddle_general_4mult_46e649bbc1/delay1/op_mem_20_24_1_26>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_8_7eea52cfb7/butterfly_direct_06f5396864/twiddle_general_4mult_46e649bbc1/delay1/op_mem_20_24_1_25>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_8_7eea52cfb7/butterfly_direct_06f5396864/twiddle_general_4mult_46e649bbc1/delay1/op_mem_20_24_1_24>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_8_7eea52cfb7/butterfly_direct_06f5396864/twiddle_general_4mult_46e649bbc1/delay1/op_mem_20_24_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_8_7eea52cfb7/butterfly_direct_06f5396864/twiddle_general_4mult_46e649bbc1/delay1/op_mem_20_24_1_22>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_8_7eea52cfb7/butterfly_direct_06f5396864/twiddle_general_4mult_46e649bbc1/delay1/op_mem_20_24_1_21>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_8_7eea52cfb7/butterfly_direct_06f5396864/twiddle_general_4mult_46e649bbc1/delay1/op_mem_20_24_1_20>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_8_7eea52cfb7/butterfly_direct_06f5396864/twiddle_general_4mult_46e649bbc1/delay1/op_mem_20_24_1_19>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_8_7eea52cfb7/butterfly_direct_06f5396864/twiddle_general_4mult_46e649bbc1/delay1/op_mem_20_24_1_18>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_9_86ae7aec0c/butterfly_direct_60b00b1493/mux0/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_9_86ae7aec0c/butterfly_direct_60b00b1493/mux1/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_9_86ae7aec0c/butterfly_direct_60b00b1493/mux2/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_9_86ae7aec0c/butterfly_direct_60b00b1493/mux3/pipe_16_22_1_23>.
	Found 6-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_9_86ae7aec0c/butterfly_direct_60b00b1493/sync_delay/op_mem_20_24_5>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_9_86ae7aec0c/butterfly_direct_60b00b1493/twiddle_general_4mult_223bc3a4c7/delay1/op_mem_20_24_1_35>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_9_86ae7aec0c/butterfly_direct_60b00b1493/twiddle_general_4mult_223bc3a4c7/delay1/op_mem_20_24_1_34>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_9_86ae7aec0c/butterfly_direct_60b00b1493/twiddle_general_4mult_223bc3a4c7/delay1/op_mem_20_24_1_33>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_9_86ae7aec0c/butterfly_direct_60b00b1493/twiddle_general_4mult_223bc3a4c7/delay1/op_mem_20_24_1_32>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_9_86ae7aec0c/butterfly_direct_60b00b1493/twiddle_general_4mult_223bc3a4c7/delay1/op_mem_20_24_1_31>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_9_86ae7aec0c/butterfly_direct_60b00b1493/twiddle_general_4mult_223bc3a4c7/delay1/op_mem_20_24_1_30>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_9_86ae7aec0c/butterfly_direct_60b00b1493/twiddle_general_4mult_223bc3a4c7/delay1/op_mem_20_24_1_29>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_9_86ae7aec0c/butterfly_direct_60b00b1493/twiddle_general_4mult_223bc3a4c7/delay1/op_mem_20_24_1_28>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_9_86ae7aec0c/butterfly_direct_60b00b1493/twiddle_general_4mult_223bc3a4c7/delay1/op_mem_20_24_1_27>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_9_86ae7aec0c/butterfly_direct_60b00b1493/twiddle_general_4mult_223bc3a4c7/delay1/op_mem_20_24_1_26>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_9_86ae7aec0c/butterfly_direct_60b00b1493/twiddle_general_4mult_223bc3a4c7/delay1/op_mem_20_24_1_25>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_9_86ae7aec0c/butterfly_direct_60b00b1493/twiddle_general_4mult_223bc3a4c7/delay1/op_mem_20_24_1_24>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_9_86ae7aec0c/butterfly_direct_60b00b1493/twiddle_general_4mult_223bc3a4c7/delay1/op_mem_20_24_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_9_86ae7aec0c/butterfly_direct_60b00b1493/twiddle_general_4mult_223bc3a4c7/delay1/op_mem_20_24_1_22>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_9_86ae7aec0c/butterfly_direct_60b00b1493/twiddle_general_4mult_223bc3a4c7/delay1/op_mem_20_24_1_21>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_9_86ae7aec0c/butterfly_direct_60b00b1493/twiddle_general_4mult_223bc3a4c7/delay1/op_mem_20_24_1_20>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_9_86ae7aec0c/butterfly_direct_60b00b1493/twiddle_general_4mult_223bc3a4c7/delay1/op_mem_20_24_1_19>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_9_86ae7aec0c/butterfly_direct_60b00b1493/twiddle_general_4mult_223bc3a4c7/delay1/op_mem_20_24_1_18>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_1_6bf9ccadb5/mux0/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_1_6bf9ccadb5/mux1/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_1_6bf9ccadb5/mux2/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_1_6bf9ccadb5/mux3/pipe_16_22_1_23>.
	Found 6-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_1_6bf9ccadb5/sync_delay/op_mem_20_24_5>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_0_d1ea489d9a/mux0/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_0_d1ea489d9a/mux1/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_0_d1ea489d9a/mux2/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_0_d1ea489d9a/mux3/pipe_16_22_1_23>.
	Found 6-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_0_d1ea489d9a/sync_delay/op_mem_20_24_5>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_0_d1ea489d9a/twiddle_general_4mult_498b2e857f/delay1/op_mem_20_24_1_35>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_0_d1ea489d9a/twiddle_general_4mult_498b2e857f/delay1/op_mem_20_24_1_34>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_0_d1ea489d9a/twiddle_general_4mult_498b2e857f/delay1/op_mem_20_24_1_33>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_0_d1ea489d9a/twiddle_general_4mult_498b2e857f/delay1/op_mem_20_24_1_32>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_0_d1ea489d9a/twiddle_general_4mult_498b2e857f/delay1/op_mem_20_24_1_31>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_0_d1ea489d9a/twiddle_general_4mult_498b2e857f/delay1/op_mem_20_24_1_30>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_0_d1ea489d9a/twiddle_general_4mult_498b2e857f/delay1/op_mem_20_24_1_29>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_0_d1ea489d9a/twiddle_general_4mult_498b2e857f/delay1/op_mem_20_24_1_28>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_0_d1ea489d9a/twiddle_general_4mult_498b2e857f/delay1/op_mem_20_24_1_27>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_0_d1ea489d9a/twiddle_general_4mult_498b2e857f/delay1/op_mem_20_24_1_26>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_0_d1ea489d9a/twiddle_general_4mult_498b2e857f/delay1/op_mem_20_24_1_25>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_0_d1ea489d9a/twiddle_general_4mult_498b2e857f/delay1/op_mem_20_24_1_24>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_0_d1ea489d9a/twiddle_general_4mult_498b2e857f/delay1/op_mem_20_24_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_0_d1ea489d9a/twiddle_general_4mult_498b2e857f/delay1/op_mem_20_24_1_22>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_0_d1ea489d9a/twiddle_general_4mult_498b2e857f/delay1/op_mem_20_24_1_21>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_0_d1ea489d9a/twiddle_general_4mult_498b2e857f/delay1/op_mem_20_24_1_20>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_0_d1ea489d9a/twiddle_general_4mult_498b2e857f/delay1/op_mem_20_24_1_19>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_0_d1ea489d9a/twiddle_general_4mult_498b2e857f/delay1/op_mem_20_24_1_18>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_1_6bf9ccadb5/twiddle_general_4mult_498b2e857f/delay1/op_mem_20_24_1_35>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_1_6bf9ccadb5/twiddle_general_4mult_498b2e857f/delay1/op_mem_20_24_1_34>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_1_6bf9ccadb5/twiddle_general_4mult_498b2e857f/delay1/op_mem_20_24_1_33>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_1_6bf9ccadb5/twiddle_general_4mult_498b2e857f/delay1/op_mem_20_24_1_32>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_1_6bf9ccadb5/twiddle_general_4mult_498b2e857f/delay1/op_mem_20_24_1_31>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_1_6bf9ccadb5/twiddle_general_4mult_498b2e857f/delay1/op_mem_20_24_1_30>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_1_6bf9ccadb5/twiddle_general_4mult_498b2e857f/delay1/op_mem_20_24_1_29>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_1_6bf9ccadb5/twiddle_general_4mult_498b2e857f/delay1/op_mem_20_24_1_28>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_1_6bf9ccadb5/twiddle_general_4mult_498b2e857f/delay1/op_mem_20_24_1_27>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_1_6bf9ccadb5/twiddle_general_4mult_498b2e857f/delay1/op_mem_20_24_1_26>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_1_6bf9ccadb5/twiddle_general_4mult_498b2e857f/delay1/op_mem_20_24_1_25>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_1_6bf9ccadb5/twiddle_general_4mult_498b2e857f/delay1/op_mem_20_24_1_24>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_1_6bf9ccadb5/twiddle_general_4mult_498b2e857f/delay1/op_mem_20_24_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_1_6bf9ccadb5/twiddle_general_4mult_498b2e857f/delay1/op_mem_20_24_1_22>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_1_6bf9ccadb5/twiddle_general_4mult_498b2e857f/delay1/op_mem_20_24_1_21>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_1_6bf9ccadb5/twiddle_general_4mult_498b2e857f/delay1/op_mem_20_24_1_20>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_1_6bf9ccadb5/twiddle_general_4mult_498b2e857f/delay1/op_mem_20_24_1_19>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_1_6bf9ccadb5/twiddle_general_4mult_498b2e857f/delay1/op_mem_20_24_1_18>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux0/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux1/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_1_23>.
	Found 6-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/sync_delay/op_mem_20_24_5>.
	Found 3-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/twiddle_general_4mult_51b322ce4e/delay1/op_mem_20_24_1_35>.
	Found 3-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/twiddle_general_4mult_51b322ce4e/delay1/op_mem_20_24_1_34>.
	Found 3-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/twiddle_general_4mult_51b322ce4e/delay1/op_mem_20_24_1_33>.
	Found 3-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/twiddle_general_4mult_51b322ce4e/delay1/op_mem_20_24_1_32>.
	Found 3-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/twiddle_general_4mult_51b322ce4e/delay1/op_mem_20_24_1_31>.
	Found 3-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/twiddle_general_4mult_51b322ce4e/delay1/op_mem_20_24_1_30>.
	Found 3-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/twiddle_general_4mult_51b322ce4e/delay1/op_mem_20_24_1_29>.
	Found 3-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/twiddle_general_4mult_51b322ce4e/delay1/op_mem_20_24_1_28>.
	Found 3-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/twiddle_general_4mult_51b322ce4e/delay1/op_mem_20_24_1_27>.
	Found 3-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/twiddle_general_4mult_51b322ce4e/delay1/op_mem_20_24_1_26>.
	Found 3-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/twiddle_general_4mult_51b322ce4e/delay1/op_mem_20_24_1_25>.
	Found 3-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/twiddle_general_4mult_51b322ce4e/delay1/op_mem_20_24_1_24>.
	Found 3-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/twiddle_general_4mult_51b322ce4e/delay1/op_mem_20_24_1_23>.
	Found 3-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/twiddle_general_4mult_51b322ce4e/delay1/op_mem_20_24_1_22>.
	Found 3-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/twiddle_general_4mult_51b322ce4e/delay1/op_mem_20_24_1_21>.
	Found 3-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/twiddle_general_4mult_51b322ce4e/delay1/op_mem_20_24_1_20>.
	Found 3-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/twiddle_general_4mult_51b322ce4e/delay1/op_mem_20_24_1_19>.
	Found 3-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/twiddle_general_4mult_51b322ce4e/delay1/op_mem_20_24_1_18>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/twiddle_general_4mult_51b322ce4e/delay1/op_mem_20_24_0_17>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/twiddle_general_4mult_51b322ce4e/delay1/op_mem_20_24_0_16>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/twiddle_general_4mult_51b322ce4e/delay1/op_mem_20_24_0_15>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/twiddle_general_4mult_51b322ce4e/delay1/op_mem_20_24_0_14>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/twiddle_general_4mult_51b322ce4e/delay1/op_mem_20_24_0_13>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/twiddle_general_4mult_51b322ce4e/delay1/op_mem_20_24_0_12>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/twiddle_general_4mult_51b322ce4e/delay1/op_mem_20_24_0_11>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/twiddle_general_4mult_51b322ce4e/delay1/op_mem_20_24_0_10>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/twiddle_general_4mult_51b322ce4e/delay1/op_mem_20_24_0_9>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/twiddle_general_4mult_51b322ce4e/delay1/op_mem_20_24_0_8>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/twiddle_general_4mult_51b322ce4e/delay1/op_mem_20_24_0_7>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/twiddle_general_4mult_51b322ce4e/delay1/op_mem_20_24_0_6>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/twiddle_general_4mult_51b322ce4e/delay1/op_mem_20_24_0_5>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/twiddle_general_4mult_51b322ce4e/delay1/op_mem_20_24_0_4>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/twiddle_general_4mult_51b322ce4e/delay1/op_mem_20_24_0_3>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/twiddle_general_4mult_51b322ce4e/delay1/op_mem_20_24_0_2>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/twiddle_general_4mult_51b322ce4e/delay1/op_mem_20_24_0_1>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/twiddle_general_4mult_51b322ce4e/delay1/op_mem_20_24_0_0>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux0/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux1/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_1_23>.
	Found 3-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/twiddle_general_4mult_4483e33770/delay1/op_mem_20_24_1_35>.
	Found 3-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/twiddle_general_4mult_4483e33770/delay1/op_mem_20_24_1_34>.
	Found 3-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/twiddle_general_4mult_4483e33770/delay1/op_mem_20_24_1_33>.
	Found 3-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/twiddle_general_4mult_4483e33770/delay1/op_mem_20_24_1_32>.
	Found 3-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/twiddle_general_4mult_4483e33770/delay1/op_mem_20_24_1_31>.
	Found 3-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/twiddle_general_4mult_4483e33770/delay1/op_mem_20_24_1_30>.
	Found 3-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/twiddle_general_4mult_4483e33770/delay1/op_mem_20_24_1_29>.
	Found 3-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/twiddle_general_4mult_4483e33770/delay1/op_mem_20_24_1_28>.
	Found 3-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/twiddle_general_4mult_4483e33770/delay1/op_mem_20_24_1_27>.
	Found 3-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/twiddle_general_4mult_4483e33770/delay1/op_mem_20_24_1_26>.
	Found 3-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/twiddle_general_4mult_4483e33770/delay1/op_mem_20_24_1_25>.
	Found 3-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/twiddle_general_4mult_4483e33770/delay1/op_mem_20_24_1_24>.
	Found 3-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/twiddle_general_4mult_4483e33770/delay1/op_mem_20_24_1_23>.
	Found 3-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/twiddle_general_4mult_4483e33770/delay1/op_mem_20_24_1_22>.
	Found 3-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/twiddle_general_4mult_4483e33770/delay1/op_mem_20_24_1_21>.
	Found 3-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/twiddle_general_4mult_4483e33770/delay1/op_mem_20_24_1_20>.
	Found 3-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/twiddle_general_4mult_4483e33770/delay1/op_mem_20_24_1_19>.
	Found 3-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/twiddle_general_4mult_4483e33770/delay1/op_mem_20_24_1_18>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/twiddle_general_4mult_4483e33770/delay1/op_mem_20_24_0_17>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/twiddle_general_4mult_4483e33770/delay1/op_mem_20_24_0_16>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/twiddle_general_4mult_4483e33770/delay1/op_mem_20_24_0_15>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/twiddle_general_4mult_4483e33770/delay1/op_mem_20_24_0_14>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/twiddle_general_4mult_4483e33770/delay1/op_mem_20_24_0_13>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/twiddle_general_4mult_4483e33770/delay1/op_mem_20_24_0_12>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/twiddle_general_4mult_4483e33770/delay1/op_mem_20_24_0_11>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/twiddle_general_4mult_4483e33770/delay1/op_mem_20_24_0_10>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/twiddle_general_4mult_4483e33770/delay1/op_mem_20_24_0_9>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/twiddle_general_4mult_4483e33770/delay1/op_mem_20_24_0_8>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/twiddle_general_4mult_4483e33770/delay1/op_mem_20_24_0_7>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/twiddle_general_4mult_4483e33770/delay1/op_mem_20_24_0_6>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/twiddle_general_4mult_4483e33770/delay1/op_mem_20_24_0_5>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/twiddle_general_4mult_4483e33770/delay1/op_mem_20_24_0_4>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/twiddle_general_4mult_4483e33770/delay1/op_mem_20_24_0_3>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/twiddle_general_4mult_4483e33770/delay1/op_mem_20_24_0_2>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/twiddle_general_4mult_4483e33770/delay1/op_mem_20_24_0_1>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/twiddle_general_4mult_4483e33770/delay1/op_mem_20_24_0_0>.
Unit <fft_wideband_real_core> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 12193
 Flip-Flops                                            : 12193
# Shift Registers                                      : 472
 12-bit shift register                                 : 1
 2-bit shift register                                  : 295
 3-bit shift register                                  : 72
 5-bit shift register                                  : 56
 6-bit shift register                                  : 12
 9-bit shift register                                  : 36

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : fft_wideband_real_core.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 13700
#      GND                         : 148
#      INV                         : 255
#      LUT1                        : 2378
#      LUT2                        : 110
#      LUT3                        : 2611
#      LUT4                        : 411
#      LUT5                        : 579
#      LUT6                        : 997
#      MUXCY                       : 2638
#      MUXF7                       : 827
#      VCC                         : 159
#      XORCY                       : 2587
# FlipFlops/Latches                : 13275
#      FD                          : 1010
#      FDE                         : 11515
#      FDRE                        : 668
#      FDSE                        : 82
# RAMS                             : 52
#      RAMB18E1                    : 30
#      RAMB36E1                    : 22
# Shift Registers                  : 1472
#      SRL16E                      : 1000
#      SRLC16E                     : 472
# DSPs                             : 86
#      DSP48E1                     : 86

Device utilization summary:
---------------------------

Selected Device : 6vsx475tff1759-1 


Slice Logic Utilization: 
 Number of Slice Registers:           13275  out of  595200     2%  
 Number of Slice LUTs:                 8813  out of  297600     2%  
    Number used as Logic:              7341  out of  297600     2%  
    Number used as Memory:             1472  out of  122240     1%  
       Number used as SRL:             1472

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  15042
   Number with an unused Flip Flop:    1767  out of  15042    11%  
   Number with an unused LUT:          6229  out of  15042    41%  
   Number of fully used LUT-FF pairs:  7046  out of  15042    46%  
   Number of unique control sets:        77

IO Utilization: 
 Number of IOs:                         165
 Number of bonded IOBs:                   0  out of    840     0%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               37  out of   1064     3%  
    Number using Block RAM only:         37
 Number of DSP48E1s:                     86  out of   2016     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                       | Load  |
-----------------------------------+-------------------------------------------------------------+-------+
clk_1                              | NONE(fft_wideband_real_0dca0b1dc8/of_or/latency_pipe_5_26_0)| 14885 |
-----------------------------------+-------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                                                 | Buffer(FF name)                                                                                                                                                                                                                                              | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
fft_wideband_real_0dca0b1dc8/fft_unscrambler_de302e83a6/reorder_d3434f5c8e/bram0/comp9.core_instance9/BU2/doutb(0)(fft_wideband_real_0dca0b1dc8/fft_unscrambler_de302e83a6/reorder_d3434f5c8e/bram0/comp9.core_instance9/BU2/XST_GND:G)                                                                                                                        | NONE(fft_wideband_real_0dca0b1dc8/fft_unscrambler_de302e83a6/reorder_d3434f5c8e/bram0/comp9.core_instance9/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_init.ram/SP.SIMPLE_PRIM36.ram)                                                            | 4     |
fft_wideband_real_0dca0b1dc8/fft_unscrambler_de302e83a6/reorder_d3434f5c8e/bram1/comp9.core_instance9/BU2/doutb(0)(fft_wideband_real_0dca0b1dc8/fft_unscrambler_de302e83a6/reorder_d3434f5c8e/bram1/comp9.core_instance9/BU2/XST_GND:G)                                                                                                                        | NONE(fft_wideband_real_0dca0b1dc8/fft_unscrambler_de302e83a6/reorder_d3434f5c8e/bram1/comp9.core_instance9/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_init.ram/SP.SIMPLE_PRIM36.ram)                                                            | 4     |
fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_bram0_d40c32b9c6/single_port_ram/comp0.core_instance0/BU2/doutb(0)(fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_bram0_d40c32b9c6/single_port_ram/comp0.core_instance0/BU2/XST_GND:G)                            | NONE(fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_bram0_d40c32b9c6/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_init.ram/SP.SIMPLE_PRIM36.ram)              | 2     |
fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_bram1_e74f305ef1/single_port_ram/comp0.core_instance0/BU2/doutb(0)(fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_bram1_e74f305ef1/single_port_ram/comp0.core_instance0/BU2/XST_GND:G)                            | NONE(fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_bram1_e74f305ef1/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_init.ram/SP.SIMPLE_PRIM36.ram)              | 2     |
fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_even_460623e8e4/bram0/comp1.core_instance1/BU2/doutb(0)(fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_even_460623e8e4/bram0/comp1.core_instance1/BU2/XST_GND:G)                                              | NONE(fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_even_460623e8e4/bram0/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_init.ram/SP.SIMPLE_PRIM36.ram)                       | 2     |
fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_odd_4df8de304c/bram0/comp1.core_instance1/BU2/doutb(0)(fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_odd_4df8de304c/bram0/comp1.core_instance1/BU2/XST_GND:G)                                                | NONE(fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_odd_4df8de304c/bram0/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_init.ram/SP.SIMPLE_PRIM36.ram)                        | 2     |
fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/bram0/comp1.core_instance1/BU2/doutb(0)(fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/bram0/comp1.core_instance1/BU2/XST_GND:G)                                                | NONE(fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/bram0/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_init.ram/SP.SIMPLE_PRIM36.ram)                        | 2     |
fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/bram1/comp1.core_instance1/BU2/doutb(0)(fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/bram1/comp1.core_instance1/BU2/XST_GND:G)                                                | NONE(fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/bram1/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_init.ram/SP.SIMPLE_PRIM36.ram)                        | 2     |
fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/bram2/comp1.core_instance1/BU2/doutb(0)(fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/bram2/comp1.core_instance1/BU2/XST_GND:G)                                                | NONE(fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/bram2/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_init.ram/SP.SIMPLE_PRIM36.ram)                        | 2     |
fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/bram3/comp1.core_instance1/BU2/doutb(0)(fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/bram3/comp1.core_instance1/BU2/XST_GND:G)                                                | NONE(fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/bram3/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_init.ram/SP.SIMPLE_PRIM36.ram)                        | 2     |
fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_1_31f6aa536b/delay_b_e7e9428fad/single_port_ram/comp0.core_instance0/BU2/doutb(0)(fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_1_31f6aa536b/delay_b_e7e9428fad/single_port_ram/comp0.core_instance0/BU2/XST_GND:G)| NONE(fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_1_31f6aa536b/delay_b_e7e9428fad/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_init.ram/SP.SIMPLE_PRIM36.ram)| 2     |
fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_1_31f6aa536b/delay_f_4fea3bf8f9/single_port_ram/comp0.core_instance0/BU2/doutb(0)(fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_1_31f6aa536b/delay_f_4fea3bf8f9/single_port_ram/comp0.core_instance0/BU2/XST_GND:G)| NONE(fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_1_31f6aa536b/delay_f_4fea3bf8f9/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_init.ram/SP.SIMPLE_PRIM36.ram)| 2     |
fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_0_d1ea489d9a/twiddle_general_4mult_498b2e857f/coeff_gen_ad79b62afe/rom/comp16.core_instance16/BU2/doutb(0)(fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_0_d1ea489d9a/twiddle_general_4mult_498b2e857f/coeff_gen_ad79b62afe/rom/comp16.core_instance16/BU2/XST_GND:G)            | NONE(fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_0_d1ea489d9a/twiddle_general_4mult_498b2e857f/coeff_gen_ad79b62afe/rom/comp16.core_instance16/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_init.ram/SP.SIMPLE_PRIM36.ram)      | 2     |
fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_0_d1ea489d9a/twiddle_general_4mult_498b2e857f/coeff_gen_ad79b62afe/rom1/comp17.core_instance17/BU2/doutb(0)(fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_0_d1ea489d9a/twiddle_general_4mult_498b2e857f/coeff_gen_ad79b62afe/rom1/comp17.core_instance17/BU2/XST_GND:G)          | NONE(fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_0_d1ea489d9a/twiddle_general_4mult_498b2e857f/coeff_gen_ad79b62afe/rom1/comp17.core_instance17/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_init.ram/SP.SIMPLE_PRIM36.ram)     | 2     |
fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_1_6bf9ccadb5/twiddle_general_4mult_498b2e857f/coeff_gen_ad79b62afe/rom/comp16.core_instance16/BU2/doutb(0)(fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_1_6bf9ccadb5/twiddle_general_4mult_498b2e857f/coeff_gen_ad79b62afe/rom/comp16.core_instance16/BU2/XST_GND:G)            | NONE(fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_1_6bf9ccadb5/twiddle_general_4mult_498b2e857f/coeff_gen_ad79b62afe/rom/comp16.core_instance16/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_init.ram/SP.SIMPLE_PRIM36.ram)      | 2     |
fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_1_6bf9ccadb5/twiddle_general_4mult_498b2e857f/coeff_gen_ad79b62afe/rom1/comp17.core_instance17/BU2/doutb(0)(fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_1_6bf9ccadb5/twiddle_general_4mult_498b2e857f/coeff_gen_ad79b62afe/rom1/comp17.core_instance17/BU2/XST_GND:G)          | NONE(fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_1_6bf9ccadb5/twiddle_general_4mult_498b2e857f/coeff_gen_ad79b62afe/rom1/comp17.core_instance17/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_init.ram/SP.SIMPLE_PRIM36.ram)     | 2     |
fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/twiddle_general_4mult_51b322ce4e/coeff_gen_1300662738/rom/comp18.core_instance18/BU2/doutb(0)(fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/twiddle_general_4mult_51b322ce4e/coeff_gen_1300662738/rom/comp18.core_instance18/BU2/XST_GND:G)            | NONE(fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/twiddle_general_4mult_51b322ce4e/coeff_gen_1300662738/rom/comp18.core_instance18/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_init.ram/SP.SIMPLE_PRIM36.ram)      | 2     |
fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/twiddle_general_4mult_51b322ce4e/coeff_gen_1300662738/rom1/comp19.core_instance19/BU2/doutb(0)(fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/twiddle_general_4mult_51b322ce4e/coeff_gen_1300662738/rom1/comp19.core_instance19/BU2/XST_GND:G)          | NONE(fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/twiddle_general_4mult_51b322ce4e/coeff_gen_1300662738/rom1/comp19.core_instance19/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_init.ram/SP.SIMPLE_PRIM36.ram)     | 2     |
fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/twiddle_general_4mult_4483e33770/coeff_gen_064539b637/rom/comp19.core_instance19/BU2/doutb(0)(fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/twiddle_general_4mult_4483e33770/coeff_gen_064539b637/rom/comp19.core_instance19/BU2/XST_GND:G)            | NONE(fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/twiddle_general_4mult_4483e33770/coeff_gen_064539b637/rom/comp19.core_instance19/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_init.ram/SP.SIMPLE_PRIM36.ram)      | 2     |
fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/twiddle_general_4mult_4483e33770/coeff_gen_064539b637/rom1/comp20.core_instance20/BU2/doutb(0)(fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/twiddle_general_4mult_4483e33770/coeff_gen_064539b637/rom1/comp20.core_instance20/BU2/XST_GND:G)          | NONE(fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/twiddle_general_4mult_4483e33770/coeff_gen_064539b637/rom1/comp20.core_instance20/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_init.ram/SP.SIMPLE_PRIM36.ram)     | 2     |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 2.971ns (Maximum Frequency: 336.587MHz)
   Minimum input arrival time before clock: 1.808ns
   Maximum output required time after clock: 0.375ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_1'
  Clock period: 2.971ns (frequency: 336.587MHz)
  Total number of paths / destination ports: 185651 / 21888
-------------------------------------------------------------------------
Delay:               2.971ns (Levels of Logic = 5)
  Source:            fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/sync_delay_ctr_4ebbfebcd1/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2 (FF)
  Destination:       fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_11 (FF)
  Source Clock:      clk_1 rising
  Destination Clock: clk_1 rising

  Data Path: fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/sync_delay_ctr_4ebbfebcd1/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2 to fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.375   0.726  U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2 (q(1))
     end scope: 'BU2'
     end scope: 'fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/sync_delay_ctr_4ebbfebcd1/counter/comp1.core_instance1'
     LUT6:I0->O            1   0.068   0.354  fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/sync_delay_ctr_4ebbfebcd1/mux_y_net_x2_SW0 (N94)
     LUT6:I5->O            2   0.068   0.359  fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/sync_delay_ctr_4ebbfebcd1/mux_y_net_x2 (fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/mux_y_net_x2)
     LUT2:I1->O           11   0.068   0.391  fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/counter/core_sinit1 (fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/counter/core_sinit)
     begin scope: 'fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/counter/comp1.core_instance1'
     begin scope: 'BU2'
     FDRE:R                    0.562          U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_11
    ----------------------------------------
    Total                      2.971ns (1.141ns logic, 1.830ns route)
                                       (38.4% logic, 61.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_1'
  Total number of paths / destination ports: 16117 / 15970
-------------------------------------------------------------------------
Offset:              1.808ns (Levels of Logic = 3)
  Source:            ce_1 (PAD)
  Destination:       fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/delay_b_3c3c50923a/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9 (FF)
  Destination Clock: clk_1 rising

  Data Path: ce_1 to fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/delay_b_3c3c50923a/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT5:I0->O            1   0.068   0.354  fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/delay_f_15a6129370/counter/core_sinit_SW0 (N78)
     LUT6:I5->O            9   0.068   0.380  fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/delay_f_15a6129370/counter/core_sinit (fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/delay_f_15a6129370/counter/core_sinit)
     begin scope: 'fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/delay_f_15a6129370/counter/comp2.core_instance2'
     begin scope: 'BU2'
     FDRE:R                    0.562          U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9
    ----------------------------------------
    Total                      1.808ns (1.074ns logic, 0.734ns route)
                                       (59.4% logic, 40.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_1'
  Total number of paths / destination ports: 74 / 74
-------------------------------------------------------------------------
Offset:              0.375ns (Levels of Logic = 0)
  Source:            fft_wideband_real_0dca0b1dc8/fft_unscrambler_de302e83a6/reorder_d3434f5c8e/bram0/latency_test.reg/partial_one.last_srl17e/reg_array[35].fde_used.u2 (FF)
  Destination:       out0(35) (PAD)
  Source Clock:      clk_1 rising

  Data Path: fft_wideband_real_0dca0b1dc8/fft_unscrambler_de302e83a6/reorder_d3434f5c8e/bram0/latency_test.reg/partial_one.last_srl17e/reg_array[35].fde_used.u2 to out0(35)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              0   0.375   0.000  fft_wideband_real_0dca0b1dc8/fft_unscrambler_de302e83a6/reorder_d3434f5c8e/bram0/latency_test.reg/partial_one.last_srl17e/reg_array[35].fde_used.u2 (out0(35))
    ----------------------------------------
    Total                      0.375ns (0.375ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================


Total REAL time to Xst completion: 227.00 secs
Total CPU time to Xst completion: 227.06 secs
 
--> 


Total memory usage is 949292 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  909 (   0 filtered)
Number of infos    :  267 (   0 filtered)

