TimeQuest Timing Analyzer report for check
Thu Aug 06 11:55:15 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 12. Slow Model Setup: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'
 13. Slow Model Setup: 'clk_sample[7]'
 14. Slow Model Hold: 'clk_sample[7]'
 15. Slow Model Hold: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'
 16. Slow Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 17. Slow Model Minimum Pulse Width: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'
 18. Slow Model Minimum Pulse Width: 'clk_sample[7]'
 19. Slow Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 20. Slow Model Minimum Pulse Width: 'iCLK_50'
 21. Setup Times
 22. Hold Times
 23. Clock to Output Times
 24. Minimum Clock to Output Times
 25. Fast Model Setup Summary
 26. Fast Model Hold Summary
 27. Fast Model Recovery Summary
 28. Fast Model Removal Summary
 29. Fast Model Minimum Pulse Width Summary
 30. Fast Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 31. Fast Model Setup: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'
 32. Fast Model Setup: 'clk_sample[7]'
 33. Fast Model Hold: 'clk_sample[7]'
 34. Fast Model Hold: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'
 35. Fast Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 36. Fast Model Minimum Pulse Width: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'
 37. Fast Model Minimum Pulse Width: 'clk_sample[7]'
 38. Fast Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 39. Fast Model Minimum Pulse Width: 'iCLK_50'
 40. Setup Times
 41. Hold Times
 42. Clock to Output Times
 43. Minimum Clock to Output Times
 44. Multicorner Timing Analysis Summary
 45. Setup Times
 46. Hold Times
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Setup Transfers
 50. Hold Transfers
 51. Report TCCS
 52. Report RSKM
 53. Unconstrained Paths
 54. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; check                                                              ;
; Device Family      ; Cyclone II                                                         ;
; Device Name        ; EP2C70F896C6                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Unavailable                                                        ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------+---------------------------------------------+
; Clock Name                              ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                    ; Targets                                     ;
+-----------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------+---------------------------------------------+
; clk_sample[7]                           ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { clk_sample[7] }                           ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; Generated ; 14.285 ; 70.0 MHz   ; 0.000 ; 7.142  ; 50.00      ; 5         ; 7           ;       ;        ;           ;            ; false    ; iCLK_50 ; CLKPLL_inst|altpll_component|pll|inclk[0] ; { CLKPLL_inst|altpll_component|pll|clk[0] } ;
; iCLK_50                                 ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { iCLK_50 }                                 ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] } ;
+-----------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                       ;
+------------+-----------------+-----------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                              ; Note ;
+------------+-----------------+-----------------------------------------+------+
; 123.9 MHz  ; 123.9 MHz       ; CLKPLL_inst|altpll_component|pll|clk[0] ;      ;
; 290.11 MHz ; 290.11 MHz      ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;      ;
; 400.32 MHz ; 400.32 MHz      ; clk_sample[7]                           ;      ;
+------------+-----------------+-----------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------+
; Slow Model Setup Summary                                         ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; CLKPLL_inst|altpll_component|pll|clk[0] ; -6.389 ; -386.347      ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; -3.298 ; -56.908       ;
; clk_sample[7]                           ; -1.498 ; -14.432       ;
+-----------------------------------------+--------+---------------+


+------------------------------------------------------------------+
; Slow Model Hold Summary                                          ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; clk_sample[7]                           ; -2.025 ; -32.400       ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; -1.262 ; -1.262        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.049 ; -0.049        ;
+-----------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                           ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; -0.500 ; -25.000       ;
; clk_sample[7]                           ; -0.500 ; -16.000       ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; 5.015  ; 0.000         ;
; iCLK_50                                 ; 10.000 ; 0.000         ;
+-----------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                                                                                                                                                                                   ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -6.389 ; check_counter[0]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a48~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -3.722     ; 2.637      ;
; -6.337 ; check_counter[15]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a47~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -3.718     ; 2.589      ;
; -6.336 ; check_counter[3]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -3.777     ; 2.529      ;
; -6.331 ; check_counter[15]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a15~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -3.742     ; 2.559      ;
; -6.313 ; check_counter[3]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -3.749     ; 2.534      ;
; -6.309 ; check_counter[3]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~portb_datain_reg0    ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -3.729     ; 2.550      ;
; -6.291 ; check_counter[0]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_datain_reg0    ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -3.720     ; 2.541      ;
; -6.262 ; check_counter[12]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -3.699     ; 2.533      ;
; -6.236 ; check_counter[12]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -3.706     ; 2.500      ;
; -6.227 ; check_counter[0]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -3.722     ; 2.475      ;
; -6.226 ; check_counter[12]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a44~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -3.721     ; 2.475      ;
; -6.202 ; check_counter[3]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a35~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -3.739     ; 2.433      ;
; -6.188 ; check_counter[9]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a57~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -3.727     ; 2.431      ;
; -6.166 ; check_counter[0]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a32~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -3.731     ; 2.405      ;
; -6.119 ; check_counter[15]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -3.755     ; 2.334      ;
; -6.099 ; check_counter[15]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a63~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -3.727     ; 2.342      ;
; -6.089 ; check_counter[2]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -3.780     ; 2.279      ;
; -6.083 ; check_counter[1]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -3.763     ; 2.290      ;
; -6.071 ; check_counter[14]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -3.701     ; 2.340      ;
; -6.058 ; check_counter[5]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a5~portb_datain_reg0    ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -3.739     ; 2.289      ;
; -6.054 ; check_counter[9]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -3.771     ; 2.253      ;
; -6.051 ; check_counter[9]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a9~portb_datain_reg0    ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -3.758     ; 2.263      ;
; -6.050 ; check_counter[2]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a2~portb_datain_reg0    ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -3.759     ; 2.261      ;
; -6.038 ; check_counter[8]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -3.772     ; 2.236      ;
; -6.037 ; check_counter[14]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a46~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -3.700     ; 2.307      ;
; -6.033 ; check_counter[5]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a37~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -3.707     ; 2.296      ;
; -6.026 ; check_counter[5]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -3.711     ; 2.285      ;
; -6.021 ; check_counter[1]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a33~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -3.792     ; 2.199      ;
; -6.019 ; check_counter[14]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a14~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -3.702     ; 2.287      ;
; -6.016 ; check_counter[14]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a62~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -3.724     ; 2.262      ;
; -5.976 ; check_counter[5]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -3.716     ; 2.230      ;
; -5.969 ; check_counter[1]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a17~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -3.736     ; 2.203      ;
; -5.963 ; check_counter[1]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a1~portb_datain_reg0    ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -3.743     ; 2.190      ;
; -5.960 ; check_counter[13]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -3.710     ; 2.220      ;
; -5.946 ; check_counter[9]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -3.729     ; 2.187      ;
; -5.904 ; check_counter[2]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -3.750     ; 2.124      ;
; -5.840 ; check_counter[7]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -3.760     ; 2.050      ;
; -5.828 ; check_counter[7]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -3.749     ; 2.049      ;
; -5.815 ; check_counter[2]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a34~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -3.769     ; 2.016      ;
; -5.772 ; check_counter[11]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -3.698     ; 2.044      ;
; -5.768 ; check_counter[7]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a23~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -3.723     ; 2.015      ;
; -5.749 ; check_counter[7]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a7~portb_datain_reg0    ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -3.730     ; 1.989      ;
; -5.746 ; check_counter[11]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -3.706     ; 2.010      ;
; -5.744 ; check_counter[13]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a45~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -3.747     ; 1.967      ;
; -5.734 ; check_counter[13]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a29~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -3.715     ; 1.989      ;
; -5.731 ; check_counter[13]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a61~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -3.738     ; 1.963      ;
; -5.648 ; check_counter[6]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -3.708     ; 1.910      ;
; -5.612 ; check_counter[11]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -3.735     ; 1.847      ;
; -5.583 ; check_counter[10]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a26~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -3.725     ; 1.828      ;
; -5.581 ; check_counter[10]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -3.749     ; 1.802      ;
; -5.580 ; check_counter[10]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a42~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -3.763     ; 1.787      ;
; -5.576 ; check_counter[8]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~portb_datain_reg0    ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -3.715     ; 1.831      ;
; -5.554 ; check_counter[6]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a22~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -3.706     ; 1.818      ;
; -5.535 ; check_counter[4]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a20~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -3.708     ; 1.797      ;
; -5.533 ; check_counter[6]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a38~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -3.710     ; 1.793      ;
; -5.337 ; check_counter[11]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -3.766     ; 1.541      ;
; -5.332 ; check_counter[8]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a40~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -3.779     ; 1.523      ;
; -5.324 ; check_counter[6]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a6~portb_datain_reg0    ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -3.713     ; 1.581      ;
; -5.310 ; check_counter[4]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a4~portb_datain_reg0    ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -3.718     ; 1.562      ;
; -5.292 ; check_counter[8]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -3.755     ; 1.507      ;
; -5.282 ; check_counter[4]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -3.722     ; 1.530      ;
; -5.264 ; check_counter[10]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -3.745     ; 1.489      ;
; -5.252 ; check_counter[12]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -3.729     ; 1.493      ;
; -5.016 ; check_counter[4]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a52~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -3.737     ; 1.249      ;
; -2.982 ; SPI_MASTER_UC:mbed_instant|FIN          ; MBED_ON                                                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.200     ; 0.823      ;
; -2.981 ; SPI_MASTER_UC:mbed_instant|FIN          ; MBED_FIN_PREV                                                                                                                                                                                             ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.200     ; 0.822      ;
; -2.981 ; SPI_MASTER_UC:mbed_instant|FIN          ; MBED_FIN_EDGE                                                                                                                                                                                             ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.200     ; 0.822      ;
; -0.511 ; clk_sample[7]                           ; clk_sample[7]                                                                                                                                                                                             ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; 0.141      ; 0.943      ;
; -0.511 ; clk_sample[7]                           ; clk_sample[7]                                                                                                                                                                                             ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; 0.141      ; 0.943      ;
; -0.506 ; clk_sample[7]                           ; WR_EDGE                                                                                                                                                                                                   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; 0.141      ; 0.938      ;
; -0.506 ; clk_sample[7]                           ; WR_EDGE                                                                                                                                                                                                   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; 0.141      ; 0.938      ;
; -0.477 ; clk_sample[7]                           ; WR_PREV                                                                                                                                                                                                   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; 0.141      ; 0.909      ;
; -0.477 ; clk_sample[7]                           ; WR_PREV                                                                                                                                                                                                   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; 0.141      ; 0.909      ;
; -0.176 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; 0.190      ; 0.657      ;
; -0.176 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; 0.190      ; 0.657      ;
; 6.214  ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg11 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.005      ; 8.041      ;
; 6.214  ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg10 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.005      ; 8.041      ;
; 6.214  ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg9  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.005      ; 8.041      ;
; 6.214  ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg8  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.005      ; 8.041      ;
; 6.214  ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg7  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.005      ; 8.041      ;
; 6.214  ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg6  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.005      ; 8.041      ;
; 6.214  ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg5  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.005      ; 8.041      ;
; 6.214  ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg4  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.005      ; 8.041      ;
; 6.214  ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg3  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.005      ; 8.041      ;
; 6.214  ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg2  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.005      ; 8.041      ;
; 6.214  ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg1  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.005      ; 8.041      ;
; 6.214  ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg0  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.005      ; 8.041      ;
; 6.562  ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a47~porta_address_reg11 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.058      ; 7.746      ;
; 6.562  ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a47~porta_address_reg10 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.058      ; 7.746      ;
; 6.562  ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a47~porta_address_reg9  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.058      ; 7.746      ;
; 6.562  ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a47~porta_address_reg8  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.058      ; 7.746      ;
; 6.562  ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a47~porta_address_reg7  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.058      ; 7.746      ;
; 6.562  ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a47~porta_address_reg6  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.058      ; 7.746      ;
; 6.562  ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a47~porta_address_reg5  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.058      ; 7.746      ;
; 6.562  ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a47~porta_address_reg4  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.058      ; 7.746      ;
; 6.562  ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a47~porta_address_reg3  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.058      ; 7.746      ;
; 6.562  ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a47~porta_address_reg2  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.058      ; 7.746      ;
; 6.562  ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a47~porta_address_reg1  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.058      ; 7.746      ;
; 6.562  ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a47~porta_address_reg0  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.058      ; 7.746      ;
; 6.588  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg11 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.021      ; 7.683      ;
+--------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                 ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -3.298 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.082      ; 5.421      ;
; -3.298 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.082      ; 5.421      ;
; -3.298 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.082      ; 5.421      ;
; -3.298 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.082      ; 5.421      ;
; -3.298 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.082      ; 5.421      ;
; -3.298 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.082      ; 5.421      ;
; -3.298 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.082      ; 5.421      ;
; -3.298 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.082      ; 5.421      ;
; -3.298 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.082      ; 5.421      ;
; -3.298 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.082      ; 5.421      ;
; -3.298 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.082      ; 5.421      ;
; -3.298 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.082      ; 5.421      ;
; -3.194 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.156      ; 5.391      ;
; -3.194 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.156      ; 5.391      ;
; -3.194 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.156      ; 5.391      ;
; -3.194 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.156      ; 5.391      ;
; -3.194 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.156      ; 5.391      ;
; -3.194 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.156      ; 5.391      ;
; -3.194 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.156      ; 5.391      ;
; -3.194 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.156      ; 5.391      ;
; -3.194 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.156      ; 5.391      ;
; -3.194 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.156      ; 5.391      ;
; -3.194 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.156      ; 5.391      ;
; -3.194 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.156      ; 5.391      ;
; -3.155 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.139      ; 5.335      ;
; -3.155 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.139      ; 5.335      ;
; -3.155 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.139      ; 5.335      ;
; -3.155 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.139      ; 5.335      ;
; -3.155 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.139      ; 5.335      ;
; -3.155 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.139      ; 5.335      ;
; -3.155 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.139      ; 5.335      ;
; -3.155 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.139      ; 5.335      ;
; -3.155 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.139      ; 5.335      ;
; -3.155 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.139      ; 5.335      ;
; -3.155 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.139      ; 5.335      ;
; -3.155 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.139      ; 5.335      ;
; -3.143 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.150      ; 5.334      ;
; -3.143 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.150      ; 5.334      ;
; -3.143 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.150      ; 5.334      ;
; -3.143 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.150      ; 5.334      ;
; -3.143 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.150      ; 5.334      ;
; -3.143 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.150      ; 5.334      ;
; -3.143 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.150      ; 5.334      ;
; -3.143 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.150      ; 5.334      ;
; -3.143 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.150      ; 5.334      ;
; -3.143 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.150      ; 5.334      ;
; -3.143 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.150      ; 5.334      ;
; -3.143 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.150      ; 5.334      ;
; -3.141 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.152      ; 5.334      ;
; -3.141 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.152      ; 5.334      ;
; -3.141 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.152      ; 5.334      ;
; -3.141 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.152      ; 5.334      ;
; -3.141 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.152      ; 5.334      ;
; -3.141 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.152      ; 5.334      ;
; -3.141 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.152      ; 5.334      ;
; -3.141 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.152      ; 5.334      ;
; -3.141 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.152      ; 5.334      ;
; -3.141 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.152      ; 5.334      ;
; -3.141 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.152      ; 5.334      ;
; -3.141 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.152      ; 5.334      ;
; -3.131 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a40~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.163      ; 5.335      ;
; -3.131 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a40~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.163      ; 5.335      ;
; -3.131 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a40~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.163      ; 5.335      ;
; -3.131 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a40~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.163      ; 5.335      ;
; -3.131 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a40~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.163      ; 5.335      ;
; -3.131 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a40~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.163      ; 5.335      ;
; -3.131 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a40~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.163      ; 5.335      ;
; -3.131 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a40~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.163      ; 5.335      ;
; -3.131 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a40~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.163      ; 5.335      ;
; -3.131 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a40~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.163      ; 5.335      ;
; -3.131 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a40~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.163      ; 5.335      ;
; -3.131 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a40~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.163      ; 5.335      ;
; -3.114 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a17~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.131      ; 5.286      ;
; -3.114 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a17~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.131      ; 5.286      ;
; -3.114 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a17~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.131      ; 5.286      ;
; -3.114 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a17~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.131      ; 5.286      ;
; -3.114 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a17~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.131      ; 5.286      ;
; -3.114 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a17~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.131      ; 5.286      ;
; -3.114 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a17~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.131      ; 5.286      ;
; -3.114 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a17~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.131      ; 5.286      ;
; -3.114 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a17~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.131      ; 5.286      ;
; -3.114 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a17~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.131      ; 5.286      ;
; -3.114 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a17~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.131      ; 5.286      ;
; -3.114 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a17~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.131      ; 5.286      ;
; -3.113 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.148      ; 5.302      ;
; -3.113 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.148      ; 5.302      ;
; -3.113 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.148      ; 5.302      ;
; -3.113 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.148      ; 5.302      ;
; -3.113 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.148      ; 5.302      ;
; -3.113 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.148      ; 5.302      ;
; -3.113 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.148      ; 5.302      ;
; -3.113 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.148      ; 5.302      ;
; -3.113 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.148      ; 5.302      ;
; -3.113 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.148      ; 5.302      ;
; -3.113 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.148      ; 5.302      ;
; -3.113 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.148      ; 5.302      ;
; -3.100 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a1~porta_address_reg0   ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.138      ; 5.279      ;
; -3.100 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a1~porta_address_reg1   ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.138      ; 5.279      ;
; -3.100 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a1~porta_address_reg2   ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.138      ; 5.279      ;
; -3.100 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a1~porta_address_reg3   ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.138      ; 5.279      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_sample[7]'                                                                                       ;
+--------+-------------------+-------------------+---------------+---------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node           ; Launch Clock  ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+-------------------+---------------+---------------+--------------+------------+------------+
; -1.498 ; check_counter[0]  ; check_counter[15] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 2.534      ;
; -1.437 ; check_counter[1]  ; check_counter[15] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 2.473      ;
; -1.427 ; check_counter[0]  ; check_counter[14] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 2.463      ;
; -1.367 ; check_counter[2]  ; check_counter[15] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 2.403      ;
; -1.366 ; check_counter[1]  ; check_counter[14] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 2.402      ;
; -1.356 ; check_counter[0]  ; check_counter[13] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 2.392      ;
; -1.331 ; check_counter[3]  ; check_counter[15] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 2.367      ;
; -1.296 ; check_counter[2]  ; check_counter[14] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 2.332      ;
; -1.295 ; check_counter[1]  ; check_counter[13] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 2.331      ;
; -1.285 ; check_counter[0]  ; check_counter[12] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 2.321      ;
; -1.260 ; check_counter[3]  ; check_counter[14] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 2.296      ;
; -1.225 ; check_counter[4]  ; check_counter[15] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 2.261      ;
; -1.225 ; check_counter[2]  ; check_counter[13] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 2.261      ;
; -1.224 ; check_counter[1]  ; check_counter[12] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 2.260      ;
; -1.214 ; check_counter[0]  ; check_counter[11] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 2.250      ;
; -1.190 ; check_counter[5]  ; check_counter[15] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 2.226      ;
; -1.189 ; check_counter[3]  ; check_counter[13] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 2.225      ;
; -1.154 ; check_counter[4]  ; check_counter[14] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 2.190      ;
; -1.154 ; check_counter[2]  ; check_counter[12] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 2.190      ;
; -1.153 ; check_counter[1]  ; check_counter[11] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 2.189      ;
; -1.143 ; check_counter[0]  ; check_counter[10] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 2.179      ;
; -1.119 ; check_counter[5]  ; check_counter[14] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 2.155      ;
; -1.118 ; check_counter[3]  ; check_counter[12] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 2.154      ;
; -1.111 ; check_counter[6]  ; check_counter[15] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 2.147      ;
; -1.083 ; check_counter[4]  ; check_counter[13] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 2.119      ;
; -1.083 ; check_counter[2]  ; check_counter[11] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 2.119      ;
; -1.082 ; check_counter[1]  ; check_counter[10] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 2.118      ;
; -1.072 ; check_counter[0]  ; check_counter[9]  ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 2.108      ;
; -1.048 ; check_counter[5]  ; check_counter[13] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 2.084      ;
; -1.047 ; check_counter[3]  ; check_counter[11] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 2.083      ;
; -1.040 ; check_counter[6]  ; check_counter[14] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 2.076      ;
; -1.016 ; check_counter[7]  ; check_counter[15] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 2.052      ;
; -1.012 ; check_counter[4]  ; check_counter[12] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 2.048      ;
; -1.012 ; check_counter[2]  ; check_counter[10] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 2.048      ;
; -1.011 ; check_counter[1]  ; check_counter[9]  ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 2.047      ;
; -1.001 ; check_counter[0]  ; check_counter[8]  ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 2.037      ;
; -0.977 ; check_counter[5]  ; check_counter[12] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 2.013      ;
; -0.976 ; check_counter[3]  ; check_counter[10] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 2.012      ;
; -0.969 ; check_counter[6]  ; check_counter[13] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 2.005      ;
; -0.945 ; check_counter[7]  ; check_counter[14] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.981      ;
; -0.941 ; check_counter[4]  ; check_counter[11] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.977      ;
; -0.941 ; check_counter[2]  ; check_counter[9]  ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.977      ;
; -0.940 ; check_counter[1]  ; check_counter[8]  ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.976      ;
; -0.906 ; check_counter[5]  ; check_counter[11] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.942      ;
; -0.905 ; check_counter[3]  ; check_counter[9]  ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.941      ;
; -0.898 ; check_counter[6]  ; check_counter[12] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.934      ;
; -0.880 ; check_counter[8]  ; check_counter[15] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.916      ;
; -0.874 ; check_counter[7]  ; check_counter[13] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.910      ;
; -0.870 ; check_counter[4]  ; check_counter[10] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.906      ;
; -0.870 ; check_counter[2]  ; check_counter[8]  ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.906      ;
; -0.842 ; check_counter[0]  ; check_counter[7]  ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.878      ;
; -0.835 ; check_counter[5]  ; check_counter[10] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.871      ;
; -0.834 ; check_counter[3]  ; check_counter[8]  ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.870      ;
; -0.827 ; check_counter[6]  ; check_counter[11] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.863      ;
; -0.809 ; check_counter[8]  ; check_counter[14] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.845      ;
; -0.803 ; check_counter[7]  ; check_counter[12] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.839      ;
; -0.799 ; check_counter[4]  ; check_counter[9]  ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.835      ;
; -0.782 ; check_counter[9]  ; check_counter[15] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.818      ;
; -0.781 ; check_counter[1]  ; check_counter[7]  ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.817      ;
; -0.771 ; check_counter[0]  ; check_counter[6]  ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.807      ;
; -0.764 ; check_counter[5]  ; check_counter[9]  ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.800      ;
; -0.756 ; check_counter[6]  ; check_counter[10] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.792      ;
; -0.746 ; check_counter[10] ; check_counter[15] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.782      ;
; -0.738 ; check_counter[8]  ; check_counter[13] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.774      ;
; -0.732 ; check_counter[7]  ; check_counter[11] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.768      ;
; -0.728 ; check_counter[4]  ; check_counter[8]  ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.764      ;
; -0.711 ; check_counter[9]  ; check_counter[14] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.747      ;
; -0.711 ; check_counter[2]  ; check_counter[7]  ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.747      ;
; -0.710 ; check_counter[1]  ; check_counter[6]  ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.746      ;
; -0.700 ; check_counter[0]  ; check_counter[5]  ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.736      ;
; -0.693 ; check_counter[5]  ; check_counter[8]  ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.729      ;
; -0.685 ; check_counter[6]  ; check_counter[9]  ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.721      ;
; -0.675 ; check_counter[10] ; check_counter[14] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.711      ;
; -0.675 ; check_counter[3]  ; check_counter[7]  ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.711      ;
; -0.667 ; check_counter[8]  ; check_counter[12] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.703      ;
; -0.661 ; check_counter[7]  ; check_counter[10] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.697      ;
; -0.640 ; check_counter[11] ; check_counter[15] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.676      ;
; -0.640 ; check_counter[9]  ; check_counter[13] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.676      ;
; -0.640 ; check_counter[2]  ; check_counter[6]  ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.676      ;
; -0.639 ; check_counter[1]  ; check_counter[5]  ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.675      ;
; -0.629 ; check_counter[0]  ; check_counter[4]  ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.665      ;
; -0.614 ; check_counter[6]  ; check_counter[8]  ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.650      ;
; -0.604 ; check_counter[12] ; check_counter[15] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.640      ;
; -0.604 ; check_counter[10] ; check_counter[13] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.640      ;
; -0.604 ; check_counter[3]  ; check_counter[6]  ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.640      ;
; -0.596 ; check_counter[8]  ; check_counter[11] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.632      ;
; -0.590 ; check_counter[7]  ; check_counter[9]  ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.626      ;
; -0.569 ; check_counter[11] ; check_counter[14] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.605      ;
; -0.569 ; check_counter[9]  ; check_counter[12] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.605      ;
; -0.569 ; check_counter[4]  ; check_counter[7]  ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.605      ;
; -0.569 ; check_counter[2]  ; check_counter[5]  ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.605      ;
; -0.568 ; check_counter[1]  ; check_counter[4]  ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.604      ;
; -0.558 ; check_counter[0]  ; check_counter[3]  ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.594      ;
; -0.534 ; check_counter[5]  ; check_counter[7]  ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.570      ;
; -0.533 ; check_counter[12] ; check_counter[14] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.569      ;
; -0.533 ; check_counter[10] ; check_counter[12] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.569      ;
; -0.533 ; check_counter[3]  ; check_counter[5]  ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.569      ;
; -0.525 ; check_counter[8]  ; check_counter[10] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.561      ;
; -0.519 ; check_counter[7]  ; check_counter[8]  ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.555      ;
; -0.498 ; check_counter[13] ; check_counter[15] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.534      ;
+--------+-------------------+-------------------+---------------+---------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_sample[7]'                                                                                                                  ;
+--------+-------------------+-------------------+-----------------------------------------+---------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node           ; Launch Clock                            ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+-------------------+-----------------------------------------+---------------+--------------+------------+------------+
; -2.025 ; RST               ; check_counter[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 3.804      ; 2.045      ;
; -2.025 ; RST               ; check_counter[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 3.804      ; 2.045      ;
; -2.025 ; RST               ; check_counter[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 3.804      ; 2.045      ;
; -2.025 ; RST               ; check_counter[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 3.804      ; 2.045      ;
; -2.025 ; RST               ; check_counter[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 3.804      ; 2.045      ;
; -2.025 ; RST               ; check_counter[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 3.804      ; 2.045      ;
; -2.025 ; RST               ; check_counter[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 3.804      ; 2.045      ;
; -2.025 ; RST               ; check_counter[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 3.804      ; 2.045      ;
; -2.025 ; RST               ; check_counter[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 3.804      ; 2.045      ;
; -2.025 ; RST               ; check_counter[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 3.804      ; 2.045      ;
; -2.025 ; RST               ; check_counter[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 3.804      ; 2.045      ;
; -2.025 ; RST               ; check_counter[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 3.804      ; 2.045      ;
; -2.025 ; RST               ; check_counter[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 3.804      ; 2.045      ;
; -2.025 ; RST               ; check_counter[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 3.804      ; 2.045      ;
; -2.025 ; RST               ; check_counter[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 3.804      ; 2.045      ;
; -2.025 ; RST               ; check_counter[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 3.804      ; 2.045      ;
; -1.950 ; sampler_off       ; check_counter[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 3.807      ; 2.123      ;
; -1.950 ; sampler_off       ; check_counter[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 3.807      ; 2.123      ;
; -1.950 ; sampler_off       ; check_counter[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 3.807      ; 2.123      ;
; -1.950 ; sampler_off       ; check_counter[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 3.807      ; 2.123      ;
; -1.950 ; sampler_off       ; check_counter[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 3.807      ; 2.123      ;
; -1.950 ; sampler_off       ; check_counter[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 3.807      ; 2.123      ;
; -1.950 ; sampler_off       ; check_counter[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 3.807      ; 2.123      ;
; -1.950 ; sampler_off       ; check_counter[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 3.807      ; 2.123      ;
; -1.950 ; sampler_off       ; check_counter[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 3.807      ; 2.123      ;
; -1.950 ; sampler_off       ; check_counter[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 3.807      ; 2.123      ;
; -1.950 ; sampler_off       ; check_counter[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 3.807      ; 2.123      ;
; -1.950 ; sampler_off       ; check_counter[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 3.807      ; 2.123      ;
; -1.950 ; sampler_off       ; check_counter[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 3.807      ; 2.123      ;
; -1.950 ; sampler_off       ; check_counter[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 3.807      ; 2.123      ;
; -1.950 ; sampler_off       ; check_counter[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 3.807      ; 2.123      ;
; -1.950 ; sampler_off       ; check_counter[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 3.807      ; 2.123      ;
; -1.917 ; ON                ; check_counter[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 3.807      ; 2.156      ;
; -1.917 ; ON                ; check_counter[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 3.807      ; 2.156      ;
; -1.917 ; ON                ; check_counter[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 3.807      ; 2.156      ;
; -1.917 ; ON                ; check_counter[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 3.807      ; 2.156      ;
; -1.917 ; ON                ; check_counter[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 3.807      ; 2.156      ;
; -1.917 ; ON                ; check_counter[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 3.807      ; 2.156      ;
; -1.917 ; ON                ; check_counter[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 3.807      ; 2.156      ;
; -1.917 ; ON                ; check_counter[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 3.807      ; 2.156      ;
; -1.917 ; ON                ; check_counter[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 3.807      ; 2.156      ;
; -1.917 ; ON                ; check_counter[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 3.807      ; 2.156      ;
; -1.917 ; ON                ; check_counter[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 3.807      ; 2.156      ;
; -1.917 ; ON                ; check_counter[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 3.807      ; 2.156      ;
; -1.917 ; ON                ; check_counter[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 3.807      ; 2.156      ;
; -1.917 ; ON                ; check_counter[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 3.807      ; 2.156      ;
; -1.917 ; ON                ; check_counter[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 3.807      ; 2.156      ;
; -1.917 ; ON                ; check_counter[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 3.807      ; 2.156      ;
; 0.539  ; check_counter[15] ; check_counter[15] ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 0.805      ;
; 0.803  ; check_counter[0]  ; check_counter[0]  ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 1.069      ;
; 0.813  ; check_counter[1]  ; check_counter[1]  ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 1.079      ;
; 0.814  ; check_counter[2]  ; check_counter[2]  ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; check_counter[4]  ; check_counter[4]  ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; check_counter[7]  ; check_counter[7]  ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; check_counter[9]  ; check_counter[9]  ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; check_counter[11] ; check_counter[11] ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; check_counter[13] ; check_counter[13] ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; check_counter[14] ; check_counter[14] ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 1.080      ;
; 0.838  ; check_counter[8]  ; check_counter[8]  ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 1.104      ;
; 0.839  ; check_counter[6]  ; check_counter[6]  ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 1.105      ;
; 0.846  ; check_counter[3]  ; check_counter[3]  ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 1.112      ;
; 0.846  ; check_counter[10] ; check_counter[10] ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 1.112      ;
; 0.846  ; check_counter[12] ; check_counter[12] ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 1.112      ;
; 0.847  ; check_counter[5]  ; check_counter[5]  ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 1.113      ;
; 1.186  ; check_counter[0]  ; check_counter[1]  ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 1.452      ;
; 1.196  ; check_counter[1]  ; check_counter[2]  ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 1.462      ;
; 1.197  ; check_counter[14] ; check_counter[15] ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 1.463      ;
; 1.197  ; check_counter[13] ; check_counter[14] ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 1.463      ;
; 1.197  ; check_counter[2]  ; check_counter[3]  ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 1.463      ;
; 1.197  ; check_counter[9]  ; check_counter[10] ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 1.463      ;
; 1.197  ; check_counter[11] ; check_counter[12] ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 1.463      ;
; 1.197  ; check_counter[4]  ; check_counter[5]  ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 1.463      ;
; 1.224  ; check_counter[8]  ; check_counter[9]  ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 1.490      ;
; 1.225  ; check_counter[6]  ; check_counter[7]  ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 1.491      ;
; 1.232  ; check_counter[3]  ; check_counter[4]  ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 1.498      ;
; 1.232  ; check_counter[10] ; check_counter[11] ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 1.498      ;
; 1.232  ; check_counter[12] ; check_counter[13] ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 1.498      ;
; 1.233  ; check_counter[5]  ; check_counter[6]  ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 1.499      ;
; 1.257  ; check_counter[0]  ; check_counter[2]  ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 1.523      ;
; 1.267  ; check_counter[1]  ; check_counter[3]  ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 1.533      ;
; 1.268  ; check_counter[13] ; check_counter[15] ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 1.534      ;
; 1.268  ; check_counter[2]  ; check_counter[4]  ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 1.534      ;
; 1.268  ; check_counter[9]  ; check_counter[11] ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 1.534      ;
; 1.268  ; check_counter[11] ; check_counter[13] ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 1.534      ;
; 1.268  ; check_counter[4]  ; check_counter[6]  ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 1.534      ;
; 1.289  ; check_counter[7]  ; check_counter[8]  ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 1.555      ;
; 1.295  ; check_counter[8]  ; check_counter[10] ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 1.561      ;
; 1.303  ; check_counter[12] ; check_counter[14] ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 1.569      ;
; 1.303  ; check_counter[10] ; check_counter[12] ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 1.569      ;
; 1.303  ; check_counter[3]  ; check_counter[5]  ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 1.569      ;
; 1.304  ; check_counter[5]  ; check_counter[7]  ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 1.570      ;
; 1.328  ; check_counter[0]  ; check_counter[3]  ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 1.594      ;
; 1.338  ; check_counter[1]  ; check_counter[4]  ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 1.604      ;
; 1.339  ; check_counter[11] ; check_counter[14] ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 1.605      ;
; 1.339  ; check_counter[9]  ; check_counter[12] ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 1.605      ;
; 1.339  ; check_counter[2]  ; check_counter[5]  ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 1.605      ;
; 1.339  ; check_counter[4]  ; check_counter[7]  ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 1.605      ;
; 1.360  ; check_counter[7]  ; check_counter[9]  ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 1.626      ;
; 1.366  ; check_counter[8]  ; check_counter[11] ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 1.632      ;
; 1.374  ; check_counter[12] ; check_counter[15] ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 1.640      ;
+--------+-------------------+-------------------+-----------------------------------------+---------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'                                                                                                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -1.262 ; MBED_ON                                                                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|CSbar        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.195      ; 1.199      ;
; 0.010  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.175      ; 2.451      ;
; 0.048  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.175      ; 2.489      ;
; 0.058  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.175      ; 2.499      ;
; 0.391  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; SPI_MASTER_UC:mbed_instant|data_out[0]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.450  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.175      ; 2.891      ;
; 0.539  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.218      ; 3.023      ;
; 0.542  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.218      ; 3.026      ;
; 0.632  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.186      ; 3.084      ;
; 0.636  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.160      ; 3.062      ;
; 0.678  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.175      ; 3.119      ;
; 0.683  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.175      ; 3.124      ;
; 0.760  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.026      ;
; 0.787  ; SPI_MASTER_UC:mbed_instant|data_out[12]                                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.053      ;
; 0.788  ; SPI_MASTER_UC:mbed_instant|data_out[15]                                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|MOSI         ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.054      ;
; 0.793  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.205      ; 3.264      ;
; 0.796  ; SPI_MASTER_UC:mbed_instant|data_out[1]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.062      ;
; 0.826  ; SPI_MASTER_UC:mbed_instant|data_out[10]                                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.092      ;
; 0.890  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.218      ; 3.374      ;
; 0.995  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.261      ;
; 0.999  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.265      ;
; 1.009  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.160      ; 3.435      ;
; 1.020  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.218      ; 3.504      ;
; 1.025  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.291      ;
; 1.025  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.291      ;
; 1.029  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.186      ; 3.481      ;
; 1.030  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.214      ; 3.510      ;
; 1.031  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.297      ;
; 1.031  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.297      ;
; 1.031  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.297      ;
; 1.037  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.186      ; 3.489      ;
; 1.049  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.205      ; 3.520      ;
; 1.114  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.221      ; 3.601      ;
; 1.159  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|FIN          ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.005      ; 1.430      ;
; 1.185  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.451      ;
; 1.248  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|FIN          ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.005      ; 1.519      ;
; 1.268  ; SPI_MASTER_UC:mbed_instant|data_out[13]                                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.019      ; 1.553      ;
; 1.325  ; SPI_MASTER_UC:mbed_instant|data_out[0]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.019     ; 1.572      ;
; 1.330  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.206      ; 3.802      ;
; 1.357  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.623      ;
; 1.357  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.623      ;
; 1.357  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.623      ;
; 1.357  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.623      ;
; 1.371  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.233      ; 3.870      ;
; 1.382  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.180      ; 3.828      ;
; 1.398  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.664      ;
; 1.405  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.186      ; 3.857      ;
; 1.420  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.214      ; 3.900      ;
; 1.431  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.228      ; 3.925      ;
; 1.464  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.214      ; 3.944      ;
; 1.511  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.777      ;
; 1.536  ; SPI_MASTER_UC:mbed_instant|icounter[3]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.802      ;
; 1.557  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.228      ; 4.051      ;
; 1.567  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.833      ;
; 1.568  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.008      ; 1.842      ;
; 1.569  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.008      ; 1.843      ;
; 1.593  ; SPI_MASTER_UC:mbed_instant|data_out[2]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.026     ; 1.833      ;
; 1.658  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.180      ; 4.104      ;
; 1.658  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.924      ;
; 1.658  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.924      ;
; 1.658  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.924      ;
; 1.658  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.924      ;
; 1.722  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.233      ; 4.221      ;
; 1.772  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.035     ; 2.003      ;
; 1.776  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.035     ; 2.007      ;
; 1.785  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 2.051      ;
; 1.789  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.206      ; 4.261      ;
; 1.790  ; SPI_MASTER_UC:mbed_instant|icounter[3]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 2.056      ;
; 1.803  ; SPI_MASTER_UC:mbed_instant|data_out[14]                                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.053     ; 2.016      ;
; 1.830  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.221      ; 4.317      ;
; 1.860  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.214      ; 4.340      ;
; 1.862  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.035     ; 2.093      ;
; 1.872  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 2.138      ;
; 1.906  ; SPI_MASTER_UC:mbed_instant|data_out[5]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.010     ; 2.162      ;
; 1.915  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 2.181      ;
; 1.931  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 2.197      ;
; 1.933  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 2.199      ;
; 1.956  ; SPI_MASTER_UC:mbed_instant|data_out[4]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.010      ; 2.232      ;
; 1.973  ; SPI_MASTER_UC:mbed_instant|data_out[6]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.003      ; 2.242      ;
; 1.976  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 2.242      ;
; 2.018  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 2.284      ;
; 2.052  ; SPI_MASTER_UC:mbed_instant|icounter[3]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 2.318      ;
; 2.079  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 2.345      ;
; 2.094  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.008      ; 2.368      ;
; 2.094  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.008      ; 2.368      ;
; 2.114  ; SPI_MASTER_UC:mbed_instant|data_out[9]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.031     ; 2.349      ;
; 2.130  ; SPI_MASTER_UC:mbed_instant|data_out[11]                                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.039      ; 2.435      ;
; 2.134  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 2.400      ;
; 2.150  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg0 ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.145      ; 4.561      ;
; 2.150  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg1 ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.145      ; 4.561      ;
; 2.150  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg2 ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.145      ; 4.561      ;
; 2.150  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg3 ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.145      ; 4.561      ;
; 2.150  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg4 ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.145      ; 4.561      ;
; 2.150  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg5 ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.145      ; 4.561      ;
; 2.150  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg6 ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.145      ; 4.561      ;
; 2.150  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg7 ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.145      ; 4.561      ;
; 2.150  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg8 ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.145      ; 4.561      ;
; 2.150  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg9 ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.145      ; 4.561      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                                                                                                                  ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -0.049 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                              ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.190      ; 0.657      ;
; -0.049 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                              ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.190      ; 0.657      ;
; 0.252  ; clk_sample[7]                                                                                                                                        ; WR_PREV                                                                                                                                                                                  ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.141      ; 0.909      ;
; 0.252  ; clk_sample[7]                                                                                                                                        ; WR_PREV                                                                                                                                                                                  ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.141      ; 0.909      ;
; 0.281  ; clk_sample[7]                                                                                                                                        ; WR_EDGE                                                                                                                                                                                  ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.141      ; 0.938      ;
; 0.281  ; clk_sample[7]                                                                                                                                        ; WR_EDGE                                                                                                                                                                                  ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.141      ; 0.938      ;
; 0.286  ; clk_sample[7]                                                                                                                                        ; clk_sample[7]                                                                                                                                                                            ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.141      ; 0.943      ;
; 0.286  ; clk_sample[7]                                                                                                                                        ; clk_sample[7]                                                                                                                                                                            ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.141      ; 0.943      ;
; 0.391  ; counter_wait[16]                                                                                                                                     ; counter_wait[16]                                                                                                                                                                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; counter_report[0]                                                                                                                                    ; counter_report[0]                                                                                                                                                                        ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; counter_report[1]                                                                                                                                    ; counter_report[1]                                                                                                                                                                        ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MBED_ON                                                                                                                                              ; MBED_ON                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[0]                                                                                                              ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[0]                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; sampler_off                                                                                                                                          ; sampler_off                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                                                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.516  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[0]                                                                                                              ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.521  ; WR_PREV                                                                                                                                              ; WR_EDGE                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.522  ; MBED_CLK_PREV                                                                                                                                        ; MBED_CLK_EDGE                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.527  ; MBED_CLK[7]                                                                                                                                          ; MBED_CLK[7]                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.793      ;
; 0.527  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[13] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[13]                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.793      ;
; 0.527  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[13]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[13]                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.793      ;
; 0.531  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[13]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[13]                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.797      ;
; 0.557  ; counter_report[1]                                                                                                                                    ; MBED_ALLOWED                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.823      ;
; 0.558  ; counter_report[1]                                                                                                                                    ; counter_report[0]                                                                                                                                                                        ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.824      ;
; 0.579  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                                                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.845      ;
; 0.653  ; MBED_FIN_PREV                                                                                                                                        ; MBED_FIN_EDGE                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.919      ;
; 0.671  ; counter_report[0]                                                                                                                                    ; MBED_ALLOWED                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.937      ;
; 0.723  ; MBED_CLK[7]                                                                                                                                          ; MBED_CLK_PREV                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.989      ;
; 0.750  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[12]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.016      ;
; 0.756  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[13]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.022      ;
; 0.788  ; MBED_CLK[0]                                                                                                                                          ; MBED_CLK[0]                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.054      ;
; 0.792  ; clk_sample[1]                                                                                                                                        ; clk_sample[1]                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.058      ;
; 0.794  ; MBED_CLK[2]                                                                                                                                          ; MBED_CLK[2]                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.060      ;
; 0.795  ; MBED_CLK[4]                                                                                                                                          ; MBED_CLK[4]                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.061      ;
; 0.795  ; MBED_CLK[6]                                                                                                                                          ; MBED_CLK[6]                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.061      ;
; 0.796  ; counter_wait[8]                                                                                                                                      ; counter_wait[8]                                                                                                                                                                          ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.062      ;
; 0.800  ; FIFO_FULL_PREV                                                                                                                                       ; sampler_off                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.066      ;
; 0.801  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[8]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[8]                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.067      ;
; 0.801  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.067      ;
; 0.802  ; clk_sample[2]                                                                                                                                        ; clk_sample[2]                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.068      ;
; 0.802  ; clk_sample[4]                                                                                                                                        ; clk_sample[4]                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.068      ;
; 0.802  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[10] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[10]                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.068      ;
; 0.802  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[12] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[12]                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.068      ;
; 0.802  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[9]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[9]                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.068      ;
; 0.802  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[12]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[12]                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.068      ;
; 0.805  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[0]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[0]                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.071      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[0]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[0]                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[2]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[2]                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[5]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[5]                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[11]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[11]                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[12]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[12]                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[6]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[6]                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[8]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[8]                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[10]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[10]                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.808  ; counter_wait[9]                                                                                                                                      ; counter_wait[9]                                                                                                                                                                          ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.074      ;
; 0.808  ; counter_wait[1]                                                                                                                                      ; counter_wait[1]                                                                                                                                                                          ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.074      ;
; 0.808  ; clk_sample[0]                                                                                                                                        ; clk_sample[0]                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.074      ;
; 0.809  ; counter_wait[12]                                                                                                                                     ; counter_wait[12]                                                                                                                                                                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.075      ;
; 0.810  ; counter_wait[15]                                                                                                                                     ; counter_wait[15]                                                                                                                                                                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.076      ;
; 0.810  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[1]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[1]                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.076      ;
; 0.810  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[3]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[3]                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.076      ;
; 0.815  ; counter_report[0]                                                                                                                                    ; counter_report[1]                                                                                                                                                                        ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.081      ;
; 0.818  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[3]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[3]                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.084      ;
; 0.819  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[6]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[6]                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.085      ;
; 0.820  ; counter_wait[16]                                                                                                                                     ; counter_wait[10]                                                                                                                                                                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.086      ;
; 0.820  ; counter_wait[16]                                                                                                                                     ; counter_wait[13]                                                                                                                                                                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.086      ;
; 0.827  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[7]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[7]                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.093      ;
; 0.830  ; counter_wait[2]                                                                                                                                      ; counter_wait[2]                                                                                                                                                                          ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.096      ;
; 0.831  ; MBED_CLK[1]                                                                                                                                          ; MBED_CLK[1]                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 0.831  ; MBED_CLK[3]                                                                                                                                          ; MBED_CLK[3]                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 0.831  ; MBED_CLK[5]                                                                                                                                          ; MBED_CLK[5]                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 0.831  ; clk_sample[3]                                                                                                                                        ; clk_sample[3]                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 0.832  ; clk_sample[5]                                                                                                                                        ; clk_sample[5]                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.098      ;
; 0.832  ; clk_sample[6]                                                                                                                                        ; clk_sample[6]                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.098      ;
; 0.835  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[6]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[6]                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.101      ;
; 0.835  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[8]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[8]                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.101      ;
; 0.838  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[1]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[1]                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[4]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[4]                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[7]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[7]                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[9]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[9]                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[11]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[11]                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.839  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[3]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[3]                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.105      ;
; 0.839  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[4]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[4]                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.105      ;
; 0.841  ; counter_wait[11]                                                                                                                                     ; counter_wait[11]                                                                                                                                                                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.107      ;
; 0.842  ; counter_wait[14]                                                                                                                                     ; counter_wait[14]                                                                                                                                                                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.108      ;
; 0.842  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[2]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[2]                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.108      ;
; 0.842  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[5]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[5]                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.108      ;
; 0.852  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[2]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[2]                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.118      ;
; 0.852  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[4]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[4]                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.118      ;
; 0.854  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[5]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[5]                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.120      ;
; 0.979  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[10]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[10]                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.245      ;
; 0.996  ; MBED_CLK[7]                                                                                                                                          ; MBED_CLK_EDGE                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.262      ;
; 0.999  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[9]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[9]                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.265      ;
; 1.032  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[1]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[1]                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.298      ;
; 1.035  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[11] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[11]                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.301      ;
; 1.074  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[0]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[0]                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.340      ;
; 1.127  ; RST                                                                                                                                                  ; sampler_off                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 1.390      ;
; 1.148  ; RST                                                                                                                                                  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.415      ;
; 1.149  ; RST                                                                                                                                                  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.416      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'                                                                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|CSbar           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|CSbar           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|FIN             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|FIN             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|MOSI            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|MOSI            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[10]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[10]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[11]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[11]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[12]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[12]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[13]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[13]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[14]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[14]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[15]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[15]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[4]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[4]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[5]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[5]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[6]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[6]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[7]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[7]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[8]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[8]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[9]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[9]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[4]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[4]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[5]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[5]     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|CSbar|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|CSbar|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|FIN|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|FIN|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|MOSI|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|MOSI|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[10]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[10]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[11]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[11]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[12]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[12]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[13]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[13]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[14]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[14]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[15]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[15]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[3]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[3]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[4]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[4]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[5]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[5]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[6]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[6]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[7]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[7]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[8]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[8]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[9]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[9]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[2]|clk               ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_sample[7]'                                                                         ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock         ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[7] ; Rise       ; check_counter[0]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[7] ; Rise       ; check_counter[0]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[7] ; Rise       ; check_counter[10]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[7] ; Rise       ; check_counter[10]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[7] ; Rise       ; check_counter[11]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[7] ; Rise       ; check_counter[11]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[7] ; Rise       ; check_counter[12]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[7] ; Rise       ; check_counter[12]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[7] ; Rise       ; check_counter[13]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[7] ; Rise       ; check_counter[13]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[7] ; Rise       ; check_counter[14]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[7] ; Rise       ; check_counter[14]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[7] ; Rise       ; check_counter[15]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[7] ; Rise       ; check_counter[15]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[7] ; Rise       ; check_counter[1]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[7] ; Rise       ; check_counter[1]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[7] ; Rise       ; check_counter[2]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[7] ; Rise       ; check_counter[2]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[7] ; Rise       ; check_counter[3]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[7] ; Rise       ; check_counter[3]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[7] ; Rise       ; check_counter[4]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[7] ; Rise       ; check_counter[4]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[7] ; Rise       ; check_counter[5]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[7] ; Rise       ; check_counter[5]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[7] ; Rise       ; check_counter[6]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[7] ; Rise       ; check_counter[6]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[7] ; Rise       ; check_counter[7]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[7] ; Rise       ; check_counter[7]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[7] ; Rise       ; check_counter[8]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[7] ; Rise       ; check_counter[8]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[7] ; Rise       ; check_counter[9]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[7] ; Rise       ; check_counter[9]               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[7] ; Rise       ; check_counter[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[7] ; Rise       ; check_counter[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[7] ; Rise       ; check_counter[10]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[7] ; Rise       ; check_counter[10]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[7] ; Rise       ; check_counter[11]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[7] ; Rise       ; check_counter[11]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[7] ; Rise       ; check_counter[12]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[7] ; Rise       ; check_counter[12]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[7] ; Rise       ; check_counter[13]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[7] ; Rise       ; check_counter[13]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[7] ; Rise       ; check_counter[14]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[7] ; Rise       ; check_counter[14]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[7] ; Rise       ; check_counter[15]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[7] ; Rise       ; check_counter[15]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[7] ; Rise       ; check_counter[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[7] ; Rise       ; check_counter[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[7] ; Rise       ; check_counter[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[7] ; Rise       ; check_counter[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[7] ; Rise       ; check_counter[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[7] ; Rise       ; check_counter[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[7] ; Rise       ; check_counter[4]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[7] ; Rise       ; check_counter[4]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[7] ; Rise       ; check_counter[5]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[7] ; Rise       ; check_counter[5]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[7] ; Rise       ; check_counter[6]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[7] ; Rise       ; check_counter[6]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[7] ; Rise       ; check_counter[7]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[7] ; Rise       ; check_counter[7]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[7] ; Rise       ; check_counter[8]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[7] ; Rise       ; check_counter[8]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[7] ; Rise       ; check_counter[9]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[7] ; Rise       ; check_counter[9]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[7] ; Rise       ; clk_sample[7]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[7] ; Rise       ; clk_sample[7]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[7] ; Rise       ; clk_sample[7]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[7] ; Rise       ; clk_sample[7]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[7] ; Rise       ; clk_sample[7]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[7] ; Rise       ; clk_sample[7]~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg0   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg1   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg10  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg11  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg2   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg3   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg4   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg5   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg6   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg7   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg8   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg9   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg0   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg1   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg10  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg11  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg2   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg3   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg4   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg5   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg6   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg7   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg8   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg9   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_datain_reg0    ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_memory_reg0    ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_we_reg         ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg0  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg1  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg10 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg11 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg2  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg3  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg4  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg5  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg6  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg7  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg8  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg9  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg0  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg1  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg10 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg11 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg2  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg3  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg4  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg5  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg6  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg7  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg8  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg9  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_datain_reg0   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_memory_reg0   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_we_reg        ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg0  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg1  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg10 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg11 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg2  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg3  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg4  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg5  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg6  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg7  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg8  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg9  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg0  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg1  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg10 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg11 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg2  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg3  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg4  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg5  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg6  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg7  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg8  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg9  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_datain_reg0   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_memory_reg0   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_we_reg        ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg0  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg1  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg10 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg11 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg2  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg3  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg4  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg5  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg6  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg7  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg8  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg9  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_address_reg0  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_address_reg1  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_address_reg10 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_address_reg11 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_address_reg2  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_address_reg3  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_address_reg4  ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'iCLK_50'                                                                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; iCLK_50 ; Rise       ; iCLK_50                                   ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Times                                                                                   ;
+-----------+------------+-------+-------+------------+-----------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-----------+------------+-------+-------+------------+-----------------------------------------+
; iKEY[*]   ; iCLK_50    ; 9.048 ; 9.048 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]  ; iCLK_50    ; 9.048 ; 9.048 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]    ; iCLK_50    ; 7.588 ; 7.588 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]   ; iCLK_50    ; 7.588 ; 7.588 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Hold Times                                                                                      ;
+-----------+------------+--------+--------+------------+-----------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-----------+------------+--------+--------+------------+-----------------------------------------+
; iKEY[*]   ; iCLK_50    ; -8.818 ; -8.818 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]  ; iCLK_50    ; -8.818 ; -8.818 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]    ; iCLK_50    ; -7.358 ; -7.358 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]   ; iCLK_50    ; -7.358 ; -7.358 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                          ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; oHEX4_D[*]  ; iCLK_50                                 ; 13.133 ; 13.133 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[0] ; iCLK_50                                 ; 13.077 ; 13.077 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[1] ; iCLK_50                                 ; 13.089 ; 13.089 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[2] ; iCLK_50                                 ; 13.069 ; 13.069 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[3] ; iCLK_50                                 ; 13.085 ; 13.085 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[4] ; iCLK_50                                 ; 13.088 ; 13.088 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[5] ; iCLK_50                                 ; 13.133 ; 13.133 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[6] ; iCLK_50                                 ; 13.100 ; 13.100 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX5_D[*]  ; iCLK_50                                 ; 12.445 ; 12.445 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[0] ; iCLK_50                                 ; 11.826 ; 11.826 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[1] ; iCLK_50                                 ; 11.827 ; 11.827 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[2] ; iCLK_50                                 ; 11.819 ; 11.819 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[3] ; iCLK_50                                 ; 12.100 ; 12.100 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[4] ; iCLK_50                                 ; 11.829 ; 11.829 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[5] ; iCLK_50                                 ; 12.133 ; 12.133 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[6] ; iCLK_50                                 ; 12.445 ; 12.445 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX6_D[*]  ; iCLK_50                                 ; 16.640 ; 16.640 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[0] ; iCLK_50                                 ; 15.987 ; 15.987 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[1] ; iCLK_50                                 ; 14.466 ; 14.466 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[2] ; iCLK_50                                 ; 16.172 ; 16.172 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[3] ; iCLK_50                                 ; 15.878 ; 15.878 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[4] ; iCLK_50                                 ; 16.640 ; 16.640 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[5] ; iCLK_50                                 ; 15.983 ; 15.983 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[6] ; iCLK_50                                 ; 15.992 ; 15.992 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX7_D[*]  ; iCLK_50                                 ; 15.220 ; 15.220 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[0] ; iCLK_50                                 ; 14.838 ; 14.838 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[1] ; iCLK_50                                 ; 14.589 ; 14.589 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[2] ; iCLK_50                                 ; 14.587 ; 14.587 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[3] ; iCLK_50                                 ; 14.902 ; 14.902 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[4] ; iCLK_50                                 ; 14.881 ; 14.881 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[5] ; iCLK_50                                 ; 15.220 ; 15.220 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[6] ; iCLK_50                                 ; 14.906 ; 14.906 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDR[*]    ; iCLK_50                                 ; 7.415  ; 7.415  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[16]  ; iCLK_50                                 ; 7.415  ; 7.415  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[17]  ; iCLK_50                                 ; 5.810  ; 5.810  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 9.724  ; 9.724  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 9.724  ; 9.724  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.338  ;        ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 8.703  ; 8.703  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 7.504  ; 7.504  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 7.504  ; 7.504  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;        ; 4.338  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;        ; 4.338  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; oHEX0_D[*]  ; clk_sample[7]                           ; 12.232 ; 12.232 ; Rise       ; clk_sample[7]                           ;
;  oHEX0_D[0] ; clk_sample[7]                           ; 12.232 ; 12.232 ; Rise       ; clk_sample[7]                           ;
;  oHEX0_D[1] ; clk_sample[7]                           ; 11.533 ; 11.533 ; Rise       ; clk_sample[7]                           ;
;  oHEX0_D[2] ; clk_sample[7]                           ; 10.816 ; 10.816 ; Rise       ; clk_sample[7]                           ;
;  oHEX0_D[3] ; clk_sample[7]                           ; 11.297 ; 11.297 ; Rise       ; clk_sample[7]                           ;
;  oHEX0_D[4] ; clk_sample[7]                           ; 11.059 ; 11.059 ; Rise       ; clk_sample[7]                           ;
;  oHEX0_D[5] ; clk_sample[7]                           ; 11.038 ; 11.038 ; Rise       ; clk_sample[7]                           ;
;  oHEX0_D[6] ; clk_sample[7]                           ; 10.825 ; 10.825 ; Rise       ; clk_sample[7]                           ;
; oHEX1_D[*]  ; clk_sample[7]                           ; 11.739 ; 11.739 ; Rise       ; clk_sample[7]                           ;
;  oHEX1_D[0] ; clk_sample[7]                           ; 11.264 ; 11.264 ; Rise       ; clk_sample[7]                           ;
;  oHEX1_D[1] ; clk_sample[7]                           ; 11.022 ; 11.022 ; Rise       ; clk_sample[7]                           ;
;  oHEX1_D[2] ; clk_sample[7]                           ; 11.286 ; 11.286 ; Rise       ; clk_sample[7]                           ;
;  oHEX1_D[3] ; clk_sample[7]                           ; 11.276 ; 11.276 ; Rise       ; clk_sample[7]                           ;
;  oHEX1_D[4] ; clk_sample[7]                           ; 11.446 ; 11.446 ; Rise       ; clk_sample[7]                           ;
;  oHEX1_D[5] ; clk_sample[7]                           ; 11.739 ; 11.739 ; Rise       ; clk_sample[7]                           ;
;  oHEX1_D[6] ; clk_sample[7]                           ; 11.496 ; 11.496 ; Rise       ; clk_sample[7]                           ;
; oHEX2_D[*]  ; clk_sample[7]                           ; 12.773 ; 12.773 ; Rise       ; clk_sample[7]                           ;
;  oHEX2_D[0] ; clk_sample[7]                           ; 11.548 ; 11.548 ; Rise       ; clk_sample[7]                           ;
;  oHEX2_D[1] ; clk_sample[7]                           ; 12.464 ; 12.464 ; Rise       ; clk_sample[7]                           ;
;  oHEX2_D[2] ; clk_sample[7]                           ; 11.685 ; 11.685 ; Rise       ; clk_sample[7]                           ;
;  oHEX2_D[3] ; clk_sample[7]                           ; 11.915 ; 11.915 ; Rise       ; clk_sample[7]                           ;
;  oHEX2_D[4] ; clk_sample[7]                           ; 11.644 ; 11.644 ; Rise       ; clk_sample[7]                           ;
;  oHEX2_D[5] ; clk_sample[7]                           ; 12.112 ; 12.112 ; Rise       ; clk_sample[7]                           ;
;  oHEX2_D[6] ; clk_sample[7]                           ; 12.773 ; 12.773 ; Rise       ; clk_sample[7]                           ;
; oHEX3_D[*]  ; clk_sample[7]                           ; 12.726 ; 12.726 ; Rise       ; clk_sample[7]                           ;
;  oHEX3_D[0] ; clk_sample[7]                           ; 11.963 ; 11.963 ; Rise       ; clk_sample[7]                           ;
;  oHEX3_D[1] ; clk_sample[7]                           ; 11.816 ; 11.816 ; Rise       ; clk_sample[7]                           ;
;  oHEX3_D[2] ; clk_sample[7]                           ; 12.391 ; 12.391 ; Rise       ; clk_sample[7]                           ;
;  oHEX3_D[3] ; clk_sample[7]                           ; 12.372 ; 12.372 ; Rise       ; clk_sample[7]                           ;
;  oHEX3_D[4] ; clk_sample[7]                           ; 12.726 ; 12.726 ; Rise       ; clk_sample[7]                           ;
;  oHEX3_D[5] ; clk_sample[7]                           ; 12.398 ; 12.398 ; Rise       ; clk_sample[7]                           ;
;  oHEX3_D[6] ; clk_sample[7]                           ; 12.423 ; 12.423 ; Rise       ; clk_sample[7]                           ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                  ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; oHEX4_D[*]  ; iCLK_50                                 ; 9.384  ; 9.384  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[0] ; iCLK_50                                 ; 9.384  ; 9.384  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[1] ; iCLK_50                                 ; 9.397  ; 9.397  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[2] ; iCLK_50                                 ; 9.384  ; 9.384  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[3] ; iCLK_50                                 ; 9.395  ; 9.395  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[4] ; iCLK_50                                 ; 9.394  ; 9.394  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[5] ; iCLK_50                                 ; 9.440  ; 9.440  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[6] ; iCLK_50                                 ; 9.407  ; 9.407  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX5_D[*]  ; iCLK_50                                 ; 9.268  ; 9.268  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[0] ; iCLK_50                                 ; 9.299  ; 9.299  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[1] ; iCLK_50                                 ; 9.313  ; 9.313  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[2] ; iCLK_50                                 ; 9.268  ; 9.268  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[3] ; iCLK_50                                 ; 9.587  ; 9.587  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[4] ; iCLK_50                                 ; 9.316  ; 9.316  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[5] ; iCLK_50                                 ; 9.607  ; 9.607  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[6] ; iCLK_50                                 ; 9.932  ; 9.932  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX6_D[*]  ; iCLK_50                                 ; 9.389  ; 9.389  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[0] ; iCLK_50                                 ; 10.892 ; 10.892 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[1] ; iCLK_50                                 ; 9.389  ; 9.389  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[2] ; iCLK_50                                 ; 11.095 ; 11.095 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[3] ; iCLK_50                                 ; 10.787 ; 10.787 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[4] ; iCLK_50                                 ; 11.562 ; 11.562 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[5] ; iCLK_50                                 ; 10.902 ; 10.902 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[6] ; iCLK_50                                 ; 10.906 ; 10.906 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX7_D[*]  ; iCLK_50                                 ; 9.947  ; 9.947  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[0] ; iCLK_50                                 ; 10.252 ; 10.252 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[1] ; iCLK_50                                 ; 9.986  ; 9.986  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[2] ; iCLK_50                                 ; 9.947  ; 9.947  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[3] ; iCLK_50                                 ; 10.295 ; 10.295 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[4] ; iCLK_50                                 ; 10.277 ; 10.277 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[5] ; iCLK_50                                 ; 10.607 ; 10.607 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[6] ; iCLK_50                                 ; 10.297 ; 10.297 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDR[*]    ; iCLK_50                                 ; 5.810  ; 5.810  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[16]  ; iCLK_50                                 ; 7.415  ; 7.415  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[17]  ; iCLK_50                                 ; 5.810  ; 5.810  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.338  ; 8.703  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 9.724  ; 9.724  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.338  ;        ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 8.703  ; 8.703  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 7.504  ; 7.504  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 7.504  ; 7.504  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;        ; 4.338  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;        ; 4.338  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; oHEX0_D[*]  ; clk_sample[7]                           ; 9.909  ; 9.909  ; Rise       ; clk_sample[7]                           ;
;  oHEX0_D[0] ; clk_sample[7]                           ; 11.325 ; 11.325 ; Rise       ; clk_sample[7]                           ;
;  oHEX0_D[1] ; clk_sample[7]                           ; 10.628 ; 10.628 ; Rise       ; clk_sample[7]                           ;
;  oHEX0_D[2] ; clk_sample[7]                           ; 9.937  ; 9.937  ; Rise       ; clk_sample[7]                           ;
;  oHEX0_D[3] ; clk_sample[7]                           ; 10.388 ; 10.388 ; Rise       ; clk_sample[7]                           ;
;  oHEX0_D[4] ; clk_sample[7]                           ; 10.148 ; 10.148 ; Rise       ; clk_sample[7]                           ;
;  oHEX0_D[5] ; clk_sample[7]                           ; 10.129 ; 10.129 ; Rise       ; clk_sample[7]                           ;
;  oHEX0_D[6] ; clk_sample[7]                           ; 9.909  ; 9.909  ; Rise       ; clk_sample[7]                           ;
; oHEX1_D[*]  ; clk_sample[7]                           ; 10.499 ; 10.499 ; Rise       ; clk_sample[7]                           ;
;  oHEX1_D[0] ; clk_sample[7]                           ; 10.728 ; 10.728 ; Rise       ; clk_sample[7]                           ;
;  oHEX1_D[1] ; clk_sample[7]                           ; 10.499 ; 10.499 ; Rise       ; clk_sample[7]                           ;
;  oHEX1_D[2] ; clk_sample[7]                           ; 10.763 ; 10.763 ; Rise       ; clk_sample[7]                           ;
;  oHEX1_D[3] ; clk_sample[7]                           ; 10.753 ; 10.753 ; Rise       ; clk_sample[7]                           ;
;  oHEX1_D[4] ; clk_sample[7]                           ; 10.923 ; 10.923 ; Rise       ; clk_sample[7]                           ;
;  oHEX1_D[5] ; clk_sample[7]                           ; 11.201 ; 11.201 ; Rise       ; clk_sample[7]                           ;
;  oHEX1_D[6] ; clk_sample[7]                           ; 10.961 ; 10.961 ; Rise       ; clk_sample[7]                           ;
; oHEX2_D[*]  ; clk_sample[7]                           ; 10.699 ; 10.699 ; Rise       ; clk_sample[7]                           ;
;  oHEX2_D[0] ; clk_sample[7]                           ; 10.699 ; 10.699 ; Rise       ; clk_sample[7]                           ;
;  oHEX2_D[1] ; clk_sample[7]                           ; 11.615 ; 11.615 ; Rise       ; clk_sample[7]                           ;
;  oHEX2_D[2] ; clk_sample[7]                           ; 10.833 ; 10.833 ; Rise       ; clk_sample[7]                           ;
;  oHEX2_D[3] ; clk_sample[7]                           ; 11.051 ; 11.051 ; Rise       ; clk_sample[7]                           ;
;  oHEX2_D[4] ; clk_sample[7]                           ; 10.781 ; 10.781 ; Rise       ; clk_sample[7]                           ;
;  oHEX2_D[5] ; clk_sample[7]                           ; 11.253 ; 11.253 ; Rise       ; clk_sample[7]                           ;
;  oHEX2_D[6] ; clk_sample[7]                           ; 11.919 ; 11.919 ; Rise       ; clk_sample[7]                           ;
; oHEX3_D[*]  ; clk_sample[7]                           ; 10.995 ; 10.995 ; Rise       ; clk_sample[7]                           ;
;  oHEX3_D[0] ; clk_sample[7]                           ; 11.136 ; 11.136 ; Rise       ; clk_sample[7]                           ;
;  oHEX3_D[1] ; clk_sample[7]                           ; 10.995 ; 10.995 ; Rise       ; clk_sample[7]                           ;
;  oHEX3_D[2] ; clk_sample[7]                           ; 11.591 ; 11.591 ; Rise       ; clk_sample[7]                           ;
;  oHEX3_D[3] ; clk_sample[7]                           ; 11.522 ; 11.522 ; Rise       ; clk_sample[7]                           ;
;  oHEX3_D[4] ; clk_sample[7]                           ; 11.897 ; 11.897 ; Rise       ; clk_sample[7]                           ;
;  oHEX3_D[5] ; clk_sample[7]                           ; 11.568 ; 11.568 ; Rise       ; clk_sample[7]                           ;
;  oHEX3_D[6] ; clk_sample[7]                           ; 11.596 ; 11.596 ; Rise       ; clk_sample[7]                           ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+------------------------------------------------------------------+
; Fast Model Setup Summary                                         ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; CLKPLL_inst|altpll_component|pll|clk[0] ; -3.453 ; -209.525      ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; -1.704 ; -24.856       ;
; clk_sample[7]                           ; -0.165 ; -0.475        ;
+-----------------------------------------+--------+---------------+


+------------------------------------------------------------------+
; Fast Model Hold Summary                                          ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; clk_sample[7]                           ; -1.357 ; -21.712       ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; -0.961 ; -2.786        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.030 ; -0.030        ;
+-----------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                           ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; -0.500 ; -25.000       ;
; clk_sample[7]                           ; -0.500 ; -16.000       ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; 5.015  ; 0.000         ;
; iCLK_50                                 ; 10.000 ; 0.000         ;
+-----------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                                                                                                                                                                                   ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -3.453 ; check_counter[0]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a48~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.138     ; 1.319      ;
; -3.424 ; check_counter[3]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.192     ; 1.236      ;
; -3.414 ; check_counter[15]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a47~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.135     ; 1.283      ;
; -3.413 ; check_counter[15]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a15~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.156     ; 1.261      ;
; -3.390 ; check_counter[3]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.164     ; 1.230      ;
; -3.389 ; check_counter[0]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.139     ; 1.254      ;
; -3.384 ; check_counter[3]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~portb_datain_reg0    ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.145     ; 1.243      ;
; -3.375 ; check_counter[0]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_datain_reg0    ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.137     ; 1.242      ;
; -3.371 ; check_counter[3]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a35~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.155     ; 1.220      ;
; -3.359 ; check_counter[12]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.117     ; 1.246      ;
; -3.345 ; check_counter[12]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.123     ; 1.226      ;
; -3.336 ; check_counter[12]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a44~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.138     ; 1.202      ;
; -3.325 ; check_counter[15]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.172     ; 1.157      ;
; -3.324 ; check_counter[2]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.194     ; 1.134      ;
; -3.306 ; check_counter[15]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a63~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.144     ; 1.166      ;
; -3.299 ; check_counter[9]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.187     ; 1.116      ;
; -3.297 ; check_counter[1]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.177     ; 1.124      ;
; -3.291 ; check_counter[8]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.188     ; 1.107      ;
; -3.289 ; check_counter[9]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a9~portb_datain_reg0    ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.174     ; 1.119      ;
; -3.282 ; check_counter[2]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a2~portb_datain_reg0    ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.175     ; 1.111      ;
; -3.282 ; check_counter[9]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a57~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.144     ; 1.142      ;
; -3.282 ; check_counter[14]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.118     ; 1.168      ;
; -3.275 ; check_counter[1]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a33~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.207     ; 1.072      ;
; -3.274 ; check_counter[5]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a5~portb_datain_reg0    ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.156     ; 1.122      ;
; -3.268 ; check_counter[0]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a32~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.147     ; 1.125      ;
; -3.255 ; check_counter[14]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a46~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.119     ; 1.140      ;
; -3.250 ; check_counter[5]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a37~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.125     ; 1.129      ;
; -3.245 ; check_counter[5]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.128     ; 1.121      ;
; -3.239 ; check_counter[14]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a14~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.121     ; 1.122      ;
; -3.238 ; check_counter[14]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a62~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.141     ; 1.101      ;
; -3.222 ; check_counter[5]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.133     ; 1.093      ;
; -3.219 ; check_counter[13]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.127     ; 1.096      ;
; -3.217 ; check_counter[9]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.146     ; 1.075      ;
; -3.216 ; check_counter[1]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a17~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.152     ; 1.068      ;
; -3.213 ; check_counter[1]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a1~portb_datain_reg0    ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.159     ; 1.058      ;
; -3.199 ; check_counter[7]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.175     ; 1.028      ;
; -3.185 ; check_counter[7]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.165     ; 1.024      ;
; -3.178 ; check_counter[2]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a34~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.184     ; 0.998      ;
; -3.158 ; check_counter[2]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.166     ; 0.996      ;
; -3.142 ; check_counter[11]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.116     ; 1.030      ;
; -3.138 ; check_counter[7]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a7~portb_datain_reg0    ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.147     ; 0.995      ;
; -3.137 ; check_counter[7]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a23~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.140     ; 1.001      ;
; -3.132 ; check_counter[13]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a45~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.163     ; 0.973      ;
; -3.117 ; check_counter[11]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.123     ; 0.998      ;
; -3.117 ; check_counter[13]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a61~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.155     ; 0.966      ;
; -3.113 ; check_counter[13]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a29~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.132     ; 0.985      ;
; -3.058 ; check_counter[6]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.123     ; 0.939      ;
; -3.043 ; check_counter[11]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.150     ; 0.897      ;
; -3.025 ; check_counter[10]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a42~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.178     ; 0.851      ;
; -3.021 ; check_counter[10]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.162     ; 0.863      ;
; -3.019 ; check_counter[10]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a26~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.141     ; 0.882      ;
; -3.014 ; check_counter[8]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~portb_datain_reg0    ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.131     ; 0.887      ;
; -2.999 ; check_counter[6]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a22~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.123     ; 0.880      ;
; -2.985 ; check_counter[4]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a20~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.125     ; 0.864      ;
; -2.979 ; check_counter[6]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a38~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.126     ; 0.857      ;
; -2.923 ; check_counter[8]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a40~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.193     ; 0.734      ;
; -2.922 ; check_counter[11]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.180     ; 0.746      ;
; -2.901 ; check_counter[6]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a6~portb_datain_reg0    ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.129     ; 0.776      ;
; -2.892 ; check_counter[8]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.169     ; 0.727      ;
; -2.886 ; check_counter[4]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a4~portb_datain_reg0    ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.133     ; 0.757      ;
; -2.871 ; check_counter[4]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.138     ; 0.737      ;
; -2.867 ; check_counter[10]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.161     ; 0.710      ;
; -2.849 ; check_counter[12]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.144     ; 0.709      ;
; -2.755 ; check_counter[4]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a52~portb_datain_reg0   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.152     ; 0.607      ;
; -1.782 ; SPI_MASTER_UC:mbed_instant|FIN          ; MBED_ON                                                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.407     ; 0.412      ;
; -1.782 ; SPI_MASTER_UC:mbed_instant|FIN          ; MBED_FIN_PREV                                                                                                                                                                                             ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.407     ; 0.412      ;
; -1.781 ; SPI_MASTER_UC:mbed_instant|FIN          ; MBED_FIN_EDGE                                                                                                                                                                                             ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.407     ; 0.411      ;
; -0.240 ; clk_sample[7]                           ; WR_PREV                                                                                                                                                                                                   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; 0.060      ; 0.478      ;
; -0.240 ; clk_sample[7]                           ; WR_EDGE                                                                                                                                                                                                   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; 0.060      ; 0.478      ;
; -0.240 ; clk_sample[7]                           ; WR_PREV                                                                                                                                                                                                   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; 0.060      ; 0.478      ;
; -0.240 ; clk_sample[7]                           ; WR_EDGE                                                                                                                                                                                                   ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; 0.060      ; 0.478      ;
; -0.229 ; clk_sample[7]                           ; clk_sample[7]                                                                                                                                                                                             ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; 0.060      ; 0.467      ;
; -0.229 ; clk_sample[7]                           ; clk_sample[7]                                                                                                                                                                                             ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; 0.060      ; 0.467      ;
; -0.085 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; 0.104      ; 0.367      ;
; -0.085 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; 0.104      ; 0.367      ;
; 10.412 ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg11 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.008      ; 3.880      ;
; 10.412 ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg10 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.008      ; 3.880      ;
; 10.412 ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg9  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.008      ; 3.880      ;
; 10.412 ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg8  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.008      ; 3.880      ;
; 10.412 ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg7  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.008      ; 3.880      ;
; 10.412 ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg6  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.008      ; 3.880      ;
; 10.412 ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg5  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.008      ; 3.880      ;
; 10.412 ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg4  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.008      ; 3.880      ;
; 10.412 ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg3  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.008      ; 3.880      ;
; 10.412 ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg2  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.008      ; 3.880      ;
; 10.412 ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg1  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.008      ; 3.880      ;
; 10.412 ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg0  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.008      ; 3.880      ;
; 10.560 ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg11 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.023      ; 3.747      ;
; 10.560 ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg10 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.023      ; 3.747      ;
; 10.560 ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg9  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.023      ; 3.747      ;
; 10.560 ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg8  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.023      ; 3.747      ;
; 10.560 ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg7  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.023      ; 3.747      ;
; 10.560 ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg6  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.023      ; 3.747      ;
; 10.560 ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg5  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.023      ; 3.747      ;
; 10.560 ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg4  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.023      ; 3.747      ;
; 10.560 ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg3  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.023      ; 3.747      ;
; 10.560 ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg2  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.023      ; 3.747      ;
; 10.560 ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg1  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.023      ; 3.747      ;
; 10.560 ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg0  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.023      ; 3.747      ;
; 10.606 ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a47~porta_address_reg11 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.060      ; 3.738      ;
+--------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                 ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -1.704 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.292      ; 3.033      ;
; -1.704 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.292      ; 3.033      ;
; -1.704 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.292      ; 3.033      ;
; -1.704 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.292      ; 3.033      ;
; -1.704 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.292      ; 3.033      ;
; -1.704 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.292      ; 3.033      ;
; -1.704 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.292      ; 3.033      ;
; -1.704 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.292      ; 3.033      ;
; -1.704 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.292      ; 3.033      ;
; -1.704 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.292      ; 3.033      ;
; -1.704 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.292      ; 3.033      ;
; -1.704 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.292      ; 3.033      ;
; -1.649 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.364      ; 3.050      ;
; -1.649 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.364      ; 3.050      ;
; -1.649 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.364      ; 3.050      ;
; -1.649 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.364      ; 3.050      ;
; -1.649 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.364      ; 3.050      ;
; -1.649 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.364      ; 3.050      ;
; -1.649 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.364      ; 3.050      ;
; -1.649 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.364      ; 3.050      ;
; -1.649 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.364      ; 3.050      ;
; -1.649 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.364      ; 3.050      ;
; -1.649 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.364      ; 3.050      ;
; -1.649 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.364      ; 3.050      ;
; -1.645 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.355      ; 3.037      ;
; -1.645 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.355      ; 3.037      ;
; -1.645 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.355      ; 3.037      ;
; -1.645 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.355      ; 3.037      ;
; -1.645 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.355      ; 3.037      ;
; -1.645 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.355      ; 3.037      ;
; -1.645 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.355      ; 3.037      ;
; -1.645 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.355      ; 3.037      ;
; -1.645 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.355      ; 3.037      ;
; -1.645 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.355      ; 3.037      ;
; -1.645 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.355      ; 3.037      ;
; -1.645 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.355      ; 3.037      ;
; -1.603 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.345      ; 2.985      ;
; -1.603 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.345      ; 2.985      ;
; -1.603 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.345      ; 2.985      ;
; -1.603 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.345      ; 2.985      ;
; -1.603 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.345      ; 2.985      ;
; -1.603 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.345      ; 2.985      ;
; -1.603 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.345      ; 2.985      ;
; -1.603 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.345      ; 2.985      ;
; -1.603 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.345      ; 2.985      ;
; -1.603 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.345      ; 2.985      ;
; -1.603 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.345      ; 2.985      ;
; -1.603 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.345      ; 2.985      ;
; -1.601 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.299      ; 2.937      ;
; -1.601 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.299      ; 2.937      ;
; -1.601 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.299      ; 2.937      ;
; -1.601 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.299      ; 2.937      ;
; -1.601 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.299      ; 2.937      ;
; -1.601 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.299      ; 2.937      ;
; -1.601 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.299      ; 2.937      ;
; -1.601 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.299      ; 2.937      ;
; -1.601 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.299      ; 2.937      ;
; -1.601 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.299      ; 2.937      ;
; -1.601 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.299      ; 2.937      ;
; -1.601 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.299      ; 2.937      ;
; -1.583 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~porta_address_reg0   ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.307      ; 2.927      ;
; -1.583 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~porta_address_reg1   ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.307      ; 2.927      ;
; -1.583 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~porta_address_reg2   ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.307      ; 2.927      ;
; -1.583 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~porta_address_reg3   ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.307      ; 2.927      ;
; -1.583 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~porta_address_reg4   ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.307      ; 2.927      ;
; -1.583 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~porta_address_reg5   ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.307      ; 2.927      ;
; -1.583 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~porta_address_reg6   ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.307      ; 2.927      ;
; -1.583 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~porta_address_reg7   ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.307      ; 2.927      ;
; -1.583 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~porta_address_reg8   ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.307      ; 2.927      ;
; -1.583 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~porta_address_reg9   ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.307      ; 2.927      ;
; -1.583 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~porta_address_reg10  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.307      ; 2.927      ;
; -1.583 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~porta_address_reg11  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.307      ; 2.927      ;
; -1.581 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.328      ; 2.946      ;
; -1.581 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.328      ; 2.946      ;
; -1.581 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.328      ; 2.946      ;
; -1.581 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.328      ; 2.946      ;
; -1.581 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.328      ; 2.946      ;
; -1.581 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.328      ; 2.946      ;
; -1.581 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.328      ; 2.946      ;
; -1.581 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.328      ; 2.946      ;
; -1.581 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.328      ; 2.946      ;
; -1.581 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.328      ; 2.946      ;
; -1.581 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.328      ; 2.946      ;
; -1.581 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.328      ; 2.946      ;
; -1.580 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.356      ; 2.973      ;
; -1.580 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.356      ; 2.973      ;
; -1.580 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.356      ; 2.973      ;
; -1.580 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.356      ; 2.973      ;
; -1.580 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.356      ; 2.973      ;
; -1.580 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.356      ; 2.973      ;
; -1.580 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.356      ; 2.973      ;
; -1.580 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.356      ; 2.973      ;
; -1.580 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.356      ; 2.973      ;
; -1.580 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.356      ; 2.973      ;
; -1.580 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.356      ; 2.973      ;
; -1.580 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.356      ; 2.973      ;
; -1.574 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.326      ; 2.937      ;
; -1.574 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.326      ; 2.937      ;
; -1.574 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.326      ; 2.937      ;
; -1.574 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.326      ; 2.937      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_sample[7]'                                                                                       ;
+--------+-------------------+-------------------+---------------+---------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node           ; Launch Clock  ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+-------------------+---------------+---------------+--------------+------------+------------+
; -0.165 ; check_counter[0]  ; check_counter[15] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.197      ;
; -0.134 ; check_counter[1]  ; check_counter[15] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.166      ;
; -0.130 ; check_counter[0]  ; check_counter[14] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.162      ;
; -0.100 ; check_counter[2]  ; check_counter[15] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.132      ;
; -0.099 ; check_counter[1]  ; check_counter[14] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.131      ;
; -0.095 ; check_counter[0]  ; check_counter[13] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.127      ;
; -0.078 ; check_counter[3]  ; check_counter[15] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.110      ;
; -0.065 ; check_counter[2]  ; check_counter[14] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.097      ;
; -0.064 ; check_counter[1]  ; check_counter[13] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.096      ;
; -0.060 ; check_counter[0]  ; check_counter[12] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.092      ;
; -0.043 ; check_counter[3]  ; check_counter[14] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.075      ;
; -0.031 ; check_counter[4]  ; check_counter[15] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.063      ;
; -0.030 ; check_counter[2]  ; check_counter[13] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.062      ;
; -0.029 ; check_counter[1]  ; check_counter[12] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.061      ;
; -0.025 ; check_counter[0]  ; check_counter[11] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.057      ;
; -0.009 ; check_counter[5]  ; check_counter[15] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.041      ;
; -0.008 ; check_counter[3]  ; check_counter[13] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.040      ;
; 0.004  ; check_counter[4]  ; check_counter[14] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.028      ;
; 0.005  ; check_counter[2]  ; check_counter[12] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.027      ;
; 0.006  ; check_counter[1]  ; check_counter[11] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.026      ;
; 0.010  ; check_counter[0]  ; check_counter[10] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.022      ;
; 0.026  ; check_counter[5]  ; check_counter[14] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.006      ;
; 0.027  ; check_counter[3]  ; check_counter[12] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.005      ;
; 0.029  ; check_counter[6]  ; check_counter[15] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 1.003      ;
; 0.039  ; check_counter[4]  ; check_counter[13] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.993      ;
; 0.040  ; check_counter[2]  ; check_counter[11] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.992      ;
; 0.041  ; check_counter[1]  ; check_counter[10] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.991      ;
; 0.045  ; check_counter[0]  ; check_counter[9]  ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.987      ;
; 0.061  ; check_counter[5]  ; check_counter[13] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.971      ;
; 0.062  ; check_counter[3]  ; check_counter[11] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.970      ;
; 0.064  ; check_counter[6]  ; check_counter[14] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.968      ;
; 0.074  ; check_counter[4]  ; check_counter[12] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.958      ;
; 0.075  ; check_counter[2]  ; check_counter[10] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.957      ;
; 0.076  ; check_counter[1]  ; check_counter[9]  ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.956      ;
; 0.078  ; check_counter[7]  ; check_counter[15] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.954      ;
; 0.080  ; check_counter[0]  ; check_counter[8]  ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.952      ;
; 0.096  ; check_counter[5]  ; check_counter[12] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.936      ;
; 0.097  ; check_counter[3]  ; check_counter[10] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.935      ;
; 0.099  ; check_counter[6]  ; check_counter[13] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.933      ;
; 0.109  ; check_counter[4]  ; check_counter[11] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.923      ;
; 0.110  ; check_counter[2]  ; check_counter[9]  ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.922      ;
; 0.111  ; check_counter[1]  ; check_counter[8]  ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.921      ;
; 0.113  ; check_counter[7]  ; check_counter[14] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.919      ;
; 0.131  ; check_counter[5]  ; check_counter[11] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.901      ;
; 0.132  ; check_counter[3]  ; check_counter[9]  ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.900      ;
; 0.134  ; check_counter[6]  ; check_counter[12] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.898      ;
; 0.144  ; check_counter[4]  ; check_counter[10] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.888      ;
; 0.145  ; check_counter[2]  ; check_counter[8]  ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.887      ;
; 0.148  ; check_counter[7]  ; check_counter[13] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.884      ;
; 0.159  ; check_counter[8]  ; check_counter[15] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.873      ;
; 0.166  ; check_counter[5]  ; check_counter[10] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.866      ;
; 0.167  ; check_counter[3]  ; check_counter[8]  ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.865      ;
; 0.169  ; check_counter[6]  ; check_counter[11] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.863      ;
; 0.174  ; check_counter[0]  ; check_counter[7]  ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.858      ;
; 0.179  ; check_counter[4]  ; check_counter[9]  ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.853      ;
; 0.183  ; check_counter[7]  ; check_counter[12] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.849      ;
; 0.194  ; check_counter[8]  ; check_counter[14] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.838      ;
; 0.201  ; check_counter[5]  ; check_counter[9]  ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.831      ;
; 0.204  ; check_counter[9]  ; check_counter[15] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.828      ;
; 0.204  ; check_counter[6]  ; check_counter[10] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.828      ;
; 0.205  ; check_counter[1]  ; check_counter[7]  ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.827      ;
; 0.209  ; check_counter[0]  ; check_counter[6]  ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.823      ;
; 0.214  ; check_counter[4]  ; check_counter[8]  ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.818      ;
; 0.218  ; check_counter[7]  ; check_counter[11] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.814      ;
; 0.226  ; check_counter[10] ; check_counter[15] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.806      ;
; 0.229  ; check_counter[8]  ; check_counter[13] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.803      ;
; 0.236  ; check_counter[5]  ; check_counter[8]  ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.796      ;
; 0.239  ; check_counter[9]  ; check_counter[14] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.793      ;
; 0.239  ; check_counter[6]  ; check_counter[9]  ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.793      ;
; 0.239  ; check_counter[2]  ; check_counter[7]  ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.793      ;
; 0.240  ; check_counter[1]  ; check_counter[6]  ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.792      ;
; 0.244  ; check_counter[0]  ; check_counter[5]  ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.788      ;
; 0.253  ; check_counter[7]  ; check_counter[10] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.779      ;
; 0.261  ; check_counter[10] ; check_counter[14] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.771      ;
; 0.261  ; check_counter[3]  ; check_counter[7]  ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.771      ;
; 0.264  ; check_counter[8]  ; check_counter[12] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.768      ;
; 0.274  ; check_counter[11] ; check_counter[15] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.758      ;
; 0.274  ; check_counter[9]  ; check_counter[13] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.758      ;
; 0.274  ; check_counter[6]  ; check_counter[8]  ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.758      ;
; 0.274  ; check_counter[2]  ; check_counter[6]  ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.758      ;
; 0.275  ; check_counter[1]  ; check_counter[5]  ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.757      ;
; 0.279  ; check_counter[0]  ; check_counter[4]  ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.753      ;
; 0.288  ; check_counter[7]  ; check_counter[9]  ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.744      ;
; 0.295  ; check_counter[12] ; check_counter[15] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.737      ;
; 0.296  ; check_counter[10] ; check_counter[13] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.736      ;
; 0.296  ; check_counter[3]  ; check_counter[6]  ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.736      ;
; 0.299  ; check_counter[8]  ; check_counter[11] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.733      ;
; 0.308  ; check_counter[4]  ; check_counter[7]  ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.724      ;
; 0.309  ; check_counter[11] ; check_counter[14] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.723      ;
; 0.309  ; check_counter[9]  ; check_counter[12] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.723      ;
; 0.309  ; check_counter[2]  ; check_counter[5]  ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.723      ;
; 0.310  ; check_counter[1]  ; check_counter[4]  ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.722      ;
; 0.314  ; check_counter[0]  ; check_counter[3]  ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.718      ;
; 0.323  ; check_counter[7]  ; check_counter[8]  ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.709      ;
; 0.330  ; check_counter[12] ; check_counter[14] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.702      ;
; 0.330  ; check_counter[5]  ; check_counter[7]  ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.702      ;
; 0.331  ; check_counter[10] ; check_counter[12] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.701      ;
; 0.331  ; check_counter[3]  ; check_counter[5]  ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.701      ;
; 0.334  ; check_counter[8]  ; check_counter[10] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.698      ;
; 0.343  ; check_counter[13] ; check_counter[15] ; clk_sample[7] ; clk_sample[7] ; 1.000        ; 0.000      ; 0.689      ;
+--------+-------------------+-------------------+---------------+---------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_sample[7]'                                                                                                                  ;
+--------+-------------------+-------------------+-----------------------------------------+---------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node           ; Launch Clock                            ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+-------------------+-----------------------------------------+---------------+--------------+------------+------------+
; -1.357 ; RST               ; check_counter[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 2.212      ; 1.007      ;
; -1.357 ; RST               ; check_counter[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 2.212      ; 1.007      ;
; -1.357 ; RST               ; check_counter[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 2.212      ; 1.007      ;
; -1.357 ; RST               ; check_counter[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 2.212      ; 1.007      ;
; -1.357 ; RST               ; check_counter[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 2.212      ; 1.007      ;
; -1.357 ; RST               ; check_counter[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 2.212      ; 1.007      ;
; -1.357 ; RST               ; check_counter[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 2.212      ; 1.007      ;
; -1.357 ; RST               ; check_counter[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 2.212      ; 1.007      ;
; -1.357 ; RST               ; check_counter[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 2.212      ; 1.007      ;
; -1.357 ; RST               ; check_counter[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 2.212      ; 1.007      ;
; -1.357 ; RST               ; check_counter[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 2.212      ; 1.007      ;
; -1.357 ; RST               ; check_counter[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 2.212      ; 1.007      ;
; -1.357 ; RST               ; check_counter[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 2.212      ; 1.007      ;
; -1.357 ; RST               ; check_counter[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 2.212      ; 1.007      ;
; -1.357 ; RST               ; check_counter[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 2.212      ; 1.007      ;
; -1.357 ; RST               ; check_counter[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 2.212      ; 1.007      ;
; -1.329 ; sampler_off       ; check_counter[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 2.213      ; 1.036      ;
; -1.329 ; sampler_off       ; check_counter[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 2.213      ; 1.036      ;
; -1.329 ; sampler_off       ; check_counter[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 2.213      ; 1.036      ;
; -1.329 ; sampler_off       ; check_counter[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 2.213      ; 1.036      ;
; -1.329 ; sampler_off       ; check_counter[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 2.213      ; 1.036      ;
; -1.329 ; sampler_off       ; check_counter[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 2.213      ; 1.036      ;
; -1.329 ; sampler_off       ; check_counter[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 2.213      ; 1.036      ;
; -1.329 ; sampler_off       ; check_counter[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 2.213      ; 1.036      ;
; -1.329 ; sampler_off       ; check_counter[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 2.213      ; 1.036      ;
; -1.329 ; sampler_off       ; check_counter[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 2.213      ; 1.036      ;
; -1.329 ; sampler_off       ; check_counter[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 2.213      ; 1.036      ;
; -1.329 ; sampler_off       ; check_counter[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 2.213      ; 1.036      ;
; -1.329 ; sampler_off       ; check_counter[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 2.213      ; 1.036      ;
; -1.329 ; sampler_off       ; check_counter[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 2.213      ; 1.036      ;
; -1.329 ; sampler_off       ; check_counter[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 2.213      ; 1.036      ;
; -1.329 ; sampler_off       ; check_counter[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 2.213      ; 1.036      ;
; -1.316 ; ON                ; check_counter[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 2.213      ; 1.049      ;
; -1.316 ; ON                ; check_counter[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 2.213      ; 1.049      ;
; -1.316 ; ON                ; check_counter[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 2.213      ; 1.049      ;
; -1.316 ; ON                ; check_counter[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 2.213      ; 1.049      ;
; -1.316 ; ON                ; check_counter[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 2.213      ; 1.049      ;
; -1.316 ; ON                ; check_counter[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 2.213      ; 1.049      ;
; -1.316 ; ON                ; check_counter[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 2.213      ; 1.049      ;
; -1.316 ; ON                ; check_counter[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 2.213      ; 1.049      ;
; -1.316 ; ON                ; check_counter[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 2.213      ; 1.049      ;
; -1.316 ; ON                ; check_counter[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 2.213      ; 1.049      ;
; -1.316 ; ON                ; check_counter[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 2.213      ; 1.049      ;
; -1.316 ; ON                ; check_counter[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 2.213      ; 1.049      ;
; -1.316 ; ON                ; check_counter[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 2.213      ; 1.049      ;
; -1.316 ; ON                ; check_counter[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 2.213      ; 1.049      ;
; -1.316 ; ON                ; check_counter[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 2.213      ; 1.049      ;
; -1.316 ; ON                ; check_counter[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7] ; 0.000        ; 2.213      ; 1.049      ;
; 0.246  ; check_counter[15] ; check_counter[15] ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 0.398      ;
; 0.358  ; check_counter[0]  ; check_counter[0]  ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 0.510      ;
; 0.362  ; check_counter[1]  ; check_counter[1]  ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 0.514      ;
; 0.363  ; check_counter[2]  ; check_counter[2]  ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; check_counter[9]  ; check_counter[9]  ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; check_counter[11] ; check_counter[11] ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 0.515      ;
; 0.364  ; check_counter[4]  ; check_counter[4]  ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 0.516      ;
; 0.364  ; check_counter[7]  ; check_counter[7]  ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 0.516      ;
; 0.364  ; check_counter[13] ; check_counter[13] ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 0.516      ;
; 0.364  ; check_counter[14] ; check_counter[14] ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 0.516      ;
; 0.371  ; check_counter[8]  ; check_counter[8]  ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; check_counter[6]  ; check_counter[6]  ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 0.524      ;
; 0.374  ; check_counter[3]  ; check_counter[3]  ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; check_counter[10] ; check_counter[10] ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 0.526      ;
; 0.375  ; check_counter[5]  ; check_counter[5]  ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 0.527      ;
; 0.375  ; check_counter[12] ; check_counter[12] ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 0.527      ;
; 0.496  ; check_counter[0]  ; check_counter[1]  ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 0.648      ;
; 0.500  ; check_counter[1]  ; check_counter[2]  ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 0.652      ;
; 0.501  ; check_counter[2]  ; check_counter[3]  ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 0.653      ;
; 0.501  ; check_counter[9]  ; check_counter[10] ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 0.653      ;
; 0.501  ; check_counter[11] ; check_counter[12] ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 0.653      ;
; 0.502  ; check_counter[14] ; check_counter[15] ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 0.654      ;
; 0.502  ; check_counter[13] ; check_counter[14] ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 0.654      ;
; 0.502  ; check_counter[4]  ; check_counter[5]  ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 0.654      ;
; 0.511  ; check_counter[8]  ; check_counter[9]  ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 0.663      ;
; 0.512  ; check_counter[6]  ; check_counter[7]  ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 0.664      ;
; 0.514  ; check_counter[10] ; check_counter[11] ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 0.666      ;
; 0.514  ; check_counter[3]  ; check_counter[4]  ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 0.666      ;
; 0.515  ; check_counter[12] ; check_counter[13] ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 0.667      ;
; 0.515  ; check_counter[5]  ; check_counter[6]  ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 0.667      ;
; 0.531  ; check_counter[0]  ; check_counter[2]  ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 0.683      ;
; 0.535  ; check_counter[1]  ; check_counter[3]  ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 0.687      ;
; 0.536  ; check_counter[9]  ; check_counter[11] ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 0.688      ;
; 0.536  ; check_counter[2]  ; check_counter[4]  ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 0.688      ;
; 0.536  ; check_counter[11] ; check_counter[13] ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 0.688      ;
; 0.537  ; check_counter[13] ; check_counter[15] ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 0.689      ;
; 0.537  ; check_counter[4]  ; check_counter[6]  ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 0.689      ;
; 0.546  ; check_counter[8]  ; check_counter[10] ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 0.698      ;
; 0.549  ; check_counter[10] ; check_counter[12] ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 0.701      ;
; 0.549  ; check_counter[3]  ; check_counter[5]  ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 0.701      ;
; 0.550  ; check_counter[12] ; check_counter[14] ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 0.702      ;
; 0.550  ; check_counter[5]  ; check_counter[7]  ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 0.702      ;
; 0.557  ; check_counter[7]  ; check_counter[8]  ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 0.709      ;
; 0.566  ; check_counter[0]  ; check_counter[3]  ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 0.718      ;
; 0.570  ; check_counter[1]  ; check_counter[4]  ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 0.722      ;
; 0.571  ; check_counter[9]  ; check_counter[12] ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 0.723      ;
; 0.571  ; check_counter[2]  ; check_counter[5]  ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 0.723      ;
; 0.571  ; check_counter[11] ; check_counter[14] ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 0.723      ;
; 0.572  ; check_counter[4]  ; check_counter[7]  ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 0.724      ;
; 0.581  ; check_counter[8]  ; check_counter[11] ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 0.733      ;
; 0.584  ; check_counter[10] ; check_counter[13] ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 0.736      ;
; 0.584  ; check_counter[3]  ; check_counter[6]  ; clk_sample[7]                           ; clk_sample[7] ; 0.000        ; 0.000      ; 0.736      ;
+--------+-------------------+-------------------+-----------------------------------------+---------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'                                                                                                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -0.961 ; MBED_ON                                                                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|CSbar        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.405      ; 0.596      ;
; -0.402 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.385      ; 1.135      ;
; -0.382 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.385      ; 1.155      ;
; -0.375 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.385      ; 1.162      ;
; -0.212 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.385      ; 1.325      ;
; -0.187 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.426      ; 1.391      ;
; -0.185 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.426      ; 1.393      ;
; -0.127 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.367      ; 1.392      ;
; -0.123 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.385      ; 1.414      ;
; -0.115 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.385      ; 1.422      ;
; -0.097 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.392      ; 1.447      ;
; -0.070 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.410      ; 1.492      ;
; -0.039 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.426      ; 1.539      ;
; 0.016  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.426      ; 1.594      ;
; 0.075  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.392      ; 1.619      ;
; 0.089  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.420      ; 1.661      ;
; 0.103  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.367      ; 1.622      ;
; 0.104  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.426      ; 1.682      ;
; 0.116  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.392      ; 1.660      ;
; 0.137  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.410      ; 1.699      ;
; 0.215  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_MASTER_UC:mbed_instant|data_out[0]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.218  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.437      ; 1.807      ;
; 0.237  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.413      ; 1.802      ;
; 0.238  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.432      ; 1.822      ;
; 0.250  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.420      ; 1.822      ;
; 0.262  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.392      ; 1.806      ;
; 0.265  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.432      ; 1.849      ;
; 0.285  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.387      ; 1.824      ;
; 0.318  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.420      ; 1.890      ;
; 0.352  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.504      ;
; 0.357  ; SPI_MASTER_UC:mbed_instant|data_out[1]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.509      ;
; 0.358  ; SPI_MASTER_UC:mbed_instant|data_out[12]                                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; SPI_MASTER_UC:mbed_instant|data_out[15]                                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|MOSI         ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.510      ;
; 0.367  ; SPI_MASTER_UC:mbed_instant|data_out[10]                                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.519      ;
; 0.382  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.426      ; 1.960      ;
; 0.415  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.387      ; 1.954      ;
; 0.440  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.413      ; 2.005      ;
; 0.449  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.437      ; 2.038      ;
; 0.449  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.601      ;
; 0.449  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.601      ;
; 0.482  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.420      ; 2.054      ;
; 0.484  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.636      ;
; 0.485  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.637      ;
; 0.486  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.638      ;
; 0.520  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.672      ;
; 0.522  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|FIN          ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.002      ; 0.676      ;
; 0.539  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.691      ;
; 0.539  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.691      ;
; 0.566  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|FIN          ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.002      ; 0.720      ;
; 0.572  ; SPI_MASTER_UC:mbed_instant|data_out[13]                                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.017      ; 0.741      ;
; 0.607  ; SPI_MASTER_UC:mbed_instant|data_out[0]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.018     ; 0.741      ;
; 0.611  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.763      ;
; 0.658  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.810      ;
; 0.674  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.826      ;
; 0.688  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.840      ;
; 0.688  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.840      ;
; 0.688  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.840      ;
; 0.688  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.840      ;
; 0.692  ; SPI_MASTER_UC:mbed_instant|icounter[3]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.844      ;
; 0.724  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.007      ; 0.883      ;
; 0.724  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.007      ; 0.883      ;
; 0.736  ; SPI_MASTER_UC:mbed_instant|data_out[2]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.025     ; 0.863      ;
; 0.753  ; SPI_MASTER_UC:mbed_instant|icounter[3]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.905      ;
; 0.764  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.916      ;
; 0.810  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.962      ;
; 0.810  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.962      ;
; 0.810  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.962      ;
; 0.810  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.962      ;
; 0.822  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.974      ;
; 0.823  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.975      ;
; 0.832  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.034     ; 0.950      ;
; 0.833  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.985      ;
; 0.836  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.034     ; 0.954      ;
; 0.862  ; SPI_MASTER_UC:mbed_instant|data_out[14]                                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.050     ; 0.964      ;
; 0.867  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.019      ;
; 0.874  ; SPI_MASTER_UC:mbed_instant|icounter[3]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.026      ;
; 0.877  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.029      ;
; 0.881  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.033      ;
; 0.885  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.034     ; 1.003      ;
; 0.917  ; SPI_MASTER_UC:mbed_instant|data_out[4]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.006      ; 1.075      ;
; 0.925  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.077      ;
; 0.931  ; SPI_MASTER_UC:mbed_instant|data_out[5]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.006     ; 1.077      ;
; 0.939  ; SPI_MASTER_UC:mbed_instant|data_out[6]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.091      ;
; 0.944  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.096      ;
; 0.954  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.106      ;
; 1.002  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.154      ;
; 1.008  ; SPI_MASTER_UC:mbed_instant|data_out[11]                                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.035      ; 1.195      ;
; 1.029  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.007      ; 1.188      ;
; 1.029  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.007      ; 1.188      ;
; 1.042  ; SPI_MASTER_UC:mbed_instant|data_out[9]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.028     ; 1.166      ;
; 1.067  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.006     ; 1.213      ;
; 1.081  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|MOSI         ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.032     ; 1.201      ;
; 1.082  ; SPI_MASTER_UC:mbed_instant|data_out[8]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.028      ; 1.262      ;
; 1.095  ; SPI_MASTER_UC:mbed_instant|data_out[7]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.041     ; 1.206      ;
; 1.096  ; SPI_MASTER_UC:mbed_instant|data_out[3]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.059      ; 1.307      ;
; 1.109  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.052     ; 1.209      ;
; 1.109  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.013      ; 1.274      ;
; 1.125  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg0 ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.349      ; 2.626      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                                                                                                                  ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -0.030 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                              ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.104      ; 0.367      ;
; -0.030 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                              ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.104      ; 0.367      ;
; 0.114  ; clk_sample[7]                                                                                                                                        ; clk_sample[7]                                                                                                                                                                            ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.060      ; 0.467      ;
; 0.114  ; clk_sample[7]                                                                                                                                        ; clk_sample[7]                                                                                                                                                                            ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.060      ; 0.467      ;
; 0.125  ; clk_sample[7]                                                                                                                                        ; WR_PREV                                                                                                                                                                                  ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.060      ; 0.478      ;
; 0.125  ; clk_sample[7]                                                                                                                                        ; WR_EDGE                                                                                                                                                                                  ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.060      ; 0.478      ;
; 0.125  ; clk_sample[7]                                                                                                                                        ; WR_PREV                                                                                                                                                                                  ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.060      ; 0.478      ;
; 0.125  ; clk_sample[7]                                                                                                                                        ; WR_EDGE                                                                                                                                                                                  ; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.060      ; 0.478      ;
; 0.215  ; counter_wait[16]                                                                                                                                     ; counter_wait[16]                                                                                                                                                                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; counter_report[0]                                                                                                                                    ; counter_report[0]                                                                                                                                                                        ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; counter_report[1]                                                                                                                                    ; counter_report[1]                                                                                                                                                                        ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MBED_ON                                                                                                                                              ; MBED_ON                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[0]                                                                                                              ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[0]                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sampler_off                                                                                                                                          ; sampler_off                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                                                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.236  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[0]                                                                                                              ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.240  ; WR_PREV                                                                                                                                              ; WR_EDGE                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.241  ; MBED_CLK[7]                                                                                                                                          ; MBED_CLK[7]                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[13] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[13]                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[13]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[13]                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.242  ; MBED_CLK_PREV                                                                                                                                        ; MBED_CLK_EDGE                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.243  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[13]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[13]                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.262  ; counter_report[1]                                                                                                                                    ; counter_report[0]                                                                                                                                                                        ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.414      ;
; 0.273  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                                                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.425      ;
; 0.282  ; counter_report[1]                                                                                                                                    ; MBED_ALLOWED                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.434      ;
; 0.289  ; MBED_FIN_PREV                                                                                                                                        ; MBED_FIN_EDGE                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.441      ;
; 0.300  ; counter_report[0]                                                                                                                                    ; MBED_ALLOWED                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.452      ;
; 0.331  ; MBED_CLK[7]                                                                                                                                          ; MBED_CLK_PREV                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.483      ;
; 0.348  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[12]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.500      ;
; 0.349  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[13]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.501      ;
; 0.354  ; MBED_CLK[0]                                                                                                                                          ; MBED_CLK[0]                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.506      ;
; 0.355  ; clk_sample[1]                                                                                                                                        ; clk_sample[1]                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.507      ;
; 0.356  ; MBED_CLK[2]                                                                                                                                          ; MBED_CLK[2]                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.356  ; MBED_CLK[4]                                                                                                                                          ; MBED_CLK[4]                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.356  ; MBED_CLK[6]                                                                                                                                          ; MBED_CLK[6]                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.357  ; counter_wait[8]                                                                                                                                      ; counter_wait[8]                                                                                                                                                                          ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.509      ;
; 0.358  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[8]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[8]                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[10] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[10]                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[12] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[12]                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[9]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[9]                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[12]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[12]                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.359  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[0]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[0]                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.360  ; clk_sample[2]                                                                                                                                        ; clk_sample[2]                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[0]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[0]                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[8]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[8]                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[10]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[10]                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; clk_sample[4]                                                                                                                                        ; clk_sample[4]                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[2]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[2]                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[5]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[5]                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[11]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[11]                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[12]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[12]                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.363  ; counter_wait[9]                                                                                                                                      ; counter_wait[9]                                                                                                                                                                          ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; clk_sample[0]                                                                                                                                        ; clk_sample[0]                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[1]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[1]                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[3]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[3]                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.364  ; counter_wait[1]                                                                                                                                      ; counter_wait[1]                                                                                                                                                                          ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.516      ;
; 0.364  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[6]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[6]                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.516      ;
; 0.365  ; counter_wait[12]                                                                                                                                     ; counter_wait[12]                                                                                                                                                                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; FIFO_FULL_PREV                                                                                                                                       ; sampler_off                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.517      ;
; 0.366  ; counter_wait[15]                                                                                                                                     ; counter_wait[15]                                                                                                                                                                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.518      ;
; 0.366  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[7]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[7]                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.518      ;
; 0.368  ; counter_wait[2]                                                                                                                                      ; counter_wait[2]                                                                                                                                                                          ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.520      ;
; 0.369  ; MBED_CLK[1]                                                                                                                                          ; MBED_CLK[1]                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; MBED_CLK[3]                                                                                                                                          ; MBED_CLK[3]                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; clk_sample[3]                                                                                                                                        ; clk_sample[3]                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[3]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[3]                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[6]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[6]                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[8]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[8]                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.370  ; MBED_CLK[5]                                                                                                                                          ; MBED_CLK[5]                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; counter_wait[16]                                                                                                                                     ; counter_wait[10]                                                                                                                                                                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; clk_sample[5]                                                                                                                                        ; clk_sample[5]                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; clk_sample[6]                                                                                                                                        ; clk_sample[6]                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.371  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[6]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[6]                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[1]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[1]                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[7]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[7]                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[9]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[9]                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; counter_report[0]                                                                                                                                    ; counter_report[1]                                                                                                                                                                        ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; counter_wait[16]                                                                                                                                     ; counter_wait[13]                                                                                                                                                                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[3]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[3]                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[4]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[4]                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[11]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[11]                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.374  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[2]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[2]                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[4]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[4]                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[5]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[5]                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.375  ; counter_wait[11]                                                                                                                                     ; counter_wait[11]                                                                                                                                                                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.527      ;
; 0.376  ; counter_wait[14]                                                                                                                                     ; counter_wait[14]                                                                                                                                                                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.528      ;
; 0.380  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[2]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[2]                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.532      ;
; 0.383  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[4]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[4]                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.535      ;
; 0.383  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[5]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[5]                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.535      ;
; 0.439  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[10]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[10]                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.591      ;
; 0.451  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[9]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[9]                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.603      ;
; 0.452  ; MBED_CLK[7]                                                                                                                                          ; MBED_CLK_EDGE                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.604      ;
; 0.460  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[1]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[1]                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.612      ;
; 0.472  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[11] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[11]                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.624      ;
; 0.485  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[0]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[0]                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.637      ;
; 0.493  ; clk_sample[1]                                                                                                                                        ; clk_sample[2]                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.645      ;
; 0.494  ; MBED_CLK[6]                                                                                                                                          ; MBED_CLK[7]                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.646      ;
; 0.494  ; MBED_CLK[2]                                                                                                                                          ; MBED_CLK[3]                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.646      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'                                                                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|CSbar           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|CSbar           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|FIN             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|FIN             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|MOSI            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|MOSI            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[10]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[10]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[11]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[11]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[12]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[12]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[13]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[13]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[14]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[14]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[15]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[15]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[4]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[4]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[5]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[5]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[6]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[6]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[7]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[7]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[8]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[8]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[9]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[9]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[4]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[4]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[5]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[5]     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|CSbar|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|CSbar|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|FIN|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|FIN|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|MOSI|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|MOSI|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[10]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[10]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[11]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[11]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[12]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[12]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[13]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[13]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[14]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[14]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[15]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[15]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[3]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[3]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[4]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[4]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[5]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[5]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[6]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[6]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[7]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[7]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[8]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[8]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[9]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[9]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[2]|clk               ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_sample[7]'                                                                         ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock         ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[7] ; Rise       ; check_counter[0]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[7] ; Rise       ; check_counter[0]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[7] ; Rise       ; check_counter[10]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[7] ; Rise       ; check_counter[10]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[7] ; Rise       ; check_counter[11]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[7] ; Rise       ; check_counter[11]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[7] ; Rise       ; check_counter[12]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[7] ; Rise       ; check_counter[12]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[7] ; Rise       ; check_counter[13]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[7] ; Rise       ; check_counter[13]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[7] ; Rise       ; check_counter[14]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[7] ; Rise       ; check_counter[14]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[7] ; Rise       ; check_counter[15]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[7] ; Rise       ; check_counter[15]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[7] ; Rise       ; check_counter[1]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[7] ; Rise       ; check_counter[1]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[7] ; Rise       ; check_counter[2]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[7] ; Rise       ; check_counter[2]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[7] ; Rise       ; check_counter[3]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[7] ; Rise       ; check_counter[3]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[7] ; Rise       ; check_counter[4]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[7] ; Rise       ; check_counter[4]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[7] ; Rise       ; check_counter[5]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[7] ; Rise       ; check_counter[5]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[7] ; Rise       ; check_counter[6]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[7] ; Rise       ; check_counter[6]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[7] ; Rise       ; check_counter[7]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[7] ; Rise       ; check_counter[7]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[7] ; Rise       ; check_counter[8]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[7] ; Rise       ; check_counter[8]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[7] ; Rise       ; check_counter[9]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[7] ; Rise       ; check_counter[9]               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[7] ; Rise       ; check_counter[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[7] ; Rise       ; check_counter[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[7] ; Rise       ; check_counter[10]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[7] ; Rise       ; check_counter[10]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[7] ; Rise       ; check_counter[11]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[7] ; Rise       ; check_counter[11]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[7] ; Rise       ; check_counter[12]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[7] ; Rise       ; check_counter[12]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[7] ; Rise       ; check_counter[13]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[7] ; Rise       ; check_counter[13]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[7] ; Rise       ; check_counter[14]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[7] ; Rise       ; check_counter[14]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[7] ; Rise       ; check_counter[15]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[7] ; Rise       ; check_counter[15]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[7] ; Rise       ; check_counter[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[7] ; Rise       ; check_counter[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[7] ; Rise       ; check_counter[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[7] ; Rise       ; check_counter[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[7] ; Rise       ; check_counter[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[7] ; Rise       ; check_counter[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[7] ; Rise       ; check_counter[4]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[7] ; Rise       ; check_counter[4]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[7] ; Rise       ; check_counter[5]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[7] ; Rise       ; check_counter[5]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[7] ; Rise       ; check_counter[6]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[7] ; Rise       ; check_counter[6]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[7] ; Rise       ; check_counter[7]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[7] ; Rise       ; check_counter[7]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[7] ; Rise       ; check_counter[8]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[7] ; Rise       ; check_counter[8]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[7] ; Rise       ; check_counter[9]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[7] ; Rise       ; check_counter[9]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[7] ; Rise       ; clk_sample[7]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[7] ; Rise       ; clk_sample[7]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[7] ; Rise       ; clk_sample[7]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[7] ; Rise       ; clk_sample[7]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[7] ; Rise       ; clk_sample[7]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[7] ; Rise       ; clk_sample[7]~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg0   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg1   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg10  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg11  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg2   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg3   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg4   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg5   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg6   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg7   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg8   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg9   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg0   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg1   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg10  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg11  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg2   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg3   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg4   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg5   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg6   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg7   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg8   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg9   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_datain_reg0    ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_memory_reg0    ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_we_reg         ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg0  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg1  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg10 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg11 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg2  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg3  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg4  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg5  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg6  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg7  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg8  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg9  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg0  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg1  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg10 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg11 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg2  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg3  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg4  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg5  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg6  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg7  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg8  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg9  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_datain_reg0   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_memory_reg0   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_we_reg        ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg0  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg1  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg10 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg11 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg2  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg3  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg4  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg5  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg6  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg7  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg8  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg9  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg0  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg1  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg10 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg11 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg2  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg3  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg4  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg5  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg6  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg7  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg8  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg9  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_datain_reg0   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_memory_reg0   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_we_reg        ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg0  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg1  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg10 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg11 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg2  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg3  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg4  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg5  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg6  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg7  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg8  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg9  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_address_reg0  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_address_reg1  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_address_reg10 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_address_reg11 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_address_reg2  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_address_reg3  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_address_reg4  ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'iCLK_50'                                                                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; iCLK_50 ; Rise       ; iCLK_50                                   ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Times                                                                                   ;
+-----------+------------+-------+-------+------------+-----------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-----------+------------+-------+-------+------------+-----------------------------------------+
; iKEY[*]   ; iCLK_50    ; 4.930 ; 4.930 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]  ; iCLK_50    ; 4.930 ; 4.930 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]    ; iCLK_50    ; 4.360 ; 4.360 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]   ; iCLK_50    ; 4.360 ; 4.360 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Hold Times                                                                                      ;
+-----------+------------+--------+--------+------------+-----------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-----------+------------+--------+--------+------------+-----------------------------------------+
; iKEY[*]   ; iCLK_50    ; -4.810 ; -4.810 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]  ; iCLK_50    ; -4.810 ; -4.810 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]    ; iCLK_50    ; -4.240 ; -4.240 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]   ; iCLK_50    ; -4.240 ; -4.240 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                        ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; oHEX4_D[*]  ; iCLK_50                                 ; 6.798 ; 6.798 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[0] ; iCLK_50                                 ; 6.755 ; 6.755 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[1] ; iCLK_50                                 ; 6.761 ; 6.761 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[2] ; iCLK_50                                 ; 6.749 ; 6.749 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[3] ; iCLK_50                                 ; 6.759 ; 6.759 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[4] ; iCLK_50                                 ; 6.763 ; 6.763 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[5] ; iCLK_50                                 ; 6.798 ; 6.798 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[6] ; iCLK_50                                 ; 6.776 ; 6.776 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX5_D[*]  ; iCLK_50                                 ; 6.578 ; 6.578 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[0] ; iCLK_50                                 ; 6.291 ; 6.291 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[1] ; iCLK_50                                 ; 6.293 ; 6.293 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[2] ; iCLK_50                                 ; 6.285 ; 6.285 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[3] ; iCLK_50                                 ; 6.410 ; 6.410 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[4] ; iCLK_50                                 ; 6.293 ; 6.293 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[5] ; iCLK_50                                 ; 6.432 ; 6.432 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[6] ; iCLK_50                                 ; 6.578 ; 6.578 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX6_D[*]  ; iCLK_50                                 ; 8.668 ; 8.668 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[0] ; iCLK_50                                 ; 8.225 ; 8.225 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[1] ; iCLK_50                                 ; 7.576 ; 7.576 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[2] ; iCLK_50                                 ; 8.379 ; 8.379 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[3] ; iCLK_50                                 ; 8.250 ; 8.250 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[4] ; iCLK_50                                 ; 8.668 ; 8.668 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[5] ; iCLK_50                                 ; 8.326 ; 8.326 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[6] ; iCLK_50                                 ; 8.230 ; 8.230 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX7_D[*]  ; iCLK_50                                 ; 7.886 ; 7.886 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[0] ; iCLK_50                                 ; 7.704 ; 7.704 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[1] ; iCLK_50                                 ; 7.587 ; 7.587 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[2] ; iCLK_50                                 ; 7.589 ; 7.589 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[3] ; iCLK_50                                 ; 7.744 ; 7.744 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[4] ; iCLK_50                                 ; 7.720 ; 7.720 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[5] ; iCLK_50                                 ; 7.886 ; 7.886 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[6] ; iCLK_50                                 ; 7.744 ; 7.744 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDR[*]    ; iCLK_50                                 ; 3.732 ; 3.732 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[16]  ; iCLK_50                                 ; 3.732 ; 3.732 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[17]  ; iCLK_50                                 ; 3.057 ; 3.057 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 5.174 ; 5.174 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 5.174 ; 5.174 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 2.223 ;       ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.799 ; 4.799 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.152 ; 4.152 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.152 ; 4.152 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;       ; 2.223 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;       ; 2.223 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; oHEX0_D[*]  ; clk_sample[7]                           ; 6.375 ; 6.375 ; Rise       ; clk_sample[7]                           ;
;  oHEX0_D[0] ; clk_sample[7]                           ; 6.375 ; 6.375 ; Rise       ; clk_sample[7]                           ;
;  oHEX0_D[1] ; clk_sample[7]                           ; 6.058 ; 6.058 ; Rise       ; clk_sample[7]                           ;
;  oHEX0_D[2] ; clk_sample[7]                           ; 5.749 ; 5.749 ; Rise       ; clk_sample[7]                           ;
;  oHEX0_D[3] ; clk_sample[7]                           ; 5.946 ; 5.946 ; Rise       ; clk_sample[7]                           ;
;  oHEX0_D[4] ; clk_sample[7]                           ; 5.845 ; 5.845 ; Rise       ; clk_sample[7]                           ;
;  oHEX0_D[5] ; clk_sample[7]                           ; 5.826 ; 5.826 ; Rise       ; clk_sample[7]                           ;
;  oHEX0_D[6] ; clk_sample[7]                           ; 5.732 ; 5.732 ; Rise       ; clk_sample[7]                           ;
; oHEX1_D[*]  ; clk_sample[7]                           ; 6.207 ; 6.207 ; Rise       ; clk_sample[7]                           ;
;  oHEX1_D[0] ; clk_sample[7]                           ; 5.998 ; 5.998 ; Rise       ; clk_sample[7]                           ;
;  oHEX1_D[1] ; clk_sample[7]                           ; 5.874 ; 5.874 ; Rise       ; clk_sample[7]                           ;
;  oHEX1_D[2] ; clk_sample[7]                           ; 6.006 ; 6.006 ; Rise       ; clk_sample[7]                           ;
;  oHEX1_D[3] ; clk_sample[7]                           ; 5.995 ; 5.995 ; Rise       ; clk_sample[7]                           ;
;  oHEX1_D[4] ; clk_sample[7]                           ; 6.062 ; 6.062 ; Rise       ; clk_sample[7]                           ;
;  oHEX1_D[5] ; clk_sample[7]                           ; 6.207 ; 6.207 ; Rise       ; clk_sample[7]                           ;
;  oHEX1_D[6] ; clk_sample[7]                           ; 6.089 ; 6.089 ; Rise       ; clk_sample[7]                           ;
; oHEX2_D[*]  ; clk_sample[7]                           ; 6.673 ; 6.673 ; Rise       ; clk_sample[7]                           ;
;  oHEX2_D[0] ; clk_sample[7]                           ; 6.172 ; 6.172 ; Rise       ; clk_sample[7]                           ;
;  oHEX2_D[1] ; clk_sample[7]                           ; 6.563 ; 6.563 ; Rise       ; clk_sample[7]                           ;
;  oHEX2_D[2] ; clk_sample[7]                           ; 6.240 ; 6.240 ; Rise       ; clk_sample[7]                           ;
;  oHEX2_D[3] ; clk_sample[7]                           ; 6.347 ; 6.347 ; Rise       ; clk_sample[7]                           ;
;  oHEX2_D[4] ; clk_sample[7]                           ; 6.209 ; 6.209 ; Rise       ; clk_sample[7]                           ;
;  oHEX2_D[5] ; clk_sample[7]                           ; 6.419 ; 6.419 ; Rise       ; clk_sample[7]                           ;
;  oHEX2_D[6] ; clk_sample[7]                           ; 6.673 ; 6.673 ; Rise       ; clk_sample[7]                           ;
; oHEX3_D[*]  ; clk_sample[7]                           ; 6.705 ; 6.705 ; Rise       ; clk_sample[7]                           ;
;  oHEX3_D[0] ; clk_sample[7]                           ; 6.339 ; 6.339 ; Rise       ; clk_sample[7]                           ;
;  oHEX3_D[1] ; clk_sample[7]                           ; 6.279 ; 6.279 ; Rise       ; clk_sample[7]                           ;
;  oHEX3_D[2] ; clk_sample[7]                           ; 6.559 ; 6.559 ; Rise       ; clk_sample[7]                           ;
;  oHEX3_D[3] ; clk_sample[7]                           ; 6.525 ; 6.525 ; Rise       ; clk_sample[7]                           ;
;  oHEX3_D[4] ; clk_sample[7]                           ; 6.705 ; 6.705 ; Rise       ; clk_sample[7]                           ;
;  oHEX3_D[5] ; clk_sample[7]                           ; 6.536 ; 6.536 ; Rise       ; clk_sample[7]                           ;
;  oHEX3_D[6] ; clk_sample[7]                           ; 6.550 ; 6.550 ; Rise       ; clk_sample[7]                           ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; oHEX4_D[*]  ; iCLK_50                                 ; 4.608 ; 4.608 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[0] ; iCLK_50                                 ; 4.611 ; 4.611 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[1] ; iCLK_50                                 ; 4.615 ; 4.615 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[2] ; iCLK_50                                 ; 4.608 ; 4.608 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[3] ; iCLK_50                                 ; 4.617 ; 4.617 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[4] ; iCLK_50                                 ; 4.617 ; 4.617 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[5] ; iCLK_50                                 ; 4.652 ; 4.652 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[6] ; iCLK_50                                 ; 4.629 ; 4.629 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX5_D[*]  ; iCLK_50                                 ; 4.530 ; 4.530 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[0] ; iCLK_50                                 ; 4.530 ; 4.530 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[1] ; iCLK_50                                 ; 4.546 ; 4.546 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[2] ; iCLK_50                                 ; 4.531 ; 4.531 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[3] ; iCLK_50                                 ; 4.663 ; 4.663 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[4] ; iCLK_50                                 ; 4.546 ; 4.546 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[5] ; iCLK_50                                 ; 4.679 ; 4.679 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[6] ; iCLK_50                                 ; 4.830 ; 4.830 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX6_D[*]  ; iCLK_50                                 ; 4.631 ; 4.631 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[0] ; iCLK_50                                 ; 5.264 ; 5.264 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[1] ; iCLK_50                                 ; 4.631 ; 4.631 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[2] ; iCLK_50                                 ; 5.435 ; 5.435 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[3] ; iCLK_50                                 ; 5.290 ; 5.290 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[4] ; iCLK_50                                 ; 5.725 ; 5.725 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[5] ; iCLK_50                                 ; 5.379 ; 5.379 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[6] ; iCLK_50                                 ; 5.276 ; 5.276 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX7_D[*]  ; iCLK_50                                 ; 4.986 ; 4.986 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[0] ; iCLK_50                                 ; 5.104 ; 5.104 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[1] ; iCLK_50                                 ; 4.988 ; 4.988 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[2] ; iCLK_50                                 ; 4.986 ; 4.986 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[3] ; iCLK_50                                 ; 5.136 ; 5.136 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[4] ; iCLK_50                                 ; 5.121 ; 5.121 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[5] ; iCLK_50                                 ; 5.282 ; 5.282 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[6] ; iCLK_50                                 ; 5.139 ; 5.139 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDR[*]    ; iCLK_50                                 ; 3.057 ; 3.057 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[16]  ; iCLK_50                                 ; 3.732 ; 3.732 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[17]  ; iCLK_50                                 ; 3.057 ; 3.057 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 2.223 ; 4.799 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 5.174 ; 5.174 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 2.223 ;       ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.799 ; 4.799 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.152 ; 4.152 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.152 ; 4.152 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;       ; 2.223 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;       ; 2.223 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; oHEX0_D[*]  ; clk_sample[7]                           ; 5.388 ; 5.388 ; Rise       ; clk_sample[7]                           ;
;  oHEX0_D[0] ; clk_sample[7]                           ; 6.025 ; 6.025 ; Rise       ; clk_sample[7]                           ;
;  oHEX0_D[1] ; clk_sample[7]                           ; 5.715 ; 5.715 ; Rise       ; clk_sample[7]                           ;
;  oHEX0_D[2] ; clk_sample[7]                           ; 5.405 ; 5.405 ; Rise       ; clk_sample[7]                           ;
;  oHEX0_D[3] ; clk_sample[7]                           ; 5.605 ; 5.605 ; Rise       ; clk_sample[7]                           ;
;  oHEX0_D[4] ; clk_sample[7]                           ; 5.495 ; 5.495 ; Rise       ; clk_sample[7]                           ;
;  oHEX0_D[5] ; clk_sample[7]                           ; 5.476 ; 5.476 ; Rise       ; clk_sample[7]                           ;
;  oHEX0_D[6] ; clk_sample[7]                           ; 5.388 ; 5.388 ; Rise       ; clk_sample[7]                           ;
; oHEX1_D[*]  ; clk_sample[7]                           ; 5.586 ; 5.586 ; Rise       ; clk_sample[7]                           ;
;  oHEX1_D[0] ; clk_sample[7]                           ; 5.693 ; 5.693 ; Rise       ; clk_sample[7]                           ;
;  oHEX1_D[1] ; clk_sample[7]                           ; 5.586 ; 5.586 ; Rise       ; clk_sample[7]                           ;
;  oHEX1_D[2] ; clk_sample[7]                           ; 5.716 ; 5.716 ; Rise       ; clk_sample[7]                           ;
;  oHEX1_D[3] ; clk_sample[7]                           ; 5.706 ; 5.706 ; Rise       ; clk_sample[7]                           ;
;  oHEX1_D[4] ; clk_sample[7]                           ; 5.771 ; 5.771 ; Rise       ; clk_sample[7]                           ;
;  oHEX1_D[5] ; clk_sample[7]                           ; 5.903 ; 5.903 ; Rise       ; clk_sample[7]                           ;
;  oHEX1_D[6] ; clk_sample[7]                           ; 5.790 ; 5.790 ; Rise       ; clk_sample[7]                           ;
; oHEX2_D[*]  ; clk_sample[7]                           ; 5.752 ; 5.752 ; Rise       ; clk_sample[7]                           ;
;  oHEX2_D[0] ; clk_sample[7]                           ; 5.752 ; 5.752 ; Rise       ; clk_sample[7]                           ;
;  oHEX2_D[1] ; clk_sample[7]                           ; 6.143 ; 6.143 ; Rise       ; clk_sample[7]                           ;
;  oHEX2_D[2] ; clk_sample[7]                           ; 5.813 ; 5.813 ; Rise       ; clk_sample[7]                           ;
;  oHEX2_D[3] ; clk_sample[7]                           ; 5.911 ; 5.911 ; Rise       ; clk_sample[7]                           ;
;  oHEX2_D[4] ; clk_sample[7]                           ; 5.775 ; 5.775 ; Rise       ; clk_sample[7]                           ;
;  oHEX2_D[5] ; clk_sample[7]                           ; 5.989 ; 5.989 ; Rise       ; clk_sample[7]                           ;
;  oHEX2_D[6] ; clk_sample[7]                           ; 6.243 ; 6.243 ; Rise       ; clk_sample[7]                           ;
; oHEX3_D[*]  ; clk_sample[7]                           ; 5.878 ; 5.878 ; Rise       ; clk_sample[7]                           ;
;  oHEX3_D[0] ; clk_sample[7]                           ; 5.939 ; 5.939 ; Rise       ; clk_sample[7]                           ;
;  oHEX3_D[1] ; clk_sample[7]                           ; 5.878 ; 5.878 ; Rise       ; clk_sample[7]                           ;
;  oHEX3_D[2] ; clk_sample[7]                           ; 6.155 ; 6.155 ; Rise       ; clk_sample[7]                           ;
;  oHEX3_D[3] ; clk_sample[7]                           ; 6.119 ; 6.119 ; Rise       ; clk_sample[7]                           ;
;  oHEX3_D[4] ; clk_sample[7]                           ; 6.297 ; 6.297 ; Rise       ; clk_sample[7]                           ;
;  oHEX3_D[5] ; clk_sample[7]                           ; 6.130 ; 6.130 ; Rise       ; clk_sample[7]                           ;
;  oHEX3_D[6] ; clk_sample[7]                           ; 6.149 ; 6.149 ; Rise       ; clk_sample[7]                           ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                      ;
+------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                    ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                         ; -6.389   ; -2.025  ; N/A      ; N/A     ; -0.500              ;
;  CLKPLL_inst|altpll_component|pll|clk[0] ; -6.389   ; -0.049  ; N/A      ; N/A     ; 5.015               ;
;  SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; -3.298   ; -1.262  ; N/A      ; N/A     ; -0.500              ;
;  clk_sample[7]                           ; -1.498   ; -2.025  ; N/A      ; N/A     ; -0.500              ;
;  iCLK_50                                 ; N/A      ; N/A     ; N/A      ; N/A     ; 10.000              ;
; Design-wide TNS                          ; -457.687 ; -33.711 ; 0.0      ; 0.0     ; -41.0               ;
;  CLKPLL_inst|altpll_component|pll|clk[0] ; -386.347 ; -0.049  ; N/A      ; N/A     ; 0.000               ;
;  SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; -56.908  ; -2.786  ; N/A      ; N/A     ; -25.000             ;
;  clk_sample[7]                           ; -14.432  ; -32.400 ; N/A      ; N/A     ; -16.000             ;
;  iCLK_50                                 ; N/A      ; N/A     ; N/A      ; N/A     ; 0.000               ;
+------------------------------------------+----------+---------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Times                                                                                   ;
+-----------+------------+-------+-------+------------+-----------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-----------+------------+-------+-------+------------+-----------------------------------------+
; iKEY[*]   ; iCLK_50    ; 9.048 ; 9.048 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]  ; iCLK_50    ; 9.048 ; 9.048 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]    ; iCLK_50    ; 7.588 ; 7.588 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]   ; iCLK_50    ; 7.588 ; 7.588 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Hold Times                                                                                      ;
+-----------+------------+--------+--------+------------+-----------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-----------+------------+--------+--------+------------+-----------------------------------------+
; iKEY[*]   ; iCLK_50    ; -4.810 ; -4.810 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]  ; iCLK_50    ; -4.810 ; -4.810 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]    ; iCLK_50    ; -4.240 ; -4.240 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]   ; iCLK_50    ; -4.240 ; -4.240 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                          ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; oHEX4_D[*]  ; iCLK_50                                 ; 13.133 ; 13.133 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[0] ; iCLK_50                                 ; 13.077 ; 13.077 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[1] ; iCLK_50                                 ; 13.089 ; 13.089 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[2] ; iCLK_50                                 ; 13.069 ; 13.069 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[3] ; iCLK_50                                 ; 13.085 ; 13.085 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[4] ; iCLK_50                                 ; 13.088 ; 13.088 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[5] ; iCLK_50                                 ; 13.133 ; 13.133 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[6] ; iCLK_50                                 ; 13.100 ; 13.100 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX5_D[*]  ; iCLK_50                                 ; 12.445 ; 12.445 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[0] ; iCLK_50                                 ; 11.826 ; 11.826 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[1] ; iCLK_50                                 ; 11.827 ; 11.827 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[2] ; iCLK_50                                 ; 11.819 ; 11.819 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[3] ; iCLK_50                                 ; 12.100 ; 12.100 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[4] ; iCLK_50                                 ; 11.829 ; 11.829 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[5] ; iCLK_50                                 ; 12.133 ; 12.133 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[6] ; iCLK_50                                 ; 12.445 ; 12.445 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX6_D[*]  ; iCLK_50                                 ; 16.640 ; 16.640 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[0] ; iCLK_50                                 ; 15.987 ; 15.987 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[1] ; iCLK_50                                 ; 14.466 ; 14.466 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[2] ; iCLK_50                                 ; 16.172 ; 16.172 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[3] ; iCLK_50                                 ; 15.878 ; 15.878 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[4] ; iCLK_50                                 ; 16.640 ; 16.640 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[5] ; iCLK_50                                 ; 15.983 ; 15.983 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[6] ; iCLK_50                                 ; 15.992 ; 15.992 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX7_D[*]  ; iCLK_50                                 ; 15.220 ; 15.220 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[0] ; iCLK_50                                 ; 14.838 ; 14.838 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[1] ; iCLK_50                                 ; 14.589 ; 14.589 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[2] ; iCLK_50                                 ; 14.587 ; 14.587 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[3] ; iCLK_50                                 ; 14.902 ; 14.902 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[4] ; iCLK_50                                 ; 14.881 ; 14.881 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[5] ; iCLK_50                                 ; 15.220 ; 15.220 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[6] ; iCLK_50                                 ; 14.906 ; 14.906 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDR[*]    ; iCLK_50                                 ; 7.415  ; 7.415  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[16]  ; iCLK_50                                 ; 7.415  ; 7.415  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[17]  ; iCLK_50                                 ; 5.810  ; 5.810  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 9.724  ; 9.724  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 9.724  ; 9.724  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.338  ;        ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 8.703  ; 8.703  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 7.504  ; 7.504  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 7.504  ; 7.504  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;        ; 4.338  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;        ; 4.338  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; oHEX0_D[*]  ; clk_sample[7]                           ; 12.232 ; 12.232 ; Rise       ; clk_sample[7]                           ;
;  oHEX0_D[0] ; clk_sample[7]                           ; 12.232 ; 12.232 ; Rise       ; clk_sample[7]                           ;
;  oHEX0_D[1] ; clk_sample[7]                           ; 11.533 ; 11.533 ; Rise       ; clk_sample[7]                           ;
;  oHEX0_D[2] ; clk_sample[7]                           ; 10.816 ; 10.816 ; Rise       ; clk_sample[7]                           ;
;  oHEX0_D[3] ; clk_sample[7]                           ; 11.297 ; 11.297 ; Rise       ; clk_sample[7]                           ;
;  oHEX0_D[4] ; clk_sample[7]                           ; 11.059 ; 11.059 ; Rise       ; clk_sample[7]                           ;
;  oHEX0_D[5] ; clk_sample[7]                           ; 11.038 ; 11.038 ; Rise       ; clk_sample[7]                           ;
;  oHEX0_D[6] ; clk_sample[7]                           ; 10.825 ; 10.825 ; Rise       ; clk_sample[7]                           ;
; oHEX1_D[*]  ; clk_sample[7]                           ; 11.739 ; 11.739 ; Rise       ; clk_sample[7]                           ;
;  oHEX1_D[0] ; clk_sample[7]                           ; 11.264 ; 11.264 ; Rise       ; clk_sample[7]                           ;
;  oHEX1_D[1] ; clk_sample[7]                           ; 11.022 ; 11.022 ; Rise       ; clk_sample[7]                           ;
;  oHEX1_D[2] ; clk_sample[7]                           ; 11.286 ; 11.286 ; Rise       ; clk_sample[7]                           ;
;  oHEX1_D[3] ; clk_sample[7]                           ; 11.276 ; 11.276 ; Rise       ; clk_sample[7]                           ;
;  oHEX1_D[4] ; clk_sample[7]                           ; 11.446 ; 11.446 ; Rise       ; clk_sample[7]                           ;
;  oHEX1_D[5] ; clk_sample[7]                           ; 11.739 ; 11.739 ; Rise       ; clk_sample[7]                           ;
;  oHEX1_D[6] ; clk_sample[7]                           ; 11.496 ; 11.496 ; Rise       ; clk_sample[7]                           ;
; oHEX2_D[*]  ; clk_sample[7]                           ; 12.773 ; 12.773 ; Rise       ; clk_sample[7]                           ;
;  oHEX2_D[0] ; clk_sample[7]                           ; 11.548 ; 11.548 ; Rise       ; clk_sample[7]                           ;
;  oHEX2_D[1] ; clk_sample[7]                           ; 12.464 ; 12.464 ; Rise       ; clk_sample[7]                           ;
;  oHEX2_D[2] ; clk_sample[7]                           ; 11.685 ; 11.685 ; Rise       ; clk_sample[7]                           ;
;  oHEX2_D[3] ; clk_sample[7]                           ; 11.915 ; 11.915 ; Rise       ; clk_sample[7]                           ;
;  oHEX2_D[4] ; clk_sample[7]                           ; 11.644 ; 11.644 ; Rise       ; clk_sample[7]                           ;
;  oHEX2_D[5] ; clk_sample[7]                           ; 12.112 ; 12.112 ; Rise       ; clk_sample[7]                           ;
;  oHEX2_D[6] ; clk_sample[7]                           ; 12.773 ; 12.773 ; Rise       ; clk_sample[7]                           ;
; oHEX3_D[*]  ; clk_sample[7]                           ; 12.726 ; 12.726 ; Rise       ; clk_sample[7]                           ;
;  oHEX3_D[0] ; clk_sample[7]                           ; 11.963 ; 11.963 ; Rise       ; clk_sample[7]                           ;
;  oHEX3_D[1] ; clk_sample[7]                           ; 11.816 ; 11.816 ; Rise       ; clk_sample[7]                           ;
;  oHEX3_D[2] ; clk_sample[7]                           ; 12.391 ; 12.391 ; Rise       ; clk_sample[7]                           ;
;  oHEX3_D[3] ; clk_sample[7]                           ; 12.372 ; 12.372 ; Rise       ; clk_sample[7]                           ;
;  oHEX3_D[4] ; clk_sample[7]                           ; 12.726 ; 12.726 ; Rise       ; clk_sample[7]                           ;
;  oHEX3_D[5] ; clk_sample[7]                           ; 12.398 ; 12.398 ; Rise       ; clk_sample[7]                           ;
;  oHEX3_D[6] ; clk_sample[7]                           ; 12.423 ; 12.423 ; Rise       ; clk_sample[7]                           ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; oHEX4_D[*]  ; iCLK_50                                 ; 4.608 ; 4.608 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[0] ; iCLK_50                                 ; 4.611 ; 4.611 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[1] ; iCLK_50                                 ; 4.615 ; 4.615 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[2] ; iCLK_50                                 ; 4.608 ; 4.608 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[3] ; iCLK_50                                 ; 4.617 ; 4.617 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[4] ; iCLK_50                                 ; 4.617 ; 4.617 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[5] ; iCLK_50                                 ; 4.652 ; 4.652 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[6] ; iCLK_50                                 ; 4.629 ; 4.629 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX5_D[*]  ; iCLK_50                                 ; 4.530 ; 4.530 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[0] ; iCLK_50                                 ; 4.530 ; 4.530 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[1] ; iCLK_50                                 ; 4.546 ; 4.546 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[2] ; iCLK_50                                 ; 4.531 ; 4.531 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[3] ; iCLK_50                                 ; 4.663 ; 4.663 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[4] ; iCLK_50                                 ; 4.546 ; 4.546 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[5] ; iCLK_50                                 ; 4.679 ; 4.679 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[6] ; iCLK_50                                 ; 4.830 ; 4.830 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX6_D[*]  ; iCLK_50                                 ; 4.631 ; 4.631 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[0] ; iCLK_50                                 ; 5.264 ; 5.264 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[1] ; iCLK_50                                 ; 4.631 ; 4.631 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[2] ; iCLK_50                                 ; 5.435 ; 5.435 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[3] ; iCLK_50                                 ; 5.290 ; 5.290 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[4] ; iCLK_50                                 ; 5.725 ; 5.725 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[5] ; iCLK_50                                 ; 5.379 ; 5.379 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[6] ; iCLK_50                                 ; 5.276 ; 5.276 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX7_D[*]  ; iCLK_50                                 ; 4.986 ; 4.986 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[0] ; iCLK_50                                 ; 5.104 ; 5.104 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[1] ; iCLK_50                                 ; 4.988 ; 4.988 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[2] ; iCLK_50                                 ; 4.986 ; 4.986 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[3] ; iCLK_50                                 ; 5.136 ; 5.136 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[4] ; iCLK_50                                 ; 5.121 ; 5.121 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[5] ; iCLK_50                                 ; 5.282 ; 5.282 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[6] ; iCLK_50                                 ; 5.139 ; 5.139 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDR[*]    ; iCLK_50                                 ; 3.057 ; 3.057 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[16]  ; iCLK_50                                 ; 3.732 ; 3.732 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[17]  ; iCLK_50                                 ; 3.057 ; 3.057 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 2.223 ; 4.799 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 5.174 ; 5.174 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 2.223 ;       ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.799 ; 4.799 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.152 ; 4.152 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.152 ; 4.152 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;       ; 2.223 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;       ; 2.223 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; oHEX0_D[*]  ; clk_sample[7]                           ; 5.388 ; 5.388 ; Rise       ; clk_sample[7]                           ;
;  oHEX0_D[0] ; clk_sample[7]                           ; 6.025 ; 6.025 ; Rise       ; clk_sample[7]                           ;
;  oHEX0_D[1] ; clk_sample[7]                           ; 5.715 ; 5.715 ; Rise       ; clk_sample[7]                           ;
;  oHEX0_D[2] ; clk_sample[7]                           ; 5.405 ; 5.405 ; Rise       ; clk_sample[7]                           ;
;  oHEX0_D[3] ; clk_sample[7]                           ; 5.605 ; 5.605 ; Rise       ; clk_sample[7]                           ;
;  oHEX0_D[4] ; clk_sample[7]                           ; 5.495 ; 5.495 ; Rise       ; clk_sample[7]                           ;
;  oHEX0_D[5] ; clk_sample[7]                           ; 5.476 ; 5.476 ; Rise       ; clk_sample[7]                           ;
;  oHEX0_D[6] ; clk_sample[7]                           ; 5.388 ; 5.388 ; Rise       ; clk_sample[7]                           ;
; oHEX1_D[*]  ; clk_sample[7]                           ; 5.586 ; 5.586 ; Rise       ; clk_sample[7]                           ;
;  oHEX1_D[0] ; clk_sample[7]                           ; 5.693 ; 5.693 ; Rise       ; clk_sample[7]                           ;
;  oHEX1_D[1] ; clk_sample[7]                           ; 5.586 ; 5.586 ; Rise       ; clk_sample[7]                           ;
;  oHEX1_D[2] ; clk_sample[7]                           ; 5.716 ; 5.716 ; Rise       ; clk_sample[7]                           ;
;  oHEX1_D[3] ; clk_sample[7]                           ; 5.706 ; 5.706 ; Rise       ; clk_sample[7]                           ;
;  oHEX1_D[4] ; clk_sample[7]                           ; 5.771 ; 5.771 ; Rise       ; clk_sample[7]                           ;
;  oHEX1_D[5] ; clk_sample[7]                           ; 5.903 ; 5.903 ; Rise       ; clk_sample[7]                           ;
;  oHEX1_D[6] ; clk_sample[7]                           ; 5.790 ; 5.790 ; Rise       ; clk_sample[7]                           ;
; oHEX2_D[*]  ; clk_sample[7]                           ; 5.752 ; 5.752 ; Rise       ; clk_sample[7]                           ;
;  oHEX2_D[0] ; clk_sample[7]                           ; 5.752 ; 5.752 ; Rise       ; clk_sample[7]                           ;
;  oHEX2_D[1] ; clk_sample[7]                           ; 6.143 ; 6.143 ; Rise       ; clk_sample[7]                           ;
;  oHEX2_D[2] ; clk_sample[7]                           ; 5.813 ; 5.813 ; Rise       ; clk_sample[7]                           ;
;  oHEX2_D[3] ; clk_sample[7]                           ; 5.911 ; 5.911 ; Rise       ; clk_sample[7]                           ;
;  oHEX2_D[4] ; clk_sample[7]                           ; 5.775 ; 5.775 ; Rise       ; clk_sample[7]                           ;
;  oHEX2_D[5] ; clk_sample[7]                           ; 5.989 ; 5.989 ; Rise       ; clk_sample[7]                           ;
;  oHEX2_D[6] ; clk_sample[7]                           ; 6.243 ; 6.243 ; Rise       ; clk_sample[7]                           ;
; oHEX3_D[*]  ; clk_sample[7]                           ; 5.878 ; 5.878 ; Rise       ; clk_sample[7]                           ;
;  oHEX3_D[0] ; clk_sample[7]                           ; 5.939 ; 5.939 ; Rise       ; clk_sample[7]                           ;
;  oHEX3_D[1] ; clk_sample[7]                           ; 5.878 ; 5.878 ; Rise       ; clk_sample[7]                           ;
;  oHEX3_D[2] ; clk_sample[7]                           ; 6.155 ; 6.155 ; Rise       ; clk_sample[7]                           ;
;  oHEX3_D[3] ; clk_sample[7]                           ; 6.119 ; 6.119 ; Rise       ; clk_sample[7]                           ;
;  oHEX3_D[4] ; clk_sample[7]                           ; 6.297 ; 6.297 ; Rise       ; clk_sample[7]                           ;
;  oHEX3_D[5] ; clk_sample[7]                           ; 6.130 ; 6.130 ; Rise       ; clk_sample[7]                           ;
;  oHEX3_D[6] ; clk_sample[7]                           ; 6.149 ; 6.149 ; Rise       ; clk_sample[7]                           ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                               ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; From Clock                              ; To Clock                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; clk_sample[7]                           ; clk_sample[7]                           ; 136      ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7]                           ; 48       ; 0        ; 0        ; 0        ;
; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 67       ; 3        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 12101    ; 0        ; 0        ; 0        ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 4        ; 1        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 817      ; 0        ; 0        ; 0        ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 127      ; 0        ; 0        ; 0        ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; From Clock                              ; To Clock                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; clk_sample[7]                           ; clk_sample[7]                           ; 136      ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[7]                           ; 48       ; 0        ; 0        ; 0        ;
; clk_sample[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 67       ; 3        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 12101    ; 0        ; 0        ; 0        ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 4        ; 1        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 817      ; 0        ; 0        ; 0        ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 127      ; 0        ; 0        ; 0        ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 2     ; 2    ;
; Unconstrained Output Ports      ; 62    ; 62   ;
; Unconstrained Output Port Paths ; 5550  ; 5550 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Thu Aug 06 11:55:06 2015
Info: Command: quartus_sta check -c check
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'check.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name iCLK_50 iCLK_50
    Info (332110): create_generated_clock -source {CLKPLL_inst|altpll_component|pll|inclk[0]} -divide_by 5 -multiply_by 7 -duty_cycle 50.00 -name {CLKPLL_inst|altpll_component|pll|clk[0]} {CLKPLL_inst|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]
    Info (332105): create_clock -period 1.000 -name clk_sample[7] clk_sample[7]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -6.389
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.389      -386.347 CLKPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):    -3.298       -56.908 SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] 
    Info (332119):    -1.498       -14.432 clk_sample[7] 
Info (332146): Worst-case hold slack is -2.025
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.025       -32.400 clk_sample[7] 
    Info (332119):    -1.262        -1.262 SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] 
    Info (332119):    -0.049        -0.049 CLKPLL_inst|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.500       -25.000 SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] 
    Info (332119):    -0.500       -16.000 clk_sample[7] 
    Info (332119):     5.015         0.000 CLKPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):    10.000         0.000 iCLK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.453
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.453      -209.525 CLKPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):    -1.704       -24.856 SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] 
    Info (332119):    -0.165        -0.475 clk_sample[7] 
Info (332146): Worst-case hold slack is -1.357
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.357       -21.712 clk_sample[7] 
    Info (332119):    -0.961        -2.786 SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] 
    Info (332119):    -0.030        -0.030 CLKPLL_inst|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.500       -25.000 SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] 
    Info (332119):    -0.500       -16.000 clk_sample[7] 
    Info (332119):     5.015         0.000 CLKPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):    10.000         0.000 iCLK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 456 megabytes
    Info: Processing ended: Thu Aug 06 11:55:15 2015
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:02


