[14:05:48.521] <TB3>     INFO: *** Welcome to pxar ***
[14:05:48.521] <TB3>     INFO: *** Today: 2016/04/27
[14:05:48.528] <TB3>     INFO: *** Version: b2a7-dirty
[14:05:48.528] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters_C15.dat
[14:05:48.529] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:05:48.529] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//defaultMaskFile.dat
[14:05:48.529] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//trimParameters_C15.dat
[14:05:48.610] <TB3>     INFO:         clk: 4
[14:05:48.610] <TB3>     INFO:         ctr: 4
[14:05:48.610] <TB3>     INFO:         sda: 19
[14:05:48.610] <TB3>     INFO:         tin: 9
[14:05:48.610] <TB3>     INFO:         level: 15
[14:05:48.610] <TB3>     INFO:         triggerdelay: 0
[14:05:48.610] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[14:05:48.610] <TB3>     INFO: Log level: DEBUG
[14:05:48.621] <TB3>     INFO: Found DTB DTB_WRE7QJ
[14:05:48.637] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[14:05:48.640] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[14:05:48.643] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[14:05:50.205] <TB3>     INFO: DUT info: 
[14:05:50.205] <TB3>     INFO: The DUT currently contains the following objects:
[14:05:50.205] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[14:05:50.205] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[14:05:50.205] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[14:05:50.205] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[14:05:50.205] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[14:05:50.205] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[14:05:50.205] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[14:05:50.205] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[14:05:50.205] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[14:05:50.205] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[14:05:50.205] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[14:05:50.205] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[14:05:50.206] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[14:05:50.206] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[14:05:50.206] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[14:05:50.206] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[14:05:50.206] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[14:05:50.206] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[14:05:50.206] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[14:05:50.206] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[14:05:50.206] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[14:05:50.206] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:05:50.206] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:05:50.206] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:05:50.206] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:05:50.206] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[14:05:50.206] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:05:50.206] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[14:05:50.206] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[14:05:50.206] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:05:50.206] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:05:50.206] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[14:05:50.206] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:05:50.206] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:05:50.206] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:05:50.206] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:05:50.206] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[14:05:50.206] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[14:05:50.206] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[14:05:50.206] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[14:05:50.206] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[14:05:50.206] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[14:05:50.206] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[14:05:50.206] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[14:05:50.206] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[14:05:50.206] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[14:05:50.206] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[14:05:50.206] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[14:05:50.206] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[14:05:50.206] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[14:05:50.206] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[14:05:50.206] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[14:05:50.206] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:05:50.206] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[14:05:50.206] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[14:05:50.206] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[14:05:50.206] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[14:05:50.206] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[14:05:50.206] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[14:05:50.206] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:05:50.207] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[14:05:50.208] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[14:05:50.208] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[14:05:50.208] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[14:05:50.208] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[14:05:50.208] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[14:05:50.208] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[14:05:50.208] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[14:05:50.208] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[14:05:50.208] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:05:50.208] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[14:05:50.208] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[14:05:50.208] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:05:50.208] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:05:50.208] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[14:05:50.208] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:05:50.208] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[14:05:50.208] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:05:50.208] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[14:05:50.208] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[14:05:50.208] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[14:05:50.208] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[14:05:50.208] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[14:05:50.208] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[14:05:50.208] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:05:50.208] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[14:05:50.208] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[14:05:50.208] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[14:05:50.208] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[14:05:50.208] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[14:05:50.208] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[14:05:50.208] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[14:05:50.208] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[14:05:50.208] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[14:05:50.208] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[14:05:50.208] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[14:05:50.208] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[14:05:50.208] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[14:05:50.208] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[14:05:50.208] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:05:50.208] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:05:50.208] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:05:50.208] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[14:05:50.208] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[14:05:50.208] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[14:05:50.208] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[14:05:50.208] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[14:05:50.208] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[14:05:50.208] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[14:05:50.208] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[14:05:50.208] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:05:50.208] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:05:50.217] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 28499968
[14:05:50.218] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1b35f20
[14:05:50.218] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1aac770
[14:05:50.218] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f4e15d94010
[14:05:50.218] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f4e1bfff510
[14:05:50.218] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 28565504 fPxarMemory = 0x7f4e15d94010
[14:05:50.219] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 377mA
[14:05:50.220] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 463.1mA
[14:05:50.220] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 16.0 C
[14:05:50.220] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[14:05:50.620] <TB3>     INFO: enter 'restricted' command line mode
[14:05:50.620] <TB3>     INFO: enter test to run
[14:05:50.621] <TB3>     INFO:   test: FPIXTest no parameter change
[14:05:50.621] <TB3>     INFO:   running: fpixtest
[14:05:50.621] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[14:05:50.623] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[14:05:50.624] <TB3>     INFO: ######################################################################
[14:05:50.624] <TB3>     INFO: PixTestFPIXTest::doTest()
[14:05:50.624] <TB3>     INFO: ######################################################################
[14:05:50.627] <TB3>     INFO: ######################################################################
[14:05:50.627] <TB3>     INFO: PixTestPretest::doTest()
[14:05:50.627] <TB3>     INFO: ######################################################################
[14:05:50.630] <TB3>     INFO:    ----------------------------------------------------------------------
[14:05:50.630] <TB3>     INFO:    PixTestPretest::programROC() 
[14:05:50.630] <TB3>     INFO:    ----------------------------------------------------------------------
[14:06:08.646] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[14:06:08.646] <TB3>     INFO: IA differences per ROC:  18.5 17.7 20.1 18.5 18.5 19.3 20.1 17.7 18.5 19.3 20.1 18.5 20.9 19.3 21.7 20.9
[14:06:08.712] <TB3>     INFO:    ----------------------------------------------------------------------
[14:06:08.712] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[14:06:08.713] <TB3>     INFO:    ----------------------------------------------------------------------
[14:06:08.815] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 67.7812 mA
[14:06:08.917] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 23.0188 mA
[14:06:09.017] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  84 Ia 25.4188 mA
[14:06:09.118] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  77 Ia 23.0188 mA
[14:06:09.219] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  83 Ia 24.6187 mA
[14:06:09.319] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  80 Ia 23.8187 mA
[14:06:09.420] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  81 Ia 23.8187 mA
[14:06:09.520] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  82 Ia 24.6187 mA
[14:06:09.621] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  79 Ia 23.8187 mA
[14:06:09.722] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  80 Ia 23.8187 mA
[14:06:09.822] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  81 Ia 24.6187 mA
[14:06:09.922] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  78 Ia 23.0188 mA
[14:06:10.023] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  84 Ia 24.6187 mA
[14:06:10.125] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 22.2188 mA
[14:06:10.226] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  89 Ia 24.6187 mA
[14:06:10.326] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  86 Ia 23.8187 mA
[14:06:10.427] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  87 Ia 24.6187 mA
[14:06:10.528] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  84 Ia 23.8187 mA
[14:06:10.628] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  85 Ia 23.8187 mA
[14:06:10.729] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  86 Ia 24.6187 mA
[14:06:10.830] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  83 Ia 23.8187 mA
[14:06:10.931] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  84 Ia 23.8187 mA
[14:06:11.032] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  85 Ia 23.8187 mA
[14:06:11.133] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  86 Ia 24.6187 mA
[14:06:11.234] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  83 Ia 23.8187 mA
[14:06:11.335] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 25.4188 mA
[14:06:11.436] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  71 Ia 23.8187 mA
[14:06:11.537] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  72 Ia 23.8187 mA
[14:06:11.638] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  73 Ia 23.8187 mA
[14:06:11.739] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  74 Ia 23.8187 mA
[14:06:11.840] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  75 Ia 24.6187 mA
[14:06:11.941] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  72 Ia 23.8187 mA
[14:06:12.043] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  73 Ia 23.8187 mA
[14:06:12.145] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  74 Ia 23.8187 mA
[14:06:12.246] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  75 Ia 24.6187 mA
[14:06:12.346] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  72 Ia 23.8187 mA
[14:06:12.447] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  73 Ia 23.8187 mA
[14:06:12.548] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 23.0188 mA
[14:06:12.648] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  84 Ia 24.6187 mA
[14:06:12.750] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  81 Ia 23.8187 mA
[14:06:12.850] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  82 Ia 24.6187 mA
[14:06:12.951] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  79 Ia 23.8187 mA
[14:06:13.052] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  80 Ia 23.8187 mA
[14:06:13.153] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  81 Ia 23.8187 mA
[14:06:13.254] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  82 Ia 24.6187 mA
[14:06:13.355] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  79 Ia 23.8187 mA
[14:06:13.457] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  80 Ia 23.8187 mA
[14:06:13.558] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  81 Ia 24.6187 mA
[14:06:13.659] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  78 Ia 23.0188 mA
[14:06:13.761] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 23.0188 mA
[14:06:13.862] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  84 Ia 24.6187 mA
[14:06:13.963] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  81 Ia 23.8187 mA
[14:06:14.064] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  82 Ia 24.6187 mA
[14:06:14.164] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  79 Ia 23.8187 mA
[14:06:14.265] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  80 Ia 23.8187 mA
[14:06:14.366] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  81 Ia 23.8187 mA
[14:06:14.467] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  82 Ia 24.6187 mA
[14:06:14.568] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  79 Ia 23.0188 mA
[14:06:14.669] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  85 Ia 25.4188 mA
[14:06:14.770] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  78 Ia 23.0188 mA
[14:06:14.871] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  84 Ia 24.6187 mA
[14:06:14.972] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 23.8187 mA
[14:06:15.073] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  79 Ia 23.8187 mA
[14:06:15.173] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  80 Ia 24.6187 mA
[14:06:15.274] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  77 Ia 23.8187 mA
[14:06:15.374] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  78 Ia 23.8187 mA
[14:06:15.475] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  79 Ia 23.8187 mA
[14:06:15.576] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  80 Ia 24.6187 mA
[14:06:15.677] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  77 Ia 23.8187 mA
[14:06:15.778] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  78 Ia 23.8187 mA
[14:06:15.879] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  79 Ia 23.8187 mA
[14:06:15.980] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  80 Ia 24.6187 mA
[14:06:16.081] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  77 Ia 23.8187 mA
[14:06:16.182] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 24.6187 mA
[14:06:16.283] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  75 Ia 23.8187 mA
[14:06:16.384] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  76 Ia 23.8187 mA
[14:06:16.484] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  77 Ia 24.6187 mA
[14:06:16.585] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  74 Ia 23.8187 mA
[14:06:16.686] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  75 Ia 23.8187 mA
[14:06:16.787] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  76 Ia 23.8187 mA
[14:06:16.888] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  77 Ia 23.8187 mA
[14:06:16.989] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  78 Ia 24.6187 mA
[14:06:17.090] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  75 Ia 23.8187 mA
[14:06:17.190] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  76 Ia 23.8187 mA
[14:06:17.291] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  77 Ia 23.8187 mA
[14:06:17.392] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 23.0188 mA
[14:06:17.493] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  84 Ia 23.8187 mA
[14:06:17.594] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  85 Ia 24.6187 mA
[14:06:17.695] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  82 Ia 23.8187 mA
[14:06:17.796] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  83 Ia 23.8187 mA
[14:06:17.897] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  84 Ia 24.6187 mA
[14:06:17.997] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  81 Ia 23.8187 mA
[14:06:18.098] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  82 Ia 23.8187 mA
[14:06:18.199] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  83 Ia 23.8187 mA
[14:06:18.300] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  84 Ia 24.6187 mA
[14:06:18.400] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  81 Ia 23.8187 mA
[14:06:18.501] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  82 Ia 23.8187 mA
[14:06:18.603] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 22.2188 mA
[14:06:18.704] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  89 Ia 24.6187 mA
[14:06:18.804] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  86 Ia 24.6187 mA
[14:06:18.905] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  83 Ia 23.8187 mA
[14:06:19.006] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  84 Ia 23.8187 mA
[14:06:19.106] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  85 Ia 24.6187 mA
[14:06:19.207] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  82 Ia 23.8187 mA
[14:06:19.307] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  83 Ia 24.6187 mA
[14:06:19.408] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  80 Ia 23.8187 mA
[14:06:19.509] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  81 Ia 23.8187 mA
[14:06:19.610] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  82 Ia 23.8187 mA
[14:06:19.712] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  83 Ia 23.8187 mA
[14:06:19.813] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 23.8187 mA
[14:06:19.914] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  79 Ia 23.8187 mA
[14:06:20.015] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  80 Ia 24.6187 mA
[14:06:20.116] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  77 Ia 23.8187 mA
[14:06:20.217] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  78 Ia 23.8187 mA
[14:06:20.317] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  79 Ia 23.8187 mA
[14:06:20.418] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  80 Ia 24.6187 mA
[14:06:20.519] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  77 Ia 23.8187 mA
[14:06:20.620] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  78 Ia 23.8187 mA
[14:06:20.721] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  79 Ia 23.8187 mA
[14:06:20.822] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  80 Ia 24.6187 mA
[14:06:20.922] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  77 Ia 23.8187 mA
[14:06:21.024] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 23.8187 mA
[14:06:21.125] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  79 Ia 24.6187 mA
[14:06:21.226] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  76 Ia 23.8187 mA
[14:06:21.327] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  77 Ia 23.8187 mA
[14:06:21.427] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  78 Ia 23.8187 mA
[14:06:21.528] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  79 Ia 24.6187 mA
[14:06:21.628] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  76 Ia 23.8187 mA
[14:06:21.729] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  77 Ia 23.8187 mA
[14:06:21.830] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  78 Ia 23.8187 mA
[14:06:21.931] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  79 Ia 24.6187 mA
[14:06:22.032] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  76 Ia 23.8187 mA
[14:06:22.133] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  77 Ia 23.8187 mA
[14:06:22.234] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 23.0188 mA
[14:06:22.335] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  84 Ia 24.6187 mA
[14:06:22.436] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  81 Ia 23.8187 mA
[14:06:22.536] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  82 Ia 23.8187 mA
[14:06:22.637] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  83 Ia 24.6187 mA
[14:06:22.737] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  80 Ia 23.8187 mA
[14:06:22.838] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  81 Ia 23.8187 mA
[14:06:22.939] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  82 Ia 23.8187 mA
[14:06:23.040] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  83 Ia 23.8187 mA
[14:06:23.140] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  84 Ia 24.6187 mA
[14:06:23.241] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  81 Ia 23.8187 mA
[14:06:23.342] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  82 Ia 24.6187 mA
[14:06:23.444] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 25.4188 mA
[14:06:23.545] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  71 Ia 23.8187 mA
[14:06:23.645] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  72 Ia 23.8187 mA
[14:06:23.746] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  73 Ia 24.6187 mA
[14:06:23.847] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  70 Ia 23.8187 mA
[14:06:23.947] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  71 Ia 23.8187 mA
[14:06:24.049] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  72 Ia 23.8187 mA
[14:06:24.151] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  73 Ia 23.8187 mA
[14:06:24.252] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  74 Ia 24.6187 mA
[14:06:24.352] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  71 Ia 23.8187 mA
[14:06:24.453] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  72 Ia 23.8187 mA
[14:06:24.554] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  73 Ia 24.6187 mA
[14:06:24.656] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 23.8187 mA
[14:06:24.757] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  79 Ia 23.8187 mA
[14:06:24.857] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  80 Ia 24.6187 mA
[14:06:24.958] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  77 Ia 23.8187 mA
[14:06:25.059] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  78 Ia 23.8187 mA
[14:06:25.160] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  79 Ia 23.8187 mA
[14:06:25.260] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  80 Ia 24.6187 mA
[14:06:25.362] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  77 Ia 23.8187 mA
[14:06:25.463] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  78 Ia 23.8187 mA
[14:06:25.564] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  79 Ia 23.8187 mA
[14:06:25.665] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  80 Ia 24.6187 mA
[14:06:25.765] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  77 Ia 23.8187 mA
[14:06:25.867] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 25.4188 mA
[14:06:25.967] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  71 Ia 24.6187 mA
[14:06:26.068] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  68 Ia 23.8187 mA
[14:06:26.169] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  69 Ia 23.8187 mA
[14:06:26.269] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  70 Ia 23.8187 mA
[14:06:26.370] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  71 Ia 24.6187 mA
[14:06:26.471] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  68 Ia 23.8187 mA
[14:06:26.572] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  69 Ia 23.8187 mA
[14:06:26.673] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  70 Ia 23.8187 mA
[14:06:26.773] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  71 Ia 23.8187 mA
[14:06:26.874] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  72 Ia 24.6187 mA
[14:06:26.976] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  69 Ia 23.8187 mA
[14:06:27.077] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 24.6187 mA
[14:06:27.178] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  75 Ia 24.6187 mA
[14:06:27.279] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  72 Ia 23.8187 mA
[14:06:27.379] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  73 Ia 23.8187 mA
[14:06:27.480] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  74 Ia 24.6187 mA
[14:06:27.580] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  71 Ia 23.8187 mA
[14:06:27.681] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  72 Ia 23.8187 mA
[14:06:27.782] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  73 Ia 23.8187 mA
[14:06:27.883] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  74 Ia 23.8187 mA
[14:06:27.984] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  75 Ia 24.6187 mA
[14:06:28.085] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  72 Ia 23.8187 mA
[14:06:28.186] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  73 Ia 23.8187 mA
[14:06:28.212] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  84
[14:06:28.212] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  83
[14:06:28.212] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  73
[14:06:28.212] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  78
[14:06:28.212] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  84
[14:06:28.212] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  77
[14:06:28.212] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  77
[14:06:28.212] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  82
[14:06:28.213] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  83
[14:06:28.213] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  77
[14:06:28.213] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  77
[14:06:28.213] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  82
[14:06:28.213] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  73
[14:06:28.213] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  77
[14:06:28.213] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  69
[14:06:28.213] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  73
[14:06:30.041] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 379.4 mA = 23.7125 mA/ROC
[14:06:30.041] <TB3>     INFO: i(loss) [mA/ROC]:     20.9  19.3  19.3  18.5  20.1  19.3  19.3  19.3  19.3  18.5  19.3  19.3  19.3  18.5  19.3  19.3
[14:06:30.075] <TB3>     INFO:    ----------------------------------------------------------------------
[14:06:30.075] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[14:06:30.075] <TB3>     INFO:    ----------------------------------------------------------------------
[14:06:30.219] <TB3>     INFO: Expecting 231680 events.
[14:06:38.500] <TB3>     INFO: 231680 events read in total (7564ms).
[14:06:38.652] <TB3>     INFO: Test took 8573ms.
[14:06:38.854] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 84 and Delta(CalDel) = 61
[14:06:38.858] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 108 and Delta(CalDel) = 63
[14:06:38.861] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 83 and Delta(CalDel) = 63
[14:06:38.865] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 91 and Delta(CalDel) = 63
[14:06:38.868] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 121 and Delta(CalDel) = 63
[14:06:38.872] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 74 and Delta(CalDel) = 63
[14:06:38.875] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 101 and Delta(CalDel) = 63
[14:06:38.879] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 89 and Delta(CalDel) = 63
[14:06:38.882] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 97 and Delta(CalDel) = 63
[14:06:38.887] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 92 and Delta(CalDel) = 67
[14:06:38.890] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 91 and Delta(CalDel) = 60
[14:06:38.894] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 91 and Delta(CalDel) = 62
[14:06:38.897] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 107 and Delta(CalDel) = 60
[14:06:38.901] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 94 and Delta(CalDel) = 64
[14:06:38.904] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 105 and Delta(CalDel) = 57
[14:06:38.908] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 91 and Delta(CalDel) = 60
[14:06:38.949] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[14:06:38.987] <TB3>     INFO:    ----------------------------------------------------------------------
[14:06:38.987] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[14:06:38.987] <TB3>     INFO:    ----------------------------------------------------------------------
[14:06:39.123] <TB3>     INFO: Expecting 231680 events.
[14:06:47.434] <TB3>     INFO: 231680 events read in total (7596ms).
[14:06:47.440] <TB3>     INFO: Test took 8449ms.
[14:06:47.467] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31
[14:06:47.773] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 29.5
[14:06:47.777] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 31
[14:06:47.780] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 139 +/- 31.5
[14:06:47.784] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 31.5
[14:06:47.787] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 145 +/- 31
[14:06:47.791] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 30
[14:06:47.794] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 31
[14:06:47.798] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 139 +/- 31
[14:06:47.801] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 179 +/- 34
[14:06:47.805] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 133 +/- 30
[14:06:47.808] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 30
[14:06:47.811] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 122 +/- 30
[14:06:47.815] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 149 +/- 32
[14:06:47.819] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 109 +/- 29.5
[14:06:47.823] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 29
[14:06:47.856] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[14:06:47.856] <TB3>     INFO: CalDel:      143   135   135   139   141   145   135   138   139   179   133   142   122   149   109   135
[14:06:47.856] <TB3>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[14:06:47.861] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters_C0.dat
[14:06:47.861] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters_C1.dat
[14:06:47.861] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters_C2.dat
[14:06:47.861] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters_C3.dat
[14:06:47.861] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters_C4.dat
[14:06:47.862] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters_C5.dat
[14:06:47.862] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters_C6.dat
[14:06:47.862] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters_C7.dat
[14:06:47.862] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters_C8.dat
[14:06:47.862] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters_C9.dat
[14:06:47.862] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters_C10.dat
[14:06:47.863] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters_C11.dat
[14:06:47.863] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters_C12.dat
[14:06:47.863] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters_C13.dat
[14:06:47.863] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters_C14.dat
[14:06:47.863] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters_C15.dat
[14:06:47.863] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:06:47.864] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:06:47.864] <TB3>     INFO: PixTestPretest::doTest() done, duration: 57 seconds
[14:06:47.864] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[14:06:47.950] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[14:06:47.950] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[14:06:47.950] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[14:06:47.951] <TB3>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[14:06:47.954] <TB3>     INFO: ######################################################################
[14:06:47.954] <TB3>     INFO: PixTestTiming::doTest()
[14:06:47.954] <TB3>     INFO: ######################################################################
[14:06:47.954] <TB3>     INFO:    ----------------------------------------------------------------------
[14:06:47.954] <TB3>     INFO:    PixTestTiming::TBMPhaseScan()
[14:06:47.954] <TB3>     INFO:    ----------------------------------------------------------------------
[14:06:47.954] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:06:49.850] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:06:52.124] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:06:54.397] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:06:56.670] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:06:58.944] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:07:01.216] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:07:03.489] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:07:05.764] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:07:08.037] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:07:10.312] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:07:12.586] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:07:14.859] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:07:17.132] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:07:19.405] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:07:21.679] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:07:23.952] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:07:36.326] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:07:37.846] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:07:39.366] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:07:40.886] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:07:42.406] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:07:43.926] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:07:45.447] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:07:46.967] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:07:50.657] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:08:02.223] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:08:14.611] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:08:27.075] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:08:39.513] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:08:51.954] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:09:04.331] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:09:16.775] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:09:18.296] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:09:19.817] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:09:21.338] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:09:23.047] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:09:24.568] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:09:26.089] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:09:27.610] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:09:29.131] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:09:31.405] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:09:33.678] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:09:35.951] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:09:38.225] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:09:40.498] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:09:42.772] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:09:45.044] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:09:47.317] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:09:49.592] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:09:51.865] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:09:54.139] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:09:56.412] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:09:58.685] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:10:00.959] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:10:03.233] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:10:05.505] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:10:07.779] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:10:10.052] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:10:12.326] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:10:14.599] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:10:16.872] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:10:19.145] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:10:21.420] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:10:23.693] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:10:25.965] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:10:28.239] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:10:30.513] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:10:32.786] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:10:35.060] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:10:37.332] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:10:39.606] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:10:41.879] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:10:44.152] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:10:46.425] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:10:48.699] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:10:50.973] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:10:53.247] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:10:55.520] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:10:57.793] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:11:00.067] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:11:01.776] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:11:06.115] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:11:10.642] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:11:15.170] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:11:20.074] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:11:24.790] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:11:28.941] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:11:33.468] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:11:34.989] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:11:36.510] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:11:38.031] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:11:39.552] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:11:41.074] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:11:42.595] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:11:44.116] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:11:45.637] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:11:47.158] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:11:48.678] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:11:50.200] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:11:51.721] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:11:53.241] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:11:54.763] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:11:56.283] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:11:57.804] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:12:00.078] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:12:02.351] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:12:04.625] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:12:06.898] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:12:09.172] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:12:11.445] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:12:13.719] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:12:15.992] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:12:18.265] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:12:20.539] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:12:22.812] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:12:25.085] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:12:27.358] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:12:29.631] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:12:31.905] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:12:34.178] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:12:36.450] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:12:38.724] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:12:40.997] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:12:43.270] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:12:45.542] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:12:47.816] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:12:50.091] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:12:52.749] <TB3>     INFO: TBM Phase Settings: 236
[14:12:52.750] <TB3>     INFO: 400MHz Phase: 3
[14:12:52.750] <TB3>     INFO: 160MHz Phase: 7
[14:12:52.750] <TB3>     INFO: Functional Phase Area: 5
[14:12:52.752] <TB3>     INFO: Test took 364798 ms.
[14:12:52.752] <TB3>     INFO: PixTestTiming::TBMPhaseScan() done.
[14:12:52.752] <TB3>     INFO:    ----------------------------------------------------------------------
[14:12:52.753] <TB3>     INFO:    PixTestTiming::ROCDelayScan()
[14:12:52.753] <TB3>     INFO:    ----------------------------------------------------------------------
[14:12:52.753] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[14:12:53.894] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[14:12:57.482] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[14:13:00.882] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[14:13:04.281] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[14:13:07.681] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[14:13:11.081] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[14:13:14.481] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[14:13:17.880] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[14:13:19.402] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[14:13:23.369] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[14:13:24.890] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[14:13:26.410] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[14:13:27.931] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[14:13:29.451] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[14:13:30.972] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[14:13:32.492] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[14:13:34.014] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[14:13:37.789] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[14:13:40.063] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[14:13:42.336] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:13:44.610] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:13:46.884] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:13:48.403] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:13:49.923] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:13:51.443] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:13:55.219] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:13:57.493] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:13:59.766] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:14:02.040] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:14:04.314] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:14:05.834] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:14:07.353] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:14:08.873] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:14:13.025] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:14:15.299] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:14:17.573] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:14:19.848] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:14:22.120] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:14:23.640] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:14:25.160] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:14:26.680] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:14:30.456] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:14:32.729] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:14:34.003] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:14:37.277] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:14:39.550] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:14:41.070] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:14:42.591] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:14:44.112] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:14:47.699] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:14:49.973] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:14:52.246] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:14:54.520] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:14:56.795] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:14:58.316] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:14:59.835] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:15:01.357] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:15:05.321] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:15:06.840] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:15:08.360] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:15:09.880] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:15:11.400] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:15:12.919] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:15:14.822] <TB3>     INFO: ROC Delay Settings: 227
[14:15:14.822] <TB3>     INFO: ROC Header-Trailer/Token Delay: 11
[14:15:14.822] <TB3>     INFO: ROC Port 0 Delay: 3
[14:15:14.822] <TB3>     INFO: ROC Port 1 Delay: 4
[14:15:14.822] <TB3>     INFO: Functional ROC Area: 4
[14:15:14.826] <TB3>     INFO: Test took 142074 ms.
[14:15:14.826] <TB3>     INFO: PixTestTiming::ROCDelayScan() done.
[14:15:14.826] <TB3>     INFO:    ----------------------------------------------------------------------
[14:15:14.826] <TB3>     INFO:    PixTestTiming::TimingTest()
[14:15:14.826] <TB3>     INFO:    ----------------------------------------------------------------------
[14:15:15.965] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80c0 4208 4209 4208 4208 4209 4209 4209 4209 e062 c000 a101 80c0 4208 4208 4208 4208 4208 4209 4209 420b e062 c000 
[14:15:15.965] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8000 4209 420b 4209 4209 420b 420b 420b 420b e022 c000 a102 8000 4209 4209 4209 4209 4209 4208 4209 4209 e022 c000 
[14:15:15.965] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8040 420b 4208 420b 420b 4208 4208 4208 4208 e022 c000 a103 8040 420b 420b 420b 4209 420b 4208 4209 4209 e022 c000 
[14:15:15.965] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:15:30.179] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:15:30.179] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:15:44.302] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:15:44.302] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:15:58.447] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:15:58.447] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:16:12.415] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:16:12.415] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:16:26.556] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:16:26.556] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:16:40.701] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:16:40.701] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:16:54.689] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:16:54.689] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:17:08.821] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:17:08.821] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:17:22.950] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:17:22.950] <TB3>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:17:36.883] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:17:37.263] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:17:37.276] <TB3>     INFO: Decoding statistics:
[14:17:37.276] <TB3>     INFO:   General information:
[14:17:37.276] <TB3>     INFO: 	 16bit words read:         240000000
[14:17:37.276] <TB3>     INFO: 	 valid events total:       20000000
[14:17:37.276] <TB3>     INFO: 	 empty events:             20000000
[14:17:37.276] <TB3>     INFO: 	 valid events with pixels: 0
[14:17:37.276] <TB3>     INFO: 	 valid pixel hits:         0
[14:17:37.276] <TB3>     INFO:   Event errors: 	           0
[14:17:37.276] <TB3>     INFO: 	 start marker:             0
[14:17:37.276] <TB3>     INFO: 	 stop marker:              0
[14:17:37.276] <TB3>     INFO: 	 overflow:                 0
[14:17:37.276] <TB3>     INFO: 	 invalid 5bit words:       0
[14:17:37.276] <TB3>     INFO: 	 invalid XOR eye diagram:  0
[14:17:37.276] <TB3>     INFO:   TBM errors: 		           0
[14:17:37.276] <TB3>     INFO: 	 flawed TBM headers:       0
[14:17:37.276] <TB3>     INFO: 	 flawed TBM trailers:      0
[14:17:37.276] <TB3>     INFO: 	 event ID mismatches:      0
[14:17:37.276] <TB3>     INFO:   ROC errors: 		           0
[14:17:37.276] <TB3>     INFO: 	 missing ROC header(s):    0
[14:17:37.276] <TB3>     INFO: 	 misplaced readback start: 0
[14:17:37.276] <TB3>     INFO:   Pixel decoding errors:	   0
[14:17:37.276] <TB3>     INFO: 	 pixel data incomplete:    0
[14:17:37.276] <TB3>     INFO: 	 pixel address:            0
[14:17:37.276] <TB3>     INFO: 	 pulse height fill bit:    0
[14:17:37.276] <TB3>     INFO: 	 buffer corruption:        0
[14:17:37.276] <TB3>     INFO:    ----------------------------------------------------------------------
[14:17:37.276] <TB3>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:17:37.276] <TB3>     INFO:    ----------------------------------------------------------------------
[14:17:37.276] <TB3>     INFO:    ----------------------------------------------------------------------
[14:17:37.276] <TB3>     INFO:    Read back bit status: 1
[14:17:37.276] <TB3>     INFO:    ----------------------------------------------------------------------
[14:17:37.276] <TB3>     INFO:    ----------------------------------------------------------------------
[14:17:37.276] <TB3>     INFO:    Timings are good!
[14:17:37.276] <TB3>     INFO:    ----------------------------------------------------------------------
[14:17:37.276] <TB3>     INFO: Test took 142450 ms.
[14:17:37.276] <TB3>     INFO: PixTestTiming::TimingTest() done.
[14:17:37.276] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:17:37.277] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:17:37.277] <TB3>     INFO: PixTestTiming::doTest took 649326 ms.
[14:17:37.277] <TB3>     INFO: PixTestTiming::doTest() done
[14:17:37.277] <TB3>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:17:37.277] <TB3>     INFO: Write out TBMPhaseScan_0_V0
[14:17:37.277] <TB3>     INFO: Write out TBMPhaseScan_1_V0
[14:17:37.277] <TB3>     INFO: Write out CombinedTBMPhaseScan_V0
[14:17:37.277] <TB3>     INFO: Write out ROCDelayScan3_V0
[14:17:37.278] <TB3>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[14:17:37.278] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:17:37.630] <TB3>     INFO: ######################################################################
[14:17:37.630] <TB3>     INFO: PixTestAlive::doTest()
[14:17:37.630] <TB3>     INFO: ######################################################################
[14:17:37.633] <TB3>     INFO:    ----------------------------------------------------------------------
[14:17:37.633] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:17:37.633] <TB3>     INFO:    ----------------------------------------------------------------------
[14:17:37.634] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:17:37.978] <TB3>     INFO: Expecting 41600 events.
[14:17:42.067] <TB3>     INFO: 41600 events read in total (3374ms).
[14:17:42.068] <TB3>     INFO: Test took 4434ms.
[14:17:42.076] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:17:42.076] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66556
[14:17:42.076] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:17:42.450] <TB3>     INFO: PixTestAlive::aliveTest() done
[14:17:42.451] <TB3>     INFO: number of dead pixels (per ROC):     1    0    0    0    0    0    0    0    0    0    1    0    1    0    0    1
[14:17:42.451] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     1    0    0    0    0    0    0    0    0    0    1    0    1    0    0    1
[14:17:42.454] <TB3>     INFO:    ----------------------------------------------------------------------
[14:17:42.454] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:17:42.454] <TB3>     INFO:    ----------------------------------------------------------------------
[14:17:42.456] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:17:42.803] <TB3>     INFO: Expecting 41600 events.
[14:17:45.771] <TB3>     INFO: 41600 events read in total (2253ms).
[14:17:45.771] <TB3>     INFO: Test took 3315ms.
[14:17:45.771] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:17:45.771] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:17:45.771] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:17:45.771] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:17:46.176] <TB3>     INFO: PixTestAlive::maskTest() done
[14:17:46.176] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:17:46.179] <TB3>     INFO:    ----------------------------------------------------------------------
[14:17:46.179] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:17:46.179] <TB3>     INFO:    ----------------------------------------------------------------------
[14:17:46.180] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:17:46.523] <TB3>     INFO: Expecting 41600 events.
[14:17:50.606] <TB3>     INFO: 41600 events read in total (3369ms).
[14:17:50.607] <TB3>     INFO: Test took 4427ms.
[14:17:50.615] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:17:50.615] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66556
[14:17:50.615] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:17:50.990] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[14:17:50.990] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:17:50.991] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:17:50.991] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[14:17:50.999] <TB3>     INFO: ######################################################################
[14:17:50.999] <TB3>     INFO: PixTestTrim::doTest()
[14:17:50.999] <TB3>     INFO: ######################################################################
[14:17:50.002] <TB3>     INFO:    ----------------------------------------------------------------------
[14:17:50.002] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:17:50.002] <TB3>     INFO:    ----------------------------------------------------------------------
[14:17:51.081] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:17:51.081] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:17:51.117] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:17:51.117] <TB3>     INFO:     run 1 of 1
[14:17:51.117] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:17:51.460] <TB3>     INFO: Expecting 5025280 events.
[14:18:35.692] <TB3>     INFO: 1395560 events read in total (43517ms).
[14:19:19.604] <TB3>     INFO: 2777680 events read in total (87430ms).
[14:20:03.470] <TB3>     INFO: 4173168 events read in total (131296ms).
[14:20:29.766] <TB3>     INFO: 5025280 events read in total (157591ms).
[14:20:29.810] <TB3>     INFO: Test took 158693ms.
[14:20:29.871] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:29.989] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:20:31.403] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:20:32.750] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:20:34.109] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:20:35.531] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:20:37.047] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:20:38.438] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:20:39.986] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:20:41.366] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:20:42.853] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:20:44.253] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:20:45.682] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:20:47.156] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:20:48.620] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:20:50.021] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:20:51.516] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:20:52.943] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 228765696
[14:20:52.946] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.2222 minThrLimit = 94.2189 minThrNLimit = 120.806 -> result = 94.2222 -> 94
[14:20:52.947] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.5497 minThrLimit = 90.535 minThrNLimit = 112.999 -> result = 90.5497 -> 90
[14:20:52.947] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.3898 minThrLimit = 91.3892 minThrNLimit = 114.102 -> result = 91.3898 -> 91
[14:20:52.948] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.7449 minThrLimit = 84.737 minThrNLimit = 105.245 -> result = 84.7449 -> 84
[14:20:52.948] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.55 minThrLimit = 101.529 minThrNLimit = 127.181 -> result = 101.55 -> 101
[14:20:52.949] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.4439 minThrLimit = 87.4331 minThrNLimit = 106.721 -> result = 87.4439 -> 87
[14:20:52.949] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 106.899 minThrLimit = 106.782 minThrNLimit = 133.646 -> result = 106.899 -> 106
[14:20:52.949] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.4282 minThrLimit = 85.4238 minThrNLimit = 105.04 -> result = 85.4282 -> 85
[14:20:52.950] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.6952 minThrLimit = 97.6758 minThrNLimit = 120.026 -> result = 97.6952 -> 97
[14:20:52.950] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.7726 minThrLimit = 87.7689 minThrNLimit = 105.973 -> result = 87.7726 -> 87
[14:20:52.951] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.6912 minThrLimit = 88.6665 minThrNLimit = 114.465 -> result = 88.6912 -> 88
[14:20:52.951] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.112 minThrLimit = 100.094 minThrNLimit = 123.536 -> result = 100.112 -> 100
[14:20:52.951] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.1244 minThrLimit = 97.1167 minThrNLimit = 121.87 -> result = 97.1244 -> 97
[14:20:52.952] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.0953 minThrLimit = 89.0495 minThrNLimit = 110.252 -> result = 89.0953 -> 89
[14:20:52.952] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.315 minThrLimit = 100.296 minThrNLimit = 129.276 -> result = 100.315 -> 100
[14:20:52.953] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.581 minThrLimit = 89.4217 minThrNLimit = 115.962 -> result = 89.581 -> 89
[14:20:52.953] <TB3>     INFO: ROC 0 VthrComp = 94
[14:20:52.953] <TB3>     INFO: ROC 1 VthrComp = 90
[14:20:52.953] <TB3>     INFO: ROC 2 VthrComp = 91
[14:20:52.953] <TB3>     INFO: ROC 3 VthrComp = 84
[14:20:52.953] <TB3>     INFO: ROC 4 VthrComp = 101
[14:20:52.953] <TB3>     INFO: ROC 5 VthrComp = 87
[14:20:52.954] <TB3>     INFO: ROC 6 VthrComp = 106
[14:20:52.954] <TB3>     INFO: ROC 7 VthrComp = 85
[14:20:52.954] <TB3>     INFO: ROC 8 VthrComp = 97
[14:20:52.954] <TB3>     INFO: ROC 9 VthrComp = 87
[14:20:52.955] <TB3>     INFO: ROC 10 VthrComp = 88
[14:20:52.955] <TB3>     INFO: ROC 11 VthrComp = 100
[14:20:52.955] <TB3>     INFO: ROC 12 VthrComp = 97
[14:20:52.955] <TB3>     INFO: ROC 13 VthrComp = 89
[14:20:52.956] <TB3>     INFO: ROC 14 VthrComp = 100
[14:20:52.957] <TB3>     INFO: ROC 15 VthrComp = 89
[14:20:52.957] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:20:52.957] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:20:52.975] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:20:52.976] <TB3>     INFO:     run 1 of 1
[14:20:52.976] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:20:53.318] <TB3>     INFO: Expecting 5025280 events.
[14:21:29.650] <TB3>     INFO: 887952 events read in total (35616ms).
[14:22:04.879] <TB3>     INFO: 1773568 events read in total (70845ms).
[14:22:39.002] <TB3>     INFO: 2658408 events read in total (105968ms).
[14:23:15.177] <TB3>     INFO: 3533400 events read in total (141143ms).
[14:23:49.749] <TB3>     INFO: 4403472 events read in total (175715ms).
[14:24:14.739] <TB3>     INFO: 5025280 events read in total (200705ms).
[14:24:14.821] <TB3>     INFO: Test took 201845ms.
[14:24:14.003] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:24:15.377] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:24:16.959] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:24:18.546] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:24:20.112] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:24:21.693] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:24:23.256] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:24:24.820] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:24:26.431] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:24:28.024] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:24:29.614] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:24:31.256] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:24:32.799] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:24:34.383] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:24:35.949] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:24:37.527] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:24:39.091] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:24:40.636] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 307871744
[14:24:40.639] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 57.1492 for pixel 0/37 mean/min/max = 45.1822/33.1504/57.214
[14:24:40.639] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 59.7374 for pixel 10/12 mean/min/max = 46.6292/33.5082/59.7502
[14:24:40.639] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 56.8876 for pixel 20/18 mean/min/max = 45.2059/33.2902/57.1216
[14:24:40.639] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 57.0898 for pixel 8/2 mean/min/max = 45.101/33.0769/57.1251
[14:24:40.640] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 55.0755 for pixel 0/74 mean/min/max = 43.5771/31.796/55.3582
[14:24:40.640] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 54.534 for pixel 29/9 mean/min/max = 43.3901/32.0693/54.7109
[14:24:40.640] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 59.3436 for pixel 13/19 mean/min/max = 47.1128/34.862/59.3636
[14:24:40.641] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 59.2386 for pixel 6/6 mean/min/max = 45.7976/32.2326/59.3626
[14:24:40.641] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 59.8386 for pixel 1/1 mean/min/max = 45.9604/31.758/60.1627
[14:24:40.641] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 64.7111 for pixel 24/35 mean/min/max = 48.2069/31.5385/64.8753
[14:24:40.642] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 55.5069 for pixel 14/9 mean/min/max = 45.2234/34.7284/55.7183
[14:24:40.642] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 56.944 for pixel 28/0 mean/min/max = 44.4831/31.9765/56.9898
[14:24:40.642] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 57.595 for pixel 0/8 mean/min/max = 44.5887/31.3652/57.8123
[14:24:40.643] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 57.6558 for pixel 51/4 mean/min/max = 45.6463/33.5187/57.7739
[14:24:40.643] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 55.3504 for pixel 22/79 mean/min/max = 43.5921/31.6936/55.4907
[14:24:40.643] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 56.6566 for pixel 0/16 mean/min/max = 45.0883/33.4569/56.7196
[14:24:40.644] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:24:40.776] <TB3>     INFO: Expecting 411648 events.
[14:24:48.415] <TB3>     INFO: 411648 events read in total (6918ms).
[14:24:48.421] <TB3>     INFO: Expecting 411648 events.
[14:24:56.024] <TB3>     INFO: 411648 events read in total (6937ms).
[14:24:56.032] <TB3>     INFO: Expecting 411648 events.
[14:25:03.686] <TB3>     INFO: 411648 events read in total (6989ms).
[14:25:03.697] <TB3>     INFO: Expecting 411648 events.
[14:25:11.314] <TB3>     INFO: 411648 events read in total (6957ms).
[14:25:11.327] <TB3>     INFO: Expecting 411648 events.
[14:25:18.915] <TB3>     INFO: 411648 events read in total (6927ms).
[14:25:18.931] <TB3>     INFO: Expecting 411648 events.
[14:25:26.470] <TB3>     INFO: 411648 events read in total (6881ms).
[14:25:26.487] <TB3>     INFO: Expecting 411648 events.
[14:25:34.114] <TB3>     INFO: 411648 events read in total (6967ms).
[14:25:34.135] <TB3>     INFO: Expecting 411648 events.
[14:25:41.741] <TB3>     INFO: 411648 events read in total (6957ms).
[14:25:41.763] <TB3>     INFO: Expecting 411648 events.
[14:25:49.401] <TB3>     INFO: 411648 events read in total (6985ms).
[14:25:49.426] <TB3>     INFO: Expecting 411648 events.
[14:25:57.026] <TB3>     INFO: 411648 events read in total (6951ms).
[14:25:57.053] <TB3>     INFO: Expecting 411648 events.
[14:26:04.656] <TB3>     INFO: 411648 events read in total (6958ms).
[14:26:04.687] <TB3>     INFO: Expecting 411648 events.
[14:26:12.291] <TB3>     INFO: 411648 events read in total (6963ms).
[14:26:12.327] <TB3>     INFO: Expecting 411648 events.
[14:26:19.957] <TB3>     INFO: 411648 events read in total (6996ms).
[14:26:19.996] <TB3>     INFO: Expecting 411648 events.
[14:26:27.585] <TB3>     INFO: 411648 events read in total (6956ms).
[14:26:27.624] <TB3>     INFO: Expecting 411648 events.
[14:26:35.245] <TB3>     INFO: 411648 events read in total (6985ms).
[14:26:35.286] <TB3>     INFO: Expecting 411648 events.
[14:26:42.796] <TB3>     INFO: 411648 events read in total (6876ms).
[14:26:42.845] <TB3>     INFO: Test took 122201ms.
[14:26:43.341] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1702 < 35 for itrim = 107; old thr = 33.6012 ... break
[14:26:43.373] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3522 < 35 for itrim = 102; old thr = 34.4787 ... break
[14:26:43.411] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0416 < 35 for itrim = 106; old thr = 33.958 ... break
[14:26:43.442] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1942 < 35 for itrim+1 = 99; old thr = 34.8715 ... break
[14:26:43.478] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.3301 < 35 for itrim+1 = 96; old thr = 34.8767 ... break
[14:26:43.506] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2973 < 35 for itrim = 84; old thr = 33.6992 ... break
[14:26:43.543] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5938 < 35 for itrim+1 = 111; old thr = 34.7663 ... break
[14:26:43.573] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6028 < 35 for itrim+1 = 95; old thr = 34.4474 ... break
[14:26:43.603] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1759 < 35 for itrim = 109; old thr = 32.6458 ... break
[14:26:43.637] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7157 < 35 for itrim+1 = 119; old thr = 34.6487 ... break
[14:26:43.677] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1098 < 35 for itrim = 98; old thr = 34.0667 ... break
[14:26:43.723] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.981 < 35 for itrim+1 = 114; old thr = 34.5747 ... break
[14:26:43.756] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0084 < 35 for itrim = 101; old thr = 34.6383 ... break
[14:26:43.791] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3515 < 35 for itrim = 96; old thr = 34.1644 ... break
[14:26:43.831] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1398 < 35 for itrim = 99; old thr = 34.2049 ... break
[14:26:43.864] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9562 < 35 for itrim+1 = 88; old thr = 34.9163 ... break
[14:26:43.940] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:26:43.950] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:26:43.950] <TB3>     INFO:     run 1 of 1
[14:26:43.951] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:26:44.294] <TB3>     INFO: Expecting 5025280 events.
[14:27:20.147] <TB3>     INFO: 871528 events read in total (35139ms).
[14:27:55.234] <TB3>     INFO: 1741008 events read in total (70226ms).
[14:28:30.247] <TB3>     INFO: 2609928 events read in total (105239ms).
[14:29:05.384] <TB3>     INFO: 3468088 events read in total (140376ms).
[14:29:39.708] <TB3>     INFO: 4321808 events read in total (174700ms).
[14:30:08.062] <TB3>     INFO: 5025280 events read in total (203054ms).
[14:30:08.139] <TB3>     INFO: Test took 204188ms.
[14:30:08.316] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:30:08.725] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:30:10.234] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:30:11.760] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:30:13.287] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:30:14.823] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:30:16.349] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:30:17.868] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:30:19.445] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:30:20.000] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:30:22.561] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:30:24.154] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:30:25.643] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:30:27.183] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:30:28.705] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:30:30.256] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:30:31.772] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:30:33.277] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 294756352
[14:30:33.279] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 6.500000 .. 50.828590
[14:30:33.354] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 6 .. 60 (-1/-1) hits flags = 528 (plus default)
[14:30:33.364] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:30:33.364] <TB3>     INFO:     run 1 of 1
[14:30:33.364] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:30:33.707] <TB3>     INFO: Expecting 1830400 events.
[14:31:13.830] <TB3>     INFO: 1118336 events read in total (39407ms).
[14:31:39.546] <TB3>     INFO: 1830400 events read in total (65123ms).
[14:31:39.577] <TB3>     INFO: Test took 66214ms.
[14:31:39.624] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:31:39.735] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:31:40.754] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:31:41.764] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:31:42.780] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:31:43.791] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:31:44.804] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:31:45.816] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:31:46.830] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:31:47.862] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:31:48.888] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:31:49.900] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:31:50.921] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:31:51.940] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:31:52.961] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:31:53.973] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:31:54.002] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:31:56.021] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 232214528
[14:31:56.102] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 15.259975 .. 46.325874
[14:31:56.178] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 5 .. 56 (-1/-1) hits flags = 528 (plus default)
[14:31:56.189] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:31:56.189] <TB3>     INFO:     run 1 of 1
[14:31:56.189] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:31:56.532] <TB3>     INFO: Expecting 1730560 events.
[14:32:37.749] <TB3>     INFO: 1155488 events read in total (40502ms).
[14:32:58.140] <TB3>     INFO: 1730560 events read in total (60893ms).
[14:32:58.156] <TB3>     INFO: Test took 61968ms.
[14:32:58.191] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:32:58.271] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:32:59.251] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:33:00.229] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:33:01.206] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:33:02.185] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:33:03.162] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:33:04.136] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:33:05.108] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:33:06.095] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:33:07.084] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:33:08.060] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:33:09.041] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:33:10.019] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:33:10.003] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:33:11.983] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:33:12.964] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:33:13.950] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 293810176
[14:33:14.037] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.977724 .. 42.842157
[14:33:14.113] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 52 (-1/-1) hits flags = 528 (plus default)
[14:33:14.123] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:33:14.123] <TB3>     INFO:     run 1 of 1
[14:33:14.123] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:33:14.465] <TB3>     INFO: Expecting 1397760 events.
[14:33:56.247] <TB3>     INFO: 1152312 events read in total (41067ms).
[14:34:05.218] <TB3>     INFO: 1397760 events read in total (50038ms).
[14:34:05.240] <TB3>     INFO: Test took 51118ms.
[14:34:05.276] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:34:05.345] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:34:06.294] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:34:07.242] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:34:08.187] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:34:09.131] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:34:10.078] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:34:11.023] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:34:11.963] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:34:12.907] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:34:13.847] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:34:14.784] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:34:15.733] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:34:16.679] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:34:17.626] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:34:18.571] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:34:19.514] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:34:20.467] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 334303232
[14:34:20.548] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 23.671079 .. 42.842157
[14:34:20.626] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 13 .. 52 (-1/-1) hits flags = 528 (plus default)
[14:34:20.636] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:34:20.636] <TB3>     INFO:     run 1 of 1
[14:34:20.636] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:34:20.986] <TB3>     INFO: Expecting 1331200 events.
[14:35:02.342] <TB3>     INFO: 1135912 events read in total (40641ms).
[14:35:09.671] <TB3>     INFO: 1331200 events read in total (47971ms).
[14:35:09.685] <TB3>     INFO: Test took 49049ms.
[14:35:09.716] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:35:09.786] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:35:10.737] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:35:11.683] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:35:12.633] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:35:13.578] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:35:14.536] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:35:15.485] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:35:16.430] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:35:17.378] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:35:18.332] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:35:19.272] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:35:20.227] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:35:21.240] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:35:22.255] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:35:23.262] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:35:24.269] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:35:25.301] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 340299776
[14:35:25.384] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:35:25.384] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:35:25.395] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:35:25.395] <TB3>     INFO:     run 1 of 1
[14:35:25.395] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:35:25.740] <TB3>     INFO: Expecting 1364480 events.
[14:36:05.831] <TB3>     INFO: 1074456 events read in total (39377ms).
[14:36:16.733] <TB3>     INFO: 1364480 events read in total (50279ms).
[14:36:16.746] <TB3>     INFO: Test took 51351ms.
[14:36:16.778] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:36:16.855] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:36:17.838] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:36:18.831] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:36:19.815] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:36:20.796] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:36:21.779] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:36:22.757] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:36:23.730] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:36:24.711] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:36:25.692] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:36:26.671] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:36:27.657] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:36:28.637] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:36:29.629] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:36:30.614] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:36:31.600] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:36:32.592] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 290627584
[14:36:32.631] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C0.dat
[14:36:32.632] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C1.dat
[14:36:32.634] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C2.dat
[14:36:32.634] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C3.dat
[14:36:32.634] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C4.dat
[14:36:32.634] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C5.dat
[14:36:32.635] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C6.dat
[14:36:32.635] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C7.dat
[14:36:32.635] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C8.dat
[14:36:32.635] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C9.dat
[14:36:32.635] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C10.dat
[14:36:32.635] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C11.dat
[14:36:32.635] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C12.dat
[14:36:32.635] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C13.dat
[14:36:32.635] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C14.dat
[14:36:32.636] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C15.dat
[14:36:32.636] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//trimParameters35_C0.dat
[14:36:32.643] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//trimParameters35_C1.dat
[14:36:32.651] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//trimParameters35_C2.dat
[14:36:32.659] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//trimParameters35_C3.dat
[14:36:32.667] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//trimParameters35_C4.dat
[14:36:32.675] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//trimParameters35_C5.dat
[14:36:32.682] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//trimParameters35_C6.dat
[14:36:32.690] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//trimParameters35_C7.dat
[14:36:32.697] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//trimParameters35_C8.dat
[14:36:32.704] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//trimParameters35_C9.dat
[14:36:32.712] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//trimParameters35_C10.dat
[14:36:32.719] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//trimParameters35_C11.dat
[14:36:32.726] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//trimParameters35_C12.dat
[14:36:32.734] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//trimParameters35_C13.dat
[14:36:32.742] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//trimParameters35_C14.dat
[14:36:32.750] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//trimParameters35_C15.dat
[14:36:32.757] <TB3>     INFO: PixTestTrim::trimTest() done
[14:36:32.757] <TB3>     INFO: vtrim:     107 102 106  99  96  84 111  95 109 119  98 114 101  96  99  88 
[14:36:32.757] <TB3>     INFO: vthrcomp:   94  90  91  84 101  87 106  85  97  87  88 100  97  89 100  89 
[14:36:32.757] <TB3>     INFO: vcal mean:  34.91  34.91  34.98  34.92  34.92  34.91  34.95  34.93  34.91  34.95  34.96  34.93  34.96  35.04  34.92  34.95 
[14:36:32.757] <TB3>     INFO: vcal RMS:    0.96   0.85   0.81   0.83   0.81   0.86   0.83   0.86   0.88   0.96   0.91   0.85   0.99   0.84   0.83   0.92 
[14:36:32.757] <TB3>     INFO: bits mean:   9.38   9.28   9.73   9.80   9.84  10.59   8.85   9.34   8.95   9.13   9.20   9.96   9.62   9.23   9.86   8.89 
[14:36:32.757] <TB3>     INFO: bits RMS:    2.71   2.57   2.49   2.55   2.74   2.31   2.46   2.78   2.98   2.78   2.49   2.62   2.86   2.67   2.72   2.79 
[14:36:32.768] <TB3>     INFO:    ----------------------------------------------------------------------
[14:36:32.768] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:36:32.768] <TB3>     INFO:    ----------------------------------------------------------------------
[14:36:32.770] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:36:32.770] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:36:32.785] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:36:32.788] <TB3>     INFO:     run 1 of 1
[14:36:32.788] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:36:33.132] <TB3>     INFO: Expecting 4160000 events.
[14:37:20.161] <TB3>     INFO: 1144225 events read in total (46314ms).
[14:38:06.149] <TB3>     INFO: 2274960 events read in total (92303ms).
[14:38:51.340] <TB3>     INFO: 3392135 events read in total (137493ms).
[14:39:22.791] <TB3>     INFO: 4160000 events read in total (168944ms).
[14:39:22.867] <TB3>     INFO: Test took 170080ms.
[14:39:23.006] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:39:23.272] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:39:25.120] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:39:26.972] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:39:28.833] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:39:30.715] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:39:32.598] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:39:34.448] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:39:36.321] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:39:38.182] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:39:40.064] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:39:41.987] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:39:43.861] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:39:45.745] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:39:47.607] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:39:49.460] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:39:51.314] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:39:53.166] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 290635776
[14:39:53.167] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:39:53.240] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:39:53.240] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 169 (-1/-1) hits flags = 528 (plus default)
[14:39:53.252] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:39:53.252] <TB3>     INFO:     run 1 of 1
[14:39:53.252] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:39:53.595] <TB3>     INFO: Expecting 3536000 events.
[14:40:41.009] <TB3>     INFO: 1193310 events read in total (46699ms).
[14:41:27.990] <TB3>     INFO: 2365530 events read in total (93680ms).
[14:42:17.488] <TB3>     INFO: 3526905 events read in total (143179ms).
[14:42:18.245] <TB3>     INFO: 3536000 events read in total (143935ms).
[14:42:18.296] <TB3>     INFO: Test took 145045ms.
[14:42:18.404] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:42:18.611] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:42:20.379] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:42:22.166] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:42:23.944] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:42:25.734] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:42:27.470] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:42:29.258] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:42:30.999] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:42:32.788] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:42:34.532] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:42:36.346] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:42:38.157] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:42:39.953] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:42:41.742] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:42:43.583] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:42:45.390] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:42:47.235] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 345452544
[14:42:47.236] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:42:47.310] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:42:47.310] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 157 (-1/-1) hits flags = 528 (plus default)
[14:42:47.321] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:42:47.321] <TB3>     INFO:     run 1 of 1
[14:42:47.321] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:42:47.664] <TB3>     INFO: Expecting 3286400 events.
[14:43:37.615] <TB3>     INFO: 1245830 events read in total (49236ms).
[14:44:25.966] <TB3>     INFO: 2463835 events read in total (97587ms).
[14:44:58.684] <TB3>     INFO: 3286400 events read in total (130305ms).
[14:44:58.724] <TB3>     INFO: Test took 131404ms.
[14:44:58.810] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:44:58.977] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:45:00.674] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:45:02.398] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:45:04.117] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:45:05.866] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:45:07.536] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:45:09.275] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:45:10.941] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:45:12.669] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:45:14.322] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:45:16.007] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:45:17.699] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:45:19.351] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:45:21.039] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:45:22.772] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:45:24.489] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:45:26.226] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 290635776
[14:45:26.227] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:45:26.300] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:45:26.300] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 157 (-1/-1) hits flags = 528 (plus default)
[14:45:26.310] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:45:26.310] <TB3>     INFO:     run 1 of 1
[14:45:26.310] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:45:26.655] <TB3>     INFO: Expecting 3286400 events.
[14:46:16.190] <TB3>     INFO: 1244930 events read in total (48821ms).
[14:47:03.962] <TB3>     INFO: 2461630 events read in total (96593ms).
[14:47:36.925] <TB3>     INFO: 3286400 events read in total (129557ms).
[14:47:36.999] <TB3>     INFO: Test took 130690ms.
[14:47:37.098] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:47:37.275] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:47:38.986] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:47:40.701] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:47:42.414] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:47:44.143] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:47:45.800] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:47:47.515] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:47:49.169] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:47:50.878] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:47:52.520] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:47:54.218] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:47:55.925] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:47:57.592] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:47:59.281] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:48:01.027] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:48:02.755] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:48:04.521] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 290635776
[14:48:04.522] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:48:04.597] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:48:04.597] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 155 (-1/-1) hits flags = 528 (plus default)
[14:48:04.608] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:48:04.608] <TB3>     INFO:     run 1 of 1
[14:48:04.608] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:48:04.952] <TB3>     INFO: Expecting 3244800 events.
[14:48:54.817] <TB3>     INFO: 1254380 events read in total (49150ms).
[14:49:44.540] <TB3>     INFO: 2478785 events read in total (98873ms).
[14:50:15.151] <TB3>     INFO: 3244800 events read in total (129485ms).
[14:50:15.207] <TB3>     INFO: Test took 130600ms.
[14:50:15.299] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:50:15.479] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:50:17.179] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:50:18.891] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:50:20.608] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:50:22.349] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:50:24.014] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:50:25.738] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:50:27.378] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:50:29.082] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:50:30.739] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:50:32.431] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:50:34.143] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:50:35.811] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:50:37.484] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:50:39.200] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:50:40.876] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:50:42.577] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 290635776
[14:50:42.578] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.03441, thr difference RMS: 1.75829
[14:50:42.578] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.35614, thr difference RMS: 1.66835
[14:50:42.578] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.44017, thr difference RMS: 1.64123
[14:50:42.578] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.36355, thr difference RMS: 1.27973
[14:50:42.578] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.57048, thr difference RMS: 1.76748
[14:50:42.579] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 10.0265, thr difference RMS: 1.41139
[14:50:42.579] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 10.5912, thr difference RMS: 1.2278
[14:50:42.579] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.20972, thr difference RMS: 1.58453
[14:50:42.579] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.14921, thr difference RMS: 1.7164
[14:50:42.579] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.07491, thr difference RMS: 1.62489
[14:50:42.580] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.13848, thr difference RMS: 1.23513
[14:50:42.580] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.4084, thr difference RMS: 1.5632
[14:50:42.580] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.2464, thr difference RMS: 1.65922
[14:50:42.581] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.20368, thr difference RMS: 1.65088
[14:50:42.581] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.02206, thr difference RMS: 1.6146
[14:50:42.581] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.79706, thr difference RMS: 1.35151
[14:50:42.581] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.09758, thr difference RMS: 1.76607
[14:50:42.581] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.44729, thr difference RMS: 1.6361
[14:50:42.582] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.45684, thr difference RMS: 1.64209
[14:50:42.582] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.39099, thr difference RMS: 1.27396
[14:50:42.582] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.57902, thr difference RMS: 1.74595
[14:50:42.582] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 10.1921, thr difference RMS: 1.40383
[14:50:42.582] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 10.6869, thr difference RMS: 1.20197
[14:50:42.583] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.25154, thr difference RMS: 1.61241
[14:50:42.583] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.121, thr difference RMS: 1.68705
[14:50:42.583] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.05746, thr difference RMS: 1.60166
[14:50:42.583] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.10422, thr difference RMS: 1.22244
[14:50:42.583] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.3335, thr difference RMS: 1.54394
[14:50:42.584] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.2581, thr difference RMS: 1.64176
[14:50:42.584] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.18165, thr difference RMS: 1.65934
[14:50:42.584] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 7.99051, thr difference RMS: 1.59657
[14:50:42.584] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.78295, thr difference RMS: 1.33421
[14:50:42.584] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.19317, thr difference RMS: 1.75205
[14:50:42.585] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.54313, thr difference RMS: 1.63077
[14:50:42.585] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.52803, thr difference RMS: 1.63445
[14:50:42.585] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.50195, thr difference RMS: 1.24898
[14:50:42.585] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.67194, thr difference RMS: 1.73132
[14:50:42.585] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 10.4707, thr difference RMS: 1.39151
[14:50:42.586] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 10.8514, thr difference RMS: 1.24298
[14:50:42.586] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.48364, thr difference RMS: 1.57829
[14:50:42.586] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.14747, thr difference RMS: 1.69835
[14:50:42.586] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.13898, thr difference RMS: 1.59464
[14:50:42.586] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.05989, thr difference RMS: 1.23296
[14:50:42.587] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.27683, thr difference RMS: 1.53539
[14:50:42.587] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.36652, thr difference RMS: 1.63876
[14:50:42.587] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.35914, thr difference RMS: 1.6375
[14:50:42.587] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.00768, thr difference RMS: 1.56952
[14:50:42.587] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.71749, thr difference RMS: 1.34879
[14:50:42.588] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.2749, thr difference RMS: 1.74956
[14:50:42.588] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.62222, thr difference RMS: 1.61521
[14:50:42.588] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.61409, thr difference RMS: 1.63683
[14:50:42.588] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.59136, thr difference RMS: 1.23401
[14:50:42.588] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.74478, thr difference RMS: 1.70892
[14:50:42.589] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 10.6841, thr difference RMS: 1.36899
[14:50:42.589] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 11.0323, thr difference RMS: 2.60291
[14:50:42.589] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.58642, thr difference RMS: 1.5733
[14:50:42.589] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.17937, thr difference RMS: 1.7103
[14:50:42.590] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.25785, thr difference RMS: 1.60243
[14:50:42.590] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.0735, thr difference RMS: 1.2168
[14:50:42.590] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.31764, thr difference RMS: 1.51576
[14:50:42.590] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.47804, thr difference RMS: 1.62914
[14:50:42.590] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.4035, thr difference RMS: 1.59827
[14:50:42.591] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.00612, thr difference RMS: 1.58695
[14:50:42.591] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.65041, thr difference RMS: 1.33266
[14:50:42.693] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[14:50:42.696] <TB3>     INFO: PixTestTrim::doTest() done, duration: 1971 seconds
[14:50:42.696] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:50:43.404] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:50:43.404] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:50:43.407] <TB3>     INFO: ######################################################################
[14:50:43.407] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[14:50:43.407] <TB3>     INFO: ######################################################################
[14:50:43.407] <TB3>     INFO:    ----------------------------------------------------------------------
[14:50:43.407] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:50:43.407] <TB3>     INFO:    ----------------------------------------------------------------------
[14:50:43.407] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:50:43.417] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:50:43.417] <TB3>     INFO:     run 1 of 1
[14:50:43.418] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:50:43.760] <TB3>     INFO: Expecting 59072000 events.
[14:51:13.031] <TB3>     INFO: 1073400 events read in total (28556ms).
[14:51:41.606] <TB3>     INFO: 2142000 events read in total (57131ms).
[14:52:11.941] <TB3>     INFO: 3212200 events read in total (87466ms).
[14:52:40.613] <TB3>     INFO: 4283200 events read in total (116138ms).
[14:53:09.106] <TB3>     INFO: 5351600 events read in total (144631ms).
[14:53:37.946] <TB3>     INFO: 6422000 events read in total (173471ms).
[14:54:06.744] <TB3>     INFO: 7492400 events read in total (202269ms).
[14:54:35.555] <TB3>     INFO: 8560800 events read in total (231080ms).
[14:55:04.989] <TB3>     INFO: 9630200 events read in total (260514ms).
[14:55:33.784] <TB3>     INFO: 10701400 events read in total (289309ms).
[14:56:02.660] <TB3>     INFO: 11770200 events read in total (318185ms).
[14:56:31.084] <TB3>     INFO: 12840800 events read in total (346609ms).
[14:56:59.690] <TB3>     INFO: 13911200 events read in total (375215ms).
[14:57:30.529] <TB3>     INFO: 14980000 events read in total (406054ms).
[14:57:59.121] <TB3>     INFO: 16051400 events read in total (434646ms).
[14:58:27.592] <TB3>     INFO: 17121000 events read in total (463117ms).
[14:58:56.115] <TB3>     INFO: 18190200 events read in total (491640ms).
[14:59:24.695] <TB3>     INFO: 19262400 events read in total (520220ms).
[14:59:53.151] <TB3>     INFO: 20330800 events read in total (548676ms).
[15:00:21.661] <TB3>     INFO: 21399000 events read in total (577186ms).
[15:00:50.055] <TB3>     INFO: 22471400 events read in total (605580ms).
[15:01:18.538] <TB3>     INFO: 23540600 events read in total (634063ms).
[15:01:47.029] <TB3>     INFO: 24610400 events read in total (662554ms).
[15:02:15.424] <TB3>     INFO: 25681800 events read in total (690949ms).
[15:02:43.799] <TB3>     INFO: 26750200 events read in total (719324ms).
[15:03:12.342] <TB3>     INFO: 27820400 events read in total (747867ms).
[15:03:40.767] <TB3>     INFO: 28891800 events read in total (776292ms).
[15:04:09.333] <TB3>     INFO: 29960200 events read in total (804858ms).
[15:04:37.794] <TB3>     INFO: 31030800 events read in total (833319ms).
[15:05:06.211] <TB3>     INFO: 32100800 events read in total (861736ms).
[15:05:34.685] <TB3>     INFO: 33168600 events read in total (890210ms).
[15:06:03.152] <TB3>     INFO: 34237600 events read in total (918677ms).
[15:06:31.747] <TB3>     INFO: 35309600 events read in total (947272ms).
[15:07:00.227] <TB3>     INFO: 36377800 events read in total (975752ms).
[15:07:28.674] <TB3>     INFO: 37446600 events read in total (1004199ms).
[15:07:57.160] <TB3>     INFO: 38518000 events read in total (1032685ms).
[15:08:25.567] <TB3>     INFO: 39586800 events read in total (1061092ms).
[15:08:54.043] <TB3>     INFO: 40656400 events read in total (1089568ms).
[15:09:22.521] <TB3>     INFO: 41727400 events read in total (1118046ms).
[15:09:50.996] <TB3>     INFO: 42796000 events read in total (1146521ms).
[15:10:19.378] <TB3>     INFO: 43864200 events read in total (1174903ms).
[15:10:47.828] <TB3>     INFO: 44936000 events read in total (1203353ms).
[15:11:16.228] <TB3>     INFO: 46004200 events read in total (1231753ms).
[15:11:44.677] <TB3>     INFO: 47072200 events read in total (1260202ms).
[15:12:13.137] <TB3>     INFO: 48142200 events read in total (1288662ms).
[15:12:41.671] <TB3>     INFO: 49212000 events read in total (1317196ms).
[15:13:10.156] <TB3>     INFO: 50279400 events read in total (1345681ms).
[15:13:38.498] <TB3>     INFO: 51346600 events read in total (1374023ms).
[15:14:06.985] <TB3>     INFO: 52418200 events read in total (1402510ms).
[15:14:35.438] <TB3>     INFO: 53486400 events read in total (1430963ms).
[15:15:03.874] <TB3>     INFO: 54554000 events read in total (1459399ms).
[15:15:32.275] <TB3>     INFO: 55622200 events read in total (1487800ms).
[15:16:00.751] <TB3>     INFO: 56693800 events read in total (1516276ms).
[15:16:29.294] <TB3>     INFO: 57761600 events read in total (1544819ms).
[15:16:57.695] <TB3>     INFO: 58829800 events read in total (1573220ms).
[15:17:04.411] <TB3>     INFO: 59072000 events read in total (1579936ms).
[15:17:04.431] <TB3>     INFO: Test took 1581013ms.
[15:17:04.489] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:17:04.620] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:17:04.620] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:17:05.776] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:17:05.776] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:17:06.942] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:17:06.942] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:17:08.112] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:17:08.112] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:17:09.295] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:17:09.295] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:17:10.457] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:17:10.457] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:17:11.637] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:17:11.637] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:17:12.812] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:17:12.812] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:17:13.975] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:17:13.975] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:17:15.172] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:17:15.173] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:17:16.365] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:17:16.365] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:17:17.546] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:17:17.546] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:17:18.720] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:17:18.720] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:17:19.889] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:17:19.889] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:17:21.082] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:17:21.082] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:17:22.266] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:17:22.266] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:17:23.460] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 496173056
[15:17:23.487] <TB3>     INFO: PixTestScurves::scurves() done 
[15:17:23.487] <TB3>     INFO: Vcal mean:  35.06  35.09  35.10  35.06  35.05  35.06  35.10  35.05  35.09  35.14  35.04  35.03  35.05  35.33  34.92  35.05 
[15:17:23.487] <TB3>     INFO: Vcal RMS:    0.85   0.72   0.69   0.71   0.67   0.76   0.67   0.73   0.76   0.82   0.81   0.71   0.89   0.71   0.70   0.81 
[15:17:23.488] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:17:23.564] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:17:23.564] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:17:23.564] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:17:23.564] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:17:23.564] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:17:23.564] <TB3>     INFO: ######################################################################
[15:17:23.564] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:17:23.564] <TB3>     INFO: ######################################################################
[15:17:23.567] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:17:23.912] <TB3>     INFO: Expecting 41600 events.
[15:17:28.016] <TB3>     INFO: 41600 events read in total (3371ms).
[15:17:28.017] <TB3>     INFO: Test took 4450ms.
[15:17:28.026] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:17:28.026] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66556
[15:17:28.026] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:17:28.030] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [0, 0, 18] has eff 0/10
[15:17:28.030] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [0, 0, 18]
[15:17:28.031] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [9, 47, 72] has eff 2/10
[15:17:28.031] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [9, 47, 72]
[15:17:28.031] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 3, 45] has eff 0/10
[15:17:28.032] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 3, 45]
[15:17:28.032] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [12, 47, 20] has eff 0/10
[15:17:28.032] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [12, 47, 20]
[15:17:28.032] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 51, 6] has eff 0/10
[15:17:28.032] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 51, 6]
[15:17:28.035] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 5
[15:17:28.035] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:17:28.035] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:17:28.035] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:17:28.372] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:17:28.718] <TB3>     INFO: Expecting 41600 events.
[15:17:32.828] <TB3>     INFO: 41600 events read in total (3395ms).
[15:17:32.828] <TB3>     INFO: Test took 4456ms.
[15:17:32.836] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:17:32.836] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66556
[15:17:32.836] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:17:32.853] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.99
[15:17:32.853] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,8] phvalue 165
[15:17:32.853] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.644
[15:17:32.853] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 181
[15:17:32.853] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.165
[15:17:32.853] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 185
[15:17:32.854] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.936
[15:17:32.854] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[15:17:32.854] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.477
[15:17:32.854] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,8] phvalue 185
[15:17:32.854] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.525
[15:17:32.854] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 183
[15:17:32.854] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.223
[15:17:32.854] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 185
[15:17:32.854] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.947
[15:17:32.854] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 174
[15:17:32.854] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.339
[15:17:32.854] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[15:17:32.854] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.641
[15:17:32.855] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,16] phvalue 168
[15:17:32.855] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 191.908
[15:17:32.855] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 192
[15:17:32.855] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.719
[15:17:32.855] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 176
[15:17:32.855] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.996
[15:17:32.855] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [7 ,15] phvalue 175
[15:17:32.855] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.646
[15:17:32.855] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 166
[15:17:32.855] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.473
[15:17:32.855] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 171
[15:17:32.855] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.898
[15:17:32.855] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,11] phvalue 187
[15:17:32.856] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:17:32.856] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:17:32.856] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:17:32.934] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:17:33.280] <TB3>     INFO: Expecting 41600 events.
[15:17:37.421] <TB3>     INFO: 41600 events read in total (3426ms).
[15:17:37.422] <TB3>     INFO: Test took 4488ms.
[15:17:37.430] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:17:37.430] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66556
[15:17:37.430] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:17:37.434] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:17:37.434] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 55minph_roc = 13
[15:17:37.434] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.9413
[15:17:37.434] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 60
[15:17:37.435] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.0447
[15:17:37.435] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,60] phvalue 73
[15:17:37.435] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.0662
[15:17:37.435] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 81
[15:17:37.435] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.6939
[15:17:37.435] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,32] phvalue 71
[15:17:37.435] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.3121
[15:17:37.435] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,43] phvalue 77
[15:17:37.435] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.5461
[15:17:37.435] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 62
[15:17:37.435] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.8577
[15:17:37.435] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,62] phvalue 85
[15:17:37.436] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.0047
[15:17:37.436] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,68] phvalue 70
[15:17:37.436] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.7263
[15:17:37.436] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 61
[15:17:37.436] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.5563
[15:17:37.436] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 61
[15:17:37.436] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 98.2438
[15:17:37.436] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,24] phvalue 99
[15:17:37.436] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.7871
[15:17:37.436] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 71
[15:17:37.436] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.8566
[15:17:37.436] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 70
[15:17:37.436] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.0894
[15:17:37.437] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 60
[15:17:37.437] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.6954
[15:17:37.437] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 72
[15:17:37.437] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.7009
[15:17:37.437] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 84
[15:17:37.438] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 0 0
[15:17:37.848] <TB3>     INFO: Expecting 2560 events.
[15:17:38.822] <TB3>     INFO: 2560 events read in total (259ms).
[15:17:38.822] <TB3>     INFO: Test took 1384ms.
[15:17:38.822] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:17:38.823] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 60, 1 1
[15:17:39.329] <TB3>     INFO: Expecting 2560 events.
[15:17:40.285] <TB3>     INFO: 2560 events read in total (241ms).
[15:17:40.285] <TB3>     INFO: Test took 1462ms.
[15:17:40.285] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:17:40.286] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 2 2
[15:17:40.793] <TB3>     INFO: Expecting 2560 events.
[15:17:41.754] <TB3>     INFO: 2560 events read in total (244ms).
[15:17:41.754] <TB3>     INFO: Test took 1468ms.
[15:17:41.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:17:41.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 32, 3 3
[15:17:42.262] <TB3>     INFO: Expecting 2560 events.
[15:17:43.218] <TB3>     INFO: 2560 events read in total (241ms).
[15:17:43.219] <TB3>     INFO: Test took 1464ms.
[15:17:43.219] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:17:43.219] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 43, 4 4
[15:17:43.726] <TB3>     INFO: Expecting 2560 events.
[15:17:44.684] <TB3>     INFO: 2560 events read in total (243ms).
[15:17:44.684] <TB3>     INFO: Test took 1465ms.
[15:17:44.685] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:17:44.685] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 5 5
[15:17:45.192] <TB3>     INFO: Expecting 2560 events.
[15:17:46.150] <TB3>     INFO: 2560 events read in total (244ms).
[15:17:46.150] <TB3>     INFO: Test took 1465ms.
[15:17:46.150] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:17:46.150] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 62, 6 6
[15:17:46.657] <TB3>     INFO: Expecting 2560 events.
[15:17:47.615] <TB3>     INFO: 2560 events read in total (243ms).
[15:17:47.615] <TB3>     INFO: Test took 1465ms.
[15:17:47.616] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:17:47.616] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 68, 7 7
[15:17:48.123] <TB3>     INFO: Expecting 2560 events.
[15:17:49.082] <TB3>     INFO: 2560 events read in total (243ms).
[15:17:49.082] <TB3>     INFO: Test took 1466ms.
[15:17:49.083] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:17:49.083] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 8 8
[15:17:49.589] <TB3>     INFO: Expecting 2560 events.
[15:17:50.548] <TB3>     INFO: 2560 events read in total (244ms).
[15:17:50.548] <TB3>     INFO: Test took 1465ms.
[15:17:50.548] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:17:50.548] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 9 9
[15:17:51.056] <TB3>     INFO: Expecting 2560 events.
[15:17:52.014] <TB3>     INFO: 2560 events read in total (243ms).
[15:17:52.014] <TB3>     INFO: Test took 1466ms.
[15:17:52.015] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:17:52.015] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 24, 10 10
[15:17:52.522] <TB3>     INFO: Expecting 2560 events.
[15:17:53.480] <TB3>     INFO: 2560 events read in total (243ms).
[15:17:53.481] <TB3>     INFO: Test took 1466ms.
[15:17:53.481] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:17:53.481] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 11 11
[15:17:53.988] <TB3>     INFO: Expecting 2560 events.
[15:17:54.945] <TB3>     INFO: 2560 events read in total (242ms).
[15:17:54.946] <TB3>     INFO: Test took 1465ms.
[15:17:54.946] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:17:54.946] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 12 12
[15:17:55.453] <TB3>     INFO: Expecting 2560 events.
[15:17:56.412] <TB3>     INFO: 2560 events read in total (244ms).
[15:17:56.413] <TB3>     INFO: Test took 1467ms.
[15:17:56.413] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:17:56.414] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 13 13
[15:17:56.921] <TB3>     INFO: Expecting 2560 events.
[15:17:57.879] <TB3>     INFO: 2560 events read in total (243ms).
[15:17:57.879] <TB3>     INFO: Test took 1465ms.
[15:17:57.879] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:17:57.880] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 14 14
[15:17:58.387] <TB3>     INFO: Expecting 2560 events.
[15:17:59.345] <TB3>     INFO: 2560 events read in total (243ms).
[15:17:59.346] <TB3>     INFO: Test took 1466ms.
[15:17:59.346] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:17:59.346] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 15 15
[15:17:59.853] <TB3>     INFO: Expecting 2560 events.
[15:18:00.810] <TB3>     INFO: 2560 events read in total (242ms).
[15:18:00.810] <TB3>     INFO: Test took 1464ms.
[15:18:00.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:18:00.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[15:18:00.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[15:18:00.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC2
[15:18:00.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[15:18:00.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[15:18:00.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[15:18:00.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[15:18:00.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[15:18:00.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[15:18:00.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC9
[15:18:00.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[15:18:00.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[15:18:00.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[15:18:00.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC13
[15:18:00.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[15:18:00.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC15
[15:18:00.813] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:01.319] <TB3>     INFO: Expecting 655360 events.
[15:18:13.095] <TB3>     INFO: 655360 events read in total (11061ms).
[15:18:13.105] <TB3>     INFO: Expecting 655360 events.
[15:18:24.726] <TB3>     INFO: 655360 events read in total (11051ms).
[15:18:24.741] <TB3>     INFO: Expecting 655360 events.
[15:18:36.369] <TB3>     INFO: 655360 events read in total (11065ms).
[15:18:36.387] <TB3>     INFO: Expecting 655360 events.
[15:18:47.979] <TB3>     INFO: 655360 events read in total (11031ms).
[15:18:47.003] <TB3>     INFO: Expecting 655360 events.
[15:18:59.589] <TB3>     INFO: 655360 events read in total (11034ms).
[15:18:59.618] <TB3>     INFO: Expecting 655360 events.
[15:19:11.221] <TB3>     INFO: 655360 events read in total (11050ms).
[15:19:11.253] <TB3>     INFO: Expecting 655360 events.
[15:19:22.867] <TB3>     INFO: 655360 events read in total (11070ms).
[15:19:22.903] <TB3>     INFO: Expecting 655360 events.
[15:19:34.508] <TB3>     INFO: 655360 events read in total (11062ms).
[15:19:34.550] <TB3>     INFO: Expecting 655360 events.
[15:19:46.235] <TB3>     INFO: 655360 events read in total (11153ms).
[15:19:46.279] <TB3>     INFO: Expecting 655360 events.
[15:19:57.956] <TB3>     INFO: 655360 events read in total (11138ms).
[15:19:58.006] <TB3>     INFO: Expecting 655360 events.
[15:20:09.664] <TB3>     INFO: 655360 events read in total (11130ms).
[15:20:09.717] <TB3>     INFO: Expecting 655360 events.
[15:20:21.314] <TB3>     INFO: 655360 events read in total (11071ms).
[15:20:21.371] <TB3>     INFO: Expecting 655360 events.
[15:20:33.017] <TB3>     INFO: 655360 events read in total (11119ms).
[15:20:33.079] <TB3>     INFO: Expecting 655360 events.
[15:20:44.668] <TB3>     INFO: 655360 events read in total (11063ms).
[15:20:44.735] <TB3>     INFO: Expecting 655360 events.
[15:20:56.380] <TB3>     INFO: 655360 events read in total (11118ms).
[15:20:56.460] <TB3>     INFO: Expecting 655360 events.
[15:21:08.090] <TB3>     INFO: 655360 events read in total (11104ms).
[15:21:08.171] <TB3>     INFO: Test took 187358ms.
[15:21:08.268] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:08.572] <TB3>     INFO: Expecting 655360 events.
[15:21:20.318] <TB3>     INFO: 655360 events read in total (11031ms).
[15:21:20.328] <TB3>     INFO: Expecting 655360 events.
[15:21:31.960] <TB3>     INFO: 655360 events read in total (11062ms).
[15:21:31.976] <TB3>     INFO: Expecting 655360 events.
[15:21:43.527] <TB3>     INFO: 655360 events read in total (10988ms).
[15:21:43.547] <TB3>     INFO: Expecting 655360 events.
[15:21:55.118] <TB3>     INFO: 655360 events read in total (11008ms).
[15:21:55.143] <TB3>     INFO: Expecting 655360 events.
[15:22:06.743] <TB3>     INFO: 655360 events read in total (11046ms).
[15:22:06.772] <TB3>     INFO: Expecting 655360 events.
[15:22:18.353] <TB3>     INFO: 655360 events read in total (11033ms).
[15:22:18.386] <TB3>     INFO: Expecting 655360 events.
[15:22:30.028] <TB3>     INFO: 655360 events read in total (11092ms).
[15:22:30.065] <TB3>     INFO: Expecting 655360 events.
[15:22:41.620] <TB3>     INFO: 655360 events read in total (11011ms).
[15:22:41.660] <TB3>     INFO: Expecting 655360 events.
[15:22:53.240] <TB3>     INFO: 655360 events read in total (11039ms).
[15:22:53.284] <TB3>     INFO: Expecting 655360 events.
[15:23:04.883] <TB3>     INFO: 655360 events read in total (11058ms).
[15:23:04.934] <TB3>     INFO: Expecting 655360 events.
[15:23:16.577] <TB3>     INFO: 655360 events read in total (11114ms).
[15:23:16.630] <TB3>     INFO: Expecting 655360 events.
[15:23:28.240] <TB3>     INFO: 655360 events read in total (11083ms).
[15:23:28.299] <TB3>     INFO: Expecting 655360 events.
[15:23:39.953] <TB3>     INFO: 655360 events read in total (11127ms).
[15:23:40.016] <TB3>     INFO: Expecting 655360 events.
[15:23:51.400] <TB3>     INFO: 655360 events read in total (10858ms).
[15:23:51.497] <TB3>     INFO: Expecting 655360 events.
[15:24:03.036] <TB3>     INFO: 655360 events read in total (11012ms).
[15:24:03.109] <TB3>     INFO: Expecting 655360 events.
[15:24:14.832] <TB3>     INFO: 655360 events read in total (11197ms).
[15:24:14.906] <TB3>     INFO: Test took 186638ms.
[15:24:15.091] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:24:15.091] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:24:15.091] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:24:15.092] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:24:15.092] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:24:15.092] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:24:15.092] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:24:15.093] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:24:15.093] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:24:15.093] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:24:15.093] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:24:15.093] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:24:15.094] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:24:15.094] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:24:15.094] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:24:15.094] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:24:15.094] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:24:15.095] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:24:15.095] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:24:15.095] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:24:15.095] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:24:15.096] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:24:15.096] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:24:15.096] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:24:15.096] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:24:15.097] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:24:15.097] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:24:15.097] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:24:15.097] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:24:15.097] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:24:15.097] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:24:15.098] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:24:15.098] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:24:15.105] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:24:15.112] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:24:15.119] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:24:15.126] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:24:15.133] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:24:15.140] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:24:15.146] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:24:15.153] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:24:15.160] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:24:15.167] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:24:15.174] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:24:15.181] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:24:15.187] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:24:15.194] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:24:15.201] <TB3>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:24:15.208] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:24:15.215] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:24:15.222] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:24:15.229] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:24:15.236] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:24:15.265] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C0.dat
[15:24:15.265] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C1.dat
[15:24:15.265] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C2.dat
[15:24:15.265] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C3.dat
[15:24:15.265] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C4.dat
[15:24:15.265] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C5.dat
[15:24:15.266] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C6.dat
[15:24:15.266] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C7.dat
[15:24:15.266] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C8.dat
[15:24:15.266] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C9.dat
[15:24:15.266] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C10.dat
[15:24:15.266] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C11.dat
[15:24:15.266] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C12.dat
[15:24:15.266] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C13.dat
[15:24:15.267] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C14.dat
[15:24:15.267] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C15.dat
[15:24:15.613] <TB3>     INFO: Expecting 41600 events.
[15:24:19.473] <TB3>     INFO: 41600 events read in total (3145ms).
[15:24:19.473] <TB3>     INFO: Test took 4204ms.
[15:24:20.127] <TB3>     INFO: Expecting 41600 events.
[15:24:23.967] <TB3>     INFO: 41600 events read in total (3125ms).
[15:24:23.968] <TB3>     INFO: Test took 4187ms.
[15:24:24.623] <TB3>     INFO: Expecting 41600 events.
[15:24:28.486] <TB3>     INFO: 41600 events read in total (3148ms).
[15:24:28.486] <TB3>     INFO: Test took 4211ms.
[15:24:28.793] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:24:28.925] <TB3>     INFO: Expecting 2560 events.
[15:24:29.886] <TB3>     INFO: 2560 events read in total (246ms).
[15:24:29.887] <TB3>     INFO: Test took 1094ms.
[15:24:29.889] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:24:30.397] <TB3>     INFO: Expecting 2560 events.
[15:24:31.357] <TB3>     INFO: 2560 events read in total (245ms).
[15:24:31.358] <TB3>     INFO: Test took 1469ms.
[15:24:31.360] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:24:31.866] <TB3>     INFO: Expecting 2560 events.
[15:24:32.825] <TB3>     INFO: 2560 events read in total (244ms).
[15:24:32.826] <TB3>     INFO: Test took 1466ms.
[15:24:32.828] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:24:33.333] <TB3>     INFO: Expecting 2560 events.
[15:24:34.293] <TB3>     INFO: 2560 events read in total (245ms).
[15:24:34.293] <TB3>     INFO: Test took 1465ms.
[15:24:34.294] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:24:34.801] <TB3>     INFO: Expecting 2560 events.
[15:24:35.761] <TB3>     INFO: 2560 events read in total (245ms).
[15:24:35.762] <TB3>     INFO: Test took 1468ms.
[15:24:35.765] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:24:36.272] <TB3>     INFO: Expecting 2560 events.
[15:24:37.231] <TB3>     INFO: 2560 events read in total (244ms).
[15:24:37.232] <TB3>     INFO: Test took 1467ms.
[15:24:37.234] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:24:37.740] <TB3>     INFO: Expecting 2560 events.
[15:24:38.701] <TB3>     INFO: 2560 events read in total (246ms).
[15:24:38.701] <TB3>     INFO: Test took 1467ms.
[15:24:38.703] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:24:39.209] <TB3>     INFO: Expecting 2560 events.
[15:24:40.169] <TB3>     INFO: 2560 events read in total (245ms).
[15:24:40.170] <TB3>     INFO: Test took 1467ms.
[15:24:40.172] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:24:40.679] <TB3>     INFO: Expecting 2560 events.
[15:24:41.640] <TB3>     INFO: 2560 events read in total (247ms).
[15:24:41.640] <TB3>     INFO: Test took 1468ms.
[15:24:41.642] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:24:42.150] <TB3>     INFO: Expecting 2560 events.
[15:24:43.109] <TB3>     INFO: 2560 events read in total (244ms).
[15:24:43.110] <TB3>     INFO: Test took 1468ms.
[15:24:43.111] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:24:43.618] <TB3>     INFO: Expecting 2560 events.
[15:24:44.578] <TB3>     INFO: 2560 events read in total (245ms).
[15:24:44.579] <TB3>     INFO: Test took 1468ms.
[15:24:44.581] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:24:45.086] <TB3>     INFO: Expecting 2560 events.
[15:24:46.046] <TB3>     INFO: 2560 events read in total (245ms).
[15:24:46.047] <TB3>     INFO: Test took 1466ms.
[15:24:46.049] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:24:46.556] <TB3>     INFO: Expecting 2560 events.
[15:24:47.514] <TB3>     INFO: 2560 events read in total (243ms).
[15:24:47.515] <TB3>     INFO: Test took 1466ms.
[15:24:47.517] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:24:48.023] <TB3>     INFO: Expecting 2560 events.
[15:24:48.983] <TB3>     INFO: 2560 events read in total (245ms).
[15:24:48.984] <TB3>     INFO: Test took 1467ms.
[15:24:48.986] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:24:49.492] <TB3>     INFO: Expecting 2560 events.
[15:24:50.453] <TB3>     INFO: 2560 events read in total (246ms).
[15:24:50.453] <TB3>     INFO: Test took 1467ms.
[15:24:50.456] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:24:50.962] <TB3>     INFO: Expecting 2560 events.
[15:24:51.922] <TB3>     INFO: 2560 events read in total (245ms).
[15:24:51.922] <TB3>     INFO: Test took 1466ms.
[15:24:51.925] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:24:52.431] <TB3>     INFO: Expecting 2560 events.
[15:24:53.391] <TB3>     INFO: 2560 events read in total (246ms).
[15:24:53.391] <TB3>     INFO: Test took 1466ms.
[15:24:53.393] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:24:53.900] <TB3>     INFO: Expecting 2560 events.
[15:24:54.859] <TB3>     INFO: 2560 events read in total (244ms).
[15:24:54.860] <TB3>     INFO: Test took 1467ms.
[15:24:54.862] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:24:55.368] <TB3>     INFO: Expecting 2560 events.
[15:24:56.327] <TB3>     INFO: 2560 events read in total (244ms).
[15:24:56.327] <TB3>     INFO: Test took 1465ms.
[15:24:56.331] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:24:56.836] <TB3>     INFO: Expecting 2560 events.
[15:24:57.795] <TB3>     INFO: 2560 events read in total (244ms).
[15:24:57.795] <TB3>     INFO: Test took 1465ms.
[15:24:57.797] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:24:58.305] <TB3>     INFO: Expecting 2560 events.
[15:24:59.263] <TB3>     INFO: 2560 events read in total (244ms).
[15:24:59.263] <TB3>     INFO: Test took 1466ms.
[15:24:59.266] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:24:59.772] <TB3>     INFO: Expecting 2560 events.
[15:25:00.728] <TB3>     INFO: 2560 events read in total (241ms).
[15:25:00.729] <TB3>     INFO: Test took 1464ms.
[15:25:00.732] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:25:01.238] <TB3>     INFO: Expecting 2560 events.
[15:25:02.198] <TB3>     INFO: 2560 events read in total (246ms).
[15:25:02.199] <TB3>     INFO: Test took 1467ms.
[15:25:02.202] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:25:02.707] <TB3>     INFO: Expecting 2560 events.
[15:25:03.667] <TB3>     INFO: 2560 events read in total (245ms).
[15:25:03.667] <TB3>     INFO: Test took 1465ms.
[15:25:03.669] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:25:04.176] <TB3>     INFO: Expecting 2560 events.
[15:25:05.134] <TB3>     INFO: 2560 events read in total (243ms).
[15:25:05.135] <TB3>     INFO: Test took 1466ms.
[15:25:05.137] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:25:05.643] <TB3>     INFO: Expecting 2560 events.
[15:25:06.602] <TB3>     INFO: 2560 events read in total (244ms).
[15:25:06.603] <TB3>     INFO: Test took 1466ms.
[15:25:06.605] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:25:07.112] <TB3>     INFO: Expecting 2560 events.
[15:25:08.070] <TB3>     INFO: 2560 events read in total (243ms).
[15:25:08.070] <TB3>     INFO: Test took 1465ms.
[15:25:08.073] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:25:08.579] <TB3>     INFO: Expecting 2560 events.
[15:25:09.538] <TB3>     INFO: 2560 events read in total (244ms).
[15:25:09.539] <TB3>     INFO: Test took 1466ms.
[15:25:09.542] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:25:10.047] <TB3>     INFO: Expecting 2560 events.
[15:25:11.006] <TB3>     INFO: 2560 events read in total (244ms).
[15:25:11.007] <TB3>     INFO: Test took 1465ms.
[15:25:11.009] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:25:11.515] <TB3>     INFO: Expecting 2560 events.
[15:25:12.476] <TB3>     INFO: 2560 events read in total (246ms).
[15:25:12.477] <TB3>     INFO: Test took 1468ms.
[15:25:12.479] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:25:12.985] <TB3>     INFO: Expecting 2560 events.
[15:25:13.947] <TB3>     INFO: 2560 events read in total (247ms).
[15:25:13.947] <TB3>     INFO: Test took 1469ms.
[15:25:13.949] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:25:14.456] <TB3>     INFO: Expecting 2560 events.
[15:25:15.417] <TB3>     INFO: 2560 events read in total (246ms).
[15:25:15.417] <TB3>     INFO: Test took 1468ms.
[15:25:16.434] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 472 seconds
[15:25:16.434] <TB3>     INFO: PH scale (per ROC):    76  79  77  71  82  82  76  73  75  74  80  80  76  75  75  83
[15:25:16.434] <TB3>     INFO: PH offset (per ROC):  187 175 170 180 170 179 166 179 189 188 152 176 178 188 176 163
[15:25:16.611] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:25:16.614] <TB3>     INFO: ######################################################################
[15:25:16.614] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:25:16.614] <TB3>     INFO: ######################################################################
[15:25:16.614] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:25:16.625] <TB3>     INFO: scanning low vcal = 10
[15:25:16.973] <TB3>     INFO: Expecting 41600 events.
[15:25:20.699] <TB3>     INFO: 41600 events read in total (3012ms).
[15:25:20.699] <TB3>     INFO: Test took 4074ms.
[15:25:20.701] <TB3>     INFO: scanning low vcal = 20
[15:25:21.207] <TB3>     INFO: Expecting 41600 events.
[15:25:24.931] <TB3>     INFO: 41600 events read in total (3009ms).
[15:25:24.931] <TB3>     INFO: Test took 4230ms.
[15:25:24.933] <TB3>     INFO: scanning low vcal = 30
[15:25:25.439] <TB3>     INFO: Expecting 41600 events.
[15:25:29.177] <TB3>     INFO: 41600 events read in total (3023ms).
[15:25:29.178] <TB3>     INFO: Test took 4245ms.
[15:25:29.180] <TB3>     INFO: scanning low vcal = 40
[15:25:29.682] <TB3>     INFO: Expecting 41600 events.
[15:25:33.913] <TB3>     INFO: 41600 events read in total (3516ms).
[15:25:33.914] <TB3>     INFO: Test took 4734ms.
[15:25:33.918] <TB3>     INFO: scanning low vcal = 50
[15:25:34.340] <TB3>     INFO: Expecting 41600 events.
[15:25:38.617] <TB3>     INFO: 41600 events read in total (3562ms).
[15:25:38.617] <TB3>     INFO: Test took 4699ms.
[15:25:38.620] <TB3>     INFO: scanning low vcal = 60
[15:25:39.042] <TB3>     INFO: Expecting 41600 events.
[15:25:43.286] <TB3>     INFO: 41600 events read in total (3528ms).
[15:25:43.287] <TB3>     INFO: Test took 4667ms.
[15:25:43.290] <TB3>     INFO: scanning low vcal = 70
[15:25:43.712] <TB3>     INFO: Expecting 41600 events.
[15:25:47.982] <TB3>     INFO: 41600 events read in total (3555ms).
[15:25:47.983] <TB3>     INFO: Test took 4693ms.
[15:25:47.986] <TB3>     INFO: scanning low vcal = 80
[15:25:48.409] <TB3>     INFO: Expecting 41600 events.
[15:25:52.663] <TB3>     INFO: 41600 events read in total (3539ms).
[15:25:52.664] <TB3>     INFO: Test took 4678ms.
[15:25:52.666] <TB3>     INFO: scanning low vcal = 90
[15:25:53.088] <TB3>     INFO: Expecting 41600 events.
[15:25:57.332] <TB3>     INFO: 41600 events read in total (3529ms).
[15:25:57.332] <TB3>     INFO: Test took 4665ms.
[15:25:57.336] <TB3>     INFO: scanning low vcal = 100
[15:25:57.759] <TB3>     INFO: Expecting 41600 events.
[15:26:02.171] <TB3>     INFO: 41600 events read in total (3697ms).
[15:26:02.172] <TB3>     INFO: Test took 4835ms.
[15:26:02.175] <TB3>     INFO: scanning low vcal = 110
[15:26:02.597] <TB3>     INFO: Expecting 41600 events.
[15:26:06.849] <TB3>     INFO: 41600 events read in total (3538ms).
[15:26:06.851] <TB3>     INFO: Test took 4675ms.
[15:26:06.854] <TB3>     INFO: scanning low vcal = 120
[15:26:07.272] <TB3>     INFO: Expecting 41600 events.
[15:26:11.553] <TB3>     INFO: 41600 events read in total (3566ms).
[15:26:11.553] <TB3>     INFO: Test took 4699ms.
[15:26:11.556] <TB3>     INFO: scanning low vcal = 130
[15:26:11.979] <TB3>     INFO: Expecting 41600 events.
[15:26:16.232] <TB3>     INFO: 41600 events read in total (3539ms).
[15:26:16.233] <TB3>     INFO: Test took 4677ms.
[15:26:16.236] <TB3>     INFO: scanning low vcal = 140
[15:26:16.658] <TB3>     INFO: Expecting 41600 events.
[15:26:20.901] <TB3>     INFO: 41600 events read in total (3528ms).
[15:26:20.901] <TB3>     INFO: Test took 4665ms.
[15:26:20.904] <TB3>     INFO: scanning low vcal = 150
[15:26:21.327] <TB3>     INFO: Expecting 41600 events.
[15:26:25.611] <TB3>     INFO: 41600 events read in total (3569ms).
[15:26:25.612] <TB3>     INFO: Test took 4708ms.
[15:26:25.615] <TB3>     INFO: scanning low vcal = 160
[15:26:26.038] <TB3>     INFO: Expecting 41600 events.
[15:26:30.288] <TB3>     INFO: 41600 events read in total (3535ms).
[15:26:30.288] <TB3>     INFO: Test took 4673ms.
[15:26:30.291] <TB3>     INFO: scanning low vcal = 170
[15:26:30.712] <TB3>     INFO: Expecting 41600 events.
[15:26:34.000] <TB3>     INFO: 41600 events read in total (3573ms).
[15:26:34.000] <TB3>     INFO: Test took 4709ms.
[15:26:35.005] <TB3>     INFO: scanning low vcal = 180
[15:26:35.425] <TB3>     INFO: Expecting 41600 events.
[15:26:39.679] <TB3>     INFO: 41600 events read in total (3539ms).
[15:26:39.680] <TB3>     INFO: Test took 4675ms.
[15:26:39.682] <TB3>     INFO: scanning low vcal = 190
[15:26:40.108] <TB3>     INFO: Expecting 41600 events.
[15:26:44.369] <TB3>     INFO: 41600 events read in total (3546ms).
[15:26:44.370] <TB3>     INFO: Test took 4688ms.
[15:26:44.373] <TB3>     INFO: scanning low vcal = 200
[15:26:44.795] <TB3>     INFO: Expecting 41600 events.
[15:26:49.060] <TB3>     INFO: 41600 events read in total (3550ms).
[15:26:49.061] <TB3>     INFO: Test took 4688ms.
[15:26:49.064] <TB3>     INFO: scanning low vcal = 210
[15:26:49.486] <TB3>     INFO: Expecting 41600 events.
[15:26:53.749] <TB3>     INFO: 41600 events read in total (3548ms).
[15:26:53.749] <TB3>     INFO: Test took 4685ms.
[15:26:53.752] <TB3>     INFO: scanning low vcal = 220
[15:26:54.174] <TB3>     INFO: Expecting 41600 events.
[15:26:58.459] <TB3>     INFO: 41600 events read in total (3570ms).
[15:26:58.460] <TB3>     INFO: Test took 4708ms.
[15:26:58.463] <TB3>     INFO: scanning low vcal = 230
[15:26:58.889] <TB3>     INFO: Expecting 41600 events.
[15:27:03.134] <TB3>     INFO: 41600 events read in total (3530ms).
[15:27:03.135] <TB3>     INFO: Test took 4672ms.
[15:27:03.139] <TB3>     INFO: scanning low vcal = 240
[15:27:03.563] <TB3>     INFO: Expecting 41600 events.
[15:27:07.832] <TB3>     INFO: 41600 events read in total (3554ms).
[15:27:07.833] <TB3>     INFO: Test took 4694ms.
[15:27:07.836] <TB3>     INFO: scanning low vcal = 250
[15:27:08.257] <TB3>     INFO: Expecting 41600 events.
[15:27:12.534] <TB3>     INFO: 41600 events read in total (3562ms).
[15:27:12.534] <TB3>     INFO: Test took 4698ms.
[15:27:12.538] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:27:12.961] <TB3>     INFO: Expecting 41600 events.
[15:27:17.226] <TB3>     INFO: 41600 events read in total (3550ms).
[15:27:17.226] <TB3>     INFO: Test took 4688ms.
[15:27:17.229] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:27:17.653] <TB3>     INFO: Expecting 41600 events.
[15:27:21.940] <TB3>     INFO: 41600 events read in total (3572ms).
[15:27:21.941] <TB3>     INFO: Test took 4712ms.
[15:27:21.944] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:27:22.363] <TB3>     INFO: Expecting 41600 events.
[15:27:26.617] <TB3>     INFO: 41600 events read in total (3539ms).
[15:27:26.618] <TB3>     INFO: Test took 4674ms.
[15:27:26.621] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:27:27.043] <TB3>     INFO: Expecting 41600 events.
[15:27:31.295] <TB3>     INFO: 41600 events read in total (3537ms).
[15:27:31.295] <TB3>     INFO: Test took 4673ms.
[15:27:31.300] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:27:31.722] <TB3>     INFO: Expecting 41600 events.
[15:27:35.000] <TB3>     INFO: 41600 events read in total (3563ms).
[15:27:35.001] <TB3>     INFO: Test took 4701ms.
[15:27:36.546] <TB3>     INFO: PixTestGainPedestal::measure() done 
[15:27:36.549] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:27:36.549] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:27:36.550] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:27:36.550] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:27:36.550] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:27:36.550] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:27:36.550] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:27:36.551] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:27:36.551] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:27:36.551] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:27:36.551] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:27:36.551] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:27:36.552] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:27:36.552] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:27:36.552] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:27:36.552] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:28:15.381] <TB3>     INFO: PixTestGainPedestal::fit() done
[15:28:15.381] <TB3>     INFO: non-linearity mean:  0.958 0.952 0.956 0.958 0.957 0.948 0.966 0.956 0.962 0.961 0.960 0.967 0.961 0.956 0.956 0.955
[15:28:15.381] <TB3>     INFO: non-linearity RMS:   0.005 0.007 0.007 0.006 0.006 0.006 0.005 0.006 0.006 0.006 0.005 0.004 0.005 0.008 0.005 0.007
[15:28:15.381] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:28:15.404] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:28:15.426] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:28:15.448] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:28:15.470] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:28:15.493] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:28:15.515] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:28:15.537] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:28:15.559] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:28:15.582] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:28:15.604] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:28:15.626] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:28:15.649] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:28:15.671] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:28:15.693] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:28:15.715] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-49_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:28:15.738] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 179 seconds
[15:28:15.738] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:28:15.755] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:28:15.755] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:28:15.758] <TB3>     INFO: ######################################################################
[15:28:15.759] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:28:15.759] <TB3>     INFO: ######################################################################
[15:28:15.761] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:28:15.771] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:28:15.771] <TB3>     INFO:     run 1 of 1
[15:28:15.771] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:28:16.114] <TB3>     INFO: Expecting 3120000 events.
[15:29:06.538] <TB3>     INFO: 1275365 events read in total (49709ms).
[15:29:56.605] <TB3>     INFO: 2551410 events read in total (99776ms).
[15:30:19.029] <TB3>     INFO: 3120000 events read in total (122201ms).
[15:30:19.077] <TB3>     INFO: Test took 123307ms.
[15:30:19.156] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:30:19.296] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:30:20.769] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:30:22.161] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:30:23.566] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:30:24.935] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:30:26.447] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:30:27.806] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:30:29.350] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:30:30.716] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:30:32.166] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:30:33.570] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:30:34.988] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:30:36.483] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:30:37.969] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:30:39.370] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:30:40.886] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:30:42.309] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 388952064
[15:30:42.401] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:30:42.401] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.8343, RMS = 1.1821
[15:30:42.401] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:30:42.401] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:30:42.401] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.2962, RMS = 1.40887
[15:30:42.401] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[15:30:42.402] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:30:42.402] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.5536, RMS = 0.975765
[15:30:42.402] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:30:42.402] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:30:42.402] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.6635, RMS = 1.23007
[15:30:42.403] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:30:42.404] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:30:42.404] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.6191, RMS = 1.28681
[15:30:42.404] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:30:42.404] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:30:42.404] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.4222, RMS = 1.86294
[15:30:42.404] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:30:42.405] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:30:42.405] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.1637, RMS = 1.76713
[15:30:42.405] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[15:30:42.405] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:30:42.405] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.4163, RMS = 1.78615
[15:30:42.405] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[15:30:42.406] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:30:42.406] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.2086, RMS = 1.91764
[15:30:42.406] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[15:30:42.406] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:30:42.406] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.1378, RMS = 1.53212
[15:30:42.406] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[15:30:42.407] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:30:42.407] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.9405, RMS = 0.891101
[15:30:42.407] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:30:42.407] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:30:42.407] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.1148, RMS = 1.11209
[15:30:42.407] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:30:42.409] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:30:42.409] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.8038, RMS = 1.52308
[15:30:42.409] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[15:30:42.409] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:30:42.409] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.6447, RMS = 1.99794
[15:30:42.409] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[15:30:42.410] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:30:42.410] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.2506, RMS = 2.0685
[15:30:42.410] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:30:42.410] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:30:42.410] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.4759, RMS = 2.92767
[15:30:42.410] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:30:42.411] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:30:42.411] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.4829, RMS = 1.69126
[15:30:42.411] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[15:30:42.411] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:30:42.411] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.5303, RMS = 1.288
[15:30:42.411] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:30:42.412] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:30:42.413] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 65.5162, RMS = 2.52455
[15:30:42.413] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 79
[15:30:42.413] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:30:42.413] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 57.8852, RMS = 3.53341
[15:30:42.413] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 76
[15:30:42.414] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:30:42.414] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.7248, RMS = 1.11558
[15:30:42.414] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:30:42.414] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:30:42.414] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.175, RMS = 1.11357
[15:30:42.414] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:30:42.415] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:30:42.415] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.844, RMS = 2.54298
[15:30:42.415] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[15:30:42.415] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:30:42.415] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.048, RMS = 1.95418
[15:30:42.415] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[15:30:42.416] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:30:42.416] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.895, RMS = 1.45358
[15:30:42.416] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[15:30:42.416] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:30:42.416] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.2564, RMS = 1.39143
[15:30:42.416] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[15:30:42.418] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:30:42.418] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.0076, RMS = 1.42512
[15:30:42.418] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:30:42.418] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:30:42.418] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.4433, RMS = 2.18625
[15:30:42.418] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[15:30:42.419] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:30:42.419] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.9547, RMS = 1.98321
[15:30:42.419] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[15:30:42.419] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:30:42.419] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.9261, RMS = 1.2435
[15:30:42.419] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:30:42.420] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:30:42.420] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.8305, RMS = 1.06784
[15:30:42.420] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:30:42.420] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:30:42.420] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.0221, RMS = 0.853039
[15:30:42.420] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:30:42.423] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 146 seconds
[15:30:42.423] <TB3>     INFO: number of dead bumps (per ROC):     2    2    0    0    1    0    0    0    1    0    0    0    0    0    0    0
[15:30:42.423] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:30:42.521] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:30:42.521] <TB3>     INFO: enter test to run
[15:30:42.522] <TB3>     INFO:   test:  no parameter change
[15:30:42.522] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 381mA
[15:30:42.523] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 466.3mA
[15:30:42.523] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.8 C
[15:30:42.523] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:30:43.052] <TB3>    QUIET: Connection to board 24 closed.
[15:30:43.063] <TB3>     INFO: pXar: this is the end, my friend
[15:30:43.063] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
