/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Thu Feb 12 15:15:51 2015
 *                 Full Compile MD5 Checksum  ca339b82db08da0250a17ca09932699d
 *                     (minus title and desc)
 *                 MD5 Checksum               502556bfbdc2f4341f93db8b4326b3ab
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15653
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_AUD_FMM_BF_CTRL_H__
#define BCHP_AUD_FMM_BF_CTRL_H__

/***************************************************************************
 *AUD_FMM_BF_CTRL - Audio BF Control
 ***************************************************************************/
#define BCHP_AUD_FMM_BF_CTRL_MISC_CONFIG         0x00ca01b0 /* [RW] BF Misc Configuration */
#define BCHP_AUD_FMM_BF_CTRL_BLOCKCNT_RESET_PERIOD 0x00ca01b4 /* [RW] Block Counter reset period */
#define BCHP_AUD_FMM_BF_CTRL_FIFO_RW_ADDR_SEL    0x00ca01b8 /* [RW] SRC/DST FIFO Read/Write Address Select */
#define BCHP_AUD_FMM_BF_CTRL_FIFO_RW_ADDR        0x00ca01bc /* [RO] SRC/DST FIFO Read/Write Address Status */
#define BCHP_AUD_FMM_BF_CTRL_FIFO_FLOWON_STAT    0x00ca01c0 /* [RO] Source FIFO Flow-on Status */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT 0x00ca0214 /* [RO] Repeat or Drop Read Counter to zero */
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_RD_REPEATORDROP_STAT 0x00ca0218 /* [RO] Source FIFO Read Repeat or Drop Read Status */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_BEGIN 0x00ca021c /* [RO] Source Channel Group Begin Status */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_ENABLE 0x00ca0220 /* [RO] Source Channel Group Enable Status */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_FLOWON 0x00ca0224 /* [RO] Source Channel Group Flowon Status */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_SYNC_DIS 0x00ca0228 /* [RW] Source Channel Group Sync Disable */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_DMA_ON 0x00ca022c /* [RO] Source Channel Group DMA On Status */
#define BCHP_AUD_FMM_BF_CTRL_DMA_READ_REQUEST    0x00ca0230 /* [RO] DMA Read Request Status */
#define BCHP_AUD_FMM_BF_CTRL_DMA_WRITE_REQUEST   0x00ca0234 /* [RO] DMA Write Request Status */
#define BCHP_AUD_FMM_BF_CTRL_DMA_STATUS          0x00ca0238 /* [RO] DMA Status */
#define BCHP_AUD_FMM_BF_CTRL_FREE_MARK_TRIG_STATE 0x00ca023c /* [RO] Free Mark Interrupt Trigger State */
#define BCHP_AUD_FMM_BF_CTRL_FULL_MARK_TRIG_STATE 0x00ca0240 /* [RO] Full Mark Interrupt Trigger State */
#define BCHP_AUD_FMM_BF_CTRL_REARM_FREE_MARK     0x00ca0244 /* [WO] Re-Arm Free Mark Interrupt */
#define BCHP_AUD_FMM_BF_CTRL_REARM_FULL_MARK     0x00ca0248 /* [WO] Re-Arm Free Mark Interrupt */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CLIENTPAIR_FLAGS 0x00ca024c /* [RO] Source Channel DMA Client Pair Error Flags */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CLIENTPAIR_FLAGS 0x00ca0250 /* [RO] Destination Channel DMA Client Pair Error Flags */
#define BCHP_AUD_FMM_BF_CTRL_CLIENTPAIR_STATUS   0x00ca0254 /* [RO] DMA Client Pair Error Status */
#define BCHP_AUD_FMM_BF_CTRL_CLIENTPAIR_REARM    0x00ca0258 /* [WO] DMA Client Pair Re-Arm */
#define BCHP_AUD_FMM_BF_CTRL_SCB_BRIDGE_STATUS   0x00ca025c /* [RO] SCB Bridge Status */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_RDADDR 0x00ca0800 /* [RW] Source Channel Ring Buffer 0 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_WRADDR 0x00ca0804 /* [RW] Source Channel Ring Buffer 0 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_BASEADDR 0x00ca0808 /* [RW] Source Channel Ring Buffer 0 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_ENDADDR 0x00ca080c /* [RW] Source Channel Ring Buffer 0 End Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_FREE_MARK 0x00ca0810 /* [RW] Source Channel Ring Buffer 0 Water Mark for Number of Free Bytes */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_START_WRPOINT 0x00ca0814 /* [RW] Source Channel Ring Buffer 0 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_RDADDR 0x00ca0818 /* [RW] Source Channel Ring Buffer 1 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_WRADDR 0x00ca081c /* [RW] Source Channel Ring Buffer 1 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_BASEADDR 0x00ca0820 /* [RW] Source Channel Ring Buffer 1 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_ENDADDR 0x00ca0824 /* [RW] Source Channel Ring Buffer 1 End Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_FREE_MARK 0x00ca0828 /* [RW] Source Channel Ring Buffer 1 Water Mark for Number of Free Bytes */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_START_WRPOINT 0x00ca082c /* [RW] Source Channel Ring Buffer 1 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_RDADDR 0x00ca0830 /* [RW] Source Channel Ring Buffer 2 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_WRADDR 0x00ca0834 /* [RW] Source Channel Ring Buffer 2 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_BASEADDR 0x00ca0838 /* [RW] Source Channel Ring Buffer 2 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_ENDADDR 0x00ca083c /* [RW] Source Channel Ring Buffer 2 End Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_FREE_MARK 0x00ca0840 /* [RW] Source Channel Ring Buffer 2 Water Mark for Number of Free Bytes */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_START_WRPOINT 0x00ca0844 /* [RW] Source Channel Ring Buffer 2 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_RDADDR 0x00ca0848 /* [RW] Source Channel Ring Buffer 3 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_WRADDR 0x00ca084c /* [RW] Source Channel Ring Buffer 3 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_BASEADDR 0x00ca0850 /* [RW] Source Channel Ring Buffer 3 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_ENDADDR 0x00ca0854 /* [RW] Source Channel Ring Buffer 3 End Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_FREE_MARK 0x00ca0858 /* [RW] Source Channel Ring Buffer 3 Water Mark for Number of Free Bytes */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_START_WRPOINT 0x00ca085c /* [RW] Source Channel Ring Buffer 3 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_RDADDR 0x00ca0860 /* [RW] Source Channel Ring Buffer 4 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_WRADDR 0x00ca0864 /* [RW] Source Channel Ring Buffer 4 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_BASEADDR 0x00ca0868 /* [RW] Source Channel Ring Buffer 4 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_ENDADDR 0x00ca086c /* [RW] Source Channel Ring Buffer 4 End Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_FREE_MARK 0x00ca0870 /* [RW] Source Channel Ring Buffer 4 Water Mark for Number of Free Bytes */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_START_WRPOINT 0x00ca0874 /* [RW] Source Channel Ring Buffer 4 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_RDADDR 0x00ca0878 /* [RW] Source Channel Ring Buffer 5 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_WRADDR 0x00ca087c /* [RW] Source Channel Ring Buffer 5 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_BASEADDR 0x00ca0880 /* [RW] Source Channel Ring Buffer 5 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_ENDADDR 0x00ca0884 /* [RW] Source Channel Ring Buffer 5 End Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_FREE_MARK 0x00ca0888 /* [RW] Source Channel Ring Buffer 5 Water Mark for Number of Free Bytes */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_START_WRPOINT 0x00ca088c /* [RW] Source Channel Ring Buffer 5 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_RDADDR 0x00ca0890 /* [RW] Source Channel Ring Buffer 6 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_WRADDR 0x00ca0894 /* [RW] Source Channel Ring Buffer 6 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_BASEADDR 0x00ca0898 /* [RW] Source Channel Ring Buffer 6 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_ENDADDR 0x00ca089c /* [RW] Source Channel Ring Buffer 6 End Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_FREE_MARK 0x00ca08a0 /* [RW] Source Channel Ring Buffer 6 Water Mark for Number of Free Bytes */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_START_WRPOINT 0x00ca08a4 /* [RW] Source Channel Ring Buffer 6 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_RDADDR 0x00ca08a8 /* [RW] Source Channel Ring Buffer 7 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_WRADDR 0x00ca08ac /* [RW] Source Channel Ring Buffer 7 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_BASEADDR 0x00ca08b0 /* [RW] Source Channel Ring Buffer 7 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_ENDADDR 0x00ca08b4 /* [RW] Source Channel Ring Buffer 7 End Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_FREE_MARK 0x00ca08b8 /* [RW] Source Channel Ring Buffer 7 Water Mark for Number of Free Bytes */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_START_WRPOINT 0x00ca08bc /* [RW] Source Channel Ring Buffer 7 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_RDADDR 0x00ca08c0 /* [RW] Source Channel Ring Buffer 8 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_WRADDR 0x00ca08c4 /* [RW] Source Channel Ring Buffer 8 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_BASEADDR 0x00ca08c8 /* [RW] Source Channel Ring Buffer 8 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_ENDADDR 0x00ca08cc /* [RW] Source Channel Ring Buffer 8 End Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_FREE_MARK 0x00ca08d0 /* [RW] Source Channel Ring Buffer 8 Water Mark for Number of Free Bytes */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_START_WRPOINT 0x00ca08d4 /* [RW] Source Channel Ring Buffer 8 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_RDADDR 0x00ca08d8 /* [RW] Source Channel Ring Buffer 9 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_WRADDR 0x00ca08dc /* [RW] Source Channel Ring Buffer 9 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_BASEADDR 0x00ca08e0 /* [RW] Source Channel Ring Buffer 9 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_ENDADDR 0x00ca08e4 /* [RW] Source Channel Ring Buffer 9 End Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_FREE_MARK 0x00ca08e8 /* [RW] Source Channel Ring Buffer 9 Water Mark for Number of Free Bytes */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_START_WRPOINT 0x00ca08ec /* [RW] Source Channel Ring Buffer 9 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_RDADDR 0x00ca08f0 /* [RW] Source Channel Ring Buffer 10 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_WRADDR 0x00ca08f4 /* [RW] Source Channel Ring Buffer 10 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_BASEADDR 0x00ca08f8 /* [RW] Source Channel Ring Buffer 10 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_ENDADDR 0x00ca08fc /* [RW] Source Channel Ring Buffer 10 End Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_FREE_MARK 0x00ca0900 /* [RW] Source Channel Ring Buffer 10 Water Mark for Number of Free Bytes */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_START_WRPOINT 0x00ca0904 /* [RW] Source Channel Ring Buffer 10 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_RDADDR 0x00ca0908 /* [RW] Source Channel Ring Buffer 11 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_WRADDR 0x00ca090c /* [RW] Source Channel Ring Buffer 11 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_BASEADDR 0x00ca0910 /* [RW] Source Channel Ring Buffer 11 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_ENDADDR 0x00ca0914 /* [RW] Source Channel Ring Buffer 11 End Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_FREE_MARK 0x00ca0918 /* [RW] Source Channel Ring Buffer 11 Water Mark for Number of Free Bytes */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_START_WRPOINT 0x00ca091c /* [RW] Source Channel Ring Buffer 11 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_RDADDR 0x00ca0920 /* [RW] Source Channel Ring Buffer 12 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_WRADDR 0x00ca0924 /* [RW] Source Channel Ring Buffer 12 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_BASEADDR 0x00ca0928 /* [RW] Source Channel Ring Buffer 12 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_ENDADDR 0x00ca092c /* [RW] Source Channel Ring Buffer 12 End Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_FREE_MARK 0x00ca0930 /* [RW] Source Channel Ring Buffer 12 Water Mark for Number of Free Bytes */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_START_WRPOINT 0x00ca0934 /* [RW] Source Channel Ring Buffer 12 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_RDADDR 0x00ca0938 /* [RW] Source Channel Ring Buffer 13 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_WRADDR 0x00ca093c /* [RW] Source Channel Ring Buffer 13 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_BASEADDR 0x00ca0940 /* [RW] Source Channel Ring Buffer 13 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_ENDADDR 0x00ca0944 /* [RW] Source Channel Ring Buffer 13 End Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_FREE_MARK 0x00ca0948 /* [RW] Source Channel Ring Buffer 13 Water Mark for Number of Free Bytes */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_START_WRPOINT 0x00ca094c /* [RW] Source Channel Ring Buffer 13 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_RDADDR 0x00ca0950 /* [RW] Source Channel Ring Buffer 14 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_WRADDR 0x00ca0954 /* [RW] Source Channel Ring Buffer 14 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_BASEADDR 0x00ca0958 /* [RW] Source Channel Ring Buffer 14 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_ENDADDR 0x00ca095c /* [RW] Source Channel Ring Buffer 14 End Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_FREE_MARK 0x00ca0960 /* [RW] Source Channel Ring Buffer 14 Water Mark for Number of Free Bytes */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_START_WRPOINT 0x00ca0964 /* [RW] Source Channel Ring Buffer 14 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_RDADDR 0x00ca0968 /* [RW] Source Channel Ring Buffer 15 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_WRADDR 0x00ca096c /* [RW] Source Channel Ring Buffer 15 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_BASEADDR 0x00ca0970 /* [RW] Source Channel Ring Buffer 15 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_ENDADDR 0x00ca0974 /* [RW] Source Channel Ring Buffer 15 End Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_FREE_MARK 0x00ca0978 /* [RW] Source Channel Ring Buffer 15 Water Mark for Number of Free Bytes */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_START_WRPOINT 0x00ca097c /* [RW] Source Channel Ring Buffer 15 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_RDADDR 0x00ca0980 /* [RW] Source Channel Ring Buffer 16 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_WRADDR 0x00ca0984 /* [RW] Source Channel Ring Buffer 16 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_BASEADDR 0x00ca0988 /* [RW] Source Channel Ring Buffer 16 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_ENDADDR 0x00ca098c /* [RW] Source Channel Ring Buffer 16 End Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_FREE_MARK 0x00ca0990 /* [RW] Source Channel Ring Buffer 16 Water Mark for Number of Free Bytes */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_START_WRPOINT 0x00ca0994 /* [RW] Source Channel Ring Buffer 16 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_RDADDR 0x00ca0998 /* [RW] Source Channel Ring Buffer 17 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_WRADDR 0x00ca099c /* [RW] Source Channel Ring Buffer 17 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_BASEADDR 0x00ca09a0 /* [RW] Source Channel Ring Buffer 17 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_ENDADDR 0x00ca09a4 /* [RW] Source Channel Ring Buffer 17 End Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_FREE_MARK 0x00ca09a8 /* [RW] Source Channel Ring Buffer 17 Water Mark for Number of Free Bytes */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_START_WRPOINT 0x00ca09ac /* [RW] Source Channel Ring Buffer 17 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_RDADDR 0x00ca09b0 /* [RW] Source Channel Ring Buffer 18 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_WRADDR 0x00ca09b4 /* [RW] Source Channel Ring Buffer 18 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_BASEADDR 0x00ca09b8 /* [RW] Source Channel Ring Buffer 18 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_ENDADDR 0x00ca09bc /* [RW] Source Channel Ring Buffer 18 End Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_FREE_MARK 0x00ca09c0 /* [RW] Source Channel Ring Buffer 18 Water Mark for Number of Free Bytes */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_START_WRPOINT 0x00ca09c4 /* [RW] Source Channel Ring Buffer 18 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_RDADDR 0x00ca09c8 /* [RW] Source Channel Ring Buffer 19 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_WRADDR 0x00ca09cc /* [RW] Source Channel Ring Buffer 19 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_BASEADDR 0x00ca09d0 /* [RW] Source Channel Ring Buffer 19 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_ENDADDR 0x00ca09d4 /* [RW] Source Channel Ring Buffer 19 End Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_FREE_MARK 0x00ca09d8 /* [RW] Source Channel Ring Buffer 19 Water Mark for Number of Free Bytes */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_START_WRPOINT 0x00ca09dc /* [RW] Source Channel Ring Buffer 19 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_RDADDR 0x00ca09e0 /* [RW] Source Channel Ring Buffer 20 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_WRADDR 0x00ca09e4 /* [RW] Source Channel Ring Buffer 20 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_BASEADDR 0x00ca09e8 /* [RW] Source Channel Ring Buffer 20 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_ENDADDR 0x00ca09ec /* [RW] Source Channel Ring Buffer 20 End Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_FREE_MARK 0x00ca09f0 /* [RW] Source Channel Ring Buffer 20 Water Mark for Number of Free Bytes */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_START_WRPOINT 0x00ca09f4 /* [RW] Source Channel Ring Buffer 20 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_RDADDR 0x00ca09f8 /* [RW] Source Channel Ring Buffer 21 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_WRADDR 0x00ca09fc /* [RW] Source Channel Ring Buffer 21 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_BASEADDR 0x00ca0a00 /* [RW] Source Channel Ring Buffer 21 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_ENDADDR 0x00ca0a04 /* [RW] Source Channel Ring Buffer 21 End Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_FREE_MARK 0x00ca0a08 /* [RW] Source Channel Ring Buffer 21 Water Mark for Number of Free Bytes */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_START_WRPOINT 0x00ca0a0c /* [RW] Source Channel Ring Buffer 21 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_RDADDR 0x00ca0a10 /* [RW] Source Channel Ring Buffer 22 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_WRADDR 0x00ca0a14 /* [RW] Source Channel Ring Buffer 22 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_BASEADDR 0x00ca0a18 /* [RW] Source Channel Ring Buffer 22 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_ENDADDR 0x00ca0a1c /* [RW] Source Channel Ring Buffer 22 End Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_FREE_MARK 0x00ca0a20 /* [RW] Source Channel Ring Buffer 22 Water Mark for Number of Free Bytes */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_START_WRPOINT 0x00ca0a24 /* [RW] Source Channel Ring Buffer 22 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_RDADDR 0x00ca0a28 /* [RW] Source Channel Ring Buffer 23 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_WRADDR 0x00ca0a2c /* [RW] Source Channel Ring Buffer 23 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_BASEADDR 0x00ca0a30 /* [RW] Source Channel Ring Buffer 23 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_ENDADDR 0x00ca0a34 /* [RW] Source Channel Ring Buffer 23 End Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_FREE_MARK 0x00ca0a38 /* [RW] Source Channel Ring Buffer 23 Water Mark for Number of Free Bytes */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_START_WRPOINT 0x00ca0a3c /* [RW] Source Channel Ring Buffer 23 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_RDADDR 0x00ca0a40 /* [RW] Source Channel Ring Buffer 24 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_WRADDR 0x00ca0a44 /* [RW] Source Channel Ring Buffer 24 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_BASEADDR 0x00ca0a48 /* [RW] Source Channel Ring Buffer 24 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_ENDADDR 0x00ca0a4c /* [RW] Source Channel Ring Buffer 24 End Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_FREE_MARK 0x00ca0a50 /* [RW] Source Channel Ring Buffer 24 Water Mark for Number of Free Bytes */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_START_WRPOINT 0x00ca0a54 /* [RW] Source Channel Ring Buffer 24 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_RDADDR 0x00ca0a58 /* [RW] Source Channel Ring Buffer 25 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_WRADDR 0x00ca0a5c /* [RW] Source Channel Ring Buffer 25 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_BASEADDR 0x00ca0a60 /* [RW] Source Channel Ring Buffer 25 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_ENDADDR 0x00ca0a64 /* [RW] Source Channel Ring Buffer 25 End Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_FREE_MARK 0x00ca0a68 /* [RW] Source Channel Ring Buffer 25 Water Mark for Number of Free Bytes */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_START_WRPOINT 0x00ca0a6c /* [RW] Source Channel Ring Buffer 25 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_RDADDR 0x00ca0a70 /* [RW] Source Channel Ring Buffer 26 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_WRADDR 0x00ca0a74 /* [RW] Source Channel Ring Buffer 26 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_BASEADDR 0x00ca0a78 /* [RW] Source Channel Ring Buffer 26 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_ENDADDR 0x00ca0a7c /* [RW] Source Channel Ring Buffer 26 End Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_FREE_MARK 0x00ca0a80 /* [RW] Source Channel Ring Buffer 26 Water Mark for Number of Free Bytes */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_START_WRPOINT 0x00ca0a84 /* [RW] Source Channel Ring Buffer 26 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_RDADDR 0x00ca0a88 /* [RW] Source Channel Ring Buffer 27 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_WRADDR 0x00ca0a8c /* [RW] Source Channel Ring Buffer 27 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_BASEADDR 0x00ca0a90 /* [RW] Source Channel Ring Buffer 27 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_ENDADDR 0x00ca0a94 /* [RW] Source Channel Ring Buffer 27 End Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_FREE_MARK 0x00ca0a98 /* [RW] Source Channel Ring Buffer 27 Water Mark for Number of Free Bytes */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_START_WRPOINT 0x00ca0a9c /* [RW] Source Channel Ring Buffer 27 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_RDADDR 0x00ca0aa0 /* [RW] Source Channel Ring Buffer 28 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_WRADDR 0x00ca0aa4 /* [RW] Source Channel Ring Buffer 28 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_BASEADDR 0x00ca0aa8 /* [RW] Source Channel Ring Buffer 28 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_ENDADDR 0x00ca0aac /* [RW] Source Channel Ring Buffer 28 End Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_FREE_MARK 0x00ca0ab0 /* [RW] Source Channel Ring Buffer 28 Water Mark for Number of Free Bytes */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_START_WRPOINT 0x00ca0ab4 /* [RW] Source Channel Ring Buffer 28 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_RDADDR 0x00ca0ab8 /* [RW] Source Channel Ring Buffer 29 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_WRADDR 0x00ca0abc /* [RW] Source Channel Ring Buffer 29 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_BASEADDR 0x00ca0ac0 /* [RW] Source Channel Ring Buffer 29 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_ENDADDR 0x00ca0ac4 /* [RW] Source Channel Ring Buffer 29 End Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_FREE_MARK 0x00ca0ac8 /* [RW] Source Channel Ring Buffer 29 Water Mark for Number of Free Bytes */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_START_WRPOINT 0x00ca0acc /* [RW] Source Channel Ring Buffer 29 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_RDADDR 0x00ca0ad0 /* [RW] Dest Channel Ring Buffer 0 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_WRADDR 0x00ca0ad4 /* [RW] Dest Channel Ring Buffer 0 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_BASEADDR 0x00ca0ad8 /* [RW] Dest Channel Ring Buffer 0 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_ENDADDR 0x00ca0adc /* [RW] Dest Channel Ring Buffer 0 End Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_FULL_MARK 0x00ca0ae0 /* [RW] Dest Channel Ring Buffer 0 Water Mark for Number of Full Bytes */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_START_WRPOINT 0x00ca0ae4 /* [RW] Dest Channel Ring Buffer 0 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_RDADDR 0x00ca0ae8 /* [RW] Dest Channel Ring Buffer 1 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_WRADDR 0x00ca0aec /* [RW] Dest Channel Ring Buffer 1 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_BASEADDR 0x00ca0af0 /* [RW] Dest Channel Ring Buffer 1 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_ENDADDR 0x00ca0af4 /* [RW] Dest Channel Ring Buffer 1 End Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_FULL_MARK 0x00ca0af8 /* [RW] Dest Channel Ring Buffer 1 Water Mark for Number of Full Bytes */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_START_WRPOINT 0x00ca0afc /* [RW] Dest Channel Ring Buffer 1 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_RDADDR 0x00ca0b00 /* [RW] Dest Channel Ring Buffer 2 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_WRADDR 0x00ca0b04 /* [RW] Dest Channel Ring Buffer 2 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_BASEADDR 0x00ca0b08 /* [RW] Dest Channel Ring Buffer 2 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_ENDADDR 0x00ca0b0c /* [RW] Dest Channel Ring Buffer 2 End Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_FULL_MARK 0x00ca0b10 /* [RW] Dest Channel Ring Buffer 2 Water Mark for Number of Full Bytes */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_START_WRPOINT 0x00ca0b14 /* [RW] Dest Channel Ring Buffer 2 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_RDADDR 0x00ca0b18 /* [RW] Dest Channel Ring Buffer 3 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_WRADDR 0x00ca0b1c /* [RW] Dest Channel Ring Buffer 3 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_BASEADDR 0x00ca0b20 /* [RW] Dest Channel Ring Buffer 3 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_ENDADDR 0x00ca0b24 /* [RW] Dest Channel Ring Buffer 3 End Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_FULL_MARK 0x00ca0b28 /* [RW] Dest Channel Ring Buffer 3 Water Mark for Number of Full Bytes */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_START_WRPOINT 0x00ca0b2c /* [RW] Dest Channel Ring Buffer 3 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_RDADDR 0x00ca0b30 /* [RW] Dest Channel Ring Buffer 4 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_WRADDR 0x00ca0b34 /* [RW] Dest Channel Ring Buffer 4 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_BASEADDR 0x00ca0b38 /* [RW] Dest Channel Ring Buffer 4 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_ENDADDR 0x00ca0b3c /* [RW] Dest Channel Ring Buffer 4 End Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_FULL_MARK 0x00ca0b40 /* [RW] Dest Channel Ring Buffer 4 Water Mark for Number of Full Bytes */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_START_WRPOINT 0x00ca0b44 /* [RW] Dest Channel Ring Buffer 4 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_RDADDR 0x00ca0b48 /* [RW] Dest Channel Ring Buffer 5 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_WRADDR 0x00ca0b4c /* [RW] Dest Channel Ring Buffer 5 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_BASEADDR 0x00ca0b50 /* [RW] Dest Channel Ring Buffer 5 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_ENDADDR 0x00ca0b54 /* [RW] Dest Channel Ring Buffer 5 End Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_FULL_MARK 0x00ca0b58 /* [RW] Dest Channel Ring Buffer 5 Water Mark for Number of Full Bytes */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_START_WRPOINT 0x00ca0b5c /* [RW] Dest Channel Ring Buffer 5 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_RDADDR 0x00ca0b60 /* [RW] Dest Channel Ring Buffer 6 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_WRADDR 0x00ca0b64 /* [RW] Dest Channel Ring Buffer 6 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_BASEADDR 0x00ca0b68 /* [RW] Dest Channel Ring Buffer 6 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_ENDADDR 0x00ca0b6c /* [RW] Dest Channel Ring Buffer 6 End Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_FULL_MARK 0x00ca0b70 /* [RW] Dest Channel Ring Buffer 6 Water Mark for Number of Full Bytes */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_START_WRPOINT 0x00ca0b74 /* [RW] Dest Channel Ring Buffer 6 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_RDADDR 0x00ca0b78 /* [RW] Dest Channel Ring Buffer 7 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_WRADDR 0x00ca0b7c /* [RW] Dest Channel Ring Buffer 7 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_BASEADDR 0x00ca0b80 /* [RW] Dest Channel Ring Buffer 7 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_ENDADDR 0x00ca0b84 /* [RW] Dest Channel Ring Buffer 7 End Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_FULL_MARK 0x00ca0b88 /* [RW] Dest Channel Ring Buffer 7 Water Mark for Number of Full Bytes */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_START_WRPOINT 0x00ca0b8c /* [RW] Dest Channel Ring Buffer 7 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_RDADDR 0x00ca0b90 /* [RW] Dest Channel Ring Buffer 8 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_WRADDR 0x00ca0b94 /* [RW] Dest Channel Ring Buffer 8 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_BASEADDR 0x00ca0b98 /* [RW] Dest Channel Ring Buffer 8 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_ENDADDR 0x00ca0b9c /* [RW] Dest Channel Ring Buffer 8 End Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_FULL_MARK 0x00ca0ba0 /* [RW] Dest Channel Ring Buffer 8 Water Mark for Number of Full Bytes */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_START_WRPOINT 0x00ca0ba4 /* [RW] Dest Channel Ring Buffer 8 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_RDADDR 0x00ca0ba8 /* [RW] Dest Channel Ring Buffer 9 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_WRADDR 0x00ca0bac /* [RW] Dest Channel Ring Buffer 9 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_BASEADDR 0x00ca0bb0 /* [RW] Dest Channel Ring Buffer 9 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_ENDADDR 0x00ca0bb4 /* [RW] Dest Channel Ring Buffer 9 End Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_FULL_MARK 0x00ca0bb8 /* [RW] Dest Channel Ring Buffer 9 Water Mark for Number of Full Bytes */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_START_WRPOINT 0x00ca0bbc /* [RW] Dest Channel Ring Buffer 9 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_RDADDR 0x00ca0bc0 /* [RW] Dest Channel Ring Buffer 10 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_WRADDR 0x00ca0bc4 /* [RW] Dest Channel Ring Buffer 10 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_BASEADDR 0x00ca0bc8 /* [RW] Dest Channel Ring Buffer 10 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_ENDADDR 0x00ca0bcc /* [RW] Dest Channel Ring Buffer 10 End Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_FULL_MARK 0x00ca0bd0 /* [RW] Dest Channel Ring Buffer 10 Water Mark for Number of Full Bytes */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_START_WRPOINT 0x00ca0bd4 /* [RW] Dest Channel Ring Buffer 10 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_RDADDR 0x00ca0bd8 /* [RW] Dest Channel Ring Buffer 11 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_WRADDR 0x00ca0bdc /* [RW] Dest Channel Ring Buffer 11 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_BASEADDR 0x00ca0be0 /* [RW] Dest Channel Ring Buffer 11 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_ENDADDR 0x00ca0be4 /* [RW] Dest Channel Ring Buffer 11 End Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_FULL_MARK 0x00ca0be8 /* [RW] Dest Channel Ring Buffer 11 Water Mark for Number of Full Bytes */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_START_WRPOINT 0x00ca0bec /* [RW] Dest Channel Ring Buffer 11 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_FRMSTADDR 0x00ca0bf0 /* [RW] Source Channel Ring Buffer 0 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_MI_VALID 0x00ca0bf4 /* [RW] Source Channel Ring Buffer 0 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_FRMSTADDR 0x00ca0bf8 /* [RW] Source Channel Ring Buffer 1 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_MI_VALID 0x00ca0bfc /* [RW] Source Channel Ring Buffer 1 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_FRMSTADDR 0x00ca0c00 /* [RW] Source Channel Ring Buffer 2 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_MI_VALID 0x00ca0c04 /* [RW] Source Channel Ring Buffer 2 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_FRMSTADDR 0x00ca0c08 /* [RW] Source Channel Ring Buffer 3 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_MI_VALID 0x00ca0c0c /* [RW] Source Channel Ring Buffer 3 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_FRMSTADDR 0x00ca0c10 /* [RW] Source Channel Ring Buffer 4 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_MI_VALID 0x00ca0c14 /* [RW] Source Channel Ring Buffer 4 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_FRMSTADDR 0x00ca0c18 /* [RW] Source Channel Ring Buffer 5 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_MI_VALID 0x00ca0c1c /* [RW] Source Channel Ring Buffer 5 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_FRMSTADDR 0x00ca0c20 /* [RW] Source Channel Ring Buffer 6 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_MI_VALID 0x00ca0c24 /* [RW] Source Channel Ring Buffer 6 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_FRMSTADDR 0x00ca0c28 /* [RW] Source Channel Ring Buffer 7 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_MI_VALID 0x00ca0c2c /* [RW] Source Channel Ring Buffer 7 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_FRMSTADDR 0x00ca0c30 /* [RW] Source Channel Ring Buffer 8 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_MI_VALID 0x00ca0c34 /* [RW] Source Channel Ring Buffer 8 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_FRMSTADDR 0x00ca0c38 /* [RW] Source Channel Ring Buffer 9 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_MI_VALID 0x00ca0c3c /* [RW] Source Channel Ring Buffer 9 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_FRMSTADDR 0x00ca0c40 /* [RW] Source Channel Ring Buffer 10 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_MI_VALID 0x00ca0c44 /* [RW] Source Channel Ring Buffer 10 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_FRMSTADDR 0x00ca0c48 /* [RW] Source Channel Ring Buffer 11 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_MI_VALID 0x00ca0c4c /* [RW] Source Channel Ring Buffer 11 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_FRMSTADDR 0x00ca0c50 /* [RW] Source Channel Ring Buffer 12 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_MI_VALID 0x00ca0c54 /* [RW] Source Channel Ring Buffer 12 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_FRMSTADDR 0x00ca0c58 /* [RW] Source Channel Ring Buffer 13 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_MI_VALID 0x00ca0c5c /* [RW] Source Channel Ring Buffer 13 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_FRMSTADDR 0x00ca0c60 /* [RW] Source Channel Ring Buffer 14 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_MI_VALID 0x00ca0c64 /* [RW] Source Channel Ring Buffer 14 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_FRMSTADDR 0x00ca0c68 /* [RW] Source Channel Ring Buffer 15 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_MI_VALID 0x00ca0c6c /* [RW] Source Channel Ring Buffer 15 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_FRMSTADDR 0x00ca0c70 /* [RW] Source Channel Ring Buffer 16 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_MI_VALID 0x00ca0c74 /* [RW] Source Channel Ring Buffer 16 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_FRMSTADDR 0x00ca0c78 /* [RW] Source Channel Ring Buffer 17 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_MI_VALID 0x00ca0c7c /* [RW] Source Channel Ring Buffer 17 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_FRMSTADDR 0x00ca0c80 /* [RW] Source Channel Ring Buffer 18 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_MI_VALID 0x00ca0c84 /* [RW] Source Channel Ring Buffer 18 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_FRMSTADDR 0x00ca0c88 /* [RW] Source Channel Ring Buffer 19 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_MI_VALID 0x00ca0c8c /* [RW] Source Channel Ring Buffer 19 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_FRMSTADDR 0x00ca0c90 /* [RW] Source Channel Ring Buffer 20 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_MI_VALID 0x00ca0c94 /* [RW] Source Channel Ring Buffer 20 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_FRMSTADDR 0x00ca0c98 /* [RW] Source Channel Ring Buffer 21 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_MI_VALID 0x00ca0c9c /* [RW] Source Channel Ring Buffer 21 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_FRMSTADDR 0x00ca0ca0 /* [RW] Source Channel Ring Buffer 22 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_MI_VALID 0x00ca0ca4 /* [RW] Source Channel Ring Buffer 22 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_FRMSTADDR 0x00ca0ca8 /* [RW] Source Channel Ring Buffer 23 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_MI_VALID 0x00ca0cac /* [RW] Source Channel Ring Buffer 23 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_FRMSTADDR 0x00ca0cb0 /* [RW] Source Channel Ring Buffer 24 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_MI_VALID 0x00ca0cb4 /* [RW] Source Channel Ring Buffer 24 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_FRMSTADDR 0x00ca0cb8 /* [RW] Source Channel Ring Buffer 25 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_MI_VALID 0x00ca0cbc /* [RW] Source Channel Ring Buffer 25 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_FRMSTADDR 0x00ca0cc0 /* [RW] Source Channel Ring Buffer 26 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_MI_VALID 0x00ca0cc4 /* [RW] Source Channel Ring Buffer 26 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_FRMSTADDR 0x00ca0cc8 /* [RW] Source Channel Ring Buffer 27 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_MI_VALID 0x00ca0ccc /* [RW] Source Channel Ring Buffer 27 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_FRMSTADDR 0x00ca0cd0 /* [RW] Source Channel Ring Buffer 28 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_MI_VALID 0x00ca0cd4 /* [RW] Source Channel Ring Buffer 28 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_FRMSTADDR 0x00ca0cd8 /* [RW] Source Channel Ring Buffer 29 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_MI_VALID 0x00ca0cdc /* [RW] Source Channel Ring Buffer 29 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_FRMSTADDR 0x00ca0ce0 /* [RW] Dest Channel Ring Buffer 0 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_MI_VALID 0x00ca0ce4 /* [RW] Dest Channel Ring Buffer 0 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_FRMSTADDR 0x00ca0ce8 /* [RW] Dest Channel Ring Buffer 1 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_MI_VALID 0x00ca0cec /* [RW] Dest Channel Ring Buffer 1 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_FRMSTADDR 0x00ca0cf0 /* [RW] Dest Channel Ring Buffer 2 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_MI_VALID 0x00ca0cf4 /* [RW] Dest Channel Ring Buffer 2 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_FRMSTADDR 0x00ca0cf8 /* [RW] Dest Channel Ring Buffer 3 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_MI_VALID 0x00ca0cfc /* [RW] Dest Channel Ring Buffer 3 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_FRMSTADDR 0x00ca0d00 /* [RW] Dest Channel Ring Buffer 4 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_MI_VALID 0x00ca0d04 /* [RW] Dest Channel Ring Buffer 4 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_FRMSTADDR 0x00ca0d08 /* [RW] Dest Channel Ring Buffer 5 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_MI_VALID 0x00ca0d0c /* [RW] Dest Channel Ring Buffer 5 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_FRMSTADDR 0x00ca0d10 /* [RW] Dest Channel Ring Buffer 6 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_MI_VALID 0x00ca0d14 /* [RW] Dest Channel Ring Buffer 6 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_FRMSTADDR 0x00ca0d18 /* [RW] Dest Channel Ring Buffer 7 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_MI_VALID 0x00ca0d1c /* [RW] Dest Channel Ring Buffer 7 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_FRMSTADDR 0x00ca0d20 /* [RW] Dest Channel Ring Buffer 8 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_MI_VALID 0x00ca0d24 /* [RW] Dest Channel Ring Buffer 8 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_FRMSTADDR 0x00ca0d28 /* [RW] Dest Channel Ring Buffer 9 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_MI_VALID 0x00ca0d2c /* [RW] Dest Channel Ring Buffer 9 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_FRMSTADDR 0x00ca0d30 /* [RW] Dest Channel Ring Buffer 10 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_MI_VALID 0x00ca0d34 /* [RW] Dest Channel Ring Buffer 10 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_FRMSTADDR 0x00ca0d38 /* [RW] Dest Channel Ring Buffer 11 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_MI_VALID 0x00ca0d3c /* [RW] Dest Channel Ring Buffer 11 MI Valid */

/***************************************************************************
 *DESTCH_CFG%i - Destination Channel Configuration
 ***************************************************************************/
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_ARRAY_BASE                0x00ca0000
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_ARRAY_START               0
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_ARRAY_END                 5
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_ARRAY_ELEMENT_SIZE        32

/***************************************************************************
 *DESTCH_CFG%i - Destination Channel Configuration
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_CFGi :: PROCESS_SEQ_ID_VALID [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_PROCESS_SEQ_ID_VALID_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_PROCESS_SEQ_ID_VALID_SHIFT 31
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_PROCESS_SEQ_ID_VALID_DEFAULT 0x00000000

/* AUD_FMM_BF_CTRL :: DESTCH_CFGi :: BLOCKED_ACCESS_DISABLE [30:30] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_BLOCKED_ACCESS_DISABLE_MASK 0x40000000
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_BLOCKED_ACCESS_DISABLE_SHIFT 30
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_BLOCKED_ACCESS_DISABLE_DEFAULT 0x00000000

/* AUD_FMM_BF_CTRL :: DESTCH_CFGi :: PROCESS_ID_HIGH [29:29] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_PROCESS_ID_HIGH_MASK      0x20000000
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_PROCESS_ID_HIGH_SHIFT     29
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_PROCESS_ID_HIGH_DEFAULT   0x00000000

/* AUD_FMM_BF_CTRL :: DESTCH_CFGi :: DMA_BLOCK_CNT [28:26] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_DMA_BLOCK_CNT_MASK        0x1c000000
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_DMA_BLOCK_CNT_SHIFT       26
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_DMA_BLOCK_CNT_DEFAULT     0x00000000

/* AUD_FMM_BF_CTRL :: DESTCH_CFGi :: REVERSE_ENDIAN [25:25] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_REVERSE_ENDIAN_MASK       0x02000000
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_REVERSE_ENDIAN_SHIFT      25
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_REVERSE_ENDIAN_DEFAULT    0x00000000

/* AUD_FMM_BF_CTRL :: DESTCH_CFGi :: CAPTURE_MODE [24:24] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_CAPTURE_MODE_MASK         0x01000000
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_CAPTURE_MODE_SHIFT        24
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_CAPTURE_MODE_DEFAULT      0x00000000
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_CAPTURE_MODE_PCM          0
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_CAPTURE_MODE_Compressed   1

/* AUD_FMM_BF_CTRL :: DESTCH_CFGi :: reserved0 [23:22] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_reserved0_MASK            0x00c00000
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_reserved0_SHIFT           22

/* AUD_FMM_BF_CTRL :: DESTCH_CFGi :: FCI_CAP_ID [21:12] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_FCI_CAP_ID_MASK           0x003ff000
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_FCI_CAP_ID_SHIFT          12
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_FCI_CAP_ID_DEFAULT        0x00000000

/* AUD_FMM_BF_CTRL :: DESTCH_CFGi :: NOT_PAUSE_WHEN_FULL [11:11] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_NOT_PAUSE_WHEN_FULL_MASK  0x00000800
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_NOT_PAUSE_WHEN_FULL_SHIFT 11
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_NOT_PAUSE_WHEN_FULL_DEFAULT 0x00000000

/* AUD_FMM_BF_CTRL :: DESTCH_CFGi :: SOURCE_FIFO_ID [10:06] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_SOURCE_FIFO_ID_MASK       0x000007c0
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_SOURCE_FIFO_ID_SHIFT      6
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_SOURCE_FIFO_ID_DEFAULT    0x00000000

/* AUD_FMM_BF_CTRL :: DESTCH_CFGi :: INPUT_FRM_SOURCEFIFO [05:05] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_INPUT_FRM_SOURCEFIFO_MASK 0x00000020
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_INPUT_FRM_SOURCEFIFO_SHIFT 5
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_INPUT_FRM_SOURCEFIFO_DEFAULT 0x00000000

/* AUD_FMM_BF_CTRL :: DESTCH_CFGi :: CAPTURE_TO_SOURCEFIFO [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_CAPTURE_TO_SOURCEFIFO_MASK 0x00000010
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_CAPTURE_TO_SOURCEFIFO_SHIFT 4
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_CAPTURE_TO_SOURCEFIFO_DEFAULT 0x00000000

/* AUD_FMM_BF_CTRL :: DESTCH_CFGi :: PLAY_FROM_CAPTURE [03:03] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_PLAY_FROM_CAPTURE_MASK    0x00000008
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_PLAY_FROM_CAPTURE_SHIFT   3
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_PLAY_FROM_CAPTURE_DEFAULT 0x00000000

/* AUD_FMM_BF_CTRL :: DESTCH_CFGi :: DESTFIFO_SIZE_DOUBLE [02:02] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_DESTFIFO_SIZE_DOUBLE_MASK 0x00000004
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_DESTFIFO_SIZE_DOUBLE_SHIFT 2
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_DESTFIFO_SIZE_DOUBLE_DEFAULT 0x00000000

/* AUD_FMM_BF_CTRL :: DESTCH_CFGi :: BUFFER_PAIR_ENABLE [01:01] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_BUFFER_PAIR_ENABLE_MASK   0x00000002
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_BUFFER_PAIR_ENABLE_SHIFT  1
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_BUFFER_PAIR_ENABLE_DEFAULT 0x00000000

/* AUD_FMM_BF_CTRL :: DESTCH_CFGi :: CAPTURE_ENABLE [00:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_CAPTURE_ENABLE_MASK       0x00000001
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_CAPTURE_ENABLE_SHIFT      0
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_CAPTURE_ENABLE_DEFAULT    0x00000000


/***************************************************************************
 *DESTCH_BYTE_REORDER%i - Source Channel Byte Re-Order Configuration
 ***************************************************************************/
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_ARRAY_BASE       0x00ca0018
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_ARRAY_START      0
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_ARRAY_END        5
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *DESTCH_BYTE_REORDER%i - Source Channel Byte Re-Order Configuration
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_BYTE_REORDERi :: reserved0 [31:09] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_reserved0_MASK   0xfffffe00
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_reserved0_SHIFT  9

/* AUD_FMM_BF_CTRL :: DESTCH_BYTE_REORDERi :: BYTE_REORDER_ENABLE [08:08] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_BYTE_REORDER_ENABLE_MASK 0x00000100
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_BYTE_REORDER_ENABLE_SHIFT 8
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_BYTE_REORDER_ENABLE_DEFAULT 0x00000000

/* AUD_FMM_BF_CTRL :: DESTCH_BYTE_REORDERi :: BYTE_3_SEL [07:06] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_BYTE_3_SEL_MASK  0x000000c0
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_BYTE_3_SEL_SHIFT 6
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_BYTE_3_SEL_DEFAULT 0x00000003
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_BYTE_3_SEL_Byte_0 0
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_BYTE_3_SEL_Byte_1 1
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_BYTE_3_SEL_Byte_2 2
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_BYTE_3_SEL_Byte_3 3

/* AUD_FMM_BF_CTRL :: DESTCH_BYTE_REORDERi :: BYTE_2_SEL [05:04] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_BYTE_2_SEL_MASK  0x00000030
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_BYTE_2_SEL_SHIFT 4
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_BYTE_2_SEL_DEFAULT 0x00000002
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_BYTE_2_SEL_Byte_0 0
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_BYTE_2_SEL_Byte_1 1
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_BYTE_2_SEL_Byte_2 2
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_BYTE_2_SEL_Byte_3 3

/* AUD_FMM_BF_CTRL :: DESTCH_BYTE_REORDERi :: BYTE_1_SEL [03:02] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_BYTE_1_SEL_MASK  0x0000000c
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_BYTE_1_SEL_SHIFT 2
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_BYTE_1_SEL_DEFAULT 0x00000001
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_BYTE_1_SEL_Byte_0 0
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_BYTE_1_SEL_Byte_1 1
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_BYTE_1_SEL_Byte_2 2
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_BYTE_1_SEL_Byte_3 3

/* AUD_FMM_BF_CTRL :: DESTCH_BYTE_REORDERi :: BYTE_0_SEL [01:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_BYTE_0_SEL_MASK  0x00000003
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_BYTE_0_SEL_SHIFT 0
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_BYTE_0_SEL_DEFAULT 0x00000000
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_BYTE_0_SEL_Byte_0 0
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_BYTE_0_SEL_Byte_1 1
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_BYTE_0_SEL_Byte_2 2
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_BYTE_REORDERi_BYTE_0_SEL_Byte_3 3


/***************************************************************************
 *DESTCH_CTRL%i - Destination Channel Operation Control
 ***************************************************************************/
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CTRLi_ARRAY_BASE               0x00ca0030
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CTRLi_ARRAY_START              0
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CTRLi_ARRAY_END                5
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CTRLi_ARRAY_ELEMENT_SIZE       32

/***************************************************************************
 *DESTCH_CTRL%i - Destination Channel Operation Control
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_CTRLi :: reserved0 [31:01] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CTRLi_reserved0_MASK           0xfffffffe
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CTRLi_reserved0_SHIFT          1

/* AUD_FMM_BF_CTRL :: DESTCH_CTRLi :: CAPTURE_RUN [00:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CTRLi_CAPTURE_RUN_MASK         0x00000001
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CTRLi_CAPTURE_RUN_SHIFT        0
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CTRLi_CAPTURE_RUN_DEFAULT      0x00000000


/***************************************************************************
 *SOURCECH_CFG%i - Source Channel Configuration
 ***************************************************************************/
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_ARRAY_BASE              0x00ca0048
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_ARRAY_START             0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_ARRAY_END               14
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_ARRAY_ELEMENT_SIZE      32

/***************************************************************************
 *SOURCECH_CFG%i - Source Channel Configuration
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_CFGi :: PROCESS_SEQ_ID_VALID [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_PROCESS_SEQ_ID_VALID_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_PROCESS_SEQ_ID_VALID_SHIFT 31
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_PROCESS_SEQ_ID_VALID_DEFAULT 0x00000000

/* AUD_FMM_BF_CTRL :: SOURCECH_CFGi :: BLOCKED_ACCESS_DISABLE [30:30] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_BLOCKED_ACCESS_DISABLE_MASK 0x40000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_BLOCKED_ACCESS_DISABLE_SHIFT 30
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_BLOCKED_ACCESS_DISABLE_DEFAULT 0x00000000

/* AUD_FMM_BF_CTRL :: SOURCECH_CFGi :: PROCESS_ID_HIGH [29:29] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_PROCESS_ID_HIGH_MASK    0x20000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_PROCESS_ID_HIGH_SHIFT   29
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_PROCESS_ID_HIGH_DEFAULT 0x00000000

/* AUD_FMM_BF_CTRL :: SOURCECH_CFGi :: DMA_BLOCK_CNT [28:26] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_DMA_BLOCK_CNT_MASK      0x1c000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_DMA_BLOCK_CNT_SHIFT     26
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_DMA_BLOCK_CNT_DEFAULT   0x00000000

/* AUD_FMM_BF_CTRL :: SOURCECH_CFGi :: REVERSE_ENDIAN [25:25] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_REVERSE_ENDIAN_MASK     0x02000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_REVERSE_ENDIAN_SHIFT    25
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_REVERSE_ENDIAN_DEFAULT  0x00000000

/* AUD_FMM_BF_CTRL :: SOURCECH_CFGi :: BIT_RESOLUTION [24:20] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_BIT_RESOLUTION_MASK     0x01f00000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_BIT_RESOLUTION_SHIFT    20
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_BIT_RESOLUTION_DEFAULT  0x00000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_BIT_RESOLUTION_Bitwidth32 0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_BIT_RESOLUTION_Bitwidth16 16
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_BIT_RESOLUTION_Bitwidth8 8

/* AUD_FMM_BF_CTRL :: SOURCECH_CFGi :: SHARED_SBUF_ID [19:15] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_SHARED_SBUF_ID_MASK     0x000f8000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_SHARED_SBUF_ID_SHIFT    15
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_SHARED_SBUF_ID_DEFAULT  0x00000000

/* AUD_FMM_BF_CTRL :: SOURCECH_CFGi :: SHARE_SBUF [14:14] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_SHARE_SBUF_MASK         0x00004000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_SHARE_SBUF_SHIFT        14
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_SHARE_SBUF_DEFAULT      0x00000000

/* AUD_FMM_BF_CTRL :: SOURCECH_CFGi :: SFIFO_START_HALFFULL [13:13] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_SFIFO_START_HALFFULL_MASK 0x00002000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_SFIFO_START_HALFFULL_SHIFT 13
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_SFIFO_START_HALFFULL_DEFAULT 0x00000001

/* AUD_FMM_BF_CTRL :: SOURCECH_CFGi :: DMA_READ_DISABLE [12:12] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_DMA_READ_DISABLE_MASK   0x00001000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_DMA_READ_DISABLE_SHIFT  12
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_DMA_READ_DISABLE_DEFAULT 0x00000000

/* AUD_FMM_BF_CTRL :: SOURCECH_CFGi :: SAMPLE_REPEAT_ENABLE [11:11] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_SAMPLE_REPEAT_ENABLE_MASK 0x00000800
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_SAMPLE_REPEAT_ENABLE_SHIFT 11
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_SAMPLE_REPEAT_ENABLE_DEFAULT 0x00000001

/* AUD_FMM_BF_CTRL :: SOURCECH_CFGi :: NOT_PAUSE_WHEN_EMPTY [10:10] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_NOT_PAUSE_WHEN_EMPTY_MASK 0x00000400
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_NOT_PAUSE_WHEN_EMPTY_SHIFT 10
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_NOT_PAUSE_WHEN_EMPTY_DEFAULT 0x00000000

/* AUD_FMM_BF_CTRL :: SOURCECH_CFGi :: START_SELECTION [09:09] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_START_SELECTION_MASK    0x00000200
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_START_SELECTION_SHIFT   9
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_START_SELECTION_DEFAULT 0x00000000

/* AUD_FMM_BF_CTRL :: SOURCECH_CFGi :: reserved0 [08:07] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_reserved0_MASK          0x00000180
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_reserved0_SHIFT         7

/* AUD_FMM_BF_CTRL :: SOURCECH_CFGi :: RETAIN_FCI_TAG [06:06] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_RETAIN_FCI_TAG_MASK     0x00000040
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_RETAIN_FCI_TAG_SHIFT    6
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_RETAIN_FCI_TAG_DEFAULT  0x00000000

/* AUD_FMM_BF_CTRL :: SOURCECH_CFGi :: SOURCEFIFO_SIZE_DOUBLE [05:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_SOURCEFIFO_SIZE_DOUBLE_MASK 0x00000020
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_SOURCEFIFO_SIZE_DOUBLE_SHIFT 5
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_SOURCEFIFO_SIZE_DOUBLE_DEFAULT 0x00000000

/* AUD_FMM_BF_CTRL :: SOURCECH_CFGi :: LR_DATA_CTRL [04:03] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_LR_DATA_CTRL_MASK       0x00000018
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_LR_DATA_CTRL_SHIFT      3
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_LR_DATA_CTRL_DEFAULT    0x00000000

/* AUD_FMM_BF_CTRL :: SOURCECH_CFGi :: SAMPLE_CH_MODE [02:02] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_SAMPLE_CH_MODE_MASK     0x00000004
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_SAMPLE_CH_MODE_SHIFT    2
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_SAMPLE_CH_MODE_DEFAULT  0x00000000

/* AUD_FMM_BF_CTRL :: SOURCECH_CFGi :: BUFFER_PAIR_ENABLE [01:01] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_BUFFER_PAIR_ENABLE_MASK 0x00000002
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_BUFFER_PAIR_ENABLE_SHIFT 1
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_BUFFER_PAIR_ENABLE_DEFAULT 0x00000000

/* AUD_FMM_BF_CTRL :: SOURCECH_CFGi :: SOURCEFIFO_ENABLE [00:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_SOURCEFIFO_ENABLE_MASK  0x00000001
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_SOURCEFIFO_ENABLE_SHIFT 0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_SOURCEFIFO_ENABLE_DEFAULT 0x00000000


/***************************************************************************
 *SOURCECH_BYTE_REORDER%i - Source Channel Byte Re-Order Configuration
 ***************************************************************************/
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_ARRAY_BASE     0x00ca0084
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_ARRAY_START    0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_ARRAY_END      14
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *SOURCECH_BYTE_REORDER%i - Source Channel Byte Re-Order Configuration
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_BYTE_REORDERi :: reserved0 [31:09] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_reserved0_MASK 0xfffffe00
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_reserved0_SHIFT 9

/* AUD_FMM_BF_CTRL :: SOURCECH_BYTE_REORDERi :: BYTE_REORDER_ENABLE [08:08] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_BYTE_REORDER_ENABLE_MASK 0x00000100
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_BYTE_REORDER_ENABLE_SHIFT 8
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_BYTE_REORDER_ENABLE_DEFAULT 0x00000000

/* AUD_FMM_BF_CTRL :: SOURCECH_BYTE_REORDERi :: BYTE_3_SEL [07:06] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_BYTE_3_SEL_MASK 0x000000c0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_BYTE_3_SEL_SHIFT 6
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_BYTE_3_SEL_DEFAULT 0x00000003
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_BYTE_3_SEL_Byte_0 0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_BYTE_3_SEL_Byte_1 1
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_BYTE_3_SEL_Byte_2 2
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_BYTE_3_SEL_Byte_3 3

/* AUD_FMM_BF_CTRL :: SOURCECH_BYTE_REORDERi :: BYTE_2_SEL [05:04] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_BYTE_2_SEL_MASK 0x00000030
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_BYTE_2_SEL_SHIFT 4
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_BYTE_2_SEL_DEFAULT 0x00000002
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_BYTE_2_SEL_Byte_0 0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_BYTE_2_SEL_Byte_1 1
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_BYTE_2_SEL_Byte_2 2
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_BYTE_2_SEL_Byte_3 3

/* AUD_FMM_BF_CTRL :: SOURCECH_BYTE_REORDERi :: BYTE_1_SEL [03:02] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_BYTE_1_SEL_MASK 0x0000000c
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_BYTE_1_SEL_SHIFT 2
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_BYTE_1_SEL_DEFAULT 0x00000001
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_BYTE_1_SEL_Byte_0 0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_BYTE_1_SEL_Byte_1 1
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_BYTE_1_SEL_Byte_2 2
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_BYTE_1_SEL_Byte_3 3

/* AUD_FMM_BF_CTRL :: SOURCECH_BYTE_REORDERi :: BYTE_0_SEL [01:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_BYTE_0_SEL_MASK 0x00000003
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_BYTE_0_SEL_SHIFT 0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_BYTE_0_SEL_DEFAULT 0x00000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_BYTE_0_SEL_Byte_0 0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_BYTE_0_SEL_Byte_1 1
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_BYTE_0_SEL_Byte_2 2
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_BYTE_REORDERi_BYTE_0_SEL_Byte_3 3


/***************************************************************************
 *SOURCECH_CTRL%i - Source Channel Operation Control
 ***************************************************************************/
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CTRLi_ARRAY_BASE             0x00ca00c0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CTRLi_ARRAY_START            0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CTRLi_ARRAY_END              14
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CTRLi_ARRAY_ELEMENT_SIZE     32

/***************************************************************************
 *SOURCECH_CTRL%i - Source Channel Operation Control
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_CTRLi :: reserved0 [31:01] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CTRLi_reserved0_MASK         0xfffffffe
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CTRLi_reserved0_SHIFT        1

/* AUD_FMM_BF_CTRL :: SOURCECH_CTRLi :: PLAY_RUN [00:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CTRLi_PLAY_RUN_MASK          0x00000001
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CTRLi_PLAY_RUN_SHIFT         0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CTRLi_PLAY_RUN_DEFAULT       0x00000000


/***************************************************************************
 *SOURCECH_GRP%i - Source Channel Group Control
 ***************************************************************************/
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GRPi_ARRAY_BASE              0x00ca00fc
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GRPi_ARRAY_START             0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GRPi_ARRAY_END               14
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GRPi_ARRAY_ELEMENT_SIZE      32

/***************************************************************************
 *SOURCECH_GRP%i - Source Channel Group Control
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_GRPi :: INVERT_MSB [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GRPi_INVERT_MSB_MASK         0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GRPi_INVERT_MSB_SHIFT        31
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GRPi_INVERT_MSB_DEFAULT      0x00000000

/* AUD_FMM_BF_CTRL :: SOURCECH_GRPi :: reserved0 [30:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GRPi_reserved0_MASK          0x7fffffe0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GRPi_reserved0_SHIFT         5

/* AUD_FMM_BF_CTRL :: SOURCECH_GRPi :: GROUP_ID [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GRPi_GROUP_ID_MASK           0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GRPi_GROUP_ID_SHIFT          0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GRPi_GROUP_ID_DEFAULT        0x00000000


/***************************************************************************
 *ADAPTRATE_CFG%i - Adaptive Rate Configuration
 ***************************************************************************/
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_CFGi_ARRAY_BASE             0x00ca0138
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_CFGi_ARRAY_START            0
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_CFGi_ARRAY_END              9
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_CFGi_ARRAY_ELEMENT_SIZE     32

/***************************************************************************
 *ADAPTRATE_CFG%i - Adaptive Rate Configuration
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: ADAPTRATE_CFGi :: ADAPTIVE_RATE_MASTER_ENABLE [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_CFGi_ADAPTIVE_RATE_MASTER_ENABLE_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_CFGi_ADAPTIVE_RATE_MASTER_ENABLE_SHIFT 31
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_CFGi_ADAPTIVE_RATE_MASTER_ENABLE_DEFAULT 0x00000000

/* AUD_FMM_BF_CTRL :: ADAPTRATE_CFGi :: AUTOMATIC_RATE_ENABLE [30:30] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_CFGi_AUTOMATIC_RATE_ENABLE_MASK 0x40000000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_CFGi_AUTOMATIC_RATE_ENABLE_SHIFT 30
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_CFGi_AUTOMATIC_RATE_ENABLE_DEFAULT 0x00000000

/* AUD_FMM_BF_CTRL :: ADAPTRATE_CFGi :: reserved0 [29:23] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_CFGi_reserved0_MASK         0x3f800000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_CFGi_reserved0_SHIFT        23

/* AUD_FMM_BF_CTRL :: ADAPTRATE_CFGi :: ADAPT_SAMPLINGRATE [22:20] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_CFGi_ADAPT_SAMPLINGRATE_MASK 0x00700000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_CFGi_ADAPT_SAMPLINGRATE_SHIFT 20
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_CFGi_ADAPT_SAMPLINGRATE_DEFAULT 0x00000000

/* AUD_FMM_BF_CTRL :: ADAPTRATE_CFGi :: TRIWINDOW_WIDTH_SEL [19:16] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_CFGi_TRIWINDOW_WIDTH_SEL_MASK 0x000f0000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_CFGi_TRIWINDOW_WIDTH_SEL_SHIFT 16
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_CFGi_TRIWINDOW_WIDTH_SEL_DEFAULT 0x0000000a

/* AUD_FMM_BF_CTRL :: ADAPTRATE_CFGi :: reserved1 [15:13] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_CFGi_reserved1_MASK         0x0000e000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_CFGi_reserved1_SHIFT        13

/* AUD_FMM_BF_CTRL :: ADAPTRATE_CFGi :: ADAPTIVE_CAP_SEL [12:08] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_CFGi_ADAPTIVE_CAP_SEL_MASK  0x00001f00
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_CFGi_ADAPTIVE_CAP_SEL_SHIFT 8
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_CFGi_ADAPTIVE_CAP_SEL_DEFAULT 0x00000000

/* AUD_FMM_BF_CTRL :: ADAPTRATE_CFGi :: reserved2 [07:04] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_CFGi_reserved2_MASK         0x000000f0
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_CFGi_reserved2_SHIFT        4

/* AUD_FMM_BF_CTRL :: ADAPTRATE_CFGi :: ADAPTIVE_SFIFO_SEL [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_CFGi_ADAPTIVE_SFIFO_SEL_MASK 0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_CFGi_ADAPTIVE_SFIFO_SEL_SHIFT 0
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_CFGi_ADAPTIVE_SFIFO_SEL_DEFAULT 0x00000000


/***************************************************************************
 *ADAPTRATE_THRESHOLD%i - Threshold for Automatic Rate Control
 ***************************************************************************/
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_THRESHOLDi_ARRAY_BASE       0x00ca0160
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_THRESHOLDi_ARRAY_START      0
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_THRESHOLDi_ARRAY_END        9
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_THRESHOLDi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *ADAPTRATE_THRESHOLD%i - Threshold for Automatic Rate Control
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: ADAPTRATE_THRESHOLDi :: reserved0 [31:16] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_THRESHOLDi_reserved0_MASK   0xffff0000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_THRESHOLDi_reserved0_SHIFT  16

/* AUD_FMM_BF_CTRL :: ADAPTRATE_THRESHOLDi :: ADAPTIVE_RATE_THRESHOLD [15:00] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_THRESHOLDi_ADAPTIVE_RATE_THRESHOLD_MASK 0x0000ffff
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_THRESHOLDi_ADAPTIVE_RATE_THRESHOLD_SHIFT 0
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_THRESHOLDi_ADAPTIVE_RATE_THRESHOLD_DEFAULT 0x00000000


/***************************************************************************
 *ADAPTRATE_REPEATDROP_WRCNT%i - Force Repeat or Force Drop Write Counter
 ***************************************************************************/
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNTi_ARRAY_BASE 0x00ca0188
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNTi_ARRAY_START 0
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNTi_ARRAY_END 9
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNTi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *ADAPTRATE_REPEATDROP_WRCNT%i - Force Repeat or Force Drop Write Counter
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_WRCNTi :: reserved0 [31:16] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNTi_reserved0_MASK 0xffff0000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNTi_reserved0_SHIFT 16

/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_WRCNTi :: ADAPT_REPEATDROP_WRCNT [15:00] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNTi_ADAPT_REPEATDROP_WRCNT_MASK 0x0000ffff
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNTi_ADAPT_REPEATDROP_WRCNT_SHIFT 0
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNTi_ADAPT_REPEATDROP_WRCNT_DEFAULT 0x00000000


/***************************************************************************
 *MISC_CONFIG - BF Misc Configuration
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: MISC_CONFIG :: reserved0 [31:28] */
#define BCHP_AUD_FMM_BF_CTRL_MISC_CONFIG_reserved0_MASK            0xf0000000
#define BCHP_AUD_FMM_BF_CTRL_MISC_CONFIG_reserved0_SHIFT           28

/* AUD_FMM_BF_CTRL :: MISC_CONFIG :: SCB2_BASE_END [27:24] */
#define BCHP_AUD_FMM_BF_CTRL_MISC_CONFIG_SCB2_BASE_END_MASK        0x0f000000
#define BCHP_AUD_FMM_BF_CTRL_MISC_CONFIG_SCB2_BASE_END_SHIFT       24
#define BCHP_AUD_FMM_BF_CTRL_MISC_CONFIG_SCB2_BASE_END_DEFAULT     0x0000000b

/* AUD_FMM_BF_CTRL :: MISC_CONFIG :: SCB2_BASE_START [23:20] */
#define BCHP_AUD_FMM_BF_CTRL_MISC_CONFIG_SCB2_BASE_START_MASK      0x00f00000
#define BCHP_AUD_FMM_BF_CTRL_MISC_CONFIG_SCB2_BASE_START_SHIFT     20
#define BCHP_AUD_FMM_BF_CTRL_MISC_CONFIG_SCB2_BASE_START_DEFAULT   0x00000008

/* AUD_FMM_BF_CTRL :: MISC_CONFIG :: SCB1_BASE_END [19:16] */
#define BCHP_AUD_FMM_BF_CTRL_MISC_CONFIG_SCB1_BASE_END_MASK        0x000f0000
#define BCHP_AUD_FMM_BF_CTRL_MISC_CONFIG_SCB1_BASE_END_SHIFT       16
#define BCHP_AUD_FMM_BF_CTRL_MISC_CONFIG_SCB1_BASE_END_DEFAULT     0x00000007

/* AUD_FMM_BF_CTRL :: MISC_CONFIG :: SCB1_BASE_START [15:12] */
#define BCHP_AUD_FMM_BF_CTRL_MISC_CONFIG_SCB1_BASE_START_MASK      0x0000f000
#define BCHP_AUD_FMM_BF_CTRL_MISC_CONFIG_SCB1_BASE_START_SHIFT     12
#define BCHP_AUD_FMM_BF_CTRL_MISC_CONFIG_SCB1_BASE_START_DEFAULT   0x00000004

/* AUD_FMM_BF_CTRL :: MISC_CONFIG :: SCB0_BASE_END [11:08] */
#define BCHP_AUD_FMM_BF_CTRL_MISC_CONFIG_SCB0_BASE_END_MASK        0x00000f00
#define BCHP_AUD_FMM_BF_CTRL_MISC_CONFIG_SCB0_BASE_END_SHIFT       8
#define BCHP_AUD_FMM_BF_CTRL_MISC_CONFIG_SCB0_BASE_END_DEFAULT     0x00000003

/* AUD_FMM_BF_CTRL :: MISC_CONFIG :: SCB0_BASE_START [07:04] */
#define BCHP_AUD_FMM_BF_CTRL_MISC_CONFIG_SCB0_BASE_START_MASK      0x000000f0
#define BCHP_AUD_FMM_BF_CTRL_MISC_CONFIG_SCB0_BASE_START_SHIFT     4
#define BCHP_AUD_FMM_BF_CTRL_MISC_CONFIG_SCB0_BASE_START_DEFAULT   0x00000000

/* AUD_FMM_BF_CTRL :: MISC_CONFIG :: reserved1 [03:01] */
#define BCHP_AUD_FMM_BF_CTRL_MISC_CONFIG_reserved1_MASK            0x0000000e
#define BCHP_AUD_FMM_BF_CTRL_MISC_CONFIG_reserved1_SHIFT           1

/* AUD_FMM_BF_CTRL :: MISC_CONFIG :: DISABLE_FORCE_REPEAT_DROP_GROUPING [00:00] */
#define BCHP_AUD_FMM_BF_CTRL_MISC_CONFIG_DISABLE_FORCE_REPEAT_DROP_GROUPING_MASK 0x00000001
#define BCHP_AUD_FMM_BF_CTRL_MISC_CONFIG_DISABLE_FORCE_REPEAT_DROP_GROUPING_SHIFT 0
#define BCHP_AUD_FMM_BF_CTRL_MISC_CONFIG_DISABLE_FORCE_REPEAT_DROP_GROUPING_DEFAULT 0x00000000
#define BCHP_AUD_FMM_BF_CTRL_MISC_CONFIG_DISABLE_FORCE_REPEAT_DROP_GROUPING_Disable 1
#define BCHP_AUD_FMM_BF_CTRL_MISC_CONFIG_DISABLE_FORCE_REPEAT_DROP_GROUPING_Enable 0

/***************************************************************************
 *BLOCKCNT_RESET_PERIOD - Block Counter reset period
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: BLOCKCNT_RESET_PERIOD :: BLOCKCNT_RESET_PERIOD [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_BLOCKCNT_RESET_PERIOD_BLOCKCNT_RESET_PERIOD_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_BLOCKCNT_RESET_PERIOD_BLOCKCNT_RESET_PERIOD_SHIFT 0
#define BCHP_AUD_FMM_BF_CTRL_BLOCKCNT_RESET_PERIOD_BLOCKCNT_RESET_PERIOD_DEFAULT 0x00000000

/***************************************************************************
 *FIFO_RW_ADDR_SEL - SRC/DST FIFO Read/Write Address Select
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: FIFO_RW_ADDR_SEL :: reserved0 [31:06] */
#define BCHP_AUD_FMM_BF_CTRL_FIFO_RW_ADDR_SEL_reserved0_MASK       0xffffffc0
#define BCHP_AUD_FMM_BF_CTRL_FIFO_RW_ADDR_SEL_reserved0_SHIFT      6

/* AUD_FMM_BF_CTRL :: FIFO_RW_ADDR_SEL :: FIFO_RW_ADDR_SEL [05:00] */
#define BCHP_AUD_FMM_BF_CTRL_FIFO_RW_ADDR_SEL_FIFO_RW_ADDR_SEL_MASK 0x0000003f
#define BCHP_AUD_FMM_BF_CTRL_FIFO_RW_ADDR_SEL_FIFO_RW_ADDR_SEL_SHIFT 0
#define BCHP_AUD_FMM_BF_CTRL_FIFO_RW_ADDR_SEL_FIFO_RW_ADDR_SEL_DEFAULT 0x00000000

/***************************************************************************
 *FIFO_RW_ADDR - SRC/DST FIFO Read/Write Address Status
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: FIFO_RW_ADDR :: FIFO_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_FIFO_RW_ADDR_FIFO_WRADDR_WRAP_MASK    0x80000000
#define BCHP_AUD_FMM_BF_CTRL_FIFO_RW_ADDR_FIFO_WRADDR_WRAP_SHIFT   31

/* AUD_FMM_BF_CTRL :: FIFO_RW_ADDR :: FIFO_WRADDR [30:16] */
#define BCHP_AUD_FMM_BF_CTRL_FIFO_RW_ADDR_FIFO_WRADDR_MASK         0x7fff0000
#define BCHP_AUD_FMM_BF_CTRL_FIFO_RW_ADDR_FIFO_WRADDR_SHIFT        16

/* AUD_FMM_BF_CTRL :: FIFO_RW_ADDR :: FIFO_RDADDR_WRAP [15:15] */
#define BCHP_AUD_FMM_BF_CTRL_FIFO_RW_ADDR_FIFO_RDADDR_WRAP_MASK    0x00008000
#define BCHP_AUD_FMM_BF_CTRL_FIFO_RW_ADDR_FIFO_RDADDR_WRAP_SHIFT   15

/* AUD_FMM_BF_CTRL :: FIFO_RW_ADDR :: FIFO_RDADDR [14:00] */
#define BCHP_AUD_FMM_BF_CTRL_FIFO_RW_ADDR_FIFO_RDADDR_MASK         0x00007fff
#define BCHP_AUD_FMM_BF_CTRL_FIFO_RW_ADDR_FIFO_RDADDR_SHIFT        0

/***************************************************************************
 *FIFO_FLOWON_STAT - Source FIFO Flow-on Status
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: FIFO_FLOWON_STAT :: reserved0 [31:15] */
#define BCHP_AUD_FMM_BF_CTRL_FIFO_FLOWON_STAT_reserved0_MASK       0xffff8000
#define BCHP_AUD_FMM_BF_CTRL_FIFO_FLOWON_STAT_reserved0_SHIFT      15

/* AUD_FMM_BF_CTRL :: FIFO_FLOWON_STAT :: SOURCE_FIFO_FLOWON [14:00] */
#define BCHP_AUD_FMM_BF_CTRL_FIFO_FLOWON_STAT_SOURCE_FIFO_FLOWON_MASK 0x00007fff
#define BCHP_AUD_FMM_BF_CTRL_FIFO_FLOWON_STAT_SOURCE_FIFO_FLOWON_SHIFT 0

/***************************************************************************
 *ADAPTRATE_RATECNT%i - Automatic Rate Control Counter Value
 ***************************************************************************/
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_RATECNTi_ARRAY_BASE         0x00ca01c4
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_RATECNTi_ARRAY_START        0
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_RATECNTi_ARRAY_END          9
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_RATECNTi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *ADAPTRATE_RATECNT%i - Automatic Rate Control Counter Value
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: ADAPTRATE_RATECNTi :: reserved0 [31:16] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_RATECNTi_reserved0_MASK     0xffff0000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_RATECNTi_reserved0_SHIFT    16

/* AUD_FMM_BF_CTRL :: ADAPTRATE_RATECNTi :: RATECNT [15:00] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_RATECNTi_RATECNT_MASK       0x0000ffff
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_RATECNTi_RATECNT_SHIFT      0


/***************************************************************************
 *ADAPTRATE_REPEATDROP_RDCNT%i - Force Repeat or Drop Counter Value
 ***************************************************************************/
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_RDCNTi_ARRAY_BASE 0x00ca01ec
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_RDCNTi_ARRAY_START 0
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_RDCNTi_ARRAY_END 9
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_RDCNTi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *ADAPTRATE_REPEATDROP_RDCNT%i - Force Repeat or Drop Counter Value
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_RDCNTi :: reserved0 [31:16] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_RDCNTi_reserved0_MASK 0xffff0000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_RDCNTi_reserved0_SHIFT 16

/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_RDCNTi :: ADAPT_REPEATDROP_RDCNT [15:00] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_RDCNTi_ADAPT_REPEATDROP_RDCNT_MASK 0x0000ffff
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_RDCNTi_ADAPT_REPEATDROP_RDCNT_SHIFT 0
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_RDCNTi_ADAPT_REPEATDROP_RDCNT_DEFAULT 0x00000000


/***************************************************************************
 *ADAPTRATE_REPEATDROP_CNT_ZERO_STAT - Repeat or Drop Read Counter to zero
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_CNT_ZERO_STAT :: reserved0 [31:10] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT_reserved0_MASK 0xfffffc00
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT_reserved0_SHIFT 10

/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_CNT_ZERO_STAT :: REPEATDROP_CNT_9_ZERO [09:09] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT_REPEATDROP_CNT_9_ZERO_MASK 0x00000200
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT_REPEATDROP_CNT_9_ZERO_SHIFT 9

/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_CNT_ZERO_STAT :: REPEATDROP_CNT_8_ZERO [08:08] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT_REPEATDROP_CNT_8_ZERO_MASK 0x00000100
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT_REPEATDROP_CNT_8_ZERO_SHIFT 8

/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_CNT_ZERO_STAT :: REPEATDROP_CNT_7_ZERO [07:07] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT_REPEATDROP_CNT_7_ZERO_MASK 0x00000080
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT_REPEATDROP_CNT_7_ZERO_SHIFT 7

/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_CNT_ZERO_STAT :: REPEATDROP_CNT_6_ZERO [06:06] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT_REPEATDROP_CNT_6_ZERO_MASK 0x00000040
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT_REPEATDROP_CNT_6_ZERO_SHIFT 6

/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_CNT_ZERO_STAT :: REPEATDROP_CNT_5_ZERO [05:05] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT_REPEATDROP_CNT_5_ZERO_MASK 0x00000020
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT_REPEATDROP_CNT_5_ZERO_SHIFT 5

/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_CNT_ZERO_STAT :: REPEATDROP_CNT_4_ZERO [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT_REPEATDROP_CNT_4_ZERO_MASK 0x00000010
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT_REPEATDROP_CNT_4_ZERO_SHIFT 4

/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_CNT_ZERO_STAT :: REPEATDROP_CNT_3_ZERO [03:03] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT_REPEATDROP_CNT_3_ZERO_MASK 0x00000008
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT_REPEATDROP_CNT_3_ZERO_SHIFT 3

/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_CNT_ZERO_STAT :: REPEATDROP_CNT_2_ZERO [02:02] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT_REPEATDROP_CNT_2_ZERO_MASK 0x00000004
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT_REPEATDROP_CNT_2_ZERO_SHIFT 2

/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_CNT_ZERO_STAT :: REPEATDROP_CNT_1_ZERO [01:01] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT_REPEATDROP_CNT_1_ZERO_MASK 0x00000002
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT_REPEATDROP_CNT_1_ZERO_SHIFT 1

/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_CNT_ZERO_STAT :: REPEATDROP_CNT_0_ZERO [00:00] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT_REPEATDROP_CNT_0_ZERO_MASK 0x00000001
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT_REPEATDROP_CNT_0_ZERO_SHIFT 0

/***************************************************************************
 *SOURCEFIFO_RD_REPEATORDROP_STAT - Source FIFO Read Repeat or Drop Read Status
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCEFIFO_RD_REPEATORDROP_STAT :: reserved0 [31:15] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_RD_REPEATORDROP_STAT_reserved0_MASK 0xffff8000
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_RD_REPEATORDROP_STAT_reserved0_SHIFT 15

/* AUD_FMM_BF_CTRL :: SOURCEFIFO_RD_REPEATORDROP_STAT :: SOURCE_FIFO_RD_REPEATORDROP [14:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_RD_REPEATORDROP_STAT_SOURCE_FIFO_RD_REPEATORDROP_MASK 0x00007fff
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_RD_REPEATORDROP_STAT_SOURCE_FIFO_RD_REPEATORDROP_SHIFT 0
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_RD_REPEATORDROP_STAT_SOURCE_FIFO_RD_REPEATORDROP_DEFAULT 0x00000000

/***************************************************************************
 *SOURCECH_GROUP_BEGIN - Source Channel Group Begin Status
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_GROUP_BEGIN :: reserved0 [31:15] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_BEGIN_reserved0_MASK   0xffff8000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_BEGIN_reserved0_SHIFT  15

/* AUD_FMM_BF_CTRL :: SOURCECH_GROUP_BEGIN :: STATUS [14:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_BEGIN_STATUS_MASK      0x00007fff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_BEGIN_STATUS_SHIFT     0

/***************************************************************************
 *SOURCECH_GROUP_ENABLE - Source Channel Group Enable Status
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_GROUP_ENABLE :: reserved0 [31:15] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_ENABLE_reserved0_MASK  0xffff8000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_ENABLE_reserved0_SHIFT 15

/* AUD_FMM_BF_CTRL :: SOURCECH_GROUP_ENABLE :: STATUS [14:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_ENABLE_STATUS_MASK     0x00007fff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_ENABLE_STATUS_SHIFT    0

/***************************************************************************
 *SOURCECH_GROUP_FLOWON - Source Channel Group Flowon Status
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_GROUP_FLOWON :: reserved0 [31:15] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_FLOWON_reserved0_MASK  0xffff8000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_FLOWON_reserved0_SHIFT 15

/* AUD_FMM_BF_CTRL :: SOURCECH_GROUP_FLOWON :: STATUS [14:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_FLOWON_STATUS_MASK     0x00007fff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_FLOWON_STATUS_SHIFT    0

/***************************************************************************
 *SOURCECH_GROUP_SYNC_DIS - Source Channel Group Sync Disable
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_GROUP_SYNC_DIS :: reserved0 [31:15] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_SYNC_DIS_reserved0_MASK 0xffff8000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_SYNC_DIS_reserved0_SHIFT 15

/* AUD_FMM_BF_CTRL :: SOURCECH_GROUP_SYNC_DIS :: CTRL [14:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_SYNC_DIS_CTRL_MASK     0x00007fff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_SYNC_DIS_CTRL_SHIFT    0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_SYNC_DIS_CTRL_DEFAULT  0x00000000

/***************************************************************************
 *SOURCECH_GROUP_DMA_ON - Source Channel Group DMA On Status
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_GROUP_DMA_ON :: reserved0 [31:15] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_DMA_ON_reserved0_MASK  0xffff8000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_DMA_ON_reserved0_SHIFT 15

/* AUD_FMM_BF_CTRL :: SOURCECH_GROUP_DMA_ON :: STATUS [14:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_DMA_ON_STATUS_MASK     0x00007fff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_DMA_ON_STATUS_SHIFT    0

/***************************************************************************
 *DMA_READ_REQUEST - DMA Read Request Status
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DMA_READ_REQUEST :: reserved0 [31:15] */
#define BCHP_AUD_FMM_BF_CTRL_DMA_READ_REQUEST_reserved0_MASK       0xffff8000
#define BCHP_AUD_FMM_BF_CTRL_DMA_READ_REQUEST_reserved0_SHIFT      15

/* AUD_FMM_BF_CTRL :: DMA_READ_REQUEST :: STATUS [14:00] */
#define BCHP_AUD_FMM_BF_CTRL_DMA_READ_REQUEST_STATUS_MASK          0x00007fff
#define BCHP_AUD_FMM_BF_CTRL_DMA_READ_REQUEST_STATUS_SHIFT         0
#define BCHP_AUD_FMM_BF_CTRL_DMA_READ_REQUEST_STATUS_DEFAULT       0x00000000

/***************************************************************************
 *DMA_WRITE_REQUEST - DMA Write Request Status
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DMA_WRITE_REQUEST :: reserved0 [31:06] */
#define BCHP_AUD_FMM_BF_CTRL_DMA_WRITE_REQUEST_reserved0_MASK      0xffffffc0
#define BCHP_AUD_FMM_BF_CTRL_DMA_WRITE_REQUEST_reserved0_SHIFT     6

/* AUD_FMM_BF_CTRL :: DMA_WRITE_REQUEST :: STATUS [05:00] */
#define BCHP_AUD_FMM_BF_CTRL_DMA_WRITE_REQUEST_STATUS_MASK         0x0000003f
#define BCHP_AUD_FMM_BF_CTRL_DMA_WRITE_REQUEST_STATUS_SHIFT        0
#define BCHP_AUD_FMM_BF_CTRL_DMA_WRITE_REQUEST_STATUS_DEFAULT      0x00000000

/***************************************************************************
 *DMA_STATUS - DMA Status
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DMA_STATUS :: reserved0 [31:09] */
#define BCHP_AUD_FMM_BF_CTRL_DMA_STATUS_reserved0_MASK             0xfffffe00
#define BCHP_AUD_FMM_BF_CTRL_DMA_STATUS_reserved0_SHIFT            9

/* AUD_FMM_BF_CTRL :: DMA_STATUS :: DMA_IDLE [08:08] */
#define BCHP_AUD_FMM_BF_CTRL_DMA_STATUS_DMA_IDLE_MASK              0x00000100
#define BCHP_AUD_FMM_BF_CTRL_DMA_STATUS_DMA_IDLE_SHIFT             8

/* AUD_FMM_BF_CTRL :: DMA_STATUS :: reserved1 [07:07] */
#define BCHP_AUD_FMM_BF_CTRL_DMA_STATUS_reserved1_MASK             0x00000080
#define BCHP_AUD_FMM_BF_CTRL_DMA_STATUS_reserved1_SHIFT            7

/* AUD_FMM_BF_CTRL :: DMA_STATUS :: DMA_BUF [06:06] */
#define BCHP_AUD_FMM_BF_CTRL_DMA_STATUS_DMA_BUF_MASK               0x00000040
#define BCHP_AUD_FMM_BF_CTRL_DMA_STATUS_DMA_BUF_SHIFT              6

/* AUD_FMM_BF_CTRL :: DMA_STATUS :: DMA_CAP [05:05] */
#define BCHP_AUD_FMM_BF_CTRL_DMA_STATUS_DMA_CAP_MASK               0x00000020
#define BCHP_AUD_FMM_BF_CTRL_DMA_STATUS_DMA_CAP_SHIFT              5

/* AUD_FMM_BF_CTRL :: DMA_STATUS :: DMA_ID [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_DMA_STATUS_DMA_ID_MASK                0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_DMA_STATUS_DMA_ID_SHIFT               0

/***************************************************************************
 *FREE_MARK_TRIG_STATE - Free Mark Interrupt Trigger State
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: FREE_MARK_TRIG_STATE :: reserved0 [31:15] */
#define BCHP_AUD_FMM_BF_CTRL_FREE_MARK_TRIG_STATE_reserved0_MASK   0xffff8000
#define BCHP_AUD_FMM_BF_CTRL_FREE_MARK_TRIG_STATE_reserved0_SHIFT  15

/* AUD_FMM_BF_CTRL :: FREE_MARK_TRIG_STATE :: FREEMARK_ARMED [14:00] */
#define BCHP_AUD_FMM_BF_CTRL_FREE_MARK_TRIG_STATE_FREEMARK_ARMED_MASK 0x00007fff
#define BCHP_AUD_FMM_BF_CTRL_FREE_MARK_TRIG_STATE_FREEMARK_ARMED_SHIFT 0

/***************************************************************************
 *FULL_MARK_TRIG_STATE - Full Mark Interrupt Trigger State
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: FULL_MARK_TRIG_STATE :: reserved0 [31:06] */
#define BCHP_AUD_FMM_BF_CTRL_FULL_MARK_TRIG_STATE_reserved0_MASK   0xffffffc0
#define BCHP_AUD_FMM_BF_CTRL_FULL_MARK_TRIG_STATE_reserved0_SHIFT  6

/* AUD_FMM_BF_CTRL :: FULL_MARK_TRIG_STATE :: FULLMARK_ARMED [05:00] */
#define BCHP_AUD_FMM_BF_CTRL_FULL_MARK_TRIG_STATE_FULLMARK_ARMED_MASK 0x0000003f
#define BCHP_AUD_FMM_BF_CTRL_FULL_MARK_TRIG_STATE_FULLMARK_ARMED_SHIFT 0

/***************************************************************************
 *REARM_FREE_MARK - Re-Arm Free Mark Interrupt
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: REARM_FREE_MARK :: reserved0 [31:15] */
#define BCHP_AUD_FMM_BF_CTRL_REARM_FREE_MARK_reserved0_MASK        0xffff8000
#define BCHP_AUD_FMM_BF_CTRL_REARM_FREE_MARK_reserved0_SHIFT       15

/* AUD_FMM_BF_CTRL :: REARM_FREE_MARK :: REARM_FREEMARK [14:00] */
#define BCHP_AUD_FMM_BF_CTRL_REARM_FREE_MARK_REARM_FREEMARK_MASK   0x00007fff
#define BCHP_AUD_FMM_BF_CTRL_REARM_FREE_MARK_REARM_FREEMARK_SHIFT  0
#define BCHP_AUD_FMM_BF_CTRL_REARM_FREE_MARK_REARM_FREEMARK_DEFAULT 0x00000000

/***************************************************************************
 *REARM_FULL_MARK - Re-Arm Free Mark Interrupt
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: REARM_FULL_MARK :: reserved0 [31:06] */
#define BCHP_AUD_FMM_BF_CTRL_REARM_FULL_MARK_reserved0_MASK        0xffffffc0
#define BCHP_AUD_FMM_BF_CTRL_REARM_FULL_MARK_reserved0_SHIFT       6

/* AUD_FMM_BF_CTRL :: REARM_FULL_MARK :: REARM_FULLMARK [05:00] */
#define BCHP_AUD_FMM_BF_CTRL_REARM_FULL_MARK_REARM_FULLMARK_MASK   0x0000003f
#define BCHP_AUD_FMM_BF_CTRL_REARM_FULL_MARK_REARM_FULLMARK_SHIFT  0
#define BCHP_AUD_FMM_BF_CTRL_REARM_FULL_MARK_REARM_FULLMARK_DEFAULT 0x00000000

/***************************************************************************
 *SOURCECH_CLIENTPAIR_FLAGS - Source Channel DMA Client Pair Error Flags
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_CLIENTPAIR_FLAGS :: reserved0 [31:15] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CLIENTPAIR_FLAGS_reserved0_MASK 0xffff8000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CLIENTPAIR_FLAGS_reserved0_SHIFT 15

/* AUD_FMM_BF_CTRL :: SOURCECH_CLIENTPAIR_FLAGS :: FLAGS [14:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CLIENTPAIR_FLAGS_FLAGS_MASK  0x00007fff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CLIENTPAIR_FLAGS_FLAGS_SHIFT 0

/***************************************************************************
 *DESTCH_CLIENTPAIR_FLAGS - Destination Channel DMA Client Pair Error Flags
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_CLIENTPAIR_FLAGS :: reserved0 [31:06] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CLIENTPAIR_FLAGS_reserved0_MASK 0xffffffc0
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CLIENTPAIR_FLAGS_reserved0_SHIFT 6

/* AUD_FMM_BF_CTRL :: DESTCH_CLIENTPAIR_FLAGS :: FLAGS [05:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CLIENTPAIR_FLAGS_FLAGS_MASK    0x0000003f
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CLIENTPAIR_FLAGS_FLAGS_SHIFT   0

/***************************************************************************
 *CLIENTPAIR_STATUS - DMA Client Pair Error Status
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: CLIENTPAIR_STATUS :: reserved0 [31:09] */
#define BCHP_AUD_FMM_BF_CTRL_CLIENTPAIR_STATUS_reserved0_MASK      0xfffffe00
#define BCHP_AUD_FMM_BF_CTRL_CLIENTPAIR_STATUS_reserved0_SHIFT     9

/* AUD_FMM_BF_CTRL :: CLIENTPAIR_STATUS :: TRIG [08:08] */
#define BCHP_AUD_FMM_BF_CTRL_CLIENTPAIR_STATUS_TRIG_MASK           0x00000100
#define BCHP_AUD_FMM_BF_CTRL_CLIENTPAIR_STATUS_TRIG_SHIFT          8

/* AUD_FMM_BF_CTRL :: CLIENTPAIR_STATUS :: reserved1 [07:05] */
#define BCHP_AUD_FMM_BF_CTRL_CLIENTPAIR_STATUS_reserved1_MASK      0x000000e0
#define BCHP_AUD_FMM_BF_CTRL_CLIENTPAIR_STATUS_reserved1_SHIFT     5

/* AUD_FMM_BF_CTRL :: CLIENTPAIR_STATUS :: EID [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_CLIENTPAIR_STATUS_EID_MASK            0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_CLIENTPAIR_STATUS_EID_SHIFT           0

/***************************************************************************
 *CLIENTPAIR_REARM - DMA Client Pair Re-Arm
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: CLIENTPAIR_REARM :: reserved0 [31:01] */
#define BCHP_AUD_FMM_BF_CTRL_CLIENTPAIR_REARM_reserved0_MASK       0xfffffffe
#define BCHP_AUD_FMM_BF_CTRL_CLIENTPAIR_REARM_reserved0_SHIFT      1

/* AUD_FMM_BF_CTRL :: CLIENTPAIR_REARM :: REARM [00:00] */
#define BCHP_AUD_FMM_BF_CTRL_CLIENTPAIR_REARM_REARM_MASK           0x00000001
#define BCHP_AUD_FMM_BF_CTRL_CLIENTPAIR_REARM_REARM_SHIFT          0
#define BCHP_AUD_FMM_BF_CTRL_CLIENTPAIR_REARM_REARM_DEFAULT        0x00000000

/***************************************************************************
 *SCB_BRIDGE_STATUS - SCB Bridge Status
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SCB_BRIDGE_STATUS :: reserved0 [31:04] */
#define BCHP_AUD_FMM_BF_CTRL_SCB_BRIDGE_STATUS_reserved0_MASK      0xfffffff0
#define BCHP_AUD_FMM_BF_CTRL_SCB_BRIDGE_STATUS_reserved0_SHIFT     4

/* AUD_FMM_BF_CTRL :: SCB_BRIDGE_STATUS :: FLOW_TO_DMA [03:03] */
#define BCHP_AUD_FMM_BF_CTRL_SCB_BRIDGE_STATUS_FLOW_TO_DMA_MASK    0x00000008
#define BCHP_AUD_FMM_BF_CTRL_SCB_BRIDGE_STATUS_FLOW_TO_DMA_SHIFT   3
#define BCHP_AUD_FMM_BF_CTRL_SCB_BRIDGE_STATUS_FLOW_TO_DMA_DEFAULT 0x00000001
#define BCHP_AUD_FMM_BF_CTRL_SCB_BRIDGE_STATUS_FLOW_TO_DMA_DMA_read 1
#define BCHP_AUD_FMM_BF_CTRL_SCB_BRIDGE_STATUS_FLOW_TO_DMA_DMA_write 0

/* AUD_FMM_BF_CTRL :: SCB_BRIDGE_STATUS :: BURST_CNT [02:02] */
#define BCHP_AUD_FMM_BF_CTRL_SCB_BRIDGE_STATUS_BURST_CNT_MASK      0x00000004
#define BCHP_AUD_FMM_BF_CTRL_SCB_BRIDGE_STATUS_BURST_CNT_SHIFT     2
#define BCHP_AUD_FMM_BF_CTRL_SCB_BRIDGE_STATUS_BURST_CNT_DEFAULT   0x00000000

/* AUD_FMM_BF_CTRL :: SCB_BRIDGE_STATUS :: CMD_CNT [01:01] */
#define BCHP_AUD_FMM_BF_CTRL_SCB_BRIDGE_STATUS_CMD_CNT_MASK        0x00000002
#define BCHP_AUD_FMM_BF_CTRL_SCB_BRIDGE_STATUS_CMD_CNT_SHIFT       1
#define BCHP_AUD_FMM_BF_CTRL_SCB_BRIDGE_STATUS_CMD_CNT_DEFAULT     0x00000000

/* AUD_FMM_BF_CTRL :: SCB_BRIDGE_STATUS :: SCB_REQ_CNT [00:00] */
#define BCHP_AUD_FMM_BF_CTRL_SCB_BRIDGE_STATUS_SCB_REQ_CNT_MASK    0x00000001
#define BCHP_AUD_FMM_BF_CTRL_SCB_BRIDGE_STATUS_SCB_REQ_CNT_SHIFT   0
#define BCHP_AUD_FMM_BF_CTRL_SCB_BRIDGE_STATUS_SCB_REQ_CNT_DEFAULT 0x00000000

/***************************************************************************
 *SOURCECH_RINGBUF_0_RDADDR - Source Channel Ring Buffer 0 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_0_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_0_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_RDADDR_RINGBUF_RDADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_0_WRADDR - Source Channel Ring Buffer 0 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_0_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_0_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_WRADDR_RINGBUF_WRADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_0_BASEADDR - Source Channel Ring Buffer 0 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_0_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_0_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_0_ENDADDR - Source Channel Ring Buffer 0 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_0_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_0_FREE_MARK - Source Channel Ring Buffer 0 Water Mark for Number of Free Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_0_FREE_MARK :: RINGBUF_FREE_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_FREE_MARK_RINGBUF_FREE_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_FREE_MARK_RINGBUF_FREE_MARK_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_0_START_WRPOINT - Source Channel Ring Buffer 0 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_0_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_1_RDADDR - Source Channel Ring Buffer 1 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_1_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_1_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_RDADDR_RINGBUF_RDADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_1_WRADDR - Source Channel Ring Buffer 1 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_1_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_1_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_WRADDR_RINGBUF_WRADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_1_BASEADDR - Source Channel Ring Buffer 1 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_1_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_1_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_1_ENDADDR - Source Channel Ring Buffer 1 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_1_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_1_FREE_MARK - Source Channel Ring Buffer 1 Water Mark for Number of Free Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_1_FREE_MARK :: RINGBUF_FREE_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_FREE_MARK_RINGBUF_FREE_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_FREE_MARK_RINGBUF_FREE_MARK_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_1_START_WRPOINT - Source Channel Ring Buffer 1 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_1_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_2_RDADDR - Source Channel Ring Buffer 2 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_2_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_2_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_RDADDR_RINGBUF_RDADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_2_WRADDR - Source Channel Ring Buffer 2 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_2_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_2_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_WRADDR_RINGBUF_WRADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_2_BASEADDR - Source Channel Ring Buffer 2 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_2_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_2_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_2_ENDADDR - Source Channel Ring Buffer 2 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_2_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_2_FREE_MARK - Source Channel Ring Buffer 2 Water Mark for Number of Free Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_2_FREE_MARK :: RINGBUF_FREE_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_FREE_MARK_RINGBUF_FREE_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_FREE_MARK_RINGBUF_FREE_MARK_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_2_START_WRPOINT - Source Channel Ring Buffer 2 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_2_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_3_RDADDR - Source Channel Ring Buffer 3 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_3_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_3_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_RDADDR_RINGBUF_RDADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_3_WRADDR - Source Channel Ring Buffer 3 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_3_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_3_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_WRADDR_RINGBUF_WRADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_3_BASEADDR - Source Channel Ring Buffer 3 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_3_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_3_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_3_ENDADDR - Source Channel Ring Buffer 3 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_3_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_3_FREE_MARK - Source Channel Ring Buffer 3 Water Mark for Number of Free Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_3_FREE_MARK :: RINGBUF_FREE_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_FREE_MARK_RINGBUF_FREE_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_FREE_MARK_RINGBUF_FREE_MARK_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_3_START_WRPOINT - Source Channel Ring Buffer 3 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_3_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_4_RDADDR - Source Channel Ring Buffer 4 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_4_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_4_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_RDADDR_RINGBUF_RDADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_4_WRADDR - Source Channel Ring Buffer 4 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_4_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_4_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_WRADDR_RINGBUF_WRADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_4_BASEADDR - Source Channel Ring Buffer 4 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_4_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_4_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_4_ENDADDR - Source Channel Ring Buffer 4 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_4_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_4_FREE_MARK - Source Channel Ring Buffer 4 Water Mark for Number of Free Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_4_FREE_MARK :: RINGBUF_FREE_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_FREE_MARK_RINGBUF_FREE_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_FREE_MARK_RINGBUF_FREE_MARK_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_4_START_WRPOINT - Source Channel Ring Buffer 4 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_4_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_5_RDADDR - Source Channel Ring Buffer 5 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_5_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_5_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_RDADDR_RINGBUF_RDADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_5_WRADDR - Source Channel Ring Buffer 5 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_5_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_5_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_WRADDR_RINGBUF_WRADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_5_BASEADDR - Source Channel Ring Buffer 5 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_5_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_5_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_5_ENDADDR - Source Channel Ring Buffer 5 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_5_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_5_FREE_MARK - Source Channel Ring Buffer 5 Water Mark for Number of Free Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_5_FREE_MARK :: RINGBUF_FREE_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_FREE_MARK_RINGBUF_FREE_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_FREE_MARK_RINGBUF_FREE_MARK_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_5_START_WRPOINT - Source Channel Ring Buffer 5 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_5_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_6_RDADDR - Source Channel Ring Buffer 6 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_6_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_6_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_RDADDR_RINGBUF_RDADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_6_WRADDR - Source Channel Ring Buffer 6 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_6_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_6_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_WRADDR_RINGBUF_WRADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_6_BASEADDR - Source Channel Ring Buffer 6 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_6_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_6_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_6_ENDADDR - Source Channel Ring Buffer 6 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_6_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_6_FREE_MARK - Source Channel Ring Buffer 6 Water Mark for Number of Free Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_6_FREE_MARK :: RINGBUF_FREE_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_FREE_MARK_RINGBUF_FREE_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_FREE_MARK_RINGBUF_FREE_MARK_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_6_START_WRPOINT - Source Channel Ring Buffer 6 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_6_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_7_RDADDR - Source Channel Ring Buffer 7 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_7_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_7_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_RDADDR_RINGBUF_RDADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_7_WRADDR - Source Channel Ring Buffer 7 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_7_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_7_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_WRADDR_RINGBUF_WRADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_7_BASEADDR - Source Channel Ring Buffer 7 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_7_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_7_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_7_ENDADDR - Source Channel Ring Buffer 7 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_7_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_7_FREE_MARK - Source Channel Ring Buffer 7 Water Mark for Number of Free Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_7_FREE_MARK :: RINGBUF_FREE_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_FREE_MARK_RINGBUF_FREE_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_FREE_MARK_RINGBUF_FREE_MARK_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_7_START_WRPOINT - Source Channel Ring Buffer 7 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_7_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_8_RDADDR - Source Channel Ring Buffer 8 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_8_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_8_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_RDADDR_RINGBUF_RDADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_8_WRADDR - Source Channel Ring Buffer 8 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_8_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_8_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_WRADDR_RINGBUF_WRADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_8_BASEADDR - Source Channel Ring Buffer 8 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_8_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_8_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_8_ENDADDR - Source Channel Ring Buffer 8 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_8_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_8_FREE_MARK - Source Channel Ring Buffer 8 Water Mark for Number of Free Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_8_FREE_MARK :: RINGBUF_FREE_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_FREE_MARK_RINGBUF_FREE_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_FREE_MARK_RINGBUF_FREE_MARK_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_8_START_WRPOINT - Source Channel Ring Buffer 8 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_8_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_9_RDADDR - Source Channel Ring Buffer 9 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_9_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_9_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_RDADDR_RINGBUF_RDADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_9_WRADDR - Source Channel Ring Buffer 9 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_9_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_9_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_WRADDR_RINGBUF_WRADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_9_BASEADDR - Source Channel Ring Buffer 9 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_9_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_9_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_9_ENDADDR - Source Channel Ring Buffer 9 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_9_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_9_FREE_MARK - Source Channel Ring Buffer 9 Water Mark for Number of Free Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_9_FREE_MARK :: RINGBUF_FREE_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_FREE_MARK_RINGBUF_FREE_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_FREE_MARK_RINGBUF_FREE_MARK_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_9_START_WRPOINT - Source Channel Ring Buffer 9 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_9_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_10_RDADDR - Source Channel Ring Buffer 10 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_10_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_10_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_RDADDR_RINGBUF_RDADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_10_WRADDR - Source Channel Ring Buffer 10 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_10_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_10_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_WRADDR_RINGBUF_WRADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_10_BASEADDR - Source Channel Ring Buffer 10 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_10_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_10_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_10_ENDADDR - Source Channel Ring Buffer 10 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_10_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_10_FREE_MARK - Source Channel Ring Buffer 10 Water Mark for Number of Free Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_10_FREE_MARK :: RINGBUF_FREE_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_FREE_MARK_RINGBUF_FREE_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_FREE_MARK_RINGBUF_FREE_MARK_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_10_START_WRPOINT - Source Channel Ring Buffer 10 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_10_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_11_RDADDR - Source Channel Ring Buffer 11 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_11_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_11_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_RDADDR_RINGBUF_RDADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_11_WRADDR - Source Channel Ring Buffer 11 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_11_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_11_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_WRADDR_RINGBUF_WRADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_11_BASEADDR - Source Channel Ring Buffer 11 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_11_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_11_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_11_ENDADDR - Source Channel Ring Buffer 11 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_11_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_11_FREE_MARK - Source Channel Ring Buffer 11 Water Mark for Number of Free Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_11_FREE_MARK :: RINGBUF_FREE_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_FREE_MARK_RINGBUF_FREE_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_FREE_MARK_RINGBUF_FREE_MARK_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_11_START_WRPOINT - Source Channel Ring Buffer 11 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_11_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_12_RDADDR - Source Channel Ring Buffer 12 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_12_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_12_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_RDADDR_RINGBUF_RDADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_12_WRADDR - Source Channel Ring Buffer 12 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_12_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_12_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_WRADDR_RINGBUF_WRADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_12_BASEADDR - Source Channel Ring Buffer 12 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_12_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_12_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_12_ENDADDR - Source Channel Ring Buffer 12 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_12_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_12_FREE_MARK - Source Channel Ring Buffer 12 Water Mark for Number of Free Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_12_FREE_MARK :: RINGBUF_FREE_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_FREE_MARK_RINGBUF_FREE_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_FREE_MARK_RINGBUF_FREE_MARK_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_12_START_WRPOINT - Source Channel Ring Buffer 12 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_12_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_13_RDADDR - Source Channel Ring Buffer 13 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_13_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_13_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_RDADDR_RINGBUF_RDADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_13_WRADDR - Source Channel Ring Buffer 13 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_13_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_13_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_WRADDR_RINGBUF_WRADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_13_BASEADDR - Source Channel Ring Buffer 13 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_13_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_13_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_13_ENDADDR - Source Channel Ring Buffer 13 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_13_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_13_FREE_MARK - Source Channel Ring Buffer 13 Water Mark for Number of Free Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_13_FREE_MARK :: RINGBUF_FREE_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_FREE_MARK_RINGBUF_FREE_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_FREE_MARK_RINGBUF_FREE_MARK_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_13_START_WRPOINT - Source Channel Ring Buffer 13 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_13_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_14_RDADDR - Source Channel Ring Buffer 14 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_14_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_14_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_RDADDR_RINGBUF_RDADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_14_WRADDR - Source Channel Ring Buffer 14 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_14_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_14_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_WRADDR_RINGBUF_WRADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_14_BASEADDR - Source Channel Ring Buffer 14 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_14_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_14_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_14_ENDADDR - Source Channel Ring Buffer 14 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_14_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_14_FREE_MARK - Source Channel Ring Buffer 14 Water Mark for Number of Free Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_14_FREE_MARK :: RINGBUF_FREE_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_FREE_MARK_RINGBUF_FREE_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_FREE_MARK_RINGBUF_FREE_MARK_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_14_START_WRPOINT - Source Channel Ring Buffer 14 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_14_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_15_RDADDR - Source Channel Ring Buffer 15 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_15_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_15_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_RDADDR_RINGBUF_RDADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_15_WRADDR - Source Channel Ring Buffer 15 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_15_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_15_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_WRADDR_RINGBUF_WRADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_15_BASEADDR - Source Channel Ring Buffer 15 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_15_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_15_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_15_ENDADDR - Source Channel Ring Buffer 15 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_15_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_15_FREE_MARK - Source Channel Ring Buffer 15 Water Mark for Number of Free Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_15_FREE_MARK :: RINGBUF_FREE_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_FREE_MARK_RINGBUF_FREE_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_FREE_MARK_RINGBUF_FREE_MARK_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_15_START_WRPOINT - Source Channel Ring Buffer 15 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_15_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_16_RDADDR - Source Channel Ring Buffer 16 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_16_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_16_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_RDADDR_RINGBUF_RDADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_16_WRADDR - Source Channel Ring Buffer 16 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_16_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_16_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_WRADDR_RINGBUF_WRADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_16_BASEADDR - Source Channel Ring Buffer 16 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_16_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_16_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_16_ENDADDR - Source Channel Ring Buffer 16 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_16_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_16_FREE_MARK - Source Channel Ring Buffer 16 Water Mark for Number of Free Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_16_FREE_MARK :: RINGBUF_FREE_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_FREE_MARK_RINGBUF_FREE_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_FREE_MARK_RINGBUF_FREE_MARK_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_16_START_WRPOINT - Source Channel Ring Buffer 16 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_16_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_17_RDADDR - Source Channel Ring Buffer 17 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_17_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_17_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_RDADDR_RINGBUF_RDADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_17_WRADDR - Source Channel Ring Buffer 17 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_17_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_17_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_WRADDR_RINGBUF_WRADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_17_BASEADDR - Source Channel Ring Buffer 17 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_17_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_17_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_17_ENDADDR - Source Channel Ring Buffer 17 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_17_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_17_FREE_MARK - Source Channel Ring Buffer 17 Water Mark for Number of Free Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_17_FREE_MARK :: RINGBUF_FREE_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_FREE_MARK_RINGBUF_FREE_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_FREE_MARK_RINGBUF_FREE_MARK_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_17_START_WRPOINT - Source Channel Ring Buffer 17 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_17_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_18_RDADDR - Source Channel Ring Buffer 18 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_18_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_18_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_RDADDR_RINGBUF_RDADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_18_WRADDR - Source Channel Ring Buffer 18 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_18_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_18_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_WRADDR_RINGBUF_WRADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_18_BASEADDR - Source Channel Ring Buffer 18 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_18_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_18_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_18_ENDADDR - Source Channel Ring Buffer 18 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_18_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_18_FREE_MARK - Source Channel Ring Buffer 18 Water Mark for Number of Free Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_18_FREE_MARK :: RINGBUF_FREE_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_FREE_MARK_RINGBUF_FREE_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_FREE_MARK_RINGBUF_FREE_MARK_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_18_START_WRPOINT - Source Channel Ring Buffer 18 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_18_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_19_RDADDR - Source Channel Ring Buffer 19 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_19_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_19_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_RDADDR_RINGBUF_RDADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_19_WRADDR - Source Channel Ring Buffer 19 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_19_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_19_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_WRADDR_RINGBUF_WRADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_19_BASEADDR - Source Channel Ring Buffer 19 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_19_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_19_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_19_ENDADDR - Source Channel Ring Buffer 19 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_19_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_19_FREE_MARK - Source Channel Ring Buffer 19 Water Mark for Number of Free Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_19_FREE_MARK :: RINGBUF_FREE_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_FREE_MARK_RINGBUF_FREE_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_FREE_MARK_RINGBUF_FREE_MARK_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_19_START_WRPOINT - Source Channel Ring Buffer 19 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_19_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_20_RDADDR - Source Channel Ring Buffer 20 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_20_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_20_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_RDADDR_RINGBUF_RDADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_20_WRADDR - Source Channel Ring Buffer 20 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_20_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_20_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_WRADDR_RINGBUF_WRADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_20_BASEADDR - Source Channel Ring Buffer 20 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_20_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_20_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_20_ENDADDR - Source Channel Ring Buffer 20 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_20_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_20_FREE_MARK - Source Channel Ring Buffer 20 Water Mark for Number of Free Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_20_FREE_MARK :: RINGBUF_FREE_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_FREE_MARK_RINGBUF_FREE_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_FREE_MARK_RINGBUF_FREE_MARK_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_20_START_WRPOINT - Source Channel Ring Buffer 20 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_20_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_21_RDADDR - Source Channel Ring Buffer 21 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_21_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_21_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_RDADDR_RINGBUF_RDADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_21_WRADDR - Source Channel Ring Buffer 21 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_21_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_21_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_WRADDR_RINGBUF_WRADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_21_BASEADDR - Source Channel Ring Buffer 21 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_21_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_21_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_21_ENDADDR - Source Channel Ring Buffer 21 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_21_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_21_FREE_MARK - Source Channel Ring Buffer 21 Water Mark for Number of Free Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_21_FREE_MARK :: RINGBUF_FREE_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_FREE_MARK_RINGBUF_FREE_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_FREE_MARK_RINGBUF_FREE_MARK_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_21_START_WRPOINT - Source Channel Ring Buffer 21 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_21_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_22_RDADDR - Source Channel Ring Buffer 22 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_22_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_22_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_RDADDR_RINGBUF_RDADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_22_WRADDR - Source Channel Ring Buffer 22 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_22_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_22_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_WRADDR_RINGBUF_WRADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_22_BASEADDR - Source Channel Ring Buffer 22 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_22_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_22_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_22_ENDADDR - Source Channel Ring Buffer 22 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_22_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_22_FREE_MARK - Source Channel Ring Buffer 22 Water Mark for Number of Free Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_22_FREE_MARK :: RINGBUF_FREE_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_FREE_MARK_RINGBUF_FREE_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_FREE_MARK_RINGBUF_FREE_MARK_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_22_START_WRPOINT - Source Channel Ring Buffer 22 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_22_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_23_RDADDR - Source Channel Ring Buffer 23 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_23_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_23_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_RDADDR_RINGBUF_RDADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_23_WRADDR - Source Channel Ring Buffer 23 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_23_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_23_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_WRADDR_RINGBUF_WRADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_23_BASEADDR - Source Channel Ring Buffer 23 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_23_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_23_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_23_ENDADDR - Source Channel Ring Buffer 23 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_23_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_23_FREE_MARK - Source Channel Ring Buffer 23 Water Mark for Number of Free Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_23_FREE_MARK :: RINGBUF_FREE_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_FREE_MARK_RINGBUF_FREE_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_FREE_MARK_RINGBUF_FREE_MARK_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_23_START_WRPOINT - Source Channel Ring Buffer 23 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_23_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_24_RDADDR - Source Channel Ring Buffer 24 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_24_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_24_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_RDADDR_RINGBUF_RDADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_24_WRADDR - Source Channel Ring Buffer 24 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_24_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_24_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_WRADDR_RINGBUF_WRADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_24_BASEADDR - Source Channel Ring Buffer 24 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_24_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_24_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_24_ENDADDR - Source Channel Ring Buffer 24 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_24_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_24_FREE_MARK - Source Channel Ring Buffer 24 Water Mark for Number of Free Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_24_FREE_MARK :: RINGBUF_FREE_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_FREE_MARK_RINGBUF_FREE_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_FREE_MARK_RINGBUF_FREE_MARK_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_24_START_WRPOINT - Source Channel Ring Buffer 24 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_24_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_25_RDADDR - Source Channel Ring Buffer 25 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_25_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_25_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_RDADDR_RINGBUF_RDADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_25_WRADDR - Source Channel Ring Buffer 25 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_25_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_25_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_WRADDR_RINGBUF_WRADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_25_BASEADDR - Source Channel Ring Buffer 25 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_25_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_25_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_25_ENDADDR - Source Channel Ring Buffer 25 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_25_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_25_FREE_MARK - Source Channel Ring Buffer 25 Water Mark for Number of Free Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_25_FREE_MARK :: RINGBUF_FREE_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_FREE_MARK_RINGBUF_FREE_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_FREE_MARK_RINGBUF_FREE_MARK_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_25_START_WRPOINT - Source Channel Ring Buffer 25 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_25_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_26_RDADDR - Source Channel Ring Buffer 26 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_26_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_26_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_RDADDR_RINGBUF_RDADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_26_WRADDR - Source Channel Ring Buffer 26 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_26_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_26_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_WRADDR_RINGBUF_WRADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_26_BASEADDR - Source Channel Ring Buffer 26 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_26_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_26_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_26_ENDADDR - Source Channel Ring Buffer 26 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_26_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_26_FREE_MARK - Source Channel Ring Buffer 26 Water Mark for Number of Free Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_26_FREE_MARK :: RINGBUF_FREE_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_FREE_MARK_RINGBUF_FREE_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_FREE_MARK_RINGBUF_FREE_MARK_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_26_START_WRPOINT - Source Channel Ring Buffer 26 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_26_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_27_RDADDR - Source Channel Ring Buffer 27 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_27_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_27_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_RDADDR_RINGBUF_RDADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_27_WRADDR - Source Channel Ring Buffer 27 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_27_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_27_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_WRADDR_RINGBUF_WRADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_27_BASEADDR - Source Channel Ring Buffer 27 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_27_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_27_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_27_ENDADDR - Source Channel Ring Buffer 27 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_27_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_27_FREE_MARK - Source Channel Ring Buffer 27 Water Mark for Number of Free Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_27_FREE_MARK :: RINGBUF_FREE_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_FREE_MARK_RINGBUF_FREE_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_FREE_MARK_RINGBUF_FREE_MARK_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_27_START_WRPOINT - Source Channel Ring Buffer 27 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_27_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_28_RDADDR - Source Channel Ring Buffer 28 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_28_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_28_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_RDADDR_RINGBUF_RDADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_28_WRADDR - Source Channel Ring Buffer 28 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_28_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_28_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_WRADDR_RINGBUF_WRADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_28_BASEADDR - Source Channel Ring Buffer 28 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_28_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_28_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_28_ENDADDR - Source Channel Ring Buffer 28 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_28_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_28_FREE_MARK - Source Channel Ring Buffer 28 Water Mark for Number of Free Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_28_FREE_MARK :: RINGBUF_FREE_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_FREE_MARK_RINGBUF_FREE_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_FREE_MARK_RINGBUF_FREE_MARK_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_28_START_WRPOINT - Source Channel Ring Buffer 28 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_28_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_29_RDADDR - Source Channel Ring Buffer 29 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_29_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_29_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_RDADDR_RINGBUF_RDADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_29_WRADDR - Source Channel Ring Buffer 29 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_29_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_29_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_WRADDR_RINGBUF_WRADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_29_BASEADDR - Source Channel Ring Buffer 29 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_29_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_29_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_29_ENDADDR - Source Channel Ring Buffer 29 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_29_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_29_FREE_MARK - Source Channel Ring Buffer 29 Water Mark for Number of Free Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_29_FREE_MARK :: RINGBUF_FREE_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_FREE_MARK_RINGBUF_FREE_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_FREE_MARK_RINGBUF_FREE_MARK_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_29_START_WRPOINT - Source Channel Ring Buffer 29 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_29_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_0_RDADDR - Dest Channel Ring Buffer 0 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_0_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_0_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_RDADDR_RINGBUF_RDADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_0_WRADDR - Dest Channel Ring Buffer 0 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_0_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_0_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_WRADDR_RINGBUF_WRADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_0_BASEADDR - Dest Channel Ring Buffer 0 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_0_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_0_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_0_ENDADDR - Dest Channel Ring Buffer 0 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_0_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_0_FULL_MARK - Dest Channel Ring Buffer 0 Water Mark for Number of Full Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_0_FULL_MARK :: RINGBUF_FULL_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_FULL_MARK_RINGBUF_FULL_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_FULL_MARK_RINGBUF_FULL_MARK_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_0_START_WRPOINT - Dest Channel Ring Buffer 0 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_0_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_1_RDADDR - Dest Channel Ring Buffer 1 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_1_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_1_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_RDADDR_RINGBUF_RDADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_1_WRADDR - Dest Channel Ring Buffer 1 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_1_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_1_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_WRADDR_RINGBUF_WRADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_1_BASEADDR - Dest Channel Ring Buffer 1 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_1_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_1_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_1_ENDADDR - Dest Channel Ring Buffer 1 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_1_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_1_FULL_MARK - Dest Channel Ring Buffer 1 Water Mark for Number of Full Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_1_FULL_MARK :: RINGBUF_FULL_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_FULL_MARK_RINGBUF_FULL_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_FULL_MARK_RINGBUF_FULL_MARK_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_1_START_WRPOINT - Dest Channel Ring Buffer 1 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_1_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_2_RDADDR - Dest Channel Ring Buffer 2 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_2_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_2_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_RDADDR_RINGBUF_RDADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_2_WRADDR - Dest Channel Ring Buffer 2 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_2_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_2_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_WRADDR_RINGBUF_WRADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_2_BASEADDR - Dest Channel Ring Buffer 2 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_2_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_2_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_2_ENDADDR - Dest Channel Ring Buffer 2 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_2_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_2_FULL_MARK - Dest Channel Ring Buffer 2 Water Mark for Number of Full Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_2_FULL_MARK :: RINGBUF_FULL_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_FULL_MARK_RINGBUF_FULL_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_FULL_MARK_RINGBUF_FULL_MARK_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_2_START_WRPOINT - Dest Channel Ring Buffer 2 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_2_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_3_RDADDR - Dest Channel Ring Buffer 3 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_3_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_3_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_RDADDR_RINGBUF_RDADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_3_WRADDR - Dest Channel Ring Buffer 3 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_3_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_3_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_WRADDR_RINGBUF_WRADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_3_BASEADDR - Dest Channel Ring Buffer 3 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_3_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_3_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_3_ENDADDR - Dest Channel Ring Buffer 3 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_3_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_3_FULL_MARK - Dest Channel Ring Buffer 3 Water Mark for Number of Full Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_3_FULL_MARK :: RINGBUF_FULL_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_FULL_MARK_RINGBUF_FULL_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_FULL_MARK_RINGBUF_FULL_MARK_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_3_START_WRPOINT - Dest Channel Ring Buffer 3 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_3_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_4_RDADDR - Dest Channel Ring Buffer 4 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_4_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_4_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_RDADDR_RINGBUF_RDADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_4_WRADDR - Dest Channel Ring Buffer 4 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_4_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_4_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_WRADDR_RINGBUF_WRADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_4_BASEADDR - Dest Channel Ring Buffer 4 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_4_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_4_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_4_ENDADDR - Dest Channel Ring Buffer 4 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_4_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_4_FULL_MARK - Dest Channel Ring Buffer 4 Water Mark for Number of Full Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_4_FULL_MARK :: RINGBUF_FULL_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_FULL_MARK_RINGBUF_FULL_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_FULL_MARK_RINGBUF_FULL_MARK_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_4_START_WRPOINT - Dest Channel Ring Buffer 4 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_4_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_5_RDADDR - Dest Channel Ring Buffer 5 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_5_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_5_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_RDADDR_RINGBUF_RDADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_5_WRADDR - Dest Channel Ring Buffer 5 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_5_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_5_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_WRADDR_RINGBUF_WRADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_5_BASEADDR - Dest Channel Ring Buffer 5 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_5_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_5_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_5_ENDADDR - Dest Channel Ring Buffer 5 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_5_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_5_FULL_MARK - Dest Channel Ring Buffer 5 Water Mark for Number of Full Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_5_FULL_MARK :: RINGBUF_FULL_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_FULL_MARK_RINGBUF_FULL_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_FULL_MARK_RINGBUF_FULL_MARK_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_5_START_WRPOINT - Dest Channel Ring Buffer 5 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_5_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_6_RDADDR - Dest Channel Ring Buffer 6 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_6_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_6_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_RDADDR_RINGBUF_RDADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_6_WRADDR - Dest Channel Ring Buffer 6 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_6_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_6_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_WRADDR_RINGBUF_WRADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_6_BASEADDR - Dest Channel Ring Buffer 6 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_6_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_6_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_6_ENDADDR - Dest Channel Ring Buffer 6 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_6_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_6_FULL_MARK - Dest Channel Ring Buffer 6 Water Mark for Number of Full Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_6_FULL_MARK :: RINGBUF_FULL_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_FULL_MARK_RINGBUF_FULL_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_FULL_MARK_RINGBUF_FULL_MARK_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_6_START_WRPOINT - Dest Channel Ring Buffer 6 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_6_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_7_RDADDR - Dest Channel Ring Buffer 7 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_7_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_7_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_RDADDR_RINGBUF_RDADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_7_WRADDR - Dest Channel Ring Buffer 7 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_7_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_7_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_WRADDR_RINGBUF_WRADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_7_BASEADDR - Dest Channel Ring Buffer 7 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_7_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_7_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_7_ENDADDR - Dest Channel Ring Buffer 7 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_7_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_7_FULL_MARK - Dest Channel Ring Buffer 7 Water Mark for Number of Full Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_7_FULL_MARK :: RINGBUF_FULL_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_FULL_MARK_RINGBUF_FULL_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_FULL_MARK_RINGBUF_FULL_MARK_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_7_START_WRPOINT - Dest Channel Ring Buffer 7 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_7_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_8_RDADDR - Dest Channel Ring Buffer 8 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_8_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_8_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_RDADDR_RINGBUF_RDADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_8_WRADDR - Dest Channel Ring Buffer 8 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_8_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_8_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_WRADDR_RINGBUF_WRADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_8_BASEADDR - Dest Channel Ring Buffer 8 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_8_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_8_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_8_ENDADDR - Dest Channel Ring Buffer 8 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_8_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_8_FULL_MARK - Dest Channel Ring Buffer 8 Water Mark for Number of Full Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_8_FULL_MARK :: RINGBUF_FULL_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_FULL_MARK_RINGBUF_FULL_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_FULL_MARK_RINGBUF_FULL_MARK_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_8_START_WRPOINT - Dest Channel Ring Buffer 8 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_8_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_9_RDADDR - Dest Channel Ring Buffer 9 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_9_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_9_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_RDADDR_RINGBUF_RDADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_9_WRADDR - Dest Channel Ring Buffer 9 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_9_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_9_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_WRADDR_RINGBUF_WRADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_9_BASEADDR - Dest Channel Ring Buffer 9 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_9_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_9_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_9_ENDADDR - Dest Channel Ring Buffer 9 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_9_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_9_FULL_MARK - Dest Channel Ring Buffer 9 Water Mark for Number of Full Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_9_FULL_MARK :: RINGBUF_FULL_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_FULL_MARK_RINGBUF_FULL_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_FULL_MARK_RINGBUF_FULL_MARK_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_9_START_WRPOINT - Dest Channel Ring Buffer 9 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_9_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_10_RDADDR - Dest Channel Ring Buffer 10 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_10_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_10_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_RDADDR_RINGBUF_RDADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_10_WRADDR - Dest Channel Ring Buffer 10 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_10_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_10_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_WRADDR_RINGBUF_WRADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_10_BASEADDR - Dest Channel Ring Buffer 10 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_10_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_10_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_10_ENDADDR - Dest Channel Ring Buffer 10 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_10_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_10_FULL_MARK - Dest Channel Ring Buffer 10 Water Mark for Number of Full Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_10_FULL_MARK :: RINGBUF_FULL_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_FULL_MARK_RINGBUF_FULL_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_FULL_MARK_RINGBUF_FULL_MARK_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_10_START_WRPOINT - Dest Channel Ring Buffer 10 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_10_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_11_RDADDR - Dest Channel Ring Buffer 11 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_11_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_11_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_RDADDR_RINGBUF_RDADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_11_WRADDR - Dest Channel Ring Buffer 11 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_11_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_11_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_WRADDR_RINGBUF_WRADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_11_BASEADDR - Dest Channel Ring Buffer 11 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_11_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_11_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_11_ENDADDR - Dest Channel Ring Buffer 11 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_11_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_11_FULL_MARK - Dest Channel Ring Buffer 11 Water Mark for Number of Full Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_11_FULL_MARK :: RINGBUF_FULL_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_FULL_MARK_RINGBUF_FULL_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_FULL_MARK_RINGBUF_FULL_MARK_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_11_START_WRPOINT - Dest Channel Ring Buffer 11 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_11_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_0_FRMSTADDR - Source Channel Ring Buffer 0 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_0_FRMSTADDR :: FRAME_START_ADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_FRMSTADDR_FRAME_START_ADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_0_MI_VALID - Source Channel Ring Buffer 0 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_0_MI_VALID :: UNDEFINED [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_MI_VALID_UNDEFINED_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_0_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_MI_VALID_VALID_MASK 0x00000010
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_0_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_MI_VALID_META_INDEX_MASK 0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_1_FRMSTADDR - Source Channel Ring Buffer 1 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_1_FRMSTADDR :: FRAME_START_ADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_FRMSTADDR_FRAME_START_ADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_1_MI_VALID - Source Channel Ring Buffer 1 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_1_MI_VALID :: UNDEFINED [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_MI_VALID_UNDEFINED_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_1_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_MI_VALID_VALID_MASK 0x00000010
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_1_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_MI_VALID_META_INDEX_MASK 0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_2_FRMSTADDR - Source Channel Ring Buffer 2 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_2_FRMSTADDR :: FRAME_START_ADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_FRMSTADDR_FRAME_START_ADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_2_MI_VALID - Source Channel Ring Buffer 2 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_2_MI_VALID :: UNDEFINED [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_MI_VALID_UNDEFINED_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_2_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_MI_VALID_VALID_MASK 0x00000010
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_2_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_MI_VALID_META_INDEX_MASK 0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_3_FRMSTADDR - Source Channel Ring Buffer 3 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_3_FRMSTADDR :: FRAME_START_ADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_FRMSTADDR_FRAME_START_ADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_3_MI_VALID - Source Channel Ring Buffer 3 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_3_MI_VALID :: UNDEFINED [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_MI_VALID_UNDEFINED_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_3_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_MI_VALID_VALID_MASK 0x00000010
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_3_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_MI_VALID_META_INDEX_MASK 0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_4_FRMSTADDR - Source Channel Ring Buffer 4 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_4_FRMSTADDR :: FRAME_START_ADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_FRMSTADDR_FRAME_START_ADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_4_MI_VALID - Source Channel Ring Buffer 4 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_4_MI_VALID :: UNDEFINED [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_MI_VALID_UNDEFINED_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_4_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_MI_VALID_VALID_MASK 0x00000010
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_4_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_MI_VALID_META_INDEX_MASK 0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_5_FRMSTADDR - Source Channel Ring Buffer 5 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_5_FRMSTADDR :: FRAME_START_ADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_FRMSTADDR_FRAME_START_ADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_5_MI_VALID - Source Channel Ring Buffer 5 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_5_MI_VALID :: UNDEFINED [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_MI_VALID_UNDEFINED_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_5_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_MI_VALID_VALID_MASK 0x00000010
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_5_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_MI_VALID_META_INDEX_MASK 0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_6_FRMSTADDR - Source Channel Ring Buffer 6 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_6_FRMSTADDR :: FRAME_START_ADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_FRMSTADDR_FRAME_START_ADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_6_MI_VALID - Source Channel Ring Buffer 6 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_6_MI_VALID :: UNDEFINED [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_MI_VALID_UNDEFINED_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_6_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_MI_VALID_VALID_MASK 0x00000010
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_6_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_MI_VALID_META_INDEX_MASK 0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_7_FRMSTADDR - Source Channel Ring Buffer 7 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_7_FRMSTADDR :: FRAME_START_ADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_FRMSTADDR_FRAME_START_ADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_7_MI_VALID - Source Channel Ring Buffer 7 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_7_MI_VALID :: UNDEFINED [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_MI_VALID_UNDEFINED_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_7_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_MI_VALID_VALID_MASK 0x00000010
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_7_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_MI_VALID_META_INDEX_MASK 0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_8_FRMSTADDR - Source Channel Ring Buffer 8 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_8_FRMSTADDR :: FRAME_START_ADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_FRMSTADDR_FRAME_START_ADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_8_MI_VALID - Source Channel Ring Buffer 8 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_8_MI_VALID :: UNDEFINED [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_MI_VALID_UNDEFINED_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_8_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_MI_VALID_VALID_MASK 0x00000010
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_8_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_MI_VALID_META_INDEX_MASK 0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_9_FRMSTADDR - Source Channel Ring Buffer 9 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_9_FRMSTADDR :: FRAME_START_ADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_FRMSTADDR_FRAME_START_ADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_9_MI_VALID - Source Channel Ring Buffer 9 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_9_MI_VALID :: UNDEFINED [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_MI_VALID_UNDEFINED_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_9_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_MI_VALID_VALID_MASK 0x00000010
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_9_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_MI_VALID_META_INDEX_MASK 0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_10_FRMSTADDR - Source Channel Ring Buffer 10 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_10_FRMSTADDR :: FRAME_START_ADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_FRMSTADDR_FRAME_START_ADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_10_MI_VALID - Source Channel Ring Buffer 10 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_10_MI_VALID :: UNDEFINED [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_MI_VALID_UNDEFINED_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_10_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_MI_VALID_VALID_MASK 0x00000010
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_10_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_MI_VALID_META_INDEX_MASK 0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_11_FRMSTADDR - Source Channel Ring Buffer 11 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_11_FRMSTADDR :: FRAME_START_ADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_FRMSTADDR_FRAME_START_ADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_11_MI_VALID - Source Channel Ring Buffer 11 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_11_MI_VALID :: UNDEFINED [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_MI_VALID_UNDEFINED_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_11_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_MI_VALID_VALID_MASK 0x00000010
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_11_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_MI_VALID_META_INDEX_MASK 0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_12_FRMSTADDR - Source Channel Ring Buffer 12 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_12_FRMSTADDR :: FRAME_START_ADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_FRMSTADDR_FRAME_START_ADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_12_MI_VALID - Source Channel Ring Buffer 12 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_12_MI_VALID :: UNDEFINED [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_MI_VALID_UNDEFINED_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_12_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_MI_VALID_VALID_MASK 0x00000010
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_12_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_MI_VALID_META_INDEX_MASK 0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_13_FRMSTADDR - Source Channel Ring Buffer 13 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_13_FRMSTADDR :: FRAME_START_ADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_FRMSTADDR_FRAME_START_ADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_13_MI_VALID - Source Channel Ring Buffer 13 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_13_MI_VALID :: UNDEFINED [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_MI_VALID_UNDEFINED_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_13_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_MI_VALID_VALID_MASK 0x00000010
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_13_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_MI_VALID_META_INDEX_MASK 0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_14_FRMSTADDR - Source Channel Ring Buffer 14 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_14_FRMSTADDR :: FRAME_START_ADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_FRMSTADDR_FRAME_START_ADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_14_MI_VALID - Source Channel Ring Buffer 14 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_14_MI_VALID :: UNDEFINED [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_MI_VALID_UNDEFINED_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_14_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_MI_VALID_VALID_MASK 0x00000010
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_14_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_MI_VALID_META_INDEX_MASK 0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_15_FRMSTADDR - Source Channel Ring Buffer 15 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_15_FRMSTADDR :: FRAME_START_ADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_FRMSTADDR_FRAME_START_ADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_15_MI_VALID - Source Channel Ring Buffer 15 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_15_MI_VALID :: UNDEFINED [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_MI_VALID_UNDEFINED_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_15_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_MI_VALID_VALID_MASK 0x00000010
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_15_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_MI_VALID_META_INDEX_MASK 0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_16_FRMSTADDR - Source Channel Ring Buffer 16 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_16_FRMSTADDR :: FRAME_START_ADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_FRMSTADDR_FRAME_START_ADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_16_MI_VALID - Source Channel Ring Buffer 16 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_16_MI_VALID :: UNDEFINED [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_MI_VALID_UNDEFINED_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_16_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_MI_VALID_VALID_MASK 0x00000010
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_16_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_MI_VALID_META_INDEX_MASK 0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_17_FRMSTADDR - Source Channel Ring Buffer 17 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_17_FRMSTADDR :: FRAME_START_ADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_FRMSTADDR_FRAME_START_ADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_17_MI_VALID - Source Channel Ring Buffer 17 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_17_MI_VALID :: UNDEFINED [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_MI_VALID_UNDEFINED_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_17_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_MI_VALID_VALID_MASK 0x00000010
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_17_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_MI_VALID_META_INDEX_MASK 0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_18_FRMSTADDR - Source Channel Ring Buffer 18 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_18_FRMSTADDR :: FRAME_START_ADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_FRMSTADDR_FRAME_START_ADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_18_MI_VALID - Source Channel Ring Buffer 18 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_18_MI_VALID :: UNDEFINED [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_MI_VALID_UNDEFINED_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_18_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_MI_VALID_VALID_MASK 0x00000010
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_18_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_MI_VALID_META_INDEX_MASK 0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_19_FRMSTADDR - Source Channel Ring Buffer 19 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_19_FRMSTADDR :: FRAME_START_ADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_FRMSTADDR_FRAME_START_ADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_19_MI_VALID - Source Channel Ring Buffer 19 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_19_MI_VALID :: UNDEFINED [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_MI_VALID_UNDEFINED_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_19_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_MI_VALID_VALID_MASK 0x00000010
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_19_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_MI_VALID_META_INDEX_MASK 0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_20_FRMSTADDR - Source Channel Ring Buffer 20 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_20_FRMSTADDR :: FRAME_START_ADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_FRMSTADDR_FRAME_START_ADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_20_MI_VALID - Source Channel Ring Buffer 20 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_20_MI_VALID :: UNDEFINED [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_MI_VALID_UNDEFINED_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_20_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_MI_VALID_VALID_MASK 0x00000010
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_20_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_MI_VALID_META_INDEX_MASK 0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_21_FRMSTADDR - Source Channel Ring Buffer 21 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_21_FRMSTADDR :: FRAME_START_ADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_FRMSTADDR_FRAME_START_ADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_21_MI_VALID - Source Channel Ring Buffer 21 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_21_MI_VALID :: UNDEFINED [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_MI_VALID_UNDEFINED_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_21_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_MI_VALID_VALID_MASK 0x00000010
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_21_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_MI_VALID_META_INDEX_MASK 0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_22_FRMSTADDR - Source Channel Ring Buffer 22 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_22_FRMSTADDR :: FRAME_START_ADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_FRMSTADDR_FRAME_START_ADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_22_MI_VALID - Source Channel Ring Buffer 22 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_22_MI_VALID :: UNDEFINED [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_MI_VALID_UNDEFINED_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_22_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_MI_VALID_VALID_MASK 0x00000010
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_22_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_MI_VALID_META_INDEX_MASK 0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_23_FRMSTADDR - Source Channel Ring Buffer 23 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_23_FRMSTADDR :: FRAME_START_ADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_FRMSTADDR_FRAME_START_ADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_23_MI_VALID - Source Channel Ring Buffer 23 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_23_MI_VALID :: UNDEFINED [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_MI_VALID_UNDEFINED_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_23_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_MI_VALID_VALID_MASK 0x00000010
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_23_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_MI_VALID_META_INDEX_MASK 0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_24_FRMSTADDR - Source Channel Ring Buffer 24 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_24_FRMSTADDR :: FRAME_START_ADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_FRMSTADDR_FRAME_START_ADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_24_MI_VALID - Source Channel Ring Buffer 24 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_24_MI_VALID :: UNDEFINED [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_MI_VALID_UNDEFINED_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_24_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_MI_VALID_VALID_MASK 0x00000010
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_24_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_MI_VALID_META_INDEX_MASK 0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_25_FRMSTADDR - Source Channel Ring Buffer 25 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_25_FRMSTADDR :: FRAME_START_ADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_FRMSTADDR_FRAME_START_ADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_25_MI_VALID - Source Channel Ring Buffer 25 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_25_MI_VALID :: UNDEFINED [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_MI_VALID_UNDEFINED_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_25_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_MI_VALID_VALID_MASK 0x00000010
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_25_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_MI_VALID_META_INDEX_MASK 0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_26_FRMSTADDR - Source Channel Ring Buffer 26 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_26_FRMSTADDR :: FRAME_START_ADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_FRMSTADDR_FRAME_START_ADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_26_MI_VALID - Source Channel Ring Buffer 26 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_26_MI_VALID :: UNDEFINED [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_MI_VALID_UNDEFINED_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_26_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_MI_VALID_VALID_MASK 0x00000010
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_26_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_MI_VALID_META_INDEX_MASK 0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_27_FRMSTADDR - Source Channel Ring Buffer 27 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_27_FRMSTADDR :: FRAME_START_ADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_FRMSTADDR_FRAME_START_ADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_27_MI_VALID - Source Channel Ring Buffer 27 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_27_MI_VALID :: UNDEFINED [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_MI_VALID_UNDEFINED_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_27_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_MI_VALID_VALID_MASK 0x00000010
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_27_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_MI_VALID_META_INDEX_MASK 0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_28_FRMSTADDR - Source Channel Ring Buffer 28 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_28_FRMSTADDR :: FRAME_START_ADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_FRMSTADDR_FRAME_START_ADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_28_MI_VALID - Source Channel Ring Buffer 28 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_28_MI_VALID :: UNDEFINED [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_MI_VALID_UNDEFINED_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_28_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_MI_VALID_VALID_MASK 0x00000010
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_28_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_MI_VALID_META_INDEX_MASK 0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_29_FRMSTADDR - Source Channel Ring Buffer 29 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_29_FRMSTADDR :: FRAME_START_ADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_FRMSTADDR_FRAME_START_ADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *SOURCECH_RINGBUF_29_MI_VALID - Source Channel Ring Buffer 29 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_29_MI_VALID :: UNDEFINED [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_MI_VALID_UNDEFINED_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_29_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_MI_VALID_VALID_MASK 0x00000010
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: SOURCECH_RINGBUF_29_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_MI_VALID_META_INDEX_MASK 0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_0_FRMSTADDR - Dest Channel Ring Buffer 0 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_0_FRMSTADDR :: FRAME_START_ADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_FRMSTADDR_FRAME_START_ADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_0_MI_VALID - Dest Channel Ring Buffer 0 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_0_MI_VALID :: UNDEFINED [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_MI_VALID_UNDEFINED_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_0_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_MI_VALID_VALID_MASK  0x00000010
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_0_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_MI_VALID_META_INDEX_MASK 0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_1_FRMSTADDR - Dest Channel Ring Buffer 1 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_1_FRMSTADDR :: FRAME_START_ADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_FRMSTADDR_FRAME_START_ADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_1_MI_VALID - Dest Channel Ring Buffer 1 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_1_MI_VALID :: UNDEFINED [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_MI_VALID_UNDEFINED_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_1_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_MI_VALID_VALID_MASK  0x00000010
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_1_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_MI_VALID_META_INDEX_MASK 0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_2_FRMSTADDR - Dest Channel Ring Buffer 2 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_2_FRMSTADDR :: FRAME_START_ADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_FRMSTADDR_FRAME_START_ADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_2_MI_VALID - Dest Channel Ring Buffer 2 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_2_MI_VALID :: UNDEFINED [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_MI_VALID_UNDEFINED_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_2_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_MI_VALID_VALID_MASK  0x00000010
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_2_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_MI_VALID_META_INDEX_MASK 0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_3_FRMSTADDR - Dest Channel Ring Buffer 3 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_3_FRMSTADDR :: FRAME_START_ADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_FRMSTADDR_FRAME_START_ADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_3_MI_VALID - Dest Channel Ring Buffer 3 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_3_MI_VALID :: UNDEFINED [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_MI_VALID_UNDEFINED_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_3_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_MI_VALID_VALID_MASK  0x00000010
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_3_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_MI_VALID_META_INDEX_MASK 0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_4_FRMSTADDR - Dest Channel Ring Buffer 4 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_4_FRMSTADDR :: FRAME_START_ADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_FRMSTADDR_FRAME_START_ADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_4_MI_VALID - Dest Channel Ring Buffer 4 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_4_MI_VALID :: UNDEFINED [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_MI_VALID_UNDEFINED_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_4_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_MI_VALID_VALID_MASK  0x00000010
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_4_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_MI_VALID_META_INDEX_MASK 0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_5_FRMSTADDR - Dest Channel Ring Buffer 5 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_5_FRMSTADDR :: FRAME_START_ADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_FRMSTADDR_FRAME_START_ADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_5_MI_VALID - Dest Channel Ring Buffer 5 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_5_MI_VALID :: UNDEFINED [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_MI_VALID_UNDEFINED_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_5_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_MI_VALID_VALID_MASK  0x00000010
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_5_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_MI_VALID_META_INDEX_MASK 0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_6_FRMSTADDR - Dest Channel Ring Buffer 6 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_6_FRMSTADDR :: FRAME_START_ADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_FRMSTADDR_FRAME_START_ADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_6_MI_VALID - Dest Channel Ring Buffer 6 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_6_MI_VALID :: UNDEFINED [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_MI_VALID_UNDEFINED_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_6_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_MI_VALID_VALID_MASK  0x00000010
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_6_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_MI_VALID_META_INDEX_MASK 0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_7_FRMSTADDR - Dest Channel Ring Buffer 7 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_7_FRMSTADDR :: FRAME_START_ADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_FRMSTADDR_FRAME_START_ADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_7_MI_VALID - Dest Channel Ring Buffer 7 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_7_MI_VALID :: UNDEFINED [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_MI_VALID_UNDEFINED_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_7_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_MI_VALID_VALID_MASK  0x00000010
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_7_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_MI_VALID_META_INDEX_MASK 0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_8_FRMSTADDR - Dest Channel Ring Buffer 8 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_8_FRMSTADDR :: FRAME_START_ADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_FRMSTADDR_FRAME_START_ADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_8_MI_VALID - Dest Channel Ring Buffer 8 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_8_MI_VALID :: UNDEFINED [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_MI_VALID_UNDEFINED_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_8_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_MI_VALID_VALID_MASK  0x00000010
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_8_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_MI_VALID_META_INDEX_MASK 0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_9_FRMSTADDR - Dest Channel Ring Buffer 9 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_9_FRMSTADDR :: FRAME_START_ADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_FRMSTADDR_FRAME_START_ADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_9_MI_VALID - Dest Channel Ring Buffer 9 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_9_MI_VALID :: UNDEFINED [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_MI_VALID_UNDEFINED_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_9_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_MI_VALID_VALID_MASK  0x00000010
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_9_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_MI_VALID_META_INDEX_MASK 0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_10_FRMSTADDR - Dest Channel Ring Buffer 10 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_10_FRMSTADDR :: FRAME_START_ADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_FRMSTADDR_FRAME_START_ADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_10_MI_VALID - Dest Channel Ring Buffer 10 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_10_MI_VALID :: UNDEFINED [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_MI_VALID_UNDEFINED_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_10_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_MI_VALID_VALID_MASK 0x00000010
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_10_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_MI_VALID_META_INDEX_MASK 0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_MI_VALID_META_INDEX_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_11_FRMSTADDR - Dest Channel Ring Buffer 11 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_11_FRMSTADDR :: FRAME_START_ADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_FRMSTADDR_FRAME_START_ADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *DESTCH_RINGBUF_11_MI_VALID - Dest Channel Ring Buffer 11 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_11_MI_VALID :: UNDEFINED [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_MI_VALID_UNDEFINED_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_MI_VALID_UNDEFINED_SHIFT 5

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_11_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_MI_VALID_VALID_MASK 0x00000010
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_MI_VALID_VALID_SHIFT 4

/* AUD_FMM_BF_CTRL :: DESTCH_RINGBUF_11_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_MI_VALID_META_INDEX_MASK 0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_MI_VALID_META_INDEX_SHIFT 0

#endif /* #ifndef BCHP_AUD_FMM_BF_CTRL_H__ */

/* End of File */
