INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Chen Yanan/Computer Organization and Design Experiment/Homework/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Chen Yanan/Computer Organization and Design Experiment/Homework/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Chen Yanan/Computer Organization and Design Experiment/Homework/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/DataRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Chen Yanan/Computer Organization and Design Experiment/Homework/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Chen Yanan/Computer Organization and Design Experiment/Homework/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/InstructionRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionRegister
WARNING: [VRFC 10-1315] redeclaration of ansi port dataOut is not allowed [D:/Chen Yanan/Computer Organization and Design Experiment/Homework/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/InstructionRegister.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Chen Yanan/Computer Organization and Design Experiment/Homework/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Chen Yanan/Computer Organization and Design Experiment/Homework/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/PCSelect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSelect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Chen Yanan/Computer Organization and Design Experiment/Homework/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Chen Yanan/Computer Organization and Design Experiment/Homework/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/SelectALUDA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SelectALUDA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Chen Yanan/Computer Organization and Design Experiment/Homework/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/SelectALUDB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SelectALUDB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Chen Yanan/Computer Organization and Design Experiment/Homework/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/SelectDB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SelectDB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Chen Yanan/Computer Organization and Design Experiment/Homework/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/SelectWriReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SelectWriReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Chen Yanan/Computer Organization and Design Experiment/Homework/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-1315] redeclaration of ansi port ExtSel is not allowed [D:/Chen Yanan/Computer Organization and Design Experiment/Homework/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/top.v:44]
INFO: [VRFC 10-2458] undeclared symbol sign, assumed default net type wire [D:/Chen Yanan/Computer Organization and Design Experiment/Homework/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/top.v:63]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Chen Yanan/Computer Organization and Design Experiment/Homework/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sim_1/new/CPUSIM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUSIM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Chen Yanan/Computer Organization and Design Experiment/Homework/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
