[08/07 17:46:07      0s] 
[08/07 17:46:07      0s] Cadence Innovus(TM) Implementation System.
[08/07 17:46:07      0s] Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.
[08/07 17:46:07      0s] 
[08/07 17:46:07      0s] Version:	v19.15-s075_1, built Thu Jul 2 18:24:05 PDT 2020
[08/07 17:46:07      0s] Options:	-init FF/INNOVUS/run_cts.tcl -log LOG/cts.log -overwrite -nowin 
[08/07 17:46:07      0s] Date:		Fri Aug  7 17:46:07 2020
[08/07 17:46:07      0s] Host:		rivendell.ecen.okstate.edu (x86_64 w/Linux 2.6.32-754.25.1.el6.x86_64) (6cores*12cpus*Intel(R) Xeon(R) CPU E5-4617 0 @ 2.90GHz 15360KB)
[08/07 17:46:07      0s] OS:		Red Hat Enterprise Linux Server release 6.10 (Santiago)
[08/07 17:46:07      0s] 
[08/07 17:46:07      0s] License:
[08/07 17:46:07      0s] 		invs	Innovus Implementation System	19.1	checkout succeeded
[08/07 17:46:07      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[08/07 17:46:19     11s] @(#)CDS: Innovus v19.15-s075_1 (64bit) 07/02/2020 18:24 (Linux 2.6.32-431.11.2.el6.x86_64)
[08/07 17:46:19     11s] @(#)CDS: NanoRoute 19.15-s075_1 NR200630-1046/19_15-UB (database version 18.20, 510.7.1) {superthreading v1.53}
[08/07 17:46:19     11s] @(#)CDS: AAE 19.15-s016 (64bit) 07/02/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[08/07 17:46:19     11s] @(#)CDS: CTE 19.15-s034_1 () Jul  2 2020 10:12:29 ( )
[08/07 17:46:19     11s] @(#)CDS: SYNTECH 19.15-s013_1 () Jul  1 2020 08:44:53 ( )
[08/07 17:46:19     11s] @(#)CDS: CPE v19.15-s065
[08/07 17:46:19     11s] @(#)CDS: IQuantus/TQuantus 19.1.3-s260 (64bit) Thu May 28 10:57:28 PDT 2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[08/07 17:46:19     11s] @(#)CDS: OA 22.60-s011 Tue Jun 16 12:27:00 2020
[08/07 17:46:19     11s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[08/07 17:46:19     11s] @(#)CDS: RCDB 11.14.18
[08/07 17:46:19     11s] @(#)CDS: STYLUS 19.10-s018_1 (06/12/2020 04:43 PDT)
[08/07 17:46:19     11s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_83496_rivendell.ecen.okstate.edu_rjridle_IqGb6a.

[08/07 17:46:19     11s] Change the soft stacksize limit to 0.2%RAM (258 mbytes). Set global soft_stack_size_limit to change the value.
[08/07 17:46:19     12s] 
[08/07 17:46:19     12s] **INFO:  MMMC transition support version v31-84 
[08/07 17:46:19     12s] 
[08/07 17:46:19     12s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[08/07 17:46:19     12s] <CMD> suppressMessage ENCEXT-2799
[08/07 17:46:19     12s] <CMD> getVersion
[08/07 17:46:19     12s] Sourcing file "FF/INNOVUS/run_cts.tcl" ...
[08/07 17:46:19     12s] <CMD> set init_io_file encounter.io
[08/07 17:46:19     12s] <FF> Finished loading setup.tcl
[08/07 17:46:19     12s] <CMD> setDistributeHost -local
[08/07 17:46:19     12s] The timeout for a remote job to respond is 3600 seconds.
[08/07 17:46:19     12s] Submit command for task runs will be: local
[08/07 17:46:19     12s] <CMD> setMultiCpuUsage -localCpu 1
[08/07 17:46:19     12s] <CMD> restoreDesign DBS/place.enc.dat riscv
[08/07 17:46:19     12s] #% Begin load design ... (date=08/07 17:46:19, mem=473.4M)
[08/07 17:46:19     12s] Set Default Input Pin Transition as 0.1 ps.
[08/07 17:46:20     12s] Loading design 'riscv' saved by 'Innovus' '19.15-s075_1' on 'Fri Aug 7 17:46:06 2020'.
[08/07 17:46:20     12s] % Begin Load MMMC data ... (date=08/07 17:46:20, mem=475.3M)
[08/07 17:46:20     12s] % End Load MMMC data ... (date=08/07 17:46:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=475.5M, current mem=475.5M)
[08/07 17:46:20     12s] 
[08/07 17:46:20     12s] Loading LEF file /home/rjridle/fabs/fabcds30/par/DBS/place.enc.dat/libs/lef/osu05_stdcells.lef ...
[08/07 17:46:20     12s] **WARN: (IMPLF-108):	There is no overlap layer defined in any LEF file
[08/07 17:46:20     12s] so you are unable to create rectilinear partition in a hierarchical flow.
[08/07 17:46:20     12s] Set DBUPerIGU to M2 pitch 2400.
[08/07 17:46:20     12s] 
[08/07 17:46:20     12s] viaInitial starts at Fri Aug  7 17:46:20 2020
**WARN: (IMPPP-556):	A SAMENET rule between different layers for a 4 layer technology is probably a mistake. Stacked vias will be difficult to create and probably will not be what expected. Check if this rule can be removed from the technology file: SAMENET cc via 0.150000 ;
[08/07 17:46:20     12s] **WARN: (IMPPP-556):	A SAMENET rule between different layers for a 4 layer technology is probably a mistake. Stacked vias will be difficult to create and probably will not be what expected. Check if this rule can be removed from the technology file: SAMENET via via2 0.150000 ;
[08/07 17:46:20     12s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURN1 GENERATE.
[08/07 17:46:20     12s] Type 'man IMPPP-557' for more detail.
[08/07 17:46:20     12s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURN2 GENERATE.
[08/07 17:46:20     12s] Type 'man IMPPP-557' for more detail.
[08/07 17:46:20     12s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURN3 GENERATE.
[08/07 17:46:20     12s] Type 'man IMPPP-557' for more detail.
[08/07 17:46:20     12s] viaInitial ends at Fri Aug  7 17:46:20 2020

##  Check design process and node:  
##  Both design process and tech node are not set.

[08/07 17:46:20     12s] Loading view definition file from DBS/place.enc.dat/viewDefinition.tcl
[08/07 17:46:20     12s] Reading libs_tt timing library '/classes/ecen4303F19/osu_soc_3.0/lib/ami05/lib/osu05_stdcells.lib' ...
[08/07 17:46:20     12s] Read 39 cells in library 'osu05_stdcells' 
[08/07 17:46:20     12s] Ending "PreSetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=517.5M, current mem=487.2M)
[08/07 17:46:20     12s] *** End library_loading (cpu=0.00min, real=0.00min, mem=20.0M, fe_cpu=0.21min, fe_real=0.22min, fe_mem=629.6M) ***
[08/07 17:46:20     12s] % Begin Load netlist data ... (date=08/07 17:46:20, mem=487.2M)
[08/07 17:46:20     12s] *** Begin netlist parsing (mem=629.6M) ***
[08/07 17:46:20     12s] **WARN: (IMPVL-159):	Pin 'YPAD' of cell 'PADGND' is defined in LEF but not in the timing library.
[08/07 17:46:20     12s] Type 'man IMPVL-159' for more detail.
[08/07 17:46:20     12s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'PADGND' is defined in LEF but not in the timing library.
[08/07 17:46:20     12s] Type 'man IMPVL-159' for more detail.
[08/07 17:46:20     12s] **WARN: (IMPVL-159):	Pin 'YPAD' of cell 'PADVDD' is defined in LEF but not in the timing library.
[08/07 17:46:20     12s] Type 'man IMPVL-159' for more detail.
[08/07 17:46:20     12s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'PADVDD' is defined in LEF but not in the timing library.
[08/07 17:46:20     12s] Type 'man IMPVL-159' for more detail.
[08/07 17:46:20     12s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[08/07 17:46:20     12s] Type 'man IMPVL-159' for more detail.
[08/07 17:46:20     12s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[08/07 17:46:20     12s] Type 'man IMPVL-159' for more detail.
[08/07 17:46:20     12s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'XNOR2X1' is defined in LEF but not in the timing library.
[08/07 17:46:20     12s] Type 'man IMPVL-159' for more detail.
[08/07 17:46:20     12s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'XNOR2X1' is defined in LEF but not in the timing library.
[08/07 17:46:20     12s] Type 'man IMPVL-159' for more detail.
[08/07 17:46:20     12s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'TBUFX2' is defined in LEF but not in the timing library.
[08/07 17:46:20     12s] Type 'man IMPVL-159' for more detail.
[08/07 17:46:20     12s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'TBUFX2' is defined in LEF but not in the timing library.
[08/07 17:46:20     12s] Type 'man IMPVL-159' for more detail.
[08/07 17:46:20     12s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'TBUFX1' is defined in LEF but not in the timing library.
[08/07 17:46:20     12s] Type 'man IMPVL-159' for more detail.
[08/07 17:46:20     12s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'TBUFX1' is defined in LEF but not in the timing library.
[08/07 17:46:20     12s] Type 'man IMPVL-159' for more detail.
[08/07 17:46:20     12s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'OR2X2' is defined in LEF but not in the timing library.
[08/07 17:46:20     12s] Type 'man IMPVL-159' for more detail.
[08/07 17:46:20     12s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'OR2X2' is defined in LEF but not in the timing library.
[08/07 17:46:20     12s] Type 'man IMPVL-159' for more detail.
[08/07 17:46:20     12s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'OR2X1' is defined in LEF but not in the timing library.
[08/07 17:46:20     12s] Type 'man IMPVL-159' for more detail.
[08/07 17:46:20     12s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'OR2X1' is defined in LEF but not in the timing library.
[08/07 17:46:20     12s] Type 'man IMPVL-159' for more detail.
[08/07 17:46:20     12s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'OAI22X1' is defined in LEF but not in the timing library.
[08/07 17:46:20     12s] Type 'man IMPVL-159' for more detail.
[08/07 17:46:20     12s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'OAI22X1' is defined in LEF but not in the timing library.
[08/07 17:46:20     12s] Type 'man IMPVL-159' for more detail.
[08/07 17:46:20     12s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'OAI21X1' is defined in LEF but not in the timing library.
[08/07 17:46:20     12s] Type 'man IMPVL-159' for more detail.
[08/07 17:46:20     12s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'OAI21X1' is defined in LEF but not in the timing library.
[08/07 17:46:20     12s] Type 'man IMPVL-159' for more detail.
[08/07 17:46:20     12s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[08/07 17:46:20     12s] To increase the message display limit, refer to the product command reference manual.
[08/07 17:46:20     12s] Created 39 new cells from 1 timing libraries.
[08/07 17:46:20     12s] Reading netlist ...
[08/07 17:46:20     12s] Backslashed names will retain backslash and a trailing blank character.
[08/07 17:46:20     12s] Reading verilogBinary netlist '/home/rjridle/fabs/fabcds30/par/DBS/place.enc.dat/riscv.v.bin'
[08/07 17:46:20     12s] Reading binary database version 2 in 1-threaded mode
[08/07 17:46:20     12s] 
[08/07 17:46:20     12s] *** Memory Usage v#1 (Current mem = 644.613M, initial mem = 287.395M) ***
[08/07 17:46:20     12s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=644.6M) ***
[08/07 17:46:20     12s] % End Load netlist data ... (date=08/07 17:46:20, total cpu=0:00:00.1, real=0:00:00.0, peak res=498.4M, current mem=498.4M)
[08/07 17:46:20     12s] Set top cell to riscv.
[08/07 17:46:20     12s] **WARN: (IMPTS-124):	Timing library description of pin 'YPAD' is missing from cell 'PADGND' in timing library 'osu05_stdcells'.
[08/07 17:46:20     12s] **WARN: (IMPTS-124):	Timing library description of pin 'YPAD' is missing from cell 'PADVDD' in timing library 'osu05_stdcells'.
[08/07 17:46:20     12s] Hooked 39 DB cells to tlib cells.
[08/07 17:46:20     12s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=499.0M, current mem=499.0M)
[08/07 17:46:20     12s] Starting recursive module instantiation check.
[08/07 17:46:20     12s] No recursion found.
[08/07 17:46:20     12s] Building hierarchical netlist for Cell riscv ...
[08/07 17:46:20     12s] *** Netlist is unique.
[08/07 17:46:20     12s] Setting Std. cell height to 30000 DBU (smallest netlist inst).
[08/07 17:46:20     12s] ** info: there are 41 modules.
[08/07 17:46:20     12s] ** info: there are 35831 stdCell insts.
[08/07 17:46:20     12s] 
[08/07 17:46:20     12s] *** Memory Usage v#1 (Current mem = 686.535M, initial mem = 287.395M) ***
[08/07 17:46:20     12s] *info: set bottom ioPad orient R0
[08/07 17:46:20     12s] Reading IO assignment file "/home/rjridle/fabs/fabcds30/par/DBS/place.enc.dat/libs/iofile/encounter.io" ...
[08/07 17:46:20     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds30/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 9: Pad: c01 NW
  Reason: unable to determine object from name.
[08/07 17:46:20     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds30/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 11: Pad: c02 NE
  Reason: unable to determine object from name.
[08/07 17:46:20     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds30/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 13: Pad: c03 SE
  Reason: unable to determine object from name.
[08/07 17:46:20     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds30/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 15: Pad: c04 SW
  Reason: unable to determine object from name.
[08/07 17:46:20     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds30/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 20: Pad: p39 N
  Reason: unable to determine object from name.
[08/07 17:46:20     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds30/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 22: Pad: p38 N
  Reason: unable to determine object from name.
[08/07 17:46:20     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds30/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 24: Pad: p37 N
  Reason: unable to determine object from name.
[08/07 17:46:20     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds30/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 26: Pad: p36 N
  Reason: unable to determine object from name.
[08/07 17:46:20     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds30/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 28: Pad: p35 N
  Reason: unable to determine object from name.
[08/07 17:46:20     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds30/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 30: Pad: p34 N
  Reason: unable to determine object from name.
[08/07 17:46:20     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds30/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 32: Pad: p33 N
  Reason: unable to determine object from name.
[08/07 17:46:20     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds30/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 34: Pad: p32 N
  Reason: unable to determine object from name.
[08/07 17:46:20     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds30/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 36: Pad: p31 N
  Reason: unable to determine object from name.
[08/07 17:46:20     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds30/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 38: Pad: p30 N
  Reason: unable to determine object from name.
[08/07 17:46:20     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds30/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 43: Pad: p29 W
  Reason: unable to determine object from name.
[08/07 17:46:20     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds30/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 45: Pad: p28 W
  Reason: unable to determine object from name.
[08/07 17:46:20     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds30/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 47: Pad: p27 W
  Reason: unable to determine object from name.
[08/07 17:46:20     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds30/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 49: Pad: p26 W
  Reason: unable to determine object from name.
[08/07 17:46:20     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds30/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 51: Pad: p25 W
  Reason: unable to determine object from name.
[08/07 17:46:20     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds30/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 53: Pad: p24 W
  Reason: unable to determine object from name.
[08/07 17:46:20     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds30/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 55: Pad: p23 W
  Reason: unable to determine object from name.
[08/07 17:46:20     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds30/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 57: Pad: p22 W
  Reason: unable to determine object from name.
[08/07 17:46:20     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds30/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 59: Pad: p21 W
  Reason: unable to determine object from name.
[08/07 17:46:20     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds30/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 61: Pad: p20 W
  Reason: unable to determine object from name.
[08/07 17:46:20     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds30/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 66: Pad: p19 S
  Reason: unable to determine object from name.
[08/07 17:46:20     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds30/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 68: Pad: p18 S
  Reason: unable to determine object from name.
[08/07 17:46:20     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds30/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 70: Pad: p17 S
  Reason: unable to determine object from name.
[08/07 17:46:20     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds30/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 72: Pad: p16 S
  Reason: unable to determine object from name.
[08/07 17:46:20     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds30/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 74: Pad: p15 S
  Reason: unable to determine object from name.
[08/07 17:46:20     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds30/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 76: Pad: p14 S
  Reason: unable to determine object from name.
[08/07 17:46:20     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds30/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 78: Pad: p13 S
  Reason: unable to determine object from name.
[08/07 17:46:20     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds30/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 80: Pad: p12 S
  Reason: unable to determine object from name.
[08/07 17:46:20     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds30/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 82: Pad: p11 S
  Reason: unable to determine object from name.
[08/07 17:46:20     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds30/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 84: Pad: p10 S
  Reason: unable to determine object from name.
[08/07 17:46:20     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds30/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 89: Pad: p09 E
  Reason: unable to determine object from name.
[08/07 17:46:20     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds30/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 91: Pad: p08 E
  Reason: unable to determine object from name.
[08/07 17:46:20     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds30/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 93: Pad: p07 E
  Reason: unable to determine object from name.
[08/07 17:46:20     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds30/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 95: Pad: p06 E
  Reason: unable to determine object from name.
[08/07 17:46:20     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds30/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 97: Pad: p05 E
  Reason: unable to determine object from name.
[08/07 17:46:20     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds30/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 99: Pad: p04 E
  Reason: unable to determine object from name.
[08/07 17:46:20     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds30/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 101: Pad: p03 E
  Reason: unable to determine object from name.
[08/07 17:46:20     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds30/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 103: Pad: p02 E
  Reason: unable to determine object from name.
[08/07 17:46:20     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds30/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 105: Pad: p01 E
  Reason: unable to determine object from name.
[08/07 17:46:20     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds30/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 107: Pad: p00 E
  Reason: unable to determine object from name.
[08/07 17:46:20     12s] **WARN: (IMPFP-710):	File version 0 is too old.
[08/07 17:46:20     12s] IO file version '0' is too old, will try to place io cell any way.
[08/07 17:46:20     12s] **WARN: (IMPFP-3961):	The techSite 'IO' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[08/07 17:46:20     12s] Type 'man IMPFP-3961' for more detail.
[08/07 17:46:20     12s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[08/07 17:46:20     12s] Type 'man IMPFP-3961' for more detail.
[08/07 17:46:20     12s] Horizontal Layer M1 offset = 1500 (derived)
[08/07 17:46:20     12s] Vertical Layer M2 offset = 1200 (derived)
[08/07 17:46:20     12s] Set Default Net Delay as 1000 ps.
[08/07 17:46:20     12s] Set Default Net Load as 0.5 pF. 
[08/07 17:46:20     12s] Set Default Input Pin Transition as 0.1 ps.
[08/07 17:46:20     13s] Loading preference file DBS/place.enc.dat/gui.pref.tcl ...
[08/07 17:46:20     13s] ##  Process: 250           (User Set)               
[08/07 17:46:20     13s] ##     Node: (not set)                           
[08/07 17:46:20     13s] 
##  Check design process and node:  
##  Design tech node is not set.

[08/07 17:46:20     13s] Applying the recommended capacitance filtering threshold values for 250nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[08/07 17:46:20     13s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[08/07 17:46:20     13s] 	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
[08/07 17:46:20     13s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[08/07 17:46:20     13s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[08/07 17:46:20     13s] **WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[08/07 17:46:20     13s] **WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[08/07 17:46:20     13s] addRing command will ignore shorts while creating rings.
[08/07 17:46:20     13s] addRing command will disallow rings to go over rows.
[08/07 17:46:20     13s] addRing command will consider rows while creating rings.
[08/07 17:46:20     13s] The ring targets are set to core/block ring wires.
[08/07 17:46:20     13s] Extraction setup Delayed 
[08/07 17:46:20     13s] *Info: initialize multi-corner CTS.
[08/07 17:46:21     13s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:01.0, peak res=695.3M, current mem=535.2M)
[08/07 17:46:21     13s] Reading timing constraints file '/home/rjridle/fabs/fabcds30/par/DBS/place.enc.dat/mmmc/modes/setup_func_mode/setup_func_mode.sdc' ...
[08/07 17:46:21     13s] Current (total cpu=0:00:13.5, real=0:00:14.0, peak res=707.3M, current mem=707.3M)
[08/07 17:46:21     13s] INFO (CTE): Constraints read successfully.
[08/07 17:46:21     13s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=726.6M, current mem=726.6M)
[08/07 17:46:21     13s] Current (total cpu=0:00:13.6, real=0:00:14.0, peak res=726.6M, current mem=726.6M)
[08/07 17:46:21     13s] Reading latency file '/home/rjridle/fabs/fabcds30/par/DBS/place.enc.dat/mmmc/views/setup_func/latency.sdc' ...
[08/07 17:46:21     13s] Reading latency file '/home/rjridle/fabs/fabcds30/par/DBS/place.enc.dat/mmmc/views/hold_func/latency.sdc' ...
[08/07 17:46:21     13s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[08/07 17:46:21     13s] Creating Cell Server ...(0, 1, 1, 1)
[08/07 17:46:21     13s] Summary for sequential cells identification: 
[08/07 17:46:21     13s]   Identified SBFF number: 3
[08/07 17:46:21     13s]   Identified MBFF number: 0
[08/07 17:46:21     13s]   Identified SB Latch number: 0
[08/07 17:46:21     13s]   Identified MB Latch number: 0
[08/07 17:46:21     13s]   Not identified SBFF number: 0
[08/07 17:46:21     13s]   Not identified MBFF number: 0
[08/07 17:46:21     13s]   Not identified SB Latch number: 0
[08/07 17:46:21     13s]   Not identified MB Latch number: 0
[08/07 17:46:21     13s]   Number of sequential cells which are not FFs: 1
[08/07 17:46:21     13s] Total number of combinational cells: 26
[08/07 17:46:21     13s] Total number of sequential cells: 4
[08/07 17:46:21     13s] Total number of tristate cells: 2
[08/07 17:46:21     13s] Total number of level shifter cells: 0
[08/07 17:46:21     13s] Total number of power gating cells: 0
[08/07 17:46:21     13s] Total number of isolation cells: 0
[08/07 17:46:21     13s] Total number of power switch cells: 0
[08/07 17:46:21     13s] Total number of pulse generator cells: 0
[08/07 17:46:21     13s] Total number of always on buffers: 0
[08/07 17:46:21     13s] Total number of retention cells: 0
[08/07 17:46:21     13s] List of usable buffers: BUFX2 BUFX4 CLKBUF1
[08/07 17:46:21     13s] Total number of usable buffers: 3
[08/07 17:46:21     13s] List of unusable buffers:
[08/07 17:46:21     13s] Total number of unusable buffers: 0
[08/07 17:46:21     13s] List of usable inverters: INVX2 INVX1 INVX4 INVX8
[08/07 17:46:21     13s] Total number of usable inverters: 4
[08/07 17:46:21     13s] List of unusable inverters:
[08/07 17:46:21     13s] Total number of unusable inverters: 0
[08/07 17:46:21     13s] List of identified usable delay cells: CLKBUF2 CLKBUF3
[08/07 17:46:21     13s] Total number of identified usable delay cells: 2
[08/07 17:46:21     13s] List of identified unusable delay cells:
[08/07 17:46:21     13s] Total number of identified unusable delay cells: 0
[08/07 17:46:21     13s] Creating Cell Server, finished. 
[08/07 17:46:21     13s] 
[08/07 17:46:21     13s] Deleting Cell Server ...
[08/07 17:46:21     13s] Reading floorplan file - DBS/place.enc.dat/riscv.fp.gz (mem = 925.7M).
[08/07 17:46:21     13s] % Begin Load floorplan data ... (date=08/07 17:46:21, mem=747.8M)
[08/07 17:46:21     13s] *info: reset 36603 existing net BottomPreferredLayer and AvoidDetour
[08/07 17:46:21     13s] net ignore based on current view = 0
[08/07 17:46:21     13s] Deleting old partition specification.
[08/07 17:46:21     13s] Set FPlanBox to (0 0 6000000 6000000)
[08/07 17:46:21     13s] **WARN: (IMPFP-3961):	The techSite 'IO' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[08/07 17:46:21     13s] Type 'man IMPFP-3961' for more detail.
[08/07 17:46:21     13s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[08/07 17:46:21     13s] Type 'man IMPFP-3961' for more detail.
[08/07 17:46:21     13s] Horizontal Layer M1 offset = 1500 (derived)
[08/07 17:46:21     13s] Vertical Layer M2 offset = 1200 (derived)
[08/07 17:46:21     13s]  ... processed partition successfully.
[08/07 17:46:21     13s] Reading binary special route file DBS/place.enc.dat/riscv.fp.spr.gz (Created by Innovus v19.15-s075_1 on Fri Aug  7 17:46:04 2020, version: 1)
[08/07 17:46:21     13s] Ending "Read special route file" (total cpu=0:00:00.1, real=0:00:00.0, peak res=751.9M, current mem=751.9M)
[08/07 17:46:21     13s] Extracting standard cell pins and blockage ...... 
[08/07 17:46:21     13s] Pin and blockage extraction finished
[08/07 17:46:21     13s] % End Load floorplan data ... (date=08/07 17:46:21, total cpu=0:00:00.2, real=0:00:00.0, peak res=752.5M, current mem=750.5M)
[08/07 17:46:21     13s] Reading congestion map file DBS/place.enc.dat/riscv.route.congmap.gz ...
[08/07 17:46:21     13s] % Begin Load SymbolTable ... (date=08/07 17:46:21, mem=750.7M)
[08/07 17:46:21     13s] Suppress "**WARN ..." messages.
[08/07 17:46:21     13s] routingBox: (0 0) (6000000 6000000)
[08/07 17:46:21     13s] coreBox:    (40800 42000) (5959200 5958000)
[08/07 17:46:21     13s] Un-suppress "**WARN ..." messages.
[08/07 17:46:21     13s] % End Load SymbolTable ... (date=08/07 17:46:21, total cpu=0:00:00.1, real=0:00:00.0, peak res=755.7M, current mem=755.7M)
[08/07 17:46:21     13s] Loading place ...
[08/07 17:46:21     13s] % Begin Load placement data ... (date=08/07 17:46:21, mem=755.7M)
[08/07 17:46:21     13s] Reading placement file - DBS/place.enc.dat/riscv.place.gz.
[08/07 17:46:21     13s] ** Reading stdCellPlacement_binary (Created by Innovus v19.15-s075_1 on Fri Aug  7 17:46:04 2020, version# 2) ...
[08/07 17:46:21     14s] Read Views for adaptive view pruning ...
[08/07 17:46:21     14s] Read 0 views from Binary DB for adaptive view pruning
[08/07 17:46:21     14s] *** Completed restorePlace (cpu=0:00:00.1 real=0:00:00.0 mem=924.8M) ***
[08/07 17:46:21     14s] Total net length = 6.302e+06 (3.258e+06 3.044e+06) (ext = 4.385e+04)
[08/07 17:46:21     14s] % End Load placement data ... (date=08/07 17:46:21, total cpu=0:00:00.1, real=0:00:00.0, peak res=762.9M, current mem=760.1M)
[08/07 17:46:22     14s] Reading PG file DBS/place.enc.dat/riscv.pg.gz
[08/07 17:46:22     14s] *** Completed restorePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=920.8M) ***
[08/07 17:46:22     14s] % Begin Load routing data ... (date=08/07 17:46:22, mem=760.7M)
[08/07 17:46:22     14s] Reading routing file - DBS/place.enc.dat/riscv.route.gz.
[08/07 17:46:22     14s] Reading Innovus routing data (Created by Innovus v19.15-s075_1 on Fri Aug  7 17:46:04 2020 Format: 19.1) ...
[08/07 17:46:22     14s] *** Total 36602 nets are successfully restored.
[08/07 17:46:22     14s] *** Completed restoreRoute (cpu=0:00:00.2 real=0:00:00.0 mem=945.8M) ***
[08/07 17:46:22     14s] % End Load routing data ... (date=08/07 17:46:22, total cpu=0:00:00.2, real=0:00:00.0, peak res=786.1M, current mem=785.6M)
[08/07 17:46:22     14s] TAT_INFO: restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
[08/07 17:46:22     14s] Reading property file DBS/place.enc.dat/riscv.prop
[08/07 17:46:22     14s] Extracting macro/IO cell pins and blockage ...... 
[08/07 17:46:22     14s] Pin and blockage extraction finished
[08/07 17:46:22     14s] *** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=951.9M) ***
[08/07 17:46:22     14s] Set Default Input Pin Transition as 0.1 ps.
[08/07 17:46:22     14s] pesRestorePreRouteExtractionData::readRCCornerMetaData, could not read file: ¯çw!ø
[08/07 17:46:22     14s] Extraction setup Started 
[08/07 17:46:22     14s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[08/07 17:46:22     14s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[08/07 17:46:22     14s] Type 'man IMPEXT-2773' for more detail.
[08/07 17:46:22     14s] **WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[08/07 17:46:22     14s] Type 'man IMPEXT-2773' for more detail.
[08/07 17:46:22     14s] **WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[08/07 17:46:22     14s] Type 'man IMPEXT-2773' for more detail.
[08/07 17:46:22     14s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.09 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/07 17:46:22     14s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.09 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/07 17:46:22     14s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.05 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/07 17:46:22     14s] Summary of Active RC-Corners : 
[08/07 17:46:22     14s]  
[08/07 17:46:22     14s]  Analysis View: setup_func
[08/07 17:46:22     14s]     RC-Corner Name        : rc_typ
[08/07 17:46:22     14s]     RC-Corner Index       : 0
[08/07 17:46:22     14s]     RC-Corner Temperature : 25 Celsius
[08/07 17:46:22     14s]     RC-Corner Cap Table   : ''
[08/07 17:46:22     14s]     RC-Corner PreRoute Res Factor         : 1
[08/07 17:46:22     14s]     RC-Corner PreRoute Cap Factor         : 1
[08/07 17:46:22     14s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[08/07 17:46:22     14s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[08/07 17:46:22     14s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[08/07 17:46:22     14s]     RC-Corner PreRoute Clock Res Factor   : 1
[08/07 17:46:22     14s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[08/07 17:46:22     14s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[08/07 17:46:22     14s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[08/07 17:46:22     14s]  
[08/07 17:46:22     14s]  Analysis View: hold_func
[08/07 17:46:22     14s]     RC-Corner Name        : rc_typ
[08/07 17:46:22     14s]     RC-Corner Index       : 0
[08/07 17:46:22     14s]     RC-Corner Temperature : 25 Celsius
[08/07 17:46:22     14s]     RC-Corner Cap Table   : ''
[08/07 17:46:22     14s]     RC-Corner PreRoute Res Factor         : 1
[08/07 17:46:22     14s]     RC-Corner PreRoute Cap Factor         : 1
[08/07 17:46:22     14s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[08/07 17:46:22     14s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[08/07 17:46:22     14s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[08/07 17:46:22     14s]     RC-Corner PreRoute Clock Res Factor   : 1
[08/07 17:46:22     14s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[08/07 17:46:22     14s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[08/07 17:46:22     14s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[08/07 17:46:22     14s] LayerId::1 widthSet size::1
[08/07 17:46:22     14s] LayerId::2 widthSet size::1
[08/07 17:46:22     14s] LayerId::3 widthSet size::1
[08/07 17:46:22     14s] Updating RC grid for preRoute extraction ...
[08/07 17:46:22     14s] Initializing multi-corner resistance tables ...
[08/07 17:46:22     14s] Loading rc congestion map DBS/place.enc.dat/riscv.congmap.gz ...
[08/07 17:46:22     14s] Preroute length aware model : LLS: 2-1 ; HLS: 4-3 ; rDens: 0.404080 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.939400 ; wcR: 1.000000 ; newSi: 0.097500 ; pMod: 77 ; 
[08/07 17:46:22     14s] Start generating vias ...
[08/07 17:46:22     14s] #Skip building auto via since it is not turned on.
[08/07 17:46:22     14s] Via generation completed.
[08/07 17:46:22     14s] % Begin Load power constraints ... (date=08/07 17:46:22, mem=790.0M)
[08/07 17:46:22     14s] % End Load power constraints ... (date=08/07 17:46:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=790.1M, current mem=790.1M)
[08/07 17:46:23     14s] % Begin load AAE data ... (date=08/07 17:46:22, mem=790.1M)
[08/07 17:46:23     15s] AAE DB initialization (MEM=972.762 CPU=0:00:00.3 REAL=0:00:00.0) 
[08/07 17:46:23     15s] % End load AAE data ... (date=08/07 17:46:23, total cpu=0:00:00.7, real=0:00:00.0, peak res=800.5M, current mem=800.5M)
[08/07 17:46:23     15s] Creating Cell Server ...(0, 1, 1, 1)
[08/07 17:46:23     15s] Summary for sequential cells identification: 
[08/07 17:46:23     15s]   Identified SBFF number: 3
[08/07 17:46:23     15s]   Identified MBFF number: 0
[08/07 17:46:23     15s]   Identified SB Latch number: 0
[08/07 17:46:23     15s]   Identified MB Latch number: 0
[08/07 17:46:23     15s]   Not identified SBFF number: 0
[08/07 17:46:23     15s]   Not identified MBFF number: 0
[08/07 17:46:23     15s]   Not identified SB Latch number: 0
[08/07 17:46:23     15s]   Not identified MB Latch number: 0
[08/07 17:46:23     15s]   Number of sequential cells which are not FFs: 1
[08/07 17:46:23     15s] Total number of combinational cells: 26
[08/07 17:46:23     15s] Total number of sequential cells: 4
[08/07 17:46:23     15s] Total number of tristate cells: 2
[08/07 17:46:23     15s] Total number of level shifter cells: 0
[08/07 17:46:23     15s] Total number of power gating cells: 0
[08/07 17:46:23     15s] Total number of isolation cells: 0
[08/07 17:46:23     15s] Total number of power switch cells: 0
[08/07 17:46:23     15s] Total number of pulse generator cells: 0
[08/07 17:46:23     15s] Total number of always on buffers: 0
[08/07 17:46:23     15s] Total number of retention cells: 0
[08/07 17:46:23     15s] List of usable buffers: BUFX2 BUFX4 CLKBUF1
[08/07 17:46:23     15s] Total number of usable buffers: 3
[08/07 17:46:23     15s] List of unusable buffers:
[08/07 17:46:23     15s] Total number of unusable buffers: 0
[08/07 17:46:23     15s] List of usable inverters: INVX2 INVX1 INVX4 INVX8
[08/07 17:46:23     15s] Total number of usable inverters: 4
[08/07 17:46:23     15s] List of unusable inverters:
[08/07 17:46:23     15s] Total number of unusable inverters: 0
[08/07 17:46:23     15s] List of identified usable delay cells: CLKBUF2 CLKBUF3
[08/07 17:46:23     15s] Total number of identified usable delay cells: 2
[08/07 17:46:23     15s] List of identified unusable delay cells:
[08/07 17:46:23     15s] Total number of identified unusable delay cells: 0
[08/07 17:46:23     15s] Creating Cell Server, finished. 
[08/07 17:46:23     15s] 
[08/07 17:46:23     15s] Deleting Cell Server ...
[08/07 17:46:23     15s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version 19.15-s075_1. They will be removed in the next release. 
[08/07 17:46:23     15s] timing_enable_default_delay_arc
[08/07 17:46:23     15s] #% End load design ... (date=08/07 17:46:23, total cpu=0:00:03.4, real=0:00:04.0, peak res=800.6M, current mem=798.1M)
[08/07 17:46:23     15s] 
[08/07 17:46:23     15s] *** Summary of all messages that are not suppressed in this session:
[08/07 17:46:23     15s] Severity  ID               Count  Summary                                  
[08/07 17:46:23     15s] WARNING   IMPLF-108            1  There is no overlap layer defined in any...
[08/07 17:46:23     15s] WARNING   IMPFP-710            1  File version %s is too old.              
[08/07 17:46:23     15s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[08/07 17:46:23     15s] WARNING   IMPTS-124            2  Timing library description of pin '%s' i...
[08/07 17:46:23     15s] WARNING   IMPEXT-2766          3  The sheet resistance for layer %s is not...
[08/07 17:46:23     15s] WARNING   IMPEXT-2773          3  The via resistance between layers %s and...
[08/07 17:46:23     15s] WARNING   IMPCK-8086           2  The command %s is obsolete and will be r...
[08/07 17:46:23     15s] WARNING   IMPVL-159           68  Pin '%s' of cell '%s' is defined in LEF ...
[08/07 17:46:23     15s] WARNING   IMPPP-556            2  A SAMENET rule between different layers ...
[08/07 17:46:23     15s] WARNING   IMPPP-557            3  A single-layer VIARULE GENERATE for turn...
[08/07 17:46:23     15s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[08/07 17:46:23     15s] *** Message Summary: 90 warning(s), 0 error(s)
[08/07 17:46:23     15s] 
[08/07 17:46:23     15s] <CMD> um::push_snapshot_stack
[08/07 17:46:23     15s] <CMD> setDesignMode -process 250
[08/07 17:46:23     15s] ##  Process: 250           (User Set)               
[08/07 17:46:23     15s] ##     Node: (not set)                           
[08/07 17:46:23     15s] 
##  Check design process and node:  
##  Design tech node is not set.

[08/07 17:46:23     15s] Applying the recommended capacitance filtering threshold values for 250nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[08/07 17:46:23     15s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[08/07 17:46:23     15s] 	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
[08/07 17:46:23     15s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[08/07 17:46:23     15s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[08/07 17:46:23     15s] <CMD> setAnalysisMode -cppr none
[08/07 17:46:23     15s] **WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
[08/07 17:46:23     15s] <CMD> setNanoRouteMode -routeWithLithoDriven false
[08/07 17:46:23     15s] <FF> RUNNING CLOCK TREE SYNTHESIS ...
[08/07 17:46:23     15s] <FF> DERATING DELAY CORNERS ...
[08/07 17:46:23     15s] <FF> LOADING 'pre_cts_tcl' PLUG-IN FILE(s) 
[08/07 17:46:23     15s] <FF> -> PLUG/INNOVUS/pre_cts.tcl
[08/07 17:46:23     15s] <CMD> create_route_type -bottom_preferred_layer 1 -name METAL1
[08/07 17:46:23     15s] <CMD> create_route_type -top_preferred_layer 3 -name METAL3
[08/07 17:46:23     15s] <CMD> set_ccopt_property route_type METAL1
[08/07 17:46:23     15s] <CMD> set_ccopt_property route_type METAL3
[08/07 17:46:23     15s] **WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[08/07 17:46:23     15s] <CMD> create_ccopt_clock_tree_spec
[08/07 17:46:23     15s] Creating clock tree spec for modes (timing configs): setup_func_mode
[08/07 17:46:23     15s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[08/07 17:46:23     15s] Creating Cell Server ...(0, 0, 0, 0)
[08/07 17:46:23     15s] Summary for sequential cells identification: 
[08/07 17:46:23     15s]   Identified SBFF number: 3
[08/07 17:46:23     15s]   Identified MBFF number: 0
[08/07 17:46:23     15s]   Identified SB Latch number: 0
[08/07 17:46:23     15s]   Identified MB Latch number: 0
[08/07 17:46:23     15s]   Not identified SBFF number: 0
[08/07 17:46:23     15s]   Not identified MBFF number: 0
[08/07 17:46:23     15s]   Not identified SB Latch number: 0
[08/07 17:46:23     15s]   Not identified MB Latch number: 0
[08/07 17:46:23     15s]   Number of sequential cells which are not FFs: 1
[08/07 17:46:23     15s]  Visiting view : setup_func
[08/07 17:46:23     15s]    : PowerDomain = none : Weighted F : unweighted  = 92.80 (1.000) with rcCorner = 0
[08/07 17:46:23     15s]    : PowerDomain = none : Weighted F : unweighted  = 65.60 (1.000) with rcCorner = -1
[08/07 17:46:23     15s]  Visiting view : hold_func
[08/07 17:46:23     15s]    : PowerDomain = none : Weighted F : unweighted  = 92.80 (1.000) with rcCorner = 0
[08/07 17:46:23     15s]    : PowerDomain = none : Weighted F : unweighted  = 65.60 (1.000) with rcCorner = -1
[08/07 17:46:23     15s]  Setting StdDelay to 92.80
[08/07 17:46:23     15s] Creating Cell Server, finished. 
[08/07 17:46:23     15s] 
[08/07 17:46:23     15s] Reset timing graph...
[08/07 17:46:23     15s] Ignoring AAE DB Resetting ...
[08/07 17:46:23     15s] Reset timing graph done.
[08/07 17:46:23     15s] Ignoring AAE DB Resetting ...
[08/07 17:46:24     16s] Analyzing clock structure...
[08/07 17:46:24     16s] Analyzing clock structure done.
[08/07 17:46:24     16s] Reset timing graph...
[08/07 17:46:25     16s] Ignoring AAE DB Resetting ...
[08/07 17:46:25     16s] Reset timing graph done.
[08/07 17:46:25     16s] Extracting original clock gating for clk...
[08/07 17:46:25     16s]   clock_tree clk contains 1023 sinks and 0 clock gates.
[08/07 17:46:25     16s]   Extraction for clk complete.
[08/07 17:46:25     16s] Extracting original clock gating for clk done.
[08/07 17:46:25     16s] The skew group clk/setup_func_mode was created. It contains 1023 sinks and 1 sources.
[08/07 17:46:25     16s] Checking clock tree convergence...
[08/07 17:46:25     16s] Checking clock tree convergence done.
[08/07 17:46:25     16s] <CMD> ccopt_design -outDir RPT -prefix cts
[08/07 17:46:25     16s] #% Begin ccopt_design (date=08/07 17:46:25, mem=816.0M)
[08/07 17:46:25     16s] Setting ::DelayCal::PrerouteDcFastMode 0
[08/07 17:46:25     16s] Runtime...
[08/07 17:46:25     16s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[08/07 17:46:25     16s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[08/07 17:46:25     16s] Set place::cacheFPlanSiteMark to 1
[08/07 17:46:25     16s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[08/07 17:46:25     16s] Using CCOpt effort standard.
[08/07 17:46:25     16s] CCOpt::Phase::Initialization...
[08/07 17:46:25     16s] Check Prerequisites...
[08/07 17:46:25     16s] Leaving CCOpt scope - CheckPlace...
[08/07 17:46:25     17s] OPERPROF: Starting checkPlace at level 1, MEM:991.2M
[08/07 17:46:25     17s] z: 2, totalTracks: 1
[08/07 17:46:25     17s] #spOpts: N=250 
[08/07 17:46:25     17s] # Building riscv llgBox search-tree.
[08/07 17:46:25     17s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:993.2M
[08/07 17:46:25     17s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:993.2M
[08/07 17:46:25     17s] Core basic site is core
[08/07 17:46:25     17s] Use non-trimmed site array because memory saving is not enough.
[08/07 17:46:25     17s] SiteArray: non-trimmed site array dimensions = 197 x 2466
[08/07 17:46:25     17s] SiteArray: use 2,019,328 bytes
[08/07 17:46:25     17s] SiteArray: current memory after site array memory allocation 995.1M
[08/07 17:46:25     17s] SiteArray: FP blocked sites are writable
[08/07 17:46:25     17s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.011, MEM:995.1M
[08/07 17:46:25     17s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.015, MEM:995.1M
[08/07 17:46:25     17s] Begin checking placement ... (start mem=991.2M, init mem=995.1M)
[08/07 17:46:25     17s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:995.1M
[08/07 17:46:25     17s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.002, MEM:995.1M
[08/07 17:46:25     17s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:995.1M
[08/07 17:46:25     17s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.010, REAL:0.002, MEM:995.1M
[08/07 17:46:25     17s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:995.1M
[08/07 17:46:25     17s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.140, REAL:0.136, MEM:1002.1M
[08/07 17:46:25     17s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1002.1M
[08/07 17:46:25     17s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.020, REAL:0.021, MEM:1002.1M
[08/07 17:46:25     17s] *info: Placed = 35831         
[08/07 17:46:25     17s] *info: Unplaced = 0           
[08/07 17:46:25     17s] Placement Density:28.33%(9908856/34977744)
[08/07 17:46:25     17s] Placement Density (including fixed std cells):28.33%(9908856/34977744)
[08/07 17:46:25     17s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1002.1M
[08/07 17:46:25     17s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.007, MEM:1000.2M
[08/07 17:46:25     17s] Finished checkPlace (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=1000.2M)
[08/07 17:46:25     17s] OPERPROF: Finished checkPlace at level 1, CPU:0.250, REAL:0.255, MEM:1000.2M
[08/07 17:46:25     17s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.3 real=0:00:00.3)
[08/07 17:46:25     17s] UM:   timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:46:25     17s] UM:*                                      Leaving CCOpt scope - CheckPlace
[08/07 17:46:25     17s] Validating CTS configuration...
[08/07 17:46:25     17s] Checking module port directions...
[08/07 17:46:25     17s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 17:46:25     17s] Non-default CCOpt properties:
[08/07 17:46:25     17s] route_type is set for at least one key
[08/07 17:46:25     17s] Using cell based legalization.
[08/07 17:46:25     17s] OPERPROF: Starting DPlace-Init at level 1, MEM:1000.2M
[08/07 17:46:25     17s] z: 2, totalTracks: 1
[08/07 17:46:25     17s] #spOpts: N=250 
[08/07 17:46:25     17s] All LLGs are deleted
[08/07 17:46:25     17s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1000.2M
[08/07 17:46:25     17s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1000.2M
[08/07 17:46:25     17s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1000.2M
[08/07 17:46:25     17s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1000.2M
[08/07 17:46:25     17s] Core basic site is core
[08/07 17:46:25     17s] SiteArray: non-trimmed site array dimensions = 197 x 2466
[08/07 17:46:25     17s] SiteArray: use 2,019,328 bytes
[08/07 17:46:25     17s] SiteArray: current memory after site array memory allocation 1002.1M
[08/07 17:46:25     17s] SiteArray: FP blocked sites are writable
[08/07 17:46:25     17s] Estimated cell power/ground rail width = 2.343 um
[08/07 17:46:25     17s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/07 17:46:25     17s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1002.1M
[08/07 17:46:25     17s] Process 594 wires and vias for routing blockage and capacity analysis
[08/07 17:46:25     17s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1002.1M
[08/07 17:46:25     17s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.016, MEM:1002.1M
[08/07 17:46:25     17s] OPERPROF:     Starting CMU at level 3, MEM:1002.1M
[08/07 17:46:25     17s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:1002.1M
[08/07 17:46:25     17s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.025, MEM:1002.1M
[08/07 17:46:25     17s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1002.1MB).
[08/07 17:46:25     17s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.059, MEM:1002.1M
[08/07 17:46:25     17s] (I)       Load db... (mem=1002.1M)
[08/07 17:46:25     17s] (I)       Read data from FE... (mem=1002.1M)
[08/07 17:46:25     17s] (I)       Read nodes and places... (mem=1002.1M)
[08/07 17:46:25     17s] (I)       Number of ignored instance 0
[08/07 17:46:25     17s] (I)       Number of inbound cells 0
[08/07 17:46:25     17s] (I)       numMoveCells=35831, numMacros=0  numPads=0  numMultiRowHeightInsts=0
[08/07 17:46:25     17s] (I)       cell height: 30000, count: 35831
[08/07 17:46:25     17s] (I)       Done Read nodes and places (cpu=0.360s, mem=1018.0M)
[08/07 17:46:25     17s] (I)       Read rows... (mem=1018.0M)
[08/07 17:46:25     17s] (I)       Done Read rows (cpu=0.000s, mem=1018.0M)
[08/07 17:46:25     17s] (I)       Done Read data from FE (cpu=0.360s, mem=1018.0M)
[08/07 17:46:25     17s] (I)       Done Load db (cpu=0.360s, mem=1018.0M)
[08/07 17:46:25     17s] (I)       Constructing placeable region... (mem=1018.0M)
[08/07 17:46:25     17s] (I)       Constructing bin map
[08/07 17:46:25     17s] (I)       Initialize bin information with width=300000 height=300000
[08/07 17:46:25     17s] (I)       Done constructing bin map
[08/07 17:46:25     17s] (I)       Removing 0 blocked bin with high fixed inst density
[08/07 17:46:25     17s] (I)       Compute region effective width... (mem=1018.0M)
[08/07 17:46:25     17s] (I)       Done Compute region effective width (cpu=0.000s, mem=1018.0M)
[08/07 17:46:25     17s] (I)       Done Constructing placeable region (cpu=0.010s, mem=1018.0M)
[08/07 17:46:25     17s] Route type trimming info:
[08/07 17:46:25     17s]   No route type modifications were made.
[08/07 17:46:25     17s] Accumulated time to calculate placeable region: 0
[08/07 17:46:25     17s] (I)       Initializing Steiner engine. 
[08/07 17:46:25     17s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M3_M2' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[08/07 17:46:26     18s] Start AAE Lib Loading. (MEM=1028.14)
[08/07 17:46:26     18s] End AAE Lib Loading. (MEM=1047.22 CPU=0:00:00.0 Real=0:00:00.0)
[08/07 17:46:26     18s] End AAE Lib Interpolated Model. (MEM=1047.22 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/07 17:46:26     18s] Library trimming buffers in power domain auto-default and half-corner corner_tt:setup.late removed 1 of 3 cells
[08/07 17:46:26     18s] Original list had 3 cells:
[08/07 17:46:26     18s] BUFX4 CLKBUF1 BUFX2 
[08/07 17:46:26     18s] New trimmed list has 2 cells:
[08/07 17:46:26     18s] BUFX4 BUFX2 
[08/07 17:46:26     18s] Accumulated time to calculate placeable region: 0
[08/07 17:46:26     18s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[08/07 17:46:26     18s] Library trimming inverters in power domain auto-default and half-corner corner_tt:setup.late removed 0 of 4 cells
[08/07 17:46:26     18s] Original list had 4 cells:
[08/07 17:46:26     18s] INVX8 INVX4 INVX2 INVX1 
[08/07 17:46:26     18s] Library trimming was not able to trim any cells:
[08/07 17:46:26     18s] INVX8 INVX4 INVX2 INVX1 
[08/07 17:46:26     18s] Accumulated time to calculate placeable region: 0
[08/07 17:46:26     18s] Clock tree balancer configuration for clock_tree clk:
[08/07 17:46:26     18s] Non-default CCOpt properties:
[08/07 17:46:26     18s]   route_type (leaf): METAL3 (default: default)
[08/07 17:46:26     18s]   route_type (trunk): METAL3 (default: default)
[08/07 17:46:26     18s]   route_type (top): METAL3 (default: default)
[08/07 17:46:26     18s] For power domain auto-default:
[08/07 17:46:26     18s]   Buffers:     {BUFX4 BUFX2}
[08/07 17:46:26     18s]   Inverters:   INVX8 INVX4 INVX2 INVX1 
[08/07 17:46:26     18s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 34977744.000um^2
[08/07 17:46:26     18s] Top/Trunk/Leaf Routing info:
[08/07 17:46:26     18s]   Route-type name: METAL3; Top/bottom preferred layer name: metal3/metal2; 
[08/07 17:46:26     18s]   Unshielded; Mask Constraint: 0; Source: route_type.
[08/07 17:46:26     18s] For timing_corner corner_tt:setup, late and power domain auto-default:
[08/07 17:46:26     18s]   Slew time target (leaf):    0.537ns
[08/07 17:46:26     18s]   Slew time target (trunk):   0.537ns
[08/07 17:46:26     18s]   Slew time target (top):     0.537ns (Note: no nets are considered top nets in this clock tree)
[08/07 17:46:26     18s]   Buffer unit delay: 0.278ns
[08/07 17:46:26     18s]   Buffer max distance: 3029.042um
[08/07 17:46:26     18s] Fastest wire driving cells and distances:
[08/07 17:46:26     18s]   Buffer    : {lib_cell:BUFX4, fastest_considered_half_corner=corner_tt:setup.late, optimalDrivingDistance=3029.042um, saturatedSlew=0.457ns, speed=5109.720um per ns, cellArea=95.080um^2 per 1000um}
[08/07 17:46:26     18s]   Inverter  : {lib_cell:INVX8, fastest_considered_half_corner=corner_tt:setup.late, optimalDrivingDistance=3885.384um, saturatedSlew=0.461ns, speed=9235.522um per ns, cellArea=92.655um^2 per 1000um}
[08/07 17:46:26     18s] 
[08/07 17:46:26     18s] 
[08/07 17:46:26     18s] Logic Sizing Table:
[08/07 17:46:26     18s] 
[08/07 17:46:26     18s] ----------------------------------------------------------
[08/07 17:46:26     18s] Cell    Instance count    Source    Eligible library cells
[08/07 17:46:26     18s] ----------------------------------------------------------
[08/07 17:46:26     18s]   (empty table)
[08/07 17:46:26     18s] ----------------------------------------------------------
[08/07 17:46:26     18s] 
[08/07 17:46:26     18s] 
[08/07 17:46:26     18s] Clock tree balancer configuration for skew_group clk/setup_func_mode:
[08/07 17:46:26     18s]   Sources:                     pin clk
[08/07 17:46:26     18s]   Total number of sinks:       1023
[08/07 17:46:26     18s]   Delay constrained sinks:     1023
[08/07 17:46:26     18s]   Non-leaf sinks:              0
[08/07 17:46:26     18s]   Ignore pins:                 0
[08/07 17:46:26     18s]  Timing corner corner_tt:setup.late:
[08/07 17:46:26     18s]   Skew target:                 0.278ns
[08/07 17:46:26     18s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M2_M1' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[08/07 17:46:26     18s] Primary reporting skew groups are:
[08/07 17:46:26     18s] skew_group clk/setup_func_mode with 1023 clock sinks
[08/07 17:46:26     18s] 
[08/07 17:46:26     18s] Via Selection for Estimated Routes (rule default):
[08/07 17:46:26     18s] 
[08/07 17:46:26     18s] --------------------------------------------------------------------
[08/07 17:46:26     18s] Layer            Via Cell    Res.     Cap.     RC       Top of Stack
[08/07 17:46:26     18s] Range                        (Ohm)    (fF)     (fs)     Only
[08/07 17:46:26     18s] --------------------------------------------------------------------
[08/07 17:46:26     18s] metal1-metal2    M2_M1       4.000    0.000    0.000    false
[08/07 17:46:26     18s] metal2-metal3    M3_M2       4.000    0.000    0.000    false
[08/07 17:46:26     18s] --------------------------------------------------------------------
[08/07 17:46:26     18s] 
[08/07 17:46:26     18s] No ideal or dont_touch nets found in the clock tree
[08/07 17:46:26     18s] No dont_touch hnets found in the clock tree
[08/07 17:46:26     18s] 
[08/07 17:46:26     18s] Filtering reasons for cell type: buffer
[08/07 17:46:26     18s] =======================================
[08/07 17:46:26     18s] 
[08/07 17:46:26     18s] ----------------------------------------------------------------
[08/07 17:46:26     18s] Clock trees    Power domain    Reason              Library cells
[08/07 17:46:26     18s] ----------------------------------------------------------------
[08/07 17:46:26     18s] all            auto-default    Library trimming    { CLKBUF1 }
[08/07 17:46:26     18s] ----------------------------------------------------------------
[08/07 17:46:26     18s] 
[08/07 17:46:26     18s] 
[08/07 17:46:26     18s] Validating CTS configuration done. (took cpu=0:00:01.5 real=0:00:01.5)
[08/07 17:46:26     18s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:46:26     18s] UM:*                                      Validating CTS configuration
[08/07 17:46:26     18s] CCOpt configuration status: all checks passed.
[08/07 17:46:26     18s] External - Set all clocks to propagated mode...
[08/07 17:46:26     18s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[08/07 17:46:26     18s]  * The following are in propagated mode:
[08/07 17:46:26     18s]    - SDC clock clk in view setup_func
[08/07 17:46:26     18s]    - SDC clock clk in view hold_func
[08/07 17:46:26     18s] 
[08/07 17:46:26     18s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 17:46:26     18s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[08/07 17:46:26     18s] 
[08/07 17:46:26     18s] 
[08/07 17:46:26     18s] 
[08/07 17:46:26     18s] Check Prerequisites done. (took cpu=0:00:01.8 real=0:00:01.8)
[08/07 17:46:26     18s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:46:26     18s] UM:*                                      Check Prerequisites
[08/07 17:46:26     18s] CCOpt::Phase::Initialization done. (took cpu=0:00:01.8 real=0:00:01.8)
[08/07 17:46:26     18s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:46:26     18s] UM:*                                      CCOpt::Phase::Initialization
[08/07 17:46:26     18s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1094.9M
[08/07 17:46:27     18s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.040, REAL:0.047, MEM:1094.9M
[08/07 17:46:27     18s] Executing ccopt post-processing.
[08/07 17:46:27     18s] Synthesizing clock trees with CCOpt...
[08/07 17:46:27     18s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[08/07 17:46:27     18s] CCOpt::Phase::PreparingToBalance...
[08/07 17:46:27     18s] Leaving CCOpt scope - Initializing power interface...
[08/07 17:46:27     18s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 17:46:27     18s] 
[08/07 17:46:27     18s] Positive (advancing) pin insertion delays
[08/07 17:46:27     18s] =========================================
[08/07 17:46:27     18s] 
[08/07 17:46:27     18s] Found 0 advancing pin insertion delay (0.000% of 1023 clock tree sinks)
[08/07 17:46:27     18s] 
[08/07 17:46:27     18s] Negative (delaying) pin insertion delays
[08/07 17:46:27     18s] ========================================
[08/07 17:46:27     18s] 
[08/07 17:46:27     18s] Found 0 delaying pin insertion delay (0.000% of 1023 clock tree sinks)
[08/07 17:46:27     18s] Notify start of optimization...
[08/07 17:46:27     18s] Notify start of optimization done.
[08/07 17:46:27     18s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[08/07 17:46:27     18s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1094.9M
[08/07 17:46:27     18s] All LLGs are deleted
[08/07 17:46:27     18s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1094.9M
[08/07 17:46:27     18s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1093.0M
[08/07 17:46:27     18s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1093.0M
[08/07 17:46:27     18s] ### Creating LA Mngr. totSessionCpu=0:00:18.9 mem=1093.0M
[08/07 17:46:27     18s] ### Creating LA Mngr, finished. totSessionCpu=0:00:18.9 mem=1093.0M
[08/07 17:46:27     18s] (I)       Started Loading and Dumping File ( Curr Mem: 1092.99 MB )
[08/07 17:46:27     18s] (I)       Reading DB...
[08/07 17:46:27     18s] (I)       Read data from FE... (mem=1093.0M)
[08/07 17:46:27     18s] (I)       Read nodes and places... (mem=1093.0M)
[08/07 17:46:27     18s] (I)       Done Read nodes and places (cpu=0.040s, mem=1093.0M)
[08/07 17:46:27     18s] (I)       Read nets... (mem=1093.0M)
[08/07 17:46:27     19s] (I)       Done Read nets (cpu=0.090s, mem=1093.0M)
[08/07 17:46:27     19s] (I)       Done Read data from FE (cpu=0.130s, mem=1093.0M)
[08/07 17:46:27     19s] (I)       before initializing RouteDB syMemory usage = 1093.0 MB
[08/07 17:46:27     19s] (I)       Honor MSV route constraint: false
[08/07 17:46:27     19s] (I)       Maximum routing layer  : 3
[08/07 17:46:27     19s] (I)       Minimum routing layer  : 2
[08/07 17:46:27     19s] (I)       Supply scale factor H  : 1.00
[08/07 17:46:27     19s] (I)       Supply scale factor V  : 1.00
[08/07 17:46:27     19s] (I)       Tracks used by clock wire: 0
[08/07 17:46:27     19s] (I)       Reverse direction      : 
[08/07 17:46:27     19s] (I)       Honor partition pin guides: true
[08/07 17:46:27     19s] (I)       Route selected nets only: false
[08/07 17:46:27     19s] (I)       Route secondary PG pins: false
[08/07 17:46:27     19s] (I)       Second PG max fanout   : 2147483647
[08/07 17:46:27     19s] (I)       Apply function for special wires: true
[08/07 17:46:27     19s] (I)       Layer by layer blockage reading: true
[08/07 17:46:27     19s] (I)       Offset calculation fix : true
[08/07 17:46:27     19s] (I)       Route stripe layer range: 
[08/07 17:46:27     19s] (I)       Honor partition fences : 
[08/07 17:46:27     19s] (I)       Honor partition pin    : 
[08/07 17:46:27     19s] (I)       Honor partition fences with feedthrough: 
[08/07 17:46:27     19s] (I)       Counted 1006 PG shapes. We will not process PG shapes layer by layer.
[08/07 17:46:27     19s] (I)       Use row-based GCell size
[08/07 17:46:27     19s] (I)       Use row-based GCell align
[08/07 17:46:27     19s] (I)       GCell unit size   : 30000
[08/07 17:46:27     19s] (I)       GCell multiplier  : 1
[08/07 17:46:27     19s] (I)       GCell row height  : 30000
[08/07 17:46:27     19s] (I)       Actual row height : 30000
[08/07 17:46:27     19s] (I)       GCell align ref   : 40800 42000
[08/07 17:46:27     19s] [NR-eGR] Track table information for default rule: 
[08/07 17:46:27     19s] [NR-eGR] metal1 has no routable track
[08/07 17:46:27     19s] [NR-eGR] metal2 has single uniform track structure
[08/07 17:46:27     19s] [NR-eGR] metal3 has single uniform track structure
[08/07 17:46:27     19s] (I)       ===========================================================================
[08/07 17:46:27     19s] (I)       == Report All Rule Vias ==
[08/07 17:46:27     19s] (I)       ===========================================================================
[08/07 17:46:27     19s] (I)        Via Rule : (Default)
[08/07 17:46:27     19s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/07 17:46:27     19s] (I)       ---------------------------------------------------------------------------
[08/07 17:46:27     19s] (I)        1    1 : M2_M1                       1 : M2_M1                    
[08/07 17:46:27     19s] (I)        2    2 : M3_M2                       2 : M3_M2                    
[08/07 17:46:27     19s] (I)        3    0 : ---                         0 : ---                      
[08/07 17:46:27     19s] (I)       ===========================================================================
[08/07 17:46:27     19s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1092.99 MB )
[08/07 17:46:27     19s] [NR-eGR] Read 408 PG shapes
[08/07 17:46:27     19s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1092.99 MB )
[08/07 17:46:27     19s] [NR-eGR] #Routing Blockages  : 0
[08/07 17:46:27     19s] [NR-eGR] #Instance Blockages : 2715
[08/07 17:46:27     19s] [NR-eGR] #PG Blockages       : 408
[08/07 17:46:27     19s] [NR-eGR] #Bump Blockages     : 0
[08/07 17:46:27     19s] [NR-eGR] #Boundary Blockages : 0
[08/07 17:46:27     19s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[08/07 17:46:27     19s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/07 17:46:27     19s] (I)       readDataFromPlaceDB
[08/07 17:46:27     19s] (I)       Read net information..
[08/07 17:46:27     19s] [NR-eGR] Read numTotalNets=36522  numIgnoredNets=0
[08/07 17:46:27     19s] (I)       Read testcase time = 0.090 seconds
[08/07 17:46:27     19s] 
[08/07 17:46:27     19s] (I)       early_global_route_priority property id does not exist.
[08/07 17:46:27     19s] (I)       Start initializing grid graph
[08/07 17:46:27     19s] (I)       End initializing grid graph
[08/07 17:46:27     19s] (I)       Model blockages into capacity
[08/07 17:46:27     19s] (I)       Read Num Blocks=22330  Num Prerouted Wires=0  Num CS=0
[08/07 17:46:27     19s] (I)       Started Modeling ( Curr Mem: 1092.99 MB )
[08/07 17:46:27     19s] (I)       Started Modeling Layer 1 ( Curr Mem: 1092.99 MB )
[08/07 17:46:27     19s] (I)       Started Modeling Layer 2 ( Curr Mem: 1092.99 MB )
[08/07 17:46:27     19s] (I)       Layer 1 (V) : #blockages 22330 : #preroutes 0
[08/07 17:46:27     19s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1092.99 MB )
[08/07 17:46:27     19s] (I)       Started Modeling Layer 3 ( Curr Mem: 1092.99 MB )
[08/07 17:46:27     19s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 0
[08/07 17:46:27     19s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1092.99 MB )
[08/07 17:46:27     19s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1092.99 MB )
[08/07 17:46:27     19s] (I)       -- layer congestion ratio --
[08/07 17:46:27     19s] (I)       Layer 1 : 0.100000
[08/07 17:46:27     19s] (I)       Layer 2 : 0.700000
[08/07 17:46:27     19s] (I)       Layer 3 : 0.700000
[08/07 17:46:27     19s] (I)       ----------------------------
[08/07 17:46:27     19s] (I)       Number of ignored nets = 0
[08/07 17:46:27     19s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/07 17:46:27     19s] (I)       Number of clock nets = 1.  Ignored: No
[08/07 17:46:27     19s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/07 17:46:27     19s] (I)       Number of special nets = 0.  Ignored: Yes
[08/07 17:46:27     19s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/07 17:46:27     19s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[08/07 17:46:27     19s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/07 17:46:27     19s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/07 17:46:27     19s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/07 17:46:27     19s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[08/07 17:46:27     19s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1093.0 MB
[08/07 17:46:27     19s] (I)       Ndr track 0 does not exist
[08/07 17:46:27     19s] (I)       Layer1  viaCost=200.00
[08/07 17:46:27     19s] (I)       Layer2  viaCost=100.00
[08/07 17:46:27     19s] (I)       ---------------------Grid Graph Info--------------------
[08/07 17:46:27     19s] (I)       Routing area        : (0, 0) - (6000000, 6000000)
[08/07 17:46:27     19s] (I)       Core area           : (40800, 42000) - (5959200, 5958000)
[08/07 17:46:27     19s] (I)       Site width          :  2400  (dbu)
[08/07 17:46:27     19s] (I)       Row height          : 30000  (dbu)
[08/07 17:46:27     19s] (I)       GCell row height    : 30000  (dbu)
[08/07 17:46:27     19s] (I)       GCell width         : 30000  (dbu)
[08/07 17:46:27     19s] (I)       GCell height        : 30000  (dbu)
[08/07 17:46:27     19s] (I)       Grid                :   200   200     3
[08/07 17:46:27     19s] (I)       Layer numbers       :     1     2     3
[08/07 17:46:27     19s] (I)       Vertical capacity   :     0 30000     0
[08/07 17:46:27     19s] (I)       Horizontal capacity :     0     0 30000
[08/07 17:46:27     19s] (I)       Default wire width  :   900   900  1500
[08/07 17:46:27     19s] (I)       Default wire space  :   900   900   900
[08/07 17:46:27     19s] (I)       Default wire pitch  :  1800  1800  2400
[08/07 17:46:27     19s] (I)       Default pitch size  :  1800  2400  3000
[08/07 17:46:27     19s] (I)       First track coord   :     0  1200  1500
[08/07 17:46:27     19s] (I)       Num tracks per GCell: 16.67 12.50 10.00
[08/07 17:46:27     19s] (I)       Total num of tracks :     0  2500  2000
[08/07 17:46:27     19s] (I)       Num of masks        :     1     1     1
[08/07 17:46:27     19s] (I)       Num of trim masks   :     0     0     0
[08/07 17:46:27     19s] (I)       --------------------------------------------------------
[08/07 17:46:27     19s] 
[08/07 17:46:27     19s] [NR-eGR] ============ Routing rule table ============
[08/07 17:46:27     19s] [NR-eGR] Rule id: 0  Nets: 36522 
[08/07 17:46:27     19s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/07 17:46:27     19s] (I)       Pitch:  L1=1800  L2=2400  L3=3000
[08/07 17:46:27     19s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1
[08/07 17:46:27     19s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[08/07 17:46:27     19s] [NR-eGR] ========================================
[08/07 17:46:27     19s] [NR-eGR] 
[08/07 17:46:27     19s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/07 17:46:27     19s] (I)       blocked tracks on layer2 : = 21196 / 500000 (4.24%)
[08/07 17:46:27     19s] (I)       blocked tracks on layer3 : = 0 / 400000 (0.00%)
[08/07 17:46:27     19s] (I)       After initializing earlyGlobalRoute syMemory usage = 1093.0 MB
[08/07 17:46:27     19s] (I)       Finished Loading and Dumping File ( CPU: 0.25 sec, Real: 0.25 sec, Curr Mem: 1092.99 MB )
[08/07 17:46:27     19s] (I)       Started Global Routing ( Curr Mem: 1092.99 MB )
[08/07 17:46:27     19s] (I)       ============= Initialization =============
[08/07 17:46:27     19s] (I)       totalPins=101557  totalGlobalPin=84960 (83.66%)
[08/07 17:46:27     19s] (I)       Started Build MST ( Curr Mem: 1092.99 MB )
[08/07 17:46:27     19s] (I)       Generate topology with single threads
[08/07 17:46:27     19s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1092.99 MB )
[08/07 17:46:27     19s] (I)       total 2D Cap : 886293 = (400000 H, 486293 V)
[08/07 17:46:27     19s] [NR-eGR] Layer group 1: route 36522 net(s) in layer range [2, 3]
[08/07 17:46:27     19s] (I)       ============  Phase 1a Route ============
[08/07 17:46:27     19s] (I)       Started Phase 1a ( Curr Mem: 1092.99 MB )
[08/07 17:46:27     19s] (I)       Finished Phase 1a ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 1092.99 MB )
[08/07 17:46:27     19s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1092.99 MB )
[08/07 17:46:27     19s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[08/07 17:46:27     19s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1092.99 MB )
[08/07 17:46:27     19s] (I)       Usage: 224227 = (116640 H, 107587 V) = (29.16% H, 22.12% V) = (3.499e+06um H, 3.228e+06um V)
[08/07 17:46:27     19s] (I)       
[08/07 17:46:27     19s] (I)       ============  Phase 1b Route ============
[08/07 17:46:27     19s] (I)       Started Phase 1b ( Curr Mem: 1092.99 MB )
[08/07 17:46:27     19s] (I)       Finished Phase 1b ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1092.99 MB )
[08/07 17:46:27     19s] (I)       Usage: 224398 = (116699 H, 107699 V) = (29.17% H, 22.15% V) = (3.501e+06um H, 3.231e+06um V)
[08/07 17:46:27     19s] (I)       
[08/07 17:46:27     19s] (I)       earlyGlobalRoute overflow of layer group 1: 2.19% H + 0.72% V. EstWL: 6.731940e+06um
[08/07 17:46:27     19s] (I)       ============  Phase 1c Route ============
[08/07 17:46:27     19s] (I)       Started Phase 1c ( Curr Mem: 1092.99 MB )
[08/07 17:46:27     19s] (I)       Level2 Grid: 40 x 40
[08/07 17:46:27     19s] (I)       Started Two Level Routing ( Curr Mem: 1092.99 MB )
[08/07 17:46:27     19s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1092.99 MB )
[08/07 17:46:27     19s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1092.99 MB )
[08/07 17:46:27     19s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1092.99 MB )
[08/07 17:46:27     19s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1092.99 MB )
[08/07 17:46:27     19s] (I)       Usage: 224408 = (116699 H, 107709 V) = (29.17% H, 22.15% V) = (3.501e+06um H, 3.231e+06um V)
[08/07 17:46:27     19s] (I)       
[08/07 17:46:27     19s] (I)       ============  Phase 1d Route ============
[08/07 17:46:27     19s] (I)       Started Phase 1d ( Curr Mem: 1092.99 MB )
[08/07 17:46:27     19s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1092.99 MB )
[08/07 17:46:27     19s] (I)       Usage: 224445 = (116700 H, 107745 V) = (29.18% H, 22.16% V) = (3.501e+06um H, 3.232e+06um V)
[08/07 17:46:27     19s] (I)       
[08/07 17:46:27     19s] (I)       ============  Phase 1e Route ============
[08/07 17:46:27     19s] (I)       Started Phase 1e ( Curr Mem: 1092.99 MB )
[08/07 17:46:27     19s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1092.99 MB )
[08/07 17:46:27     19s] (I)       Usage: 224445 = (116700 H, 107745 V) = (29.18% H, 22.16% V) = (3.501e+06um H, 3.232e+06um V)
[08/07 17:46:27     19s] (I)       
[08/07 17:46:27     19s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 2.12% H + 0.74% V. EstWL: 6.733350e+06um
[08/07 17:46:27     19s] [NR-eGR] 
[08/07 17:46:27     19s] (I)       Current Phase 1l[Initialization] ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1092.99 MB )
[08/07 17:46:27     19s] (I)       Running layer assignment with 1 threads
[08/07 17:46:27     19s] (I)       Finished Phase 1l ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1092.99 MB )
[08/07 17:46:27     19s] (I)       ============  Phase 1l Route ============
[08/07 17:46:27     19s] (I)       
[08/07 17:46:27     19s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/07 17:46:27     19s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[08/07 17:46:27     19s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[08/07 17:46:27     19s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[08/07 17:46:27     19s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/07 17:46:27     19s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/07 17:46:27     19s] [NR-eGR]  metal2  (2)       197( 0.49%)        46( 0.12%)         8( 0.02%)         1( 0.00%)   ( 0.63%) 
[08/07 17:46:27     19s] [NR-eGR]  metal3  (3)       451( 1.13%)       159( 0.40%)        14( 0.04%)         1( 0.00%)   ( 1.57%) 
[08/07 17:46:27     19s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/07 17:46:27     19s] [NR-eGR] Total              648( 0.81%)       205( 0.26%)        22( 0.03%)         2( 0.00%)   ( 1.10%) 
[08/07 17:46:27     19s] [NR-eGR] 
[08/07 17:46:27     19s] (I)       Finished Global Routing ( CPU: 0.17 sec, Real: 0.18 sec, Curr Mem: 1092.99 MB )
[08/07 17:46:27     19s] (I)       total 2D Cap : 887799 = (400000 H, 487799 V)
[08/07 17:46:27     19s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 1.56% H + 0.63% V
[08/07 17:46:27     19s] [NR-eGR] Overflow after earlyGlobalRoute 2.11% H + 0.83% V
[08/07 17:46:27     19s] (I)       ============= track Assignment ============
[08/07 17:46:27     19s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1092.99 MB )
[08/07 17:46:27     19s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1092.99 MB )
[08/07 17:46:27     19s] (I)       Started Greedy Track Assignment ( Curr Mem: 1092.99 MB )
[08/07 17:46:27     19s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[08/07 17:46:27     19s] (I)       Running track assignment with 1 threads
[08/07 17:46:27     19s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1092.99 MB )
[08/07 17:46:27     19s] (I)       Run Multi-thread track assignment
[08/07 17:46:27     19s] (I)       Finished Greedy Track Assignment ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 1092.99 MB )
[08/07 17:46:27     19s] [NR-eGR] --------------------------------------------------------------------------
[08/07 17:46:27     19s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 101557
[08/07 17:46:27     19s] [NR-eGR] metal2  (2V) length: 3.581643e+06um, number of vias: 146283
[08/07 17:46:27     19s] [NR-eGR] metal3  (3H) length: 3.602777e+06um, number of vias: 0
[08/07 17:46:27     19s] [NR-eGR] Total length: 7.184420e+06um, number of vias: 247840
[08/07 17:46:27     19s] [NR-eGR] --------------------------------------------------------------------------
[08/07 17:46:27     19s] [NR-eGR] Total eGR-routed clock nets wire length: 6.146460e+04um 
[08/07 17:46:27     19s] [NR-eGR] --------------------------------------------------------------------------
[08/07 17:46:28     19s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.96 sec, Real: 0.96 sec, Curr Mem: 1092.99 MB )
[08/07 17:46:28     19s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:01.0 real=0:00:01.0)
[08/07 17:46:28     19s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:46:28     19s] UM:*                                      Leaving CCOpt scope - optDesignGlobalRouteStep
[08/07 17:46:28     19s] Rebuilding timing graph...
[08/07 17:46:28     20s] Rebuilding timing graph done.
[08/07 17:46:28     20s] Legalization setup...
[08/07 17:46:28     20s] Using cell based legalization.
[08/07 17:46:28     20s] OPERPROF: Starting DPlace-Init at level 1, MEM:1093.0M
[08/07 17:46:28     20s] z: 2, totalTracks: 1
[08/07 17:46:28     20s] #spOpts: N=250 mergeVia=F 
[08/07 17:46:28     20s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1093.0M
[08/07 17:46:28     20s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1093.0M
[08/07 17:46:28     20s] Core basic site is core
[08/07 17:46:28     20s] SiteArray: non-trimmed site array dimensions = 197 x 2466
[08/07 17:46:28     20s] SiteArray: use 2,019,328 bytes
[08/07 17:46:28     20s] SiteArray: current memory after site array memory allocation 1094.9M
[08/07 17:46:28     20s] SiteArray: FP blocked sites are writable
[08/07 17:46:28     20s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/07 17:46:28     20s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1094.9M
[08/07 17:46:28     20s] Process 594 wires and vias for routing blockage and capacity analysis
[08/07 17:46:28     20s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1094.9M
[08/07 17:46:28     20s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.015, MEM:1094.9M
[08/07 17:46:28     20s] OPERPROF:     Starting CMU at level 3, MEM:1094.9M
[08/07 17:46:28     20s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1094.9M
[08/07 17:46:28     20s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.024, MEM:1094.9M
[08/07 17:46:28     20s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1094.9MB).
[08/07 17:46:28     20s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.058, MEM:1094.9M
[08/07 17:46:28     20s] (I)       Load db... (mem=1094.9M)
[08/07 17:46:28     20s] (I)       Read data from FE... (mem=1094.9M)
[08/07 17:46:28     20s] (I)       Read nodes and places... (mem=1094.9M)
[08/07 17:46:28     20s] (I)       Number of ignored instance 0
[08/07 17:46:28     20s] (I)       Number of inbound cells 0
[08/07 17:46:28     20s] (I)       numMoveCells=35831, numMacros=0  numPads=0  numMultiRowHeightInsts=0
[08/07 17:46:28     20s] (I)       cell height: 30000, count: 35831
[08/07 17:46:28     20s] (I)       Done Read nodes and places (cpu=0.040s, mem=1094.9M)
[08/07 17:46:28     20s] (I)       Read rows... (mem=1094.9M)
[08/07 17:46:28     20s] (I)       Done Read rows (cpu=0.000s, mem=1094.9M)
[08/07 17:46:28     20s] (I)       Done Read data from FE (cpu=0.040s, mem=1094.9M)
[08/07 17:46:28     20s] (I)       Done Load db (cpu=0.040s, mem=1094.9M)
[08/07 17:46:28     20s] (I)       Constructing placeable region... (mem=1094.9M)
[08/07 17:46:28     20s] (I)       Constructing bin map
[08/07 17:46:28     20s] (I)       Initialize bin information with width=300000 height=300000
[08/07 17:46:28     20s] (I)       Done constructing bin map
[08/07 17:46:28     20s] (I)       Removing 0 blocked bin with high fixed inst density
[08/07 17:46:28     20s] (I)       Compute region effective width... (mem=1094.9M)
[08/07 17:46:28     20s] (I)       Done Compute region effective width (cpu=0.000s, mem=1094.9M)
[08/07 17:46:28     20s] (I)       Done Constructing placeable region (cpu=0.010s, mem=1094.9M)
[08/07 17:46:28     20s] Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/07 17:46:29     20s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:46:29     20s] UM:*                                      Legalization setup
[08/07 17:46:29     20s] Validating CTS configuration...
[08/07 17:46:29     20s] Checking module port directions...
[08/07 17:46:29     20s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 17:46:29     20s] Non-default CCOpt properties:
[08/07 17:46:29     20s] cts_merge_clock_gates is set for at least one key
[08/07 17:46:29     20s] cts_merge_clock_logic is set for at least one key
[08/07 17:46:29     20s] route_type is set for at least one key
[08/07 17:46:29     20s] Route type trimming info:
[08/07 17:46:29     20s]   No route type modifications were made.
[08/07 17:46:29     20s] Accumulated time to calculate placeable region: 0
[08/07 17:46:29     20s] (I)       Initializing Steiner engine. 
[08/07 17:46:29     21s] LayerId::1 widthSet size::1
[08/07 17:46:29     21s] LayerId::2 widthSet size::1
[08/07 17:46:29     21s] LayerId::3 widthSet size::1
[08/07 17:46:29     21s] Updating RC grid for preRoute extraction ...
[08/07 17:46:29     21s] Initializing multi-corner resistance tables ...
[08/07 17:46:29     21s] Preroute length aware model : LLS: 2-1 ; HLS: 4-3 ; rDens: 0.486150 ; uaWl: 1.000000 ; uaWlH: 1.000000 ; aWlH: 0.000000 ; Pmax: 0.939400 ; wcR: 1.000000 ; newSi: 0.097500 ; pMod: 77 ; 
[08/07 17:46:29     21s] End AAE Lib Interpolated Model. (MEM=1094.92 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/07 17:46:29     21s] Library trimming buffers in power domain auto-default and half-corner corner_tt:setup.late removed 1 of 3 cells
[08/07 17:46:29     21s] Original list had 3 cells:
[08/07 17:46:29     21s] BUFX4 CLKBUF1 BUFX2 
[08/07 17:46:29     21s] New trimmed list has 2 cells:
[08/07 17:46:29     21s] BUFX4 BUFX2 
[08/07 17:46:29     21s] Accumulated time to calculate placeable region: 0
[08/07 17:46:29     21s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[08/07 17:46:29     21s] Library trimming inverters in power domain auto-default and half-corner corner_tt:setup.late removed 0 of 4 cells
[08/07 17:46:29     21s] Original list had 4 cells:
[08/07 17:46:29     21s] INVX8 INVX4 INVX2 INVX1 
[08/07 17:46:29     21s] Library trimming was not able to trim any cells:
[08/07 17:46:29     21s] INVX8 INVX4 INVX2 INVX1 
[08/07 17:46:29     21s] Accumulated time to calculate placeable region: 0
[08/07 17:46:30     22s] Clock tree balancer configuration for clock_tree clk:
[08/07 17:46:30     22s] Non-default CCOpt properties:
[08/07 17:46:30     22s]   cts_merge_clock_gates: true (default: false)
[08/07 17:46:30     22s]   cts_merge_clock_logic: true (default: false)
[08/07 17:46:30     22s]   route_type (leaf): METAL3 (default: default)
[08/07 17:46:30     22s]   route_type (trunk): METAL3 (default: default)
[08/07 17:46:30     22s]   route_type (top): METAL3 (default: default)
[08/07 17:46:30     22s] For power domain auto-default:
[08/07 17:46:30     22s]   Buffers:     {BUFX4 BUFX2}
[08/07 17:46:30     22s]   Inverters:   INVX8 INVX4 INVX2 INVX1 
[08/07 17:46:30     22s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 34977744.000um^2
[08/07 17:46:30     22s] Top/Trunk/Leaf Routing info:
[08/07 17:46:30     22s]   Route-type name: METAL3; Top/bottom preferred layer name: metal3/metal2; 
[08/07 17:46:30     22s]   Unshielded; Mask Constraint: 0; Source: route_type.
[08/07 17:46:30     22s] For timing_corner corner_tt:setup, late and power domain auto-default:
[08/07 17:46:30     22s]   Slew time target (leaf):    0.537ns
[08/07 17:46:30     22s]   Slew time target (trunk):   0.537ns
[08/07 17:46:30     22s]   Slew time target (top):     0.537ns (Note: no nets are considered top nets in this clock tree)
[08/07 17:46:30     22s]   Buffer unit delay: 0.278ns
[08/07 17:46:30     22s]   Buffer max distance: 3029.042um
[08/07 17:46:30     22s] Fastest wire driving cells and distances:
[08/07 17:46:30     22s]   Buffer    : {lib_cell:BUFX4, fastest_considered_half_corner=corner_tt:setup.late, optimalDrivingDistance=3029.042um, saturatedSlew=0.457ns, speed=5109.720um per ns, cellArea=95.080um^2 per 1000um}
[08/07 17:46:30     22s]   Inverter  : {lib_cell:INVX8, fastest_considered_half_corner=corner_tt:setup.late, optimalDrivingDistance=3885.384um, saturatedSlew=0.461ns, speed=9235.522um per ns, cellArea=92.655um^2 per 1000um}
[08/07 17:46:30     22s] 
[08/07 17:46:30     22s] 
[08/07 17:46:30     22s] Logic Sizing Table:
[08/07 17:46:30     22s] 
[08/07 17:46:30     22s] ----------------------------------------------------------
[08/07 17:46:30     22s] Cell    Instance count    Source    Eligible library cells
[08/07 17:46:30     22s] ----------------------------------------------------------
[08/07 17:46:30     22s]   (empty table)
[08/07 17:46:30     22s] ----------------------------------------------------------
[08/07 17:46:30     22s] 
[08/07 17:46:30     22s] 
[08/07 17:46:30     22s] Clock tree balancer configuration for skew_group clk/setup_func_mode:
[08/07 17:46:30     22s]   Sources:                     pin clk
[08/07 17:46:30     22s]   Total number of sinks:       1023
[08/07 17:46:30     22s]   Delay constrained sinks:     1023
[08/07 17:46:30     22s]   Non-leaf sinks:              0
[08/07 17:46:30     22s]   Ignore pins:                 0
[08/07 17:46:30     22s]  Timing corner corner_tt:setup.late:
[08/07 17:46:30     22s]   Skew target:                 0.278ns
[08/07 17:46:30     22s] Primary reporting skew groups are:
[08/07 17:46:30     22s] skew_group clk/setup_func_mode with 1023 clock sinks
[08/07 17:46:30     22s] 
[08/07 17:46:30     22s] Via Selection for Estimated Routes (rule default):
[08/07 17:46:30     22s] 
[08/07 17:46:30     22s] --------------------------------------------------------------------
[08/07 17:46:30     22s] Layer            Via Cell    Res.     Cap.     RC       Top of Stack
[08/07 17:46:30     22s] Range                        (Ohm)    (fF)     (fs)     Only
[08/07 17:46:30     22s] --------------------------------------------------------------------
[08/07 17:46:30     22s] metal1-metal2    M2_M1       4.000    0.000    0.000    false
[08/07 17:46:30     22s] metal2-metal3    M3_M2       4.000    0.000    0.000    false
[08/07 17:46:30     22s] --------------------------------------------------------------------
[08/07 17:46:30     22s] 
[08/07 17:46:30     22s] No ideal or dont_touch nets found in the clock tree
[08/07 17:46:30     22s] No dont_touch hnets found in the clock tree
[08/07 17:46:30     22s] 
[08/07 17:46:30     22s] Filtering reasons for cell type: buffer
[08/07 17:46:30     22s] =======================================
[08/07 17:46:30     22s] 
[08/07 17:46:30     22s] ----------------------------------------------------------------
[08/07 17:46:30     22s] Clock trees    Power domain    Reason              Library cells
[08/07 17:46:30     22s] ----------------------------------------------------------------
[08/07 17:46:30     22s] all            auto-default    Library trimming    { CLKBUF1 }
[08/07 17:46:30     22s] ----------------------------------------------------------------
[08/07 17:46:30     22s] 
[08/07 17:46:30     22s] 
[08/07 17:46:30     22s] Validating CTS configuration done. (took cpu=0:00:01.4 real=0:00:01.4)
[08/07 17:46:30     22s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:46:30     22s] UM:*                                      Validating CTS configuration
[08/07 17:46:30     22s] CCOpt configuration status: all checks passed.
[08/07 17:46:30     22s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[08/07 17:46:30     22s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[08/07 17:46:30     22s]   No exclusion drivers are needed.
[08/07 17:46:30     22s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[08/07 17:46:30     22s] Antenna diode management...
[08/07 17:46:30     22s]   Found 0 antenna diodes in the clock trees.
[08/07 17:46:30     22s]   
[08/07 17:46:30     22s] Antenna diode management done.
[08/07 17:46:30     22s] Adding driver cells for primary IOs...
[08/07 17:46:30     22s]   
[08/07 17:46:30     22s]   ----------------------------------------------------------------------------------------------
[08/07 17:46:30     22s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[08/07 17:46:30     22s]   ----------------------------------------------------------------------------------------------
[08/07 17:46:30     22s]     (empty table)
[08/07 17:46:30     22s]   ----------------------------------------------------------------------------------------------
[08/07 17:46:30     22s]   
[08/07 17:46:30     22s]   
[08/07 17:46:30     22s] Adding driver cells for primary IOs done.
[08/07 17:46:30     22s] Adding driver cell for primary IO roots...
[08/07 17:46:30     22s] Adding driver cell for primary IO roots done.
[08/07 17:46:30     22s] Maximizing clock DAG abstraction...
[08/07 17:46:30     22s] Maximizing clock DAG abstraction done.
[08/07 17:46:30     22s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:03.4 real=0:00:03.4)
[08/07 17:46:30     22s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:46:30     22s] UM:*                                      CCOpt::Phase::PreparingToBalance
[08/07 17:46:30     22s] Synthesizing clock trees...
[08/07 17:46:30     22s]   Preparing To Balance...
[08/07 17:46:30     22s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1142.6M
[08/07 17:46:30     22s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.070, REAL:0.068, MEM:1142.6M
[08/07 17:46:30     22s] OPERPROF: Starting DPlace-Init at level 1, MEM:1142.6M
[08/07 17:46:30     22s] z: 2, totalTracks: 1
[08/07 17:46:30     22s] #spOpts: N=250 mergeVia=F 
[08/07 17:46:30     22s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1142.6M
[08/07 17:46:30     22s] OPERPROF:     Starting CMU at level 3, MEM:1142.6M
[08/07 17:46:30     22s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1142.6M
[08/07 17:46:30     22s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.015, MEM:1142.6M
[08/07 17:46:30     22s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1142.6MB).
[08/07 17:46:30     22s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.049, MEM:1142.6M
[08/07 17:46:30     22s]   Checking for inverting clock gates...
[08/07 17:46:30     22s]   Checking for inverting clock gates done.
[08/07 17:46:30     22s]   Merging duplicate siblings in DAG...
[08/07 17:46:30     22s]     Clock DAG stats before merging:
[08/07 17:46:30     22s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[08/07 17:46:30     22s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[08/07 17:46:30     22s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[08/07 17:46:30     22s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:46:30     22s] UM:*                                      before merging
[08/07 17:46:30     22s]     Resynthesising clock tree into netlist...
[08/07 17:46:30     22s]       Reset timing graph...
[08/07 17:46:30     22s] Ignoring AAE DB Resetting ...
[08/07 17:46:30     22s]       Reset timing graph done.
[08/07 17:46:30     22s]     Resynthesising clock tree into netlist done.
[08/07 17:46:30     22s]     
[08/07 17:46:30     22s]     Disconnecting clock tree from netlist...
[08/07 17:46:30     22s]     Disconnecting clock tree from netlist done.
[08/07 17:46:30     22s]   Merging duplicate siblings in DAG done.
[08/07 17:46:30     22s]   Preparing To Balance done. (took cpu=0:00:00.3 real=0:00:00.3)
[08/07 17:46:30     22s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:46:30     22s] UM:*                                      Preparing To Balance
[08/07 17:46:30     22s]   CCOpt::Phase::Construction...
[08/07 17:46:30     22s]   Stage::Clustering...
[08/07 17:46:30     22s]   Clustering...
[08/07 17:46:30     22s]     Initialize for clustering...
[08/07 17:46:30     22s]     Clock DAG stats before clustering:
[08/07 17:46:30     22s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[08/07 17:46:30     22s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[08/07 17:46:30     22s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[08/07 17:46:30     22s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:46:30     22s] UM:*                                      before clustering
[08/07 17:46:30     22s]     Computing max distances from locked parents...
[08/07 17:46:30     22s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[08/07 17:46:30     22s]     Computing max distances from locked parents done.
[08/07 17:46:30     22s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 17:46:30     22s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:46:30     22s] UM:*                                      Initialize for clustering
[08/07 17:46:30     22s]     Bottom-up phase...
[08/07 17:46:30     22s]     Clustering clock_tree clk...
[08/07 17:46:31     22s] End AAE Lib Interpolated Model. (MEM=1133.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/07 17:46:31     23s]         Accumulated time to calculate placeable region: 0
[08/07 17:46:31     23s]         Clock tree timing engine global stage delay update for corner_tt:setup.late...
[08/07 17:46:31     23s]         Clock tree timing engine global stage delay update for corner_tt:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/07 17:46:31     23s]     Clustering clock_tree clk done.
[08/07 17:46:31     23s]     Clock DAG stats after bottom-up phase:
[08/07 17:46:31     23s]       cell counts      : b=102, i=0, icg=0, nicg=0, l=0, total=102
[08/07 17:46:31     23s]       cell areas       : b=29304.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=29304.000um^2
[08/07 17:46:31     23s]       hp wire lengths  : top=0.000um, trunk=13766.400um, leaf=40287.000um, total=54053.400um
[08/07 17:46:31     23s]     Clock DAG library cell distribution after bottom-up phase {count}:
[08/07 17:46:31     23s]        Bufs: BUFX4: 101 BUFX2: 1 
[08/07 17:46:31     23s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:46:31     23s] UM:*                                      after bottom-up phase
[08/07 17:46:31     23s]     Bottom-up phase done. (took cpu=0:00:01.1 real=0:00:01.1)
[08/07 17:46:32     23s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:46:32     23s] UM:*                                      Bottom-up phase
[08/07 17:46:32     23s]     Legalizing clock trees...
[08/07 17:46:32     23s]     Resynthesising clock tree into netlist...
[08/07 17:46:32     23s]       Reset timing graph...
[08/07 17:46:32     23s] Ignoring AAE DB Resetting ...
[08/07 17:46:32     23s]       Reset timing graph done.
[08/07 17:46:32     23s]     Resynthesising clock tree into netlist done.
[08/07 17:46:32     23s]     Commiting net attributes....
[08/07 17:46:32     23s]     Commiting net attributes. done.
[08/07 17:46:32     23s]     Leaving CCOpt scope - ClockRefiner...
[08/07 17:46:32     23s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1133.1M
[08/07 17:46:32     23s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.070, REAL:0.069, MEM:1133.1M
[08/07 17:46:32     24s]     Assigned high priority to 1125 cells.
[08/07 17:46:32     24s]     Performing a single pass refine place with FGC disabled for clock sinks and datapath.
[08/07 17:46:32     24s]     Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : Short Checks only, Datapath : Short Checks Only
[08/07 17:46:32     24s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1133.1M
[08/07 17:46:32     24s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1133.1M
[08/07 17:46:32     24s] z: 2, totalTracks: 1
[08/07 17:46:32     24s] #spOpts: N=250 mergeVia=F 
[08/07 17:46:32     24s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1133.1M
[08/07 17:46:32     24s] OPERPROF:       Starting CMU at level 4, MEM:1133.1M
[08/07 17:46:32     24s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1133.1M
[08/07 17:46:32     24s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.017, MEM:1133.1M
[08/07 17:46:32     24s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1133.1MB).
[08/07 17:46:32     24s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.052, MEM:1133.1M
[08/07 17:46:32     24s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.052, MEM:1133.1M
[08/07 17:46:32     24s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.83496.1
[08/07 17:46:32     24s] OPERPROF: Starting RefinePlace at level 1, MEM:1133.1M
[08/07 17:46:32     24s] *** Starting refinePlace (0:00:24.1 mem=1133.1M) ***
[08/07 17:46:32     24s] Total net bbox length = 7.609e+06 (3.900e+06 3.709e+06) (ext = 1.258e+06)
[08/07 17:46:32     24s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 17:46:32     24s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1133.1M
[08/07 17:46:32     24s] Starting refinePlace ...
[08/07 17:46:32     24s] ** Cut row section cpu time 0:00:00.0.
[08/07 17:46:32     24s]    Spread Effort: high, standalone mode, useDDP on.
[08/07 17:46:33     25s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.9, real=0:00:01.0, mem=1133.1MB) @(0:00:24.1 - 0:00:25.0).
[08/07 17:46:33     25s] Move report: preRPlace moves 245 insts, mean move: 8.32 um, max move: 34.80 um
[08/07 17:46:33     25s] 	Max move on inst (FE_RC_9262_0): (2901.60, 4632.00) --> (2906.40, 4662.00)
[08/07 17:46:33     25s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: AOI21X1
[08/07 17:46:33     25s] wireLenOptFixPriorityInst 1023 inst fixed
[08/07 17:46:33     25s] 
[08/07 17:46:33     25s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[08/07 17:46:33     25s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 17:46:33     25s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:00.0, mem=1133.1MB) @(0:00:25.0 - 0:00:25.6).
[08/07 17:46:33     25s] Move report: Detail placement moves 245 insts, mean move: 8.32 um, max move: 34.80 um
[08/07 17:46:33     25s] 	Max move on inst (FE_RC_9262_0): (2901.60, 4632.00) --> (2906.40, 4662.00)
[08/07 17:46:33     25s] 	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 1133.1MB
[08/07 17:46:33     25s] Statistics of distance of Instance movement in refine placement:
[08/07 17:46:33     25s]   maximum (X+Y) =        34.80 um
[08/07 17:46:33     25s]   inst (FE_RC_9262_0) with max move: (2901.6, 4632) -> (2906.4, 4662)
[08/07 17:46:33     25s]   mean    (X+Y) =         8.32 um
[08/07 17:46:33     25s] Summary Report:
[08/07 17:46:33     25s] Instances move: 245 (out of 35933 movable)
[08/07 17:46:33     25s] Instances flipped: 0
[08/07 17:46:33     25s] Mean displacement: 8.32 um
[08/07 17:46:33     25s] Max displacement: 34.80 um (Instance: FE_RC_9262_0) (2901.6, 4632) -> (2906.4, 4662)
[08/07 17:46:33     25s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: AOI21X1
[08/07 17:46:33     25s] Total instances moved : 245
[08/07 17:46:33     25s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.540, REAL:1.547, MEM:1133.1M
[08/07 17:46:33     25s] Total net bbox length = 7.610e+06 (3.901e+06 3.709e+06) (ext = 1.258e+06)
[08/07 17:46:33     25s] Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 1133.1MB
[08/07 17:46:33     25s] [CPU] RefinePlace/total (cpu=0:00:01.6, real=0:00:01.0, mem=1133.1MB) @(0:00:24.1 - 0:00:25.6).
[08/07 17:46:33     25s] *** Finished refinePlace (0:00:25.7 mem=1133.1M) ***
[08/07 17:46:33     25s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.83496.1
[08/07 17:46:33     25s] OPERPROF: Finished RefinePlace at level 1, CPU:1.620, REAL:1.621, MEM:1133.1M
[08/07 17:46:33     25s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1133.1M
[08/07 17:46:33     25s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.060, REAL:0.066, MEM:1133.1M
[08/07 17:46:33     25s]     Moved 70, flipped 1 and cell swapped 0 of 1125 clock instance(s) during refinement.
[08/07 17:46:33     25s]     The largest move was 33.6 microns for rf_reg[2][17].
[08/07 17:46:33     25s]     Moved 9 and flipped 0 of 102 clock instances (excluding sinks) during refinement
[08/07 17:46:33     25s]     The largest move for clock insts (excluding sinks) was 16.8 microns. The inst with this movement was CTS_ccl_a_buf_00548
[08/07 17:46:33     25s]     Moved 61 and flipped 1 of 1023 clock sinks during refinement.
[08/07 17:46:33     25s]     The largest move for clock sinks was 33.6 microns. The inst with this movement was rf_reg[2][17]
[08/07 17:46:33     25s]     Revert refine place priority changes on 0 cells.
[08/07 17:46:33     25s] OPERPROF: Starting DPlace-Init at level 1, MEM:1133.1M
[08/07 17:46:33     25s] z: 2, totalTracks: 1
[08/07 17:46:33     25s] #spOpts: N=250 mergeVia=F 
[08/07 17:46:33     25s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1133.1M
[08/07 17:46:33     25s] OPERPROF:     Starting CMU at level 3, MEM:1133.1M
[08/07 17:46:33     25s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1133.1M
[08/07 17:46:33     25s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.027, MEM:1133.1M
[08/07 17:46:33     25s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1133.1MB).
[08/07 17:46:33     25s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.060, MEM:1133.1M
[08/07 17:46:33     25s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.9 real=0:00:01.9)
[08/07 17:46:33     25s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:46:33     25s] UM:*                                      Leaving CCOpt scope - ClockRefiner
[08/07 17:46:33     25s]     Disconnecting clock tree from netlist...
[08/07 17:46:33     25s]     Disconnecting clock tree from netlist done.
[08/07 17:46:34     25s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1133.1M
[08/07 17:46:34     25s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.070, REAL:0.067, MEM:1133.1M
[08/07 17:46:34     25s] OPERPROF: Starting DPlace-Init at level 1, MEM:1133.1M
[08/07 17:46:34     25s] z: 2, totalTracks: 1
[08/07 17:46:34     25s] #spOpts: N=250 mergeVia=F 
[08/07 17:46:34     25s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1133.1M
[08/07 17:46:34     25s] OPERPROF:     Starting CMU at level 3, MEM:1133.1M
[08/07 17:46:34     25s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1133.1M
[08/07 17:46:34     25s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.017, MEM:1133.1M
[08/07 17:46:34     25s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1133.1MB).
[08/07 17:46:34     25s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.050, MEM:1133.1M
[08/07 17:46:34     25s]     Clock tree timing engine global stage delay update for corner_tt:setup.late...
[08/07 17:46:34     25s] End AAE Lib Interpolated Model. (MEM=1133.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/07 17:46:34     26s]     Clock tree timing engine global stage delay update for corner_tt:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/07 17:46:34     26s]     
[08/07 17:46:34     26s]     Clock tree legalization - Histogram:
[08/07 17:46:34     26s]     ====================================
[08/07 17:46:34     26s]     
[08/07 17:46:34     26s]     --------------------------------
[08/07 17:46:34     26s]     Movement (um)    Number of cells
[08/07 17:46:34     26s]     --------------------------------
[08/07 17:46:34     26s]     [7.2,8.16)              1
[08/07 17:46:34     26s]     [8.16,9.12)             0
[08/07 17:46:34     26s]     [9.12,10.08)            0
[08/07 17:46:34     26s]     [10.08,11.04)           0
[08/07 17:46:34     26s]     [11.04,12)              0
[08/07 17:46:34     26s]     [12,12.96)              1
[08/07 17:46:34     26s]     [12.96,13.92)           0
[08/07 17:46:34     26s]     [13.92,14.88)           6
[08/07 17:46:34     26s]     [14.88,15.84)           0
[08/07 17:46:34     26s]     [15.84,16.8)            1
[08/07 17:46:34     26s]     --------------------------------
[08/07 17:46:34     26s]     
[08/07 17:46:34     26s]     
[08/07 17:46:34     26s]     Clock tree legalization - Top 10 Movements:
[08/07 17:46:34     26s]     ===========================================
[08/07 17:46:34     26s]     
[08/07 17:46:34     26s]     ----------------------------------------------------------------------------------------------------------------------------------------------------------
[08/07 17:46:34     26s]     Movement (um)    Desired                Achieved               Node
[08/07 17:46:34     26s]                      location               location               
[08/07 17:46:34     26s]     ----------------------------------------------------------------------------------------------------------------------------------------------------------
[08/07 17:46:34     26s]         16.8         (2887.200,4452.000)    (2870.400,4452.000)    CTS_ccl_a_buf_00548 (a lib_cell BUFX4) at (2870.400,4452.000), in power domain auto-default
[08/07 17:46:34     26s]         14.4         (4046.400,4512.000)    (4032.000,4512.000)    CTS_ccl_a_buf_00454 (a lib_cell BUFX4) at (4032.000,4512.000), in power domain auto-default
[08/07 17:46:34     26s]         14.4         (4185.600,4812.000)    (4171.200,4812.000)    CTS_ccl_a_buf_00541 (a lib_cell BUFX4) at (4171.200,4812.000), in power domain auto-default
[08/07 17:46:34     26s]         14.4         (4046.400,4512.000)    (4060.800,4512.000)    CTS_ccl_a_buf_00539 (a lib_cell BUFX4) at (4060.800,4512.000), in power domain auto-default
[08/07 17:46:34     26s]         14.4         (4622.400,4512.000)    (4608.000,4512.000)    CTS_ccl_a_buf_00535 (a lib_cell BUFX4) at (4608.000,4512.000), in power domain auto-default
[08/07 17:46:34     26s]         14.4         (3806.400,4512.000)    (3792.000,4512.000)    CTS_ccl_a_buf_00533 (a lib_cell BUFX4) at (3792.000,4512.000), in power domain auto-default
[08/07 17:46:34     26s]         14.4         (3806.400,4512.000)    (3820.800,4512.000)    CTS_ccl_a_buf_00550 (a lib_cell BUFX4) at (3820.800,4512.000), in power domain auto-default
[08/07 17:46:34     26s]         12           (2887.200,4452.000)    (2899.200,4452.000)    CTS_ccl_a_buf_00529 (a lib_cell BUFX4) at (2899.200,4452.000), in power domain auto-default
[08/07 17:46:34     26s]          7.2         (4730.400,4512.000)    (4737.600,4512.000)    CTS_ccl_a_buf_00438 (a lib_cell BUFX4) at (4737.600,4512.000), in power domain auto-default
[08/07 17:46:34     26s]          0           (2875.800,4461.900)    (2875.800,4461.900)    CTS_ccl_a_buf_00548 (a lib_cell BUFX4) at (2870.400,4452.000), in power domain auto-default
[08/07 17:46:34     26s]     ----------------------------------------------------------------------------------------------------------------------------------------------------------
[08/07 17:46:34     26s]     
[08/07 17:46:34     26s]     Legalizing clock trees done. (took cpu=0:00:02.2 real=0:00:02.2)
[08/07 17:46:34     26s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:46:34     26s] UM:*                                      Legalizing clock trees
[08/07 17:46:34     26s]     Clock DAG stats after 'Clustering':
[08/07 17:46:34     26s]       cell counts      : b=102, i=0, icg=0, nicg=0, l=0, total=102
[08/07 17:46:34     26s]       cell areas       : b=29304.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=29304.000um^2
[08/07 17:46:34     26s]       cell capacitance : b=2.512pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.512pF
[08/07 17:46:34     26s]       sink capacitance : count=1023, total=51.010pF, avg=0.050pF, sd=0.001pF, min=0.016pF, max=0.050pF
[08/07 17:46:34     26s]       wire capacitance : top=0.000pF, trunk=4.237pF, leaf=11.101pF, total=15.338pF
[08/07 17:46:34     26s]       wire lengths     : top=0.000um, trunk=20994.001um, leaf=55934.400um, total=76928.401um
[08/07 17:46:34     26s]       hp wire lengths  : top=0.000um, trunk=13833.600um, leaf=40385.400um, total=54219.000um
[08/07 17:46:34     26s]     Clock DAG net violations after 'Clustering': none
[08/07 17:46:34     26s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[08/07 17:46:34     26s]       Trunk : target=0.537ns count=12 avg=0.373ns sd=0.136ns min=0.012ns max=0.527ns {3 <= 0.322ns, 6 <= 0.430ns, 1 <= 0.483ns, 1 <= 0.510ns, 1 <= 0.537ns}
[08/07 17:46:34     26s]       Leaf  : target=0.537ns count=91 avg=0.468ns sd=0.032ns min=0.287ns max=0.525ns {1 <= 0.322ns, 6 <= 0.430ns, 52 <= 0.483ns, 27 <= 0.510ns, 5 <= 0.537ns}
[08/07 17:46:34     26s]     Clock DAG library cell distribution after 'Clustering' {count}:
[08/07 17:46:34     26s]        Bufs: BUFX4: 101 BUFX2: 1 
[08/07 17:46:34     26s]     Primary reporting skew groups after 'Clustering':
[08/07 17:46:34     26s]       skew_group clk/setup_func_mode: insertion delay [min=1.283, max=1.486, avg=1.398, sd=0.042], skew [0.203 vs 0.278], 100% {1.283, 1.486} (wid=0.088 ws=0.072) (gid=1.416 gs=0.166)
[08/07 17:46:34     26s]           min path sink: rf_reg[8][28]/CLK
[08/07 17:46:34     26s]           max path sink: rf_reg[13][25]/CLK
[08/07 17:46:34     26s]     Skew group summary after 'Clustering':
[08/07 17:46:34     26s]       skew_group clk/setup_func_mode: insertion delay [min=1.283, max=1.486, avg=1.398, sd=0.042], skew [0.203 vs 0.278], 100% {1.283, 1.486} (wid=0.088 ws=0.072) (gid=1.416 gs=0.166)
[08/07 17:46:34     26s]     Legalizer API calls during this step: 2173 succeeded with high effort: 2173 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/07 17:46:34     26s]   Clustering done. (took cpu=0:00:03.5 real=0:00:03.5)
[08/07 17:46:34     26s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:46:34     26s] UM:*                                      Clustering
[08/07 17:46:34     26s]   
[08/07 17:46:34     26s]   Post-Clustering Statistics Report
[08/07 17:46:34     26s]   =================================
[08/07 17:46:34     26s]   
[08/07 17:46:34     26s]   Fanout Statistics:
[08/07 17:46:34     26s]   
[08/07 17:46:34     26s]   -------------------------------------------------------------------------------------------------------------
[08/07 17:46:34     26s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[08/07 17:46:34     26s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[08/07 17:46:34     26s]   -------------------------------------------------------------------------------------------------------------
[08/07 17:46:34     26s]   Trunk        13       7.923      1         13        3.774      {2 <= 3, 2 <= 6, 2 <= 9, 6 <= 12, 1 <= 15}
[08/07 17:46:34     26s]   Leaf         91      11.242      6         13        1.129      {1 <= 6, 1 <= 8, 11 <= 10, 71 <= 12, 7 <= 14}
[08/07 17:46:34     26s]   -------------------------------------------------------------------------------------------------------------
[08/07 17:46:34     26s]   
[08/07 17:46:34     26s]   Clustering Failure Statistics:
[08/07 17:46:34     26s]   
[08/07 17:46:34     26s]   -------------------------------------------------------------------------
[08/07 17:46:34     26s]   Net Type    Clusters    Clusters    Capacitance    Net Skew    Transition
[08/07 17:46:34     26s]               Tried       Failed      Failures       Failures    Failures
[08/07 17:46:34     26s]   -------------------------------------------------------------------------
[08/07 17:46:34     26s]   Trunk          48          31            6            4            31
[08/07 17:46:34     26s]   Leaf          554         187           59            0           187
[08/07 17:46:34     26s]   -------------------------------------------------------------------------
[08/07 17:46:34     26s]   
[08/07 17:46:34     26s]   Clustering Partition Statistics:
[08/07 17:46:34     26s]   
[08/07 17:46:34     26s]   --------------------------------------------------------------------------------------
[08/07 17:46:34     26s]   Net Type    Case B      Case C      Partition    Mean        Min     Max     Std. Dev.
[08/07 17:46:34     26s]               Fraction    Fraction    Count        Size        Size    Size    Size
[08/07 17:46:34     26s]   --------------------------------------------------------------------------------------
[08/07 17:46:34     26s]   Trunk        0.000       1.000          2          50.000       9      91     57.983
[08/07 17:46:34     26s]   Leaf         0.000       1.000          1        1023.000    1023    1023      0.000
[08/07 17:46:34     26s]   --------------------------------------------------------------------------------------
[08/07 17:46:34     26s]   
[08/07 17:46:34     26s]   
[08/07 17:46:34     26s]   Looking for fanout violations...
[08/07 17:46:34     26s]   Looking for fanout violations done.
[08/07 17:46:34     26s]   CongRepair After Initial Clustering...
[08/07 17:46:34     26s]   Reset timing graph...
[08/07 17:46:34     26s] Ignoring AAE DB Resetting ...
[08/07 17:46:34     26s]   Reset timing graph done.
[08/07 17:46:34     26s]   Leaving CCOpt scope - Early Global Route...
[08/07 17:46:34     26s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1133.1M
[08/07 17:46:34     26s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1133.1M
[08/07 17:46:34     26s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1131.1M
[08/07 17:46:34     26s] All LLGs are deleted
[08/07 17:46:34     26s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1131.1M
[08/07 17:46:34     26s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1131.1M
[08/07 17:46:34     26s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.070, REAL:0.070, MEM:1131.1M
[08/07 17:46:34     26s]   Clock implementation routing...
[08/07 17:46:34     26s] Net route status summary:
[08/07 17:46:34     26s]   Clock:       103 (unrouted=103, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[08/07 17:46:34     26s]   Non-clock: 36602 (unrouted=81, trialRouted=36521, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=6, (crossesIlmBoundary AND tooFewTerms=0)])
[08/07 17:46:34     26s]     Routing using eGR only...
[08/07 17:46:34     26s]       Early Global Route - eGR->NR step...
[08/07 17:46:34     26s] (ccopt eGR): There are 103 nets for routing of which 103 have one or more fixed wires.
[08/07 17:46:34     26s] (ccopt eGR): Start to route 103 all nets
[08/07 17:46:34     26s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1131.15 MB )
[08/07 17:46:34     26s] (I)       Started Loading and Dumping File ( Curr Mem: 1131.15 MB )
[08/07 17:46:34     26s] (I)       Reading DB...
[08/07 17:46:34     26s] (I)       Read data from FE... (mem=1131.1M)
[08/07 17:46:34     26s] (I)       Read nodes and places... (mem=1131.1M)
[08/07 17:46:34     26s] (I)       Done Read nodes and places (cpu=0.290s, mem=1131.1M)
[08/07 17:46:34     26s] (I)       Read nets... (mem=1131.1M)
[08/07 17:46:35     26s] (I)       Done Read nets (cpu=0.200s, mem=1131.1M)
[08/07 17:46:35     26s] (I)       Done Read data from FE (cpu=0.490s, mem=1131.1M)
[08/07 17:46:35     26s] (I)       before initializing RouteDB syMemory usage = 1131.1 MB
[08/07 17:46:35     26s] (I)       Clean congestion better: true
[08/07 17:46:35     26s] (I)       Estimate vias on DPT layer: true
[08/07 17:46:35     26s] (I)       Clean congestion LA rounds: 5
[08/07 17:46:35     26s] (I)       Layer constraints as soft constraints: true
[08/07 17:46:35     26s] (I)       Soft top layer         : true
[08/07 17:46:35     26s] (I)       Skip the nets whose the layer will be relaxed in phase 1f: true
[08/07 17:46:35     26s] (I)       Better NDR handling    : true
[08/07 17:46:35     26s] (I)       Routing cost fix for NDR handling: true
[08/07 17:46:35     26s] (I)       Update initial WL after Phase 1a: true
[08/07 17:46:35     26s] (I)       Block tracks for preroutes: true
[08/07 17:46:35     26s] (I)       Assign IRoute by net group key: true
[08/07 17:46:35     26s] (I)       Block unroutable channels: true
[08/07 17:46:35     26s] (I)       Block unroutable channel fix: true
[08/07 17:46:35     26s] (I)       Block unroutable channels 3D: true
[08/07 17:46:35     26s] (I)       Check blockage within NDR space in TA: true
[08/07 17:46:35     26s] (I)       Handle EOL spacing     : true
[08/07 17:46:35     26s] (I)       Honor MSV route constraint: false
[08/07 17:46:35     26s] (I)       Maximum routing layer  : 3
[08/07 17:46:35     26s] (I)       Minimum routing layer  : 2
[08/07 17:46:35     26s] (I)       Supply scale factor H  : 1.00
[08/07 17:46:35     26s] (I)       Supply scale factor V  : 1.00
[08/07 17:46:35     26s] (I)       Tracks used by clock wire: 0
[08/07 17:46:35     26s] (I)       Reverse direction      : 
[08/07 17:46:35     26s] (I)       Honor partition pin guides: true
[08/07 17:46:35     26s] (I)       Route selected nets only: true
[08/07 17:46:35     26s] (I)       Route secondary PG pins: false
[08/07 17:46:35     26s] (I)       Second PG max fanout   : 2147483647
[08/07 17:46:35     26s] (I)       Refine MST             : true
[08/07 17:46:35     26s] (I)       Honor PRL              : true
[08/07 17:46:35     26s] (I)       Strong congestion aware: true
[08/07 17:46:35     26s] (I)       Improved initial location for IRoutes: true
[08/07 17:46:35     26s] (I)       Multi panel TA         : true
[08/07 17:46:35     26s] (I)       Penalize wire overlap  : true
[08/07 17:46:35     26s] (I)       Expand small instance blockage: true
[08/07 17:46:35     26s] (I)       Reduce via in TA       : true
[08/07 17:46:35     26s] (I)       SS-aware routing       : true
[08/07 17:46:35     26s] (I)       Improve tree edge sharing: true
[08/07 17:46:35     26s] (I)       Improve 2D via estimation: true
[08/07 17:46:35     26s] (I)       Refine Steiner tree    : true
[08/07 17:46:35     26s] (I)       Build spine tree       : true
[08/07 17:46:35     26s] (I)       Model pass through capacity: true
[08/07 17:46:35     26s] (I)       Extend blockages by a half GCell: true
[08/07 17:46:35     26s] (I)       Partial layer blockage modeling: true
[08/07 17:46:35     26s] (I)       Consider pin shapes    : true
[08/07 17:46:35     26s] (I)       Consider pin shapes for all nodes: true
[08/07 17:46:35     26s] (I)       Consider NR APA        : true
[08/07 17:46:35     26s] (I)       Consider IO pin shape  : true
[08/07 17:46:35     26s] (I)       Fix pin connection bug : true
[08/07 17:46:35     26s] (I)       Consider layer RC for local wires: true
[08/07 17:46:35     26s] (I)       LA-aware pin escape length: 2
[08/07 17:46:35     26s] (I)       Split for must join    : true
[08/07 17:46:35     26s] (I)       Route guide main branches file: /tmp/innovus_temp_83496_rivendell.ecen.okstate.edu_rjridle_IqGb6a/.rgfSpE6ng.trunk.1
[08/07 17:46:35     26s] (I)       Route guide min downstream WL type: SUBTREE
[08/07 17:46:35     26s] (I)       Routing effort level   : 10000
[08/07 17:46:35     26s] (I)       Special modeling for N7: 0
[08/07 17:46:35     26s] (I)       Special modeling for N6: 0
[08/07 17:46:35     26s] (I)       N3 special modeling    : 0
[08/07 17:46:35     26s] (I)       Special modeling for N5 v6: 0
[08/07 17:46:35     26s] (I)       Special settings for S3: 0
[08/07 17:46:35     26s] (I)       Special settings for S4: 0
[08/07 17:46:35     26s] (I)       Special settings for S5 v2: 0
[08/07 17:46:35     26s] (I)       Special settings for S7: 0
[08/07 17:46:35     26s] (I)       Special settings for S8: 0
[08/07 17:46:35     26s] (I)       Prefer layer length threshold: 8
[08/07 17:46:35     26s] (I)       Overflow penalty cost  : 10
[08/07 17:46:35     26s] (I)       A-star cost            : 0.30
[08/07 17:46:35     26s] (I)       Misalignment cost      : 10.00
[08/07 17:46:35     26s] (I)       Threshold for short IRoute: 6
[08/07 17:46:35     26s] (I)       Via cost during post routing: 1.00
[08/07 17:46:35     26s] (I)       source-to-sink ratio   : 0.30
[08/07 17:46:35     26s] (I)       Scenic ratio bound     : 3.00
[08/07 17:46:35     26s] (I)       Segment layer relax scenic ratio: 1.25
[08/07 17:46:35     26s] (I)       Source-sink aware LA ratio: 0.50
[08/07 17:46:35     26s] (I)       PG-aware similar topology routing: true
[08/07 17:46:35     26s] (I)       Maze routing via cost fix: true
[08/07 17:46:35     26s] (I)       Apply PRL on PG terms  : true
[08/07 17:46:35     26s] (I)       Apply PRL on obs objects: true
[08/07 17:46:35     26s] (I)       Handle range-type spacing rules: true
[08/07 17:46:35     26s] (I)       Apply function for special wires: true
[08/07 17:46:35     26s] (I)       Layer by layer blockage reading: true
[08/07 17:46:35     26s] (I)       Offset calculation fix : true
[08/07 17:46:35     26s] (I)       Parallel spacing query fix: true
[08/07 17:46:35     26s] (I)       Force source to root IR: true
[08/07 17:46:35     26s] (I)       Layer Weights          : L2:4 L3:2.5
[08/07 17:46:35     26s] (I)       Route stripe layer range: 
[08/07 17:46:35     26s] (I)       Honor partition fences : 
[08/07 17:46:35     26s] (I)       Honor partition pin    : 
[08/07 17:46:35     26s] (I)       Honor partition fences with feedthrough: 
[08/07 17:46:35     26s] (I)       Do not relax to DPT layer: true
[08/07 17:46:35     26s] (I)       Pass through capacity modeling: true
[08/07 17:46:35     26s] (I)       Counted 1006 PG shapes. We will not process PG shapes layer by layer.
[08/07 17:46:35     26s] (I)       Use row-based GCell size
[08/07 17:46:35     26s] (I)       Use row-based GCell align
[08/07 17:46:35     26s] (I)       GCell unit size   : 30000
[08/07 17:46:35     26s] (I)       GCell multiplier  : 1
[08/07 17:46:35     26s] (I)       GCell row height  : 30000
[08/07 17:46:35     26s] (I)       Actual row height : 30000
[08/07 17:46:35     26s] (I)       GCell align ref   : 40800 42000
[08/07 17:46:35     26s] [NR-eGR] Track table information for default rule: 
[08/07 17:46:35     26s] [NR-eGR] metal1 has no routable track
[08/07 17:46:35     26s] [NR-eGR] metal2 has single uniform track structure
[08/07 17:46:35     26s] [NR-eGR] metal3 has single uniform track structure
[08/07 17:46:35     26s] (I)       ===========================================================================
[08/07 17:46:35     26s] (I)       == Report All Rule Vias ==
[08/07 17:46:35     26s] (I)       ===========================================================================
[08/07 17:46:35     26s] (I)        Via Rule : (Default)
[08/07 17:46:35     26s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/07 17:46:35     26s] (I)       ---------------------------------------------------------------------------
[08/07 17:46:35     26s] (I)        1    1 : M2_M1                       1 : M2_M1                    
[08/07 17:46:35     26s] (I)        2    2 : M3_M2                       2 : M3_M2                    
[08/07 17:46:35     26s] (I)        3    0 : ---                         0 : ---                      
[08/07 17:46:35     26s] (I)       ===========================================================================
[08/07 17:46:35     26s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1131.15 MB )
[08/07 17:46:35     26s] [NR-eGR] Read 408 PG shapes
[08/07 17:46:35     26s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1131.15 MB )
[08/07 17:46:35     26s] [NR-eGR] #Routing Blockages  : 0
[08/07 17:46:35     26s] [NR-eGR] #Instance Blockages : 2715
[08/07 17:46:35     26s] [NR-eGR] #PG Blockages       : 408
[08/07 17:46:35     26s] [NR-eGR] #Bump Blockages     : 0
[08/07 17:46:35     26s] [NR-eGR] #Boundary Blockages : 0
[08/07 17:46:35     26s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[08/07 17:46:35     26s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/07 17:46:35     26s] (I)       readDataFromPlaceDB
[08/07 17:46:35     26s] (I)       Read net information..
[08/07 17:46:35     26s] [NR-eGR] Read numTotalNets=36624  numIgnoredNets=36521
[08/07 17:46:35     26s] (I)       Read testcase time = 0.000 seconds
[08/07 17:46:35     26s] 
[08/07 17:46:35     26s] [NR-eGR] Connected 0 must-join pins/ports
[08/07 17:46:35     26s] (I)       early_global_route_priority property id does not exist.
[08/07 17:46:35     26s] (I)       Start initializing grid graph
[08/07 17:46:35     26s] (I)       End initializing grid graph
[08/07 17:46:35     26s] (I)       Model blockages into capacity
[08/07 17:46:35     26s] (I)       Read Num Blocks=22330  Num Prerouted Wires=0  Num CS=0
[08/07 17:46:35     26s] (I)       Started Modeling ( Curr Mem: 1131.15 MB )
[08/07 17:46:35     26s] (I)       Started Modeling Layer 1 ( Curr Mem: 1131.15 MB )
[08/07 17:46:35     26s] (I)       Started Modeling Layer 2 ( Curr Mem: 1131.15 MB )
[08/07 17:46:35     26s] (I)       Layer 1 (V) : #blockages 22330 : #preroutes 0
[08/07 17:46:35     26s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1131.15 MB )
[08/07 17:46:35     26s] (I)       Started Modeling Layer 3 ( Curr Mem: 1131.15 MB )
[08/07 17:46:35     26s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 0
[08/07 17:46:35     26s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1131.15 MB )
[08/07 17:46:35     26s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1131.15 MB )
[08/07 17:46:35     26s] (I)       -- layer congestion ratio --
[08/07 17:46:35     26s] (I)       Layer 1 : 0.100000
[08/07 17:46:35     26s] (I)       Layer 2 : 0.700000
[08/07 17:46:35     26s] (I)       Layer 3 : 0.700000
[08/07 17:46:35     26s] (I)       ----------------------------
[08/07 17:46:35     26s] (I)       Moved 0 terms for better access 
[08/07 17:46:35     26s] (I)       Number of ignored nets = 0
[08/07 17:46:35     26s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/07 17:46:35     26s] (I)       Number of clock nets = 103.  Ignored: No
[08/07 17:46:35     26s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/07 17:46:35     26s] (I)       Number of special nets = 0.  Ignored: Yes
[08/07 17:46:35     26s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/07 17:46:35     26s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[08/07 17:46:35     26s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/07 17:46:35     26s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/07 17:46:35     26s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/07 17:46:35     26s] [NR-eGR] There are 103 clock nets ( 0 with NDR ).
[08/07 17:46:35     26s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1131.1 MB
[08/07 17:46:35     26s] (I)       Ndr track 0 does not exist
[08/07 17:46:35     26s] (I)       Layer1  viaCost=200.00
[08/07 17:46:35     26s] (I)       Layer2  viaCost=100.00
[08/07 17:46:35     26s] (I)       ---------------------Grid Graph Info--------------------
[08/07 17:46:35     26s] (I)       Routing area        : (0, 0) - (6000000, 6000000)
[08/07 17:46:35     26s] (I)       Core area           : (40800, 42000) - (5959200, 5958000)
[08/07 17:46:35     26s] (I)       Site width          :  2400  (dbu)
[08/07 17:46:35     26s] (I)       Row height          : 30000  (dbu)
[08/07 17:46:35     26s] (I)       GCell row height    : 30000  (dbu)
[08/07 17:46:35     26s] (I)       GCell width         : 30000  (dbu)
[08/07 17:46:35     26s] (I)       GCell height        : 30000  (dbu)
[08/07 17:46:35     26s] (I)       Grid                :   200   200     3
[08/07 17:46:35     26s] (I)       Layer numbers       :     1     2     3
[08/07 17:46:35     26s] (I)       Vertical capacity   :     0 30000     0
[08/07 17:46:35     26s] (I)       Horizontal capacity :     0     0 30000
[08/07 17:46:35     26s] (I)       Default wire width  :   900   900  1500
[08/07 17:46:35     26s] (I)       Default wire space  :   900   900   900
[08/07 17:46:35     26s] (I)       Default wire pitch  :  1800  1800  2400
[08/07 17:46:35     26s] (I)       Default pitch size  :  1800  2400  3000
[08/07 17:46:35     26s] (I)       First track coord   :     0  1200  1500
[08/07 17:46:35     26s] (I)       Num tracks per GCell: 16.67 12.50 10.00
[08/07 17:46:35     26s] (I)       Total num of tracks :     0  2500  2000
[08/07 17:46:35     26s] (I)       Num of masks        :     1     1     1
[08/07 17:46:35     26s] (I)       Num of trim masks   :     0     0     0
[08/07 17:46:35     26s] (I)       --------------------------------------------------------
[08/07 17:46:35     26s] 
[08/07 17:46:35     26s] [NR-eGR] ============ Routing rule table ============
[08/07 17:46:35     26s] [NR-eGR] Rule id: 0  Nets: 103 
[08/07 17:46:35     26s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/07 17:46:35     26s] (I)       Pitch:  L1=1800  L2=2400  L3=3000
[08/07 17:46:35     26s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1
[08/07 17:46:35     26s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[08/07 17:46:35     26s] [NR-eGR] ========================================
[08/07 17:46:35     26s] [NR-eGR] 
[08/07 17:46:35     26s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/07 17:46:35     26s] (I)       blocked tracks on layer2 : = 21196 / 500000 (4.24%)
[08/07 17:46:35     26s] (I)       blocked tracks on layer3 : = 0 / 400000 (0.00%)
[08/07 17:46:35     26s] (I)       After initializing earlyGlobalRoute syMemory usage = 1131.1 MB
[08/07 17:46:35     26s] (I)       Finished Loading and Dumping File ( CPU: 0.55 sec, Real: 0.55 sec, Curr Mem: 1131.15 MB )
[08/07 17:46:35     26s] (I)       Started Global Routing ( Curr Mem: 1131.15 MB )
[08/07 17:46:35     26s] (I)       ============= Initialization =============
[08/07 17:46:35     26s] (I)       totalPins=1227  totalGlobalPin=1168 (95.19%)
[08/07 17:46:35     26s] (I)       Started Build MST ( Curr Mem: 1131.15 MB )
[08/07 17:46:35     26s] (I)       Generate topology with single threads
[08/07 17:46:35     26s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1131.15 MB )
[08/07 17:46:35     26s] (I)       total 2D Cap : 886293 = (400000 H, 486293 V)
[08/07 17:46:35     26s] [NR-eGR] Layer group 1: route 103 net(s) in layer range [2, 3]
[08/07 17:46:35     26s] (I)       ============  Phase 1a Route ============
[08/07 17:46:35     26s] (I)       Started Phase 1a ( Curr Mem: 1131.15 MB )
[08/07 17:46:35     26s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1131.15 MB )
[08/07 17:46:35     26s] (I)       Usage: 2564 = (1290 H, 1274 V) = (0.32% H, 0.26% V) = (3.870e+04um H, 3.822e+04um V)
[08/07 17:46:35     26s] (I)       
[08/07 17:46:35     26s] (I)       ============  Phase 1b Route ============
[08/07 17:46:35     26s] (I)       Usage: 2564 = (1290 H, 1274 V) = (0.32% H, 0.26% V) = (3.870e+04um H, 3.822e+04um V)
[08/07 17:46:35     26s] (I)       
[08/07 17:46:35     26s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.692000e+04um
[08/07 17:46:35     26s] (I)       ============  Phase 1c Route ============
[08/07 17:46:35     26s] (I)       Usage: 2564 = (1290 H, 1274 V) = (0.32% H, 0.26% V) = (3.870e+04um H, 3.822e+04um V)
[08/07 17:46:35     26s] (I)       
[08/07 17:46:35     26s] (I)       ============  Phase 1d Route ============
[08/07 17:46:35     26s] (I)       Usage: 2564 = (1290 H, 1274 V) = (0.32% H, 0.26% V) = (3.870e+04um H, 3.822e+04um V)
[08/07 17:46:35     26s] (I)       
[08/07 17:46:35     26s] (I)       ============  Phase 1e Route ============
[08/07 17:46:35     26s] (I)       Started Phase 1e ( Curr Mem: 1131.15 MB )
[08/07 17:46:35     26s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1131.15 MB )
[08/07 17:46:35     26s] (I)       Usage: 2564 = (1290 H, 1274 V) = (0.32% H, 0.26% V) = (3.870e+04um H, 3.822e+04um V)
[08/07 17:46:35     26s] (I)       
[08/07 17:46:35     26s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.692000e+04um
[08/07 17:46:35     26s] [NR-eGR] 
[08/07 17:46:35     26s] (I)       ============  Phase 1f Route ============
[08/07 17:46:35     26s] (I)       Usage: 2564 = (1290 H, 1274 V) = (0.32% H, 0.26% V) = (3.870e+04um H, 3.822e+04um V)
[08/07 17:46:35     26s] (I)       
[08/07 17:46:35     26s] (I)       ============  Phase 1g Route ============
[08/07 17:46:35     26s] (I)       Started Post Routing ( Curr Mem: 1131.15 MB )
[08/07 17:46:35     26s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1131.15 MB )
[08/07 17:46:35     26s] (I)       Usage: 2557 = (1282 H, 1275 V) = (0.32% H, 0.26% V) = (3.846e+04um H, 3.825e+04um V)
[08/07 17:46:35     26s] (I)       
[08/07 17:46:35     26s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1131.15 MB )
[08/07 17:46:35     26s] (I)       Running layer assignment with 1 threads
[08/07 17:46:35     26s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1131.15 MB )
[08/07 17:46:35     26s] (I)       
[08/07 17:46:35     26s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/07 17:46:35     26s] [NR-eGR]                        OverCon            
[08/07 17:46:35     26s] [NR-eGR]                         #Gcell     %Gcell
[08/07 17:46:35     26s] [NR-eGR]       Layer                (0)    OverCon 
[08/07 17:46:35     26s] [NR-eGR] ----------------------------------------------
[08/07 17:46:35     26s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[08/07 17:46:35     26s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[08/07 17:46:35     26s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[08/07 17:46:35     26s] [NR-eGR] ----------------------------------------------
[08/07 17:46:35     26s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[08/07 17:46:35     26s] [NR-eGR] 
[08/07 17:46:35     26s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1131.15 MB )
[08/07 17:46:35     26s] (I)       total 2D Cap : 887798 = (400000 H, 487798 V)
[08/07 17:46:35     26s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[08/07 17:46:35     26s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[08/07 17:46:35     26s] (I)       ============= track Assignment ============
[08/07 17:46:35     26s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1131.15 MB )
[08/07 17:46:35     26s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1131.15 MB )
[08/07 17:46:35     26s] (I)       Started Greedy Track Assignment ( Curr Mem: 1131.15 MB )
[08/07 17:46:35     26s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[08/07 17:46:35     26s] (I)       Running track assignment with 1 threads
[08/07 17:46:35     26s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1131.15 MB )
[08/07 17:46:35     26s] (I)       Run Multi-thread track assignment
[08/07 17:46:35     26s] (I)       Finished Greedy Track Assignment ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1131.15 MB )
[08/07 17:46:35     26s] [NR-eGR] --------------------------------------------------------------------------
[08/07 17:46:35     26s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 101761
[08/07 17:46:35     26s] [NR-eGR] metal2  (2V) length: 3.588591e+06um, number of vias: 146056
[08/07 17:46:35     26s] [NR-eGR] metal3  (3H) length: 3.612715e+06um, number of vias: 0
[08/07 17:46:35     26s] [NR-eGR] Total length: 7.201306e+06um, number of vias: 247817
[08/07 17:46:35     26s] [NR-eGR] --------------------------------------------------------------------------
[08/07 17:46:35     26s] [NR-eGR] Total eGR-routed clock nets wire length: 7.835100e+04um 
[08/07 17:46:35     26s] [NR-eGR] --------------------------------------------------------------------------
[08/07 17:46:35     26s] [NR-eGR] Report for selected net(s) only.
[08/07 17:46:35     26s] [NR-eGR] metal1  (1H) length: 0.000000e+00um, number of vias: 1227
[08/07 17:46:35     26s] [NR-eGR] metal2  (2V) length: 3.845100e+04um, number of vias: 1816
[08/07 17:46:35     26s] [NR-eGR] metal3  (3H) length: 3.990000e+04um, number of vias: 0
[08/07 17:46:35     26s] [NR-eGR] Total length: 7.835100e+04um, number of vias: 3043
[08/07 17:46:35     26s] [NR-eGR] --------------------------------------------------------------------------
[08/07 17:46:35     26s] [NR-eGR] Total routed clock nets wire length: 7.835100e+04um, number of vias: 3043
[08/07 17:46:35     26s] [NR-eGR] --------------------------------------------------------------------------
[08/07 17:46:35     27s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.67 sec, Real: 0.68 sec, Curr Mem: 1131.15 MB )
[08/07 17:46:35     27s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_83496_rivendell.ecen.okstate.edu_rjridle_IqGb6a/.rgfSpE6ng
[08/07 17:46:35     27s]       Early Global Route - eGR->NR step done. (took cpu=0:00:00.7 real=0:00:00.7)
[08/07 17:46:35     27s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:46:35     27s] UM:*                                      Early Global Route - eGR->NR step
[08/07 17:46:35     27s]     Routing using eGR only done.
[08/07 17:46:35     27s] Net route status summary:
[08/07 17:46:35     27s]   Clock:       103 (unrouted=0, trialRouted=0, noStatus=0, routed=103, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[08/07 17:46:35     27s]   Non-clock: 36602 (unrouted=81, trialRouted=36521, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=6, (crossesIlmBoundary AND tooFewTerms=0)])
[08/07 17:46:35     27s] 
[08/07 17:46:35     27s] CCOPT: Done with clock implementation routing.
[08/07 17:46:35     27s] 
[08/07 17:46:35     27s]   Clock implementation routing done.
[08/07 17:46:35     27s]   Fixed 103 wires.
[08/07 17:46:35     27s]   CCOpt: Starting congestion repair using flow wrapper...
[08/07 17:46:35     27s]     Congestion Repair...
[08/07 17:46:35     27s] 
[08/07 17:46:35     27s] Starting congRepair ...
[08/07 17:46:35     27s] User Input Parameters:
[08/07 17:46:35     27s] - Congestion Driven    : On
[08/07 17:46:35     27s] - Timing Driven        : Off
[08/07 17:46:35     27s] - Area-Violation Based : On
[08/07 17:46:35     27s] - Start Rollback Level : -5
[08/07 17:46:35     27s] - Legalized            : On
[08/07 17:46:35     27s] - Window Based         : Off
[08/07 17:46:35     27s] - eDen incr mode       : Off
[08/07 17:46:35     27s] - Small incr mode      : Off
[08/07 17:46:35     27s] 
[08/07 17:46:35     27s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[08/07 17:46:35     27s] ThreeLayerMode is on. Timing-driven placement option disabled.
[08/07 17:46:35     27s] Collecting buffer chain nets ...
[08/07 17:46:35     27s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1131.1M
[08/07 17:46:35     27s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.010, MEM:1131.1M
[08/07 17:46:35     27s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1131.1M
[08/07 17:46:35     27s] Starting Early Global Route congestion estimation: mem = 1131.1M
[08/07 17:46:35     27s] (I)       Started Loading and Dumping File ( Curr Mem: 1131.15 MB )
[08/07 17:46:35     27s] (I)       Reading DB...
[08/07 17:46:35     27s] (I)       Read data from FE... (mem=1131.1M)
[08/07 17:46:35     27s] (I)       Read nodes and places... (mem=1131.1M)
[08/07 17:46:35     27s] (I)       Done Read nodes and places (cpu=0.020s, mem=1131.1M)
[08/07 17:46:35     27s] (I)       Read nets... (mem=1131.1M)
[08/07 17:46:35     27s] (I)       Done Read nets (cpu=0.100s, mem=1131.1M)
[08/07 17:46:35     27s] (I)       Done Read data from FE (cpu=0.120s, mem=1131.1M)
[08/07 17:46:35     27s] (I)       before initializing RouteDB syMemory usage = 1131.1 MB
[08/07 17:46:35     27s] (I)       Honor MSV route constraint: false
[08/07 17:46:35     27s] (I)       Maximum routing layer  : 3
[08/07 17:46:35     27s] (I)       Minimum routing layer  : 2
[08/07 17:46:35     27s] (I)       Supply scale factor H  : 1.00
[08/07 17:46:35     27s] (I)       Supply scale factor V  : 1.00
[08/07 17:46:35     27s] (I)       Tracks used by clock wire: 0
[08/07 17:46:35     27s] (I)       Reverse direction      : 
[08/07 17:46:35     27s] (I)       Honor partition pin guides: true
[08/07 17:46:35     27s] (I)       Route selected nets only: false
[08/07 17:46:35     27s] (I)       Route secondary PG pins: false
[08/07 17:46:35     27s] (I)       Second PG max fanout   : 2147483647
[08/07 17:46:35     27s] (I)       Apply function for special wires: true
[08/07 17:46:35     27s] (I)       Layer by layer blockage reading: true
[08/07 17:46:35     27s] (I)       Offset calculation fix : true
[08/07 17:46:35     27s] (I)       Route stripe layer range: 
[08/07 17:46:35     27s] (I)       Honor partition fences : 
[08/07 17:46:35     27s] (I)       Honor partition pin    : 
[08/07 17:46:35     27s] (I)       Honor partition fences with feedthrough: 
[08/07 17:46:35     27s] (I)       Counted 1006 PG shapes. We will not process PG shapes layer by layer.
[08/07 17:46:35     27s] (I)       Use row-based GCell size
[08/07 17:46:35     27s] (I)       Use row-based GCell align
[08/07 17:46:35     27s] (I)       GCell unit size   : 30000
[08/07 17:46:35     27s] (I)       GCell multiplier  : 1
[08/07 17:46:35     27s] (I)       GCell row height  : 30000
[08/07 17:46:35     27s] (I)       Actual row height : 30000
[08/07 17:46:35     27s] (I)       GCell align ref   : 40800 42000
[08/07 17:46:35     27s] [NR-eGR] Track table information for default rule: 
[08/07 17:46:35     27s] [NR-eGR] metal1 has no routable track
[08/07 17:46:35     27s] [NR-eGR] metal2 has single uniform track structure
[08/07 17:46:35     27s] [NR-eGR] metal3 has single uniform track structure
[08/07 17:46:35     27s] (I)       ===========================================================================
[08/07 17:46:35     27s] (I)       == Report All Rule Vias ==
[08/07 17:46:35     27s] (I)       ===========================================================================
[08/07 17:46:35     27s] (I)        Via Rule : (Default)
[08/07 17:46:35     27s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/07 17:46:35     27s] (I)       ---------------------------------------------------------------------------
[08/07 17:46:35     27s] (I)        1    1 : M2_M1                       1 : M2_M1                    
[08/07 17:46:35     27s] (I)        2    2 : M3_M2                       2 : M3_M2                    
[08/07 17:46:35     27s] (I)        3    0 : ---                         0 : ---                      
[08/07 17:46:35     27s] (I)       ===========================================================================
[08/07 17:46:35     27s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1131.15 MB )
[08/07 17:46:35     27s] [NR-eGR] Read 408 PG shapes
[08/07 17:46:35     27s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1131.15 MB )
[08/07 17:46:35     27s] [NR-eGR] #Routing Blockages  : 0
[08/07 17:46:35     27s] [NR-eGR] #Instance Blockages : 2715
[08/07 17:46:35     27s] [NR-eGR] #PG Blockages       : 408
[08/07 17:46:35     27s] [NR-eGR] #Bump Blockages     : 0
[08/07 17:46:35     27s] [NR-eGR] #Boundary Blockages : 0
[08/07 17:46:35     27s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[08/07 17:46:35     27s] [NR-eGR] Num Prerouted Nets = 103  Num Prerouted Wires = 2920
[08/07 17:46:35     27s] (I)       readDataFromPlaceDB
[08/07 17:46:35     27s] (I)       Read net information..
[08/07 17:46:35     27s] [NR-eGR] Read numTotalNets=36624  numIgnoredNets=103
[08/07 17:46:35     27s] (I)       Read testcase time = 0.210 seconds
[08/07 17:46:35     27s] 
[08/07 17:46:35     27s] (I)       early_global_route_priority property id does not exist.
[08/07 17:46:35     27s] (I)       Start initializing grid graph
[08/07 17:46:35     27s] (I)       End initializing grid graph
[08/07 17:46:35     27s] (I)       Model blockages into capacity
[08/07 17:46:35     27s] (I)       Read Num Blocks=22330  Num Prerouted Wires=2920  Num CS=0
[08/07 17:46:35     27s] (I)       Started Modeling ( Curr Mem: 1131.15 MB )
[08/07 17:46:35     27s] (I)       Started Modeling Layer 1 ( Curr Mem: 1131.15 MB )
[08/07 17:46:35     27s] (I)       Started Modeling Layer 2 ( Curr Mem: 1131.15 MB )
[08/07 17:46:35     27s] (I)       Layer 1 (V) : #blockages 22330 : #preroutes 2295
[08/07 17:46:35     27s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1131.15 MB )
[08/07 17:46:35     27s] (I)       Started Modeling Layer 3 ( Curr Mem: 1131.15 MB )
[08/07 17:46:35     27s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 625
[08/07 17:46:35     27s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1131.15 MB )
[08/07 17:46:35     27s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1131.15 MB )
[08/07 17:46:35     27s] (I)       -- layer congestion ratio --
[08/07 17:46:35     27s] (I)       Layer 1 : 0.100000
[08/07 17:46:35     27s] (I)       Layer 2 : 0.700000
[08/07 17:46:35     27s] (I)       Layer 3 : 0.700000
[08/07 17:46:35     27s] (I)       ----------------------------
[08/07 17:46:35     27s] (I)       Number of ignored nets = 103
[08/07 17:46:35     27s] (I)       Number of fixed nets = 103.  Ignored: Yes
[08/07 17:46:35     27s] (I)       Number of clock nets = 103.  Ignored: No
[08/07 17:46:35     27s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/07 17:46:35     27s] (I)       Number of special nets = 0.  Ignored: Yes
[08/07 17:46:35     27s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/07 17:46:35     27s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[08/07 17:46:35     27s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/07 17:46:35     27s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/07 17:46:35     27s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/07 17:46:35     27s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1131.1 MB
[08/07 17:46:35     27s] (I)       Ndr track 0 does not exist
[08/07 17:46:35     27s] (I)       Layer1  viaCost=200.00
[08/07 17:46:35     27s] (I)       Layer2  viaCost=100.00
[08/07 17:46:35     27s] (I)       ---------------------Grid Graph Info--------------------
[08/07 17:46:35     27s] (I)       Routing area        : (0, 0) - (6000000, 6000000)
[08/07 17:46:35     27s] (I)       Core area           : (40800, 42000) - (5959200, 5958000)
[08/07 17:46:35     27s] (I)       Site width          :  2400  (dbu)
[08/07 17:46:35     27s] (I)       Row height          : 30000  (dbu)
[08/07 17:46:35     27s] (I)       GCell row height    : 30000  (dbu)
[08/07 17:46:35     27s] (I)       GCell width         : 30000  (dbu)
[08/07 17:46:35     27s] (I)       GCell height        : 30000  (dbu)
[08/07 17:46:35     27s] (I)       Grid                :   200   200     3
[08/07 17:46:35     27s] (I)       Layer numbers       :     1     2     3
[08/07 17:46:35     27s] (I)       Vertical capacity   :     0 30000     0
[08/07 17:46:35     27s] (I)       Horizontal capacity :     0     0 30000
[08/07 17:46:35     27s] (I)       Default wire width  :   900   900  1500
[08/07 17:46:35     27s] (I)       Default wire space  :   900   900   900
[08/07 17:46:35     27s] (I)       Default wire pitch  :  1800  1800  2400
[08/07 17:46:35     27s] (I)       Default pitch size  :  1800  2400  3000
[08/07 17:46:35     27s] (I)       First track coord   :     0  1200  1500
[08/07 17:46:35     27s] (I)       Num tracks per GCell: 16.67 12.50 10.00
[08/07 17:46:35     27s] (I)       Total num of tracks :     0  2500  2000
[08/07 17:46:35     27s] (I)       Num of masks        :     1     1     1
[08/07 17:46:35     27s] (I)       Num of trim masks   :     0     0     0
[08/07 17:46:35     27s] (I)       --------------------------------------------------------
[08/07 17:46:35     27s] 
[08/07 17:46:35     27s] [NR-eGR] ============ Routing rule table ============
[08/07 17:46:35     27s] [NR-eGR] Rule id: 0  Nets: 36521 
[08/07 17:46:35     27s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/07 17:46:35     27s] (I)       Pitch:  L1=1800  L2=2400  L3=3000
[08/07 17:46:35     27s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1
[08/07 17:46:35     27s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[08/07 17:46:35     27s] [NR-eGR] ========================================
[08/07 17:46:35     27s] [NR-eGR] 
[08/07 17:46:35     27s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/07 17:46:35     27s] (I)       blocked tracks on layer2 : = 21196 / 500000 (4.24%)
[08/07 17:46:35     27s] (I)       blocked tracks on layer3 : = 0 / 400000 (0.00%)
[08/07 17:46:35     27s] (I)       After initializing earlyGlobalRoute syMemory usage = 1131.1 MB
[08/07 17:46:35     27s] (I)       Finished Loading and Dumping File ( CPU: 0.37 sec, Real: 0.39 sec, Curr Mem: 1131.15 MB )
[08/07 17:46:35     27s] (I)       Started Global Routing ( Curr Mem: 1131.15 MB )
[08/07 17:46:35     27s] (I)       ============= Initialization =============
[08/07 17:46:35     27s] (I)       totalPins=100534  totalGlobalPin=83967 (83.52%)
[08/07 17:46:35     27s] (I)       Started Build MST ( Curr Mem: 1131.15 MB )
[08/07 17:46:35     27s] (I)       Generate topology with single threads
[08/07 17:46:35     27s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1131.15 MB )
[08/07 17:46:35     27s] (I)       total 2D Cap : 886293 = (400000 H, 486293 V)
[08/07 17:46:35     27s] [NR-eGR] Layer group 1: route 36521 net(s) in layer range [2, 3]
[08/07 17:46:35     27s] (I)       ============  Phase 1a Route ============
[08/07 17:46:35     27s] (I)       Started Phase 1a ( Curr Mem: 1131.15 MB )
[08/07 17:46:35     27s] (I)       Finished Phase 1a ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1131.15 MB )
[08/07 17:46:35     27s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1131.15 MB )
[08/07 17:46:35     27s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[08/07 17:46:35     27s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1131.15 MB )
[08/07 17:46:35     27s] (I)       Usage: 222454 = (115756 H, 106698 V) = (28.94% H, 21.94% V) = (3.473e+06um H, 3.201e+06um V)
[08/07 17:46:35     27s] (I)       
[08/07 17:46:35     27s] (I)       ============  Phase 1b Route ============
[08/07 17:46:35     27s] (I)       Started Phase 1b ( Curr Mem: 1131.15 MB )
[08/07 17:46:35     27s] (I)       Finished Phase 1b ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1131.15 MB )
[08/07 17:46:35     27s] (I)       Usage: 222616 = (115816 H, 106800 V) = (28.95% H, 21.96% V) = (3.474e+06um H, 3.204e+06um V)
[08/07 17:46:35     27s] (I)       
[08/07 17:46:35     27s] (I)       earlyGlobalRoute overflow of layer group 1: 2.41% H + 0.68% V. EstWL: 6.678480e+06um
[08/07 17:46:35     27s] (I)       ============  Phase 1c Route ============
[08/07 17:46:35     27s] (I)       Started Phase 1c ( Curr Mem: 1131.15 MB )
[08/07 17:46:35     27s] (I)       Level2 Grid: 40 x 40
[08/07 17:46:35     27s] (I)       Started Two Level Routing ( Curr Mem: 1131.15 MB )
[08/07 17:46:35     27s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1131.15 MB )
[08/07 17:46:35     27s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1131.15 MB )
[08/07 17:46:35     27s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1131.15 MB )
[08/07 17:46:35     27s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1131.15 MB )
[08/07 17:46:35     27s] (I)       Usage: 222646 = (115816 H, 106830 V) = (28.95% H, 21.97% V) = (3.474e+06um H, 3.205e+06um V)
[08/07 17:46:35     27s] (I)       
[08/07 17:46:35     27s] (I)       ============  Phase 1d Route ============
[08/07 17:46:35     27s] (I)       Started Phase 1d ( Curr Mem: 1131.15 MB )
[08/07 17:46:35     27s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1131.15 MB )
[08/07 17:46:35     27s] (I)       Usage: 222675 = (115818 H, 106857 V) = (28.95% H, 21.97% V) = (3.475e+06um H, 3.206e+06um V)
[08/07 17:46:35     27s] (I)       
[08/07 17:46:35     27s] (I)       ============  Phase 1e Route ============
[08/07 17:46:35     27s] (I)       Started Phase 1e ( Curr Mem: 1131.15 MB )
[08/07 17:46:35     27s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1131.15 MB )
[08/07 17:46:35     27s] (I)       Usage: 222675 = (115818 H, 106857 V) = (28.95% H, 21.97% V) = (3.475e+06um H, 3.206e+06um V)
[08/07 17:46:35     27s] (I)       
[08/07 17:46:35     27s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 2.27% H + 0.71% V. EstWL: 6.680250e+06um
[08/07 17:46:35     27s] [NR-eGR] 
[08/07 17:46:35     27s] (I)       Current Phase 1l[Initialization] ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1131.15 MB )
[08/07 17:46:35     27s] (I)       Running layer assignment with 1 threads
[08/07 17:46:35     27s] (I)       Finished Phase 1l ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 1131.15 MB )
[08/07 17:46:35     27s] (I)       ============  Phase 1l Route ============
[08/07 17:46:35     27s] (I)       
[08/07 17:46:35     27s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/07 17:46:35     27s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[08/07 17:46:35     27s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[08/07 17:46:35     27s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[08/07 17:46:35     27s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/07 17:46:35     27s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/07 17:46:35     27s] [NR-eGR]  metal2  (2)       195( 0.49%)        37( 0.09%)         4( 0.01%)         2( 0.01%)   ( 0.60%) 
[08/07 17:46:35     27s] [NR-eGR]  metal3  (3)       442( 1.11%)       158( 0.40%)        27( 0.07%)         4( 0.01%)   ( 1.59%) 
[08/07 17:46:35     27s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/07 17:46:35     27s] [NR-eGR] Total              637( 0.80%)       195( 0.24%)        31( 0.04%)         6( 0.01%)   ( 1.09%) 
[08/07 17:46:35     27s] [NR-eGR] 
[08/07 17:46:35     27s] (I)       Finished Global Routing ( CPU: 0.21 sec, Real: 0.20 sec, Curr Mem: 1131.15 MB )
[08/07 17:46:35     27s] (I)       total 2D Cap : 887798 = (400000 H, 487798 V)
[08/07 17:46:35     27s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 1.58% H + 0.59% V
[08/07 17:46:35     27s] [NR-eGR] Overflow after earlyGlobalRoute 2.17% H + 0.75% V
[08/07 17:46:35     27s] Early Global Route congestion estimation runtime: 0.60 seconds, mem = 1131.1M
[08/07 17:46:35     27s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.590, REAL:0.600, MEM:1131.1M
[08/07 17:46:35     27s] OPERPROF: Starting HotSpotCal at level 1, MEM:1131.1M
[08/07 17:46:35     27s] [hotspot] +------------+---------------+---------------+
[08/07 17:46:35     27s] [hotspot] |            |   max hotspot | total hotspot |
[08/07 17:46:35     27s] [hotspot] +------------+---------------+---------------+
[08/07 17:46:35     27s] [hotspot] | normalized |         73.89 |         81.89 |
[08/07 17:46:35     27s] [hotspot] +------------+---------------+---------------+
[08/07 17:46:35     27s] Local HotSpot Analysis: normalized max congestion hotspot area = 73.89, normalized total congestion hotspot area = 81.89 (area is in unit of 4 std-cell row bins)
[08/07 17:46:35     27s] [hotspot] max/total 73.89/81.89, big hotspot (>10) total 73.89
[08/07 17:46:35     27s] [hotspot] top 4 congestion hotspot bounding boxes and scores of normalized hotspot
[08/07 17:46:35     27s] [hotspot] +-----+-------------------------------------+---------------+
[08/07 17:46:35     27s] [hotspot] | top |            hotspot bbox             | hotspot score |
[08/07 17:46:35     27s] [hotspot] +-----+-------------------------------------+---------------+
[08/07 17:46:35     27s] [hotspot] |  1  |  2890.80  4332.00  4570.80  5412.00 |       74.78   |
[08/07 17:46:35     27s] [hotspot] +-----+-------------------------------------+---------------+
[08/07 17:46:35     27s] [hotspot] |  2  |  1450.80  1692.00  1810.80  2052.00 |        5.78   |
[08/07 17:46:35     27s] [hotspot] +-----+-------------------------------------+---------------+
[08/07 17:46:35     27s] [hotspot] |  3  |  2530.80  3132.00  2770.80  3372.00 |        0.89   |
[08/07 17:46:35     27s] [hotspot] +-----+-------------------------------------+---------------+
[08/07 17:46:35     27s] [hotspot] |  4  |  2530.80   732.00  2770.80   972.00 |        0.44   |
[08/07 17:46:35     27s] [hotspot] +-----+-------------------------------------+---------------+
[08/07 17:46:35     27s] Top 4 hotspots total area: 81.89
[08/07 17:46:35     27s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.007, MEM:1131.1M
[08/07 17:46:35     27s] 
[08/07 17:46:35     27s] === incrementalPlace Internal Loop 1 ===
[08/07 17:46:35     27s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[08/07 17:46:35     27s] ThreeLayerMode is on. Timing-driven placement option disabled.
[08/07 17:46:36     27s] clkAW=1 clkAWMode=2 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.050 maxM=-1 pMaxM=3
[08/07 17:46:37     27s] OPERPROF: Starting IPInitSPData at level 1, MEM:1131.1M
[08/07 17:46:37     27s] z: 2, totalTracks: 1
[08/07 17:46:37     27s] #spOpts: N=250 
[08/07 17:46:37     27s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1131.1M
[08/07 17:46:37     27s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1131.1M
[08/07 17:46:37     27s] Core basic site is core
[08/07 17:46:37     27s] SiteArray: non-trimmed site array dimensions = 197 x 2466
[08/07 17:46:37     27s] SiteArray: use 2,019,328 bytes
[08/07 17:46:37     27s] SiteArray: current memory after site array memory allocation 1133.1M
[08/07 17:46:37     27s] SiteArray: FP blocked sites are writable
[08/07 17:46:37     27s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/07 17:46:37     27s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1133.1M
[08/07 17:46:37     27s] Process 594 wires and vias for routing blockage and capacity analysis
[08/07 17:46:37     27s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1133.1M
[08/07 17:46:37     27s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.015, MEM:1133.1M
[08/07 17:46:37     28s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.084, MEM:1133.1M
[08/07 17:46:37     28s] OPERPROF:   Starting post-place ADS at level 2, MEM:1133.1M
[08/07 17:46:37     28s] ADSU 0.284 -> 0.284. GS 240.000
[08/07 17:46:37     28s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.070, REAL:0.067, MEM:1133.1M
[08/07 17:46:37     28s] OPERPROF:   Starting spMPad at level 2, MEM:1133.1M
[08/07 17:46:37     28s] OPERPROF:     Starting spContextMPad at level 3, MEM:1133.1M
[08/07 17:46:37     28s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1133.1M
[08/07 17:46:37     28s] OPERPROF:   Finished spMPad at level 2, CPU:0.010, REAL:0.014, MEM:1133.1M
[08/07 17:46:37     28s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1133.1M
[08/07 17:46:37     28s] no activity file in design. spp won't run.
[08/07 17:46:37     28s] [spp] 0
[08/07 17:46:37     28s] [adp] 0:1:1:3
[08/07 17:46:37     28s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.100, REAL:0.102, MEM:1133.1M
[08/07 17:46:37     28s] SP #FI/SF FL/PI 102/0 34808/1023
[08/07 17:46:37     28s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.320, REAL:0.322, MEM:1133.1M
[08/07 17:46:37     28s] PP off. flexM 0
[08/07 17:46:37     28s] OPERPROF: Starting CDPad at level 1, MEM:1133.1M
[08/07 17:46:37     28s] Starting area based congRepair.
[08/07 17:46:37     28s] 3DP is on.
[08/07 17:46:37     28s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[08/07 17:46:37     28s] Area based congRepair is working on 20.7% of the design.
[08/07 17:46:38     29s] CDPadU 0.579 -> 0.596. R=0.284, N=35831, GS=30.000
[08/07 17:46:38     29s] Local HotSpot Analysis in Working Area: normalized total congestion hotspot area = 82.00
[08/07 17:46:38     29s] OPERPROF: Finished CDPad at level 1, CPU:0.530, REAL:0.498, MEM:1136.1M
[08/07 17:46:38     29s] NP #FI/FS/SF FL/PI: 26084/0/25982 9849/968
[08/07 17:46:38     29s] no activity file in design. spp won't run.
[08/07 17:46:38     29s] 
[08/07 17:46:38     29s] AB Est...
[08/07 17:46:38     29s] OPERPROF: Starting npPlace at level 1, MEM:1138.8M
[08/07 17:46:39     30s] OPERPROF: Finished npPlace at level 1, CPU:0.680, REAL:0.691, MEM:1157.2M
[08/07 17:46:39     30s] Iteration  4: Skipped, with CDP Off
[08/07 17:46:39     30s] 
[08/07 17:46:39     30s] AB Est...
[08/07 17:46:39     30s] OPERPROF: Starting npPlace at level 1, MEM:1157.2M
[08/07 17:46:39     30s] OPERPROF: Finished npPlace at level 1, CPU:0.180, REAL:0.184, MEM:1157.2M
[08/07 17:46:39     30s] Iteration  5: Skipped, with CDP Off
[08/07 17:46:39     30s] 
[08/07 17:46:39     30s] AB Est...
[08/07 17:46:39     30s] OPERPROF: Starting npPlace at level 1, MEM:1157.2M
[08/07 17:46:39     30s] OPERPROF: Finished npPlace at level 1, CPU:0.180, REAL:0.185, MEM:1157.2M
[08/07 17:46:39     30s] Iteration  6: Skipped, with CDP Off
[08/07 17:46:39     30s] 
[08/07 17:46:39     30s] AB Est...
[08/07 17:46:39     30s] OPERPROF: Starting npPlace at level 1, MEM:1157.2M
[08/07 17:46:40     30s] AB param 100.0% (9849/9849).
[08/07 17:46:40     30s] OPERPROF: Finished npPlace at level 1, CPU:0.180, REAL:0.187, MEM:1157.2M
[08/07 17:46:40     30s] AB WA 1.00. HSB #SP 0
[08/07 17:46:40     30s] AB Full.
[08/07 17:46:40     30s] OPERPROF: Starting npPlace at level 1, MEM:1157.2M
[08/07 17:46:40     31s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[08/07 17:46:40     31s] No instances found in the vector
[08/07 17:46:40     31s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1157.2M, DRC: 0)
[08/07 17:46:40     31s] 0 (out of 0) MH cells were successfully legalized.
[08/07 17:46:40     31s] exp_mt_sequential is set from setPlaceMode option to 1
[08/07 17:46:40     31s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[08/07 17:46:40     31s] place_exp_mt_interval set to default 32
[08/07 17:46:40     31s] place_exp_mt_interval_bias (first half) set to default 0.750000
[08/07 17:46:46     37s] Iteration  7: Total net bbox = 3.313e+06 (2.13e+06 1.18e+06)
[08/07 17:46:46     37s]               Est.  stn bbox = 3.805e+06 (2.46e+06 1.35e+06)
[08/07 17:46:46     37s]               cpu = 0:00:06.2 real = 0:00:06.0 mem = 1150.2M
[08/07 17:46:46     37s] OPERPROF: Finished npPlace at level 1, CPU:6.370, REAL:6.377, MEM:1150.2M
[08/07 17:46:46     37s] 
[08/07 17:46:46     37s] AB Est...
[08/07 17:46:46     37s] no activity file in design. spp won't run.
[08/07 17:46:46     37s] NP #FI/FS/SF FL/PI: 26084/0/25982 9849/968
[08/07 17:46:46     37s] no activity file in design. spp won't run.
[08/07 17:46:46     37s] OPERPROF: Starting npPlace at level 1, MEM:1150.2M
[08/07 17:46:47     37s] AB param 98.0% (9651/9849).
[08/07 17:46:47     37s] OPERPROF: Finished npPlace at level 1, CPU:0.180, REAL:0.182, MEM:1150.2M
[08/07 17:46:47     37s] AB WA 0.98. HSB #SP 0
[08/07 17:46:47     37s] AB Full.
[08/07 17:46:47     37s] OPERPROF: Starting npPlace at level 1, MEM:1150.2M
[08/07 17:46:47     38s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[08/07 17:46:47     38s] No instances found in the vector
[08/07 17:46:47     38s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1150.2M, DRC: 0)
[08/07 17:46:47     38s] 0 (out of 0) MH cells were successfully legalized.
[08/07 17:46:50     41s] Iteration  8: Total net bbox = 3.187e+06 (2.05e+06 1.14e+06)
[08/07 17:46:50     41s]               Est.  stn bbox = 3.672e+06 (2.37e+06 1.31e+06)
[08/07 17:46:50     41s]               cpu = 0:00:03.3 real = 0:00:03.0 mem = 1146.2M
[08/07 17:46:50     41s] OPERPROF: Finished npPlace at level 1, CPU:3.470, REAL:3.471, MEM:1146.2M
[08/07 17:46:50     41s] no activity file in design. spp won't run.
[08/07 17:46:50     41s] NP #FI/FS/SF FL/PI: 26084/0/25982 9849/968
[08/07 17:46:50     41s] no activity file in design. spp won't run.
[08/07 17:46:51     41s] OPERPROF: Starting npPlace at level 1, MEM:1146.2M
[08/07 17:46:51     42s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[08/07 17:46:51     42s] No instances found in the vector
[08/07 17:46:51     42s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1146.2M, DRC: 0)
[08/07 17:46:51     42s] 0 (out of 0) MH cells were successfully legalized.
[08/07 17:46:57     47s] OPERPROF:   Starting npCallHUMEst at level 2, MEM:1149.9M
[08/07 17:46:57     48s] OPERPROF:   Finished npCallHUMEst at level 2, CPU:0.760, REAL:0.767, MEM:1184.3M
[08/07 17:46:57     48s] OPERPROF:   Starting CDPad at level 2, MEM:1184.3M
[08/07 17:46:58     48s] CDPadU 0.341 -> 0.341. R=0.149, N=9849, GS=90.000
[08/07 17:46:58     48s] OPERPROF:   Finished CDPad at level 2, CPU:0.100, REAL:0.108, MEM:1184.3M
[08/07 17:46:58     48s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[08/07 17:46:58     48s] No instances found in the vector
[08/07 17:46:58     48s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1184.3M, DRC: 0)
[08/07 17:46:58     48s] 0 (out of 0) MH cells were successfully legalized.
[08/07 17:47:00     51s] Iteration  9: Total net bbox = 3.099e+06 (1.99e+06 1.11e+06)
[08/07 17:47:00     51s]               Est.  stn bbox = 3.574e+06 (2.30e+06 1.27e+06)
[08/07 17:47:00     51s]               cpu = 0:00:09.1 real = 0:00:09.0 mem = 1160.3M
[08/07 17:47:00     51s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[08/07 17:47:00     51s] No instances found in the vector
[08/07 17:47:00     51s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1160.3M, DRC: 0)
[08/07 17:47:00     51s] 0 (out of 0) MH cells were successfully legalized.
[08/07 17:47:03     54s] Iteration 10: Total net bbox = 3.033e+06 (1.91e+06 1.12e+06)
[08/07 17:47:03     54s]               Est.  stn bbox = 3.499e+06 (2.22e+06 1.28e+06)
[08/07 17:47:03     54s]               cpu = 0:00:03.4 real = 0:00:03.0 mem = 1160.3M
[08/07 17:47:03     54s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[08/07 17:47:03     54s] No instances found in the vector
[08/07 17:47:03     54s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1160.3M, DRC: 0)
[08/07 17:47:03     54s] 0 (out of 0) MH cells were successfully legalized.
[08/07 17:47:07     58s] Iteration 11: Total net bbox = 3.080e+06 (1.93e+06 1.15e+06)
[08/07 17:47:07     58s]               Est.  stn bbox = 3.547e+06 (2.23e+06 1.31e+06)
[08/07 17:47:07     58s]               cpu = 0:00:04.2 real = 0:00:04.0 mem = 1160.3M
[08/07 17:47:07     58s] OPERPROF: Finished npPlace at level 1, CPU:16.820, REAL:16.855, MEM:1160.3M
[08/07 17:47:07     58s] Move report: Congestion Driven Placement moves 9849 insts, mean move: 513.20 um, max move: 3045.23 um
[08/07 17:47:07     58s] 	Max move on inst (FE_RC_12466_0): (3955.20, 4152.00) --> (5435.28, 5717.15)
[08/07 17:47:07     58s] no activity file in design. spp won't run.
[08/07 17:47:07     58s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1160.3M
[08/07 17:47:07     58s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1160.3M
[08/07 17:47:07     58s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1158.4M
[08/07 17:47:07     58s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.010, REAL:0.006, MEM:1158.4M
[08/07 17:47:07     58s] 
[08/07 17:47:07     58s] Finished Incremental Placement (cpu=0:00:31.0, real=0:00:32.0, mem=1158.4M)
[08/07 17:47:07     58s] CongRepair sets shifter mode to gplace
[08/07 17:47:07     58s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1158.4M
[08/07 17:47:07     58s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1158.4M
[08/07 17:47:07     58s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1158.4M
[08/07 17:47:07     58s] z: 2, totalTracks: 1
[08/07 17:47:07     58s] #spOpts: N=250 mergeVia=F 
[08/07 17:47:07     58s] All LLGs are deleted
[08/07 17:47:07     58s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1158.4M
[08/07 17:47:07     58s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:1158.4M
[08/07 17:47:07     58s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1158.4M
[08/07 17:47:07     58s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1158.4M
[08/07 17:47:07     58s] Core basic site is core
[08/07 17:47:07     58s] SiteArray: non-trimmed site array dimensions = 197 x 2466
[08/07 17:47:07     58s] SiteArray: use 2,019,328 bytes
[08/07 17:47:07     58s] SiteArray: current memory after site array memory allocation 1160.3M
[08/07 17:47:07     58s] SiteArray: FP blocked sites are writable
[08/07 17:47:08     58s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/07 17:47:08     58s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:1160.3M
[08/07 17:47:08     58s] Process 594 wires and vias for routing blockage and capacity analysis
[08/07 17:47:08     58s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.000, REAL:0.000, MEM:1160.3M
[08/07 17:47:08     58s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.020, REAL:0.014, MEM:1160.3M
[08/07 17:47:08     58s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.020, REAL:0.023, MEM:1160.3M
[08/07 17:47:08     58s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=1160.3MB).
[08/07 17:47:08     58s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.050, REAL:0.059, MEM:1160.3M
[08/07 17:47:08     58s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.050, REAL:0.059, MEM:1160.3M
[08/07 17:47:08     58s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.83496.2
[08/07 17:47:08     58s] OPERPROF:   Starting RefinePlace at level 2, MEM:1160.3M
[08/07 17:47:08     58s] *** Starting refinePlace (0:00:58.8 mem=1160.3M) ***
[08/07 17:47:08     58s] Total net bbox length = 8.213e+06 (4.512e+06 3.701e+06) (ext = 1.292e+06)
[08/07 17:47:08     58s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 17:47:08     58s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1160.3M
[08/07 17:47:08     58s] Starting refinePlace ...
[08/07 17:47:08     58s] ** Cut row section cpu time 0:00:00.0.
[08/07 17:47:08     58s]    Spread Effort: high, pre-route mode, useDDP on.
[08/07 17:47:09     59s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.9, real=0:00:01.0, mem=1160.3MB) @(0:00:58.9 - 0:00:59.8).
[08/07 17:47:09     59s] Move report: preRPlace moves 9850 insts, mean move: 8.14 um, max move: 24.95 um
[08/07 17:47:09     59s] 	Max move on inst (rf_reg[27][27]): (4977.13, 5429.27) --> (4984.80, 5412.00)
[08/07 17:47:09     59s] 	Length: 12 sites, height: 1 rows, site name: core, cell type: DFFPOSX1
[08/07 17:47:09     59s] wireLenOptFixPriorityInst 1023 inst fixed
[08/07 17:47:09     59s] Placement tweakage begins.
[08/07 17:47:09     60s] wire length = 7.627e+06
[08/07 17:47:11     62s] wire length = 7.398e+06
[08/07 17:47:11     62s] Placement tweakage ends.
[08/07 17:47:11     62s] Move report: tweak moves 14914 insts, mean move: 19.47 um, max move: 489.60 um
[08/07 17:47:11     62s] 	Max move on inst (FE_RC_5201_0): (3900.00, 2232.00) --> (4389.60, 2232.00)
[08/07 17:47:11     62s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.5, real=0:00:02.0, mem=1162.3MB) @(0:00:59.9 - 0:01:02).
[08/07 17:47:11     62s] 
[08/07 17:47:11     62s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[08/07 17:47:12     63s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 17:47:12     63s] [CPU] RefinePlace/Legalization (cpu=0:00:00.9, real=0:00:01.0, mem=1162.3MB) @(0:01:02 - 0:01:03).
[08/07 17:47:12     63s] Move report: Detail placement moves 22821 insts, mean move: 16.15 um, max move: 489.60 um
[08/07 17:47:12     63s] 	Max move on inst (FE_RC_5201_0): (3900.00, 2232.00) --> (4389.60, 2232.00)
[08/07 17:47:12     63s] 	Runtime: CPU: 0:00:04.4 REAL: 0:00:04.0 MEM: 1162.3MB
[08/07 17:47:12     63s] Statistics of distance of Instance movement in refine placement:
[08/07 17:47:12     63s]   maximum (X+Y) =       489.60 um
[08/07 17:47:12     63s]   inst (FE_RC_5201_0) with max move: (3900, 2232) -> (4389.6, 2232)
[08/07 17:47:12     63s]   mean    (X+Y) =        16.15 um
[08/07 17:47:12     63s] Total instances flipped for legalization: 2873
[08/07 17:47:12     63s] Summary Report:
[08/07 17:47:12     63s] Instances move: 22821 (out of 35831 movable)
[08/07 17:47:12     63s] Instances flipped: 2873
[08/07 17:47:12     63s] Mean displacement: 16.15 um
[08/07 17:47:12     63s] Max displacement: 489.60 um (Instance: FE_RC_5201_0) (3900, 2232) -> (4389.6, 2232)
[08/07 17:47:12     63s] 	Length: 2 sites, height: 1 rows, site name: core, cell type: INVX2
[08/07 17:47:12     63s] Total instances moved : 22821
[08/07 17:47:12     63s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:4.400, REAL:4.405, MEM:1162.3M
[08/07 17:47:12     63s] Total net bbox length = 8.013e+06 (4.301e+06 3.711e+06) (ext = 1.290e+06)
[08/07 17:47:12     63s] Runtime: CPU: 0:00:04.5 REAL: 0:00:04.0 MEM: 1162.3MB
[08/07 17:47:12     63s] [CPU] RefinePlace/total (cpu=0:00:04.5, real=0:00:04.0, mem=1162.3MB) @(0:00:58.8 - 0:01:03).
[08/07 17:47:12     63s] *** Finished refinePlace (0:01:03 mem=1162.3M) ***
[08/07 17:47:12     63s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.83496.2
[08/07 17:47:12     63s] OPERPROF:   Finished RefinePlace at level 2, CPU:4.470, REAL:4.478, MEM:1162.3M
[08/07 17:47:12     63s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1162.3M
[08/07 17:47:12     63s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.060, REAL:0.055, MEM:1162.3M
[08/07 17:47:12     63s] OPERPROF: Finished RefinePlace2 at level 1, CPU:4.580, REAL:4.592, MEM:1162.3M
[08/07 17:47:12     63s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[08/07 17:47:12     63s] ThreeLayerMode is on. Timing-driven placement option disabled.
[08/07 17:47:12     63s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1162.3M
[08/07 17:47:12     63s] Starting Early Global Route congestion estimation: mem = 1162.3M
[08/07 17:47:12     63s] (I)       Started Loading and Dumping File ( Curr Mem: 1162.32 MB )
[08/07 17:47:12     63s] (I)       Reading DB...
[08/07 17:47:12     63s] (I)       Read data from FE... (mem=1162.3M)
[08/07 17:47:12     63s] (I)       Read nodes and places... (mem=1162.3M)
[08/07 17:47:12     63s] (I)       Done Read nodes and places (cpu=0.040s, mem=1175.1M)
[08/07 17:47:12     63s] (I)       Read nets... (mem=1175.1M)
[08/07 17:47:12     63s] (I)       Done Read nets (cpu=0.090s, mem=1184.1M)
[08/07 17:47:12     63s] (I)       Done Read data from FE (cpu=0.130s, mem=1184.1M)
[08/07 17:47:12     63s] (I)       before initializing RouteDB syMemory usage = 1184.1 MB
[08/07 17:47:12     63s] (I)       Honor MSV route constraint: false
[08/07 17:47:12     63s] (I)       Maximum routing layer  : 3
[08/07 17:47:12     63s] (I)       Minimum routing layer  : 2
[08/07 17:47:12     63s] (I)       Supply scale factor H  : 1.00
[08/07 17:47:12     63s] (I)       Supply scale factor V  : 1.00
[08/07 17:47:12     63s] (I)       Tracks used by clock wire: 0
[08/07 17:47:12     63s] (I)       Reverse direction      : 
[08/07 17:47:12     63s] (I)       Honor partition pin guides: true
[08/07 17:47:12     63s] (I)       Route selected nets only: false
[08/07 17:47:12     63s] (I)       Route secondary PG pins: false
[08/07 17:47:12     63s] (I)       Second PG max fanout   : 2147483647
[08/07 17:47:12     63s] (I)       Apply function for special wires: true
[08/07 17:47:12     63s] (I)       Layer by layer blockage reading: true
[08/07 17:47:12     63s] (I)       Offset calculation fix : true
[08/07 17:47:12     63s] (I)       Route stripe layer range: 
[08/07 17:47:12     63s] (I)       Honor partition fences : 
[08/07 17:47:12     63s] (I)       Honor partition pin    : 
[08/07 17:47:12     63s] (I)       Honor partition fences with feedthrough: 
[08/07 17:47:12     63s] (I)       Counted 1006 PG shapes. We will not process PG shapes layer by layer.
[08/07 17:47:12     63s] (I)       Use row-based GCell size
[08/07 17:47:12     63s] (I)       Use row-based GCell align
[08/07 17:47:12     63s] (I)       GCell unit size   : 30000
[08/07 17:47:12     63s] (I)       GCell multiplier  : 1
[08/07 17:47:12     63s] (I)       GCell row height  : 30000
[08/07 17:47:12     63s] (I)       Actual row height : 30000
[08/07 17:47:12     63s] (I)       GCell align ref   : 40800 42000
[08/07 17:47:12     63s] [NR-eGR] Track table information for default rule: 
[08/07 17:47:12     63s] [NR-eGR] metal1 has no routable track
[08/07 17:47:12     63s] [NR-eGR] metal2 has single uniform track structure
[08/07 17:47:12     63s] [NR-eGR] metal3 has single uniform track structure
[08/07 17:47:12     63s] (I)       ===========================================================================
[08/07 17:47:12     63s] (I)       == Report All Rule Vias ==
[08/07 17:47:12     63s] (I)       ===========================================================================
[08/07 17:47:12     63s] (I)        Via Rule : (Default)
[08/07 17:47:12     63s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/07 17:47:12     63s] (I)       ---------------------------------------------------------------------------
[08/07 17:47:12     63s] (I)        1    1 : M2_M1                       1 : M2_M1                    
[08/07 17:47:12     63s] (I)        2    2 : M3_M2                       2 : M3_M2                    
[08/07 17:47:12     63s] (I)        3    0 : ---                         0 : ---                      
[08/07 17:47:12     63s] (I)       ===========================================================================
[08/07 17:47:12     63s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1184.07 MB )
[08/07 17:47:12     63s] [NR-eGR] Read 408 PG shapes
[08/07 17:47:12     63s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1184.07 MB )
[08/07 17:47:12     63s] [NR-eGR] #Routing Blockages  : 0
[08/07 17:47:12     63s] [NR-eGR] #Instance Blockages : 2715
[08/07 17:47:12     63s] [NR-eGR] #PG Blockages       : 408
[08/07 17:47:12     63s] [NR-eGR] #Bump Blockages     : 0
[08/07 17:47:12     63s] [NR-eGR] #Boundary Blockages : 0
[08/07 17:47:12     63s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[08/07 17:47:12     63s] [NR-eGR] Num Prerouted Nets = 103  Num Prerouted Wires = 2920
[08/07 17:47:12     63s] (I)       readDataFromPlaceDB
[08/07 17:47:12     63s] (I)       Read net information..
[08/07 17:47:12     63s] [NR-eGR] Read numTotalNets=36624  numIgnoredNets=103
[08/07 17:47:12     63s] (I)       Read testcase time = 0.010 seconds
[08/07 17:47:12     63s] 
[08/07 17:47:12     63s] (I)       early_global_route_priority property id does not exist.
[08/07 17:47:12     63s] (I)       Start initializing grid graph
[08/07 17:47:12     63s] (I)       End initializing grid graph
[08/07 17:47:12     63s] (I)       Model blockages into capacity
[08/07 17:47:12     63s] (I)       Read Num Blocks=22330  Num Prerouted Wires=2920  Num CS=0
[08/07 17:47:12     63s] (I)       Started Modeling ( Curr Mem: 1184.07 MB )
[08/07 17:47:12     63s] (I)       Started Modeling Layer 1 ( Curr Mem: 1184.07 MB )
[08/07 17:47:12     63s] (I)       Started Modeling Layer 2 ( Curr Mem: 1184.07 MB )
[08/07 17:47:12     63s] (I)       Layer 1 (V) : #blockages 22330 : #preroutes 2295
[08/07 17:47:12     63s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1184.07 MB )
[08/07 17:47:12     63s] (I)       Started Modeling Layer 3 ( Curr Mem: 1184.07 MB )
[08/07 17:47:12     63s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 625
[08/07 17:47:12     63s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1184.07 MB )
[08/07 17:47:12     63s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1184.07 MB )
[08/07 17:47:12     63s] (I)       -- layer congestion ratio --
[08/07 17:47:12     63s] (I)       Layer 1 : 0.100000
[08/07 17:47:12     63s] (I)       Layer 2 : 0.700000
[08/07 17:47:12     63s] (I)       Layer 3 : 0.700000
[08/07 17:47:12     63s] (I)       ----------------------------
[08/07 17:47:12     63s] (I)       Number of ignored nets = 103
[08/07 17:47:12     63s] (I)       Number of fixed nets = 103.  Ignored: Yes
[08/07 17:47:12     63s] (I)       Number of clock nets = 103.  Ignored: No
[08/07 17:47:12     63s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/07 17:47:12     63s] (I)       Number of special nets = 0.  Ignored: Yes
[08/07 17:47:12     63s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/07 17:47:12     63s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[08/07 17:47:12     63s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/07 17:47:12     63s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/07 17:47:12     63s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/07 17:47:12     63s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1184.1 MB
[08/07 17:47:12     63s] (I)       Ndr track 0 does not exist
[08/07 17:47:12     63s] (I)       Layer1  viaCost=200.00
[08/07 17:47:12     63s] (I)       Layer2  viaCost=100.00
[08/07 17:47:12     63s] (I)       ---------------------Grid Graph Info--------------------
[08/07 17:47:12     63s] (I)       Routing area        : (0, 0) - (6000000, 6000000)
[08/07 17:47:12     63s] (I)       Core area           : (40800, 42000) - (5959200, 5958000)
[08/07 17:47:12     63s] (I)       Site width          :  2400  (dbu)
[08/07 17:47:12     63s] (I)       Row height          : 30000  (dbu)
[08/07 17:47:12     63s] (I)       GCell row height    : 30000  (dbu)
[08/07 17:47:12     63s] (I)       GCell width         : 30000  (dbu)
[08/07 17:47:12     63s] (I)       GCell height        : 30000  (dbu)
[08/07 17:47:12     63s] (I)       Grid                :   200   200     3
[08/07 17:47:12     63s] (I)       Layer numbers       :     1     2     3
[08/07 17:47:12     63s] (I)       Vertical capacity   :     0 30000     0
[08/07 17:47:12     63s] (I)       Horizontal capacity :     0     0 30000
[08/07 17:47:12     63s] (I)       Default wire width  :   900   900  1500
[08/07 17:47:12     63s] (I)       Default wire space  :   900   900   900
[08/07 17:47:12     63s] (I)       Default wire pitch  :  1800  1800  2400
[08/07 17:47:12     63s] (I)       Default pitch size  :  1800  2400  3000
[08/07 17:47:12     63s] (I)       First track coord   :     0  1200  1500
[08/07 17:47:12     63s] (I)       Num tracks per GCell: 16.67 12.50 10.00
[08/07 17:47:12     63s] (I)       Total num of tracks :     0  2500  2000
[08/07 17:47:12     63s] (I)       Num of masks        :     1     1     1
[08/07 17:47:12     63s] (I)       Num of trim masks   :     0     0     0
[08/07 17:47:12     63s] (I)       --------------------------------------------------------
[08/07 17:47:12     63s] 
[08/07 17:47:12     63s] [NR-eGR] ============ Routing rule table ============
[08/07 17:47:12     63s] [NR-eGR] Rule id: 0  Nets: 36521 
[08/07 17:47:12     63s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/07 17:47:12     63s] (I)       Pitch:  L1=1800  L2=2400  L3=3000
[08/07 17:47:12     63s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1
[08/07 17:47:12     63s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[08/07 17:47:12     63s] [NR-eGR] ========================================
[08/07 17:47:12     63s] [NR-eGR] 
[08/07 17:47:12     63s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/07 17:47:12     63s] (I)       blocked tracks on layer2 : = 21196 / 500000 (4.24%)
[08/07 17:47:12     63s] (I)       blocked tracks on layer3 : = 0 / 400000 (0.00%)
[08/07 17:47:12     63s] (I)       After initializing earlyGlobalRoute syMemory usage = 1184.1 MB
[08/07 17:47:12     63s] (I)       Finished Loading and Dumping File ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 1184.07 MB )
[08/07 17:47:12     63s] (I)       Started Global Routing ( Curr Mem: 1184.07 MB )
[08/07 17:47:12     63s] (I)       ============= Initialization =============
[08/07 17:47:12     63s] (I)       totalPins=100534  totalGlobalPin=84150 (83.70%)
[08/07 17:47:12     63s] (I)       Started Build MST ( Curr Mem: 1184.07 MB )
[08/07 17:47:12     63s] (I)       Generate topology with single threads
[08/07 17:47:12     63s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1184.07 MB )
[08/07 17:47:12     63s] (I)       total 2D Cap : 886332 = (400000 H, 486332 V)
[08/07 17:47:12     63s] [NR-eGR] Layer group 1: route 36521 net(s) in layer range [2, 3]
[08/07 17:47:12     63s] (I)       ============  Phase 1a Route ============
[08/07 17:47:12     63s] (I)       Started Phase 1a ( Curr Mem: 1184.07 MB )
[08/07 17:47:12     63s] (I)       Finished Phase 1a ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1184.07 MB )
[08/07 17:47:12     63s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1184.07 MB )
[08/07 17:47:12     63s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[08/07 17:47:12     63s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1184.07 MB )
[08/07 17:47:12     63s] (I)       Usage: 237734 = (129254 H, 108480 V) = (32.31% H, 22.31% V) = (3.878e+06um H, 3.254e+06um V)
[08/07 17:47:12     63s] (I)       
[08/07 17:47:12     63s] (I)       ============  Phase 1b Route ============
[08/07 17:47:12     63s] (I)       Started Phase 1b ( Curr Mem: 1184.07 MB )
[08/07 17:47:12     63s] (I)       Finished Phase 1b ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1184.07 MB )
[08/07 17:47:12     63s] (I)       Usage: 237933 = (129310 H, 108623 V) = (32.33% H, 22.34% V) = (3.879e+06um H, 3.259e+06um V)
[08/07 17:47:12     63s] (I)       
[08/07 17:47:12     63s] (I)       earlyGlobalRoute overflow of layer group 1: 1.91% H + 0.19% V. EstWL: 7.137990e+06um
[08/07 17:47:12     63s] (I)       ============  Phase 1c Route ============
[08/07 17:47:12     63s] (I)       Started Phase 1c ( Curr Mem: 1184.07 MB )
[08/07 17:47:12     63s] (I)       Level2 Grid: 40 x 40
[08/07 17:47:12     63s] (I)       Started Two Level Routing ( Curr Mem: 1184.07 MB )
[08/07 17:47:12     63s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1184.07 MB )
[08/07 17:47:12     63s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1184.07 MB )
[08/07 17:47:12     63s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1184.07 MB )
[08/07 17:47:12     63s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1184.07 MB )
[08/07 17:47:12     63s] (I)       Usage: 237933 = (129310 H, 108623 V) = (32.33% H, 22.34% V) = (3.879e+06um H, 3.259e+06um V)
[08/07 17:47:12     63s] (I)       
[08/07 17:47:12     63s] (I)       ============  Phase 1d Route ============
[08/07 17:47:12     63s] (I)       Started Phase 1d ( Curr Mem: 1184.07 MB )
[08/07 17:47:12     63s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1184.07 MB )
[08/07 17:47:12     63s] (I)       Usage: 237990 = (129310 H, 108680 V) = (32.33% H, 22.35% V) = (3.879e+06um H, 3.260e+06um V)
[08/07 17:47:12     63s] (I)       
[08/07 17:47:12     63s] (I)       ============  Phase 1e Route ============
[08/07 17:47:12     63s] (I)       Started Phase 1e ( Curr Mem: 1184.07 MB )
[08/07 17:47:12     63s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1184.07 MB )
[08/07 17:47:12     63s] (I)       Usage: 237990 = (129310 H, 108680 V) = (32.33% H, 22.35% V) = (3.879e+06um H, 3.260e+06um V)
[08/07 17:47:12     63s] (I)       
[08/07 17:47:12     63s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 1.83% H + 0.20% V. EstWL: 7.139700e+06um
[08/07 17:47:12     63s] [NR-eGR] 
[08/07 17:47:12     63s] (I)       Current Phase 1l[Initialization] ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1184.07 MB )
[08/07 17:47:12     63s] (I)       Running layer assignment with 1 threads
[08/07 17:47:12     63s] (I)       Finished Phase 1l ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 1184.07 MB )
[08/07 17:47:12     63s] (I)       ============  Phase 1l Route ============
[08/07 17:47:12     63s] (I)       
[08/07 17:47:12     63s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/07 17:47:12     63s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[08/07 17:47:12     63s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[08/07 17:47:12     63s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-8)    OverCon 
[08/07 17:47:12     63s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/07 17:47:12     63s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/07 17:47:12     63s] [NR-eGR]  metal2  (2)        51( 0.13%)         8( 0.02%)         2( 0.01%)         0( 0.00%)   ( 0.15%) 
[08/07 17:47:12     63s] [NR-eGR]  metal3  (3)       449( 1.13%)        87( 0.22%)         9( 0.02%)         3( 0.01%)   ( 1.38%) 
[08/07 17:47:12     63s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/07 17:47:12     63s] [NR-eGR] Total              500( 0.63%)        95( 0.12%)        11( 0.01%)         3( 0.00%)   ( 0.77%) 
[08/07 17:47:12     63s] [NR-eGR] 
[08/07 17:47:12     63s] (I)       Finished Global Routing ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 1184.07 MB )
[08/07 17:47:12     63s] (I)       total 2D Cap : 887782 = (400000 H, 487782 V)
[08/07 17:47:12     63s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 1.37% H + 0.15% V
[08/07 17:47:12     63s] [NR-eGR] Overflow after earlyGlobalRoute 1.75% H + 0.19% V
[08/07 17:47:12     63s] Early Global Route congestion estimation runtime: 0.41 seconds, mem = 1184.1M
[08/07 17:47:12     63s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.410, REAL:0.407, MEM:1184.1M
[08/07 17:47:12     63s] OPERPROF: Starting HotSpotCal at level 1, MEM:1184.1M
[08/07 17:47:12     63s] [hotspot] +------------+---------------+---------------+
[08/07 17:47:12     63s] [hotspot] |            |   max hotspot | total hotspot |
[08/07 17:47:12     63s] [hotspot] +------------+---------------+---------------+
[08/07 17:47:12     63s] [hotspot] | normalized |         16.44 |         60.78 |
[08/07 17:47:12     63s] [hotspot] +------------+---------------+---------------+
[08/07 17:47:12     63s] Local HotSpot Analysis: normalized max congestion hotspot area = 16.44, normalized total congestion hotspot area = 60.78 (area is in unit of 4 std-cell row bins)
[08/07 17:47:12     63s] [hotspot] max/total 16.44/60.78, big hotspot (>10) total 50.11
[08/07 17:47:12     63s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[08/07 17:47:12     63s] [hotspot] +-----+-------------------------------------+---------------+
[08/07 17:47:12     63s] [hotspot] | top |            hotspot bbox             | hotspot score |
[08/07 17:47:12     63s] [hotspot] +-----+-------------------------------------+---------------+
[08/07 17:47:12     63s] [hotspot] |  1  |  4570.80  5292.00  5170.80  5892.00 |       16.44   |
[08/07 17:47:12     63s] [hotspot] +-----+-------------------------------------+---------------+
[08/07 17:47:12     63s] [hotspot] |  2  |  2050.80  4692.00  2530.80  5292.00 |       14.44   |
[08/07 17:47:12     63s] [hotspot] +-----+-------------------------------------+---------------+
[08/07 17:47:12     63s] [hotspot] |  3  |  4930.80  4452.00  5530.80  4932.00 |       12.56   |
[08/07 17:47:12     63s] [hotspot] +-----+-------------------------------------+---------------+
[08/07 17:47:12     63s] [hotspot] |  4  |  4810.80  3852.00  5410.80  4332.00 |       12.00   |
[08/07 17:47:12     63s] [hotspot] +-----+-------------------------------------+---------------+
[08/07 17:47:12     63s] [hotspot] |  5  |  2530.80  3132.00  2770.80  3372.00 |        0.89   |
[08/07 17:47:12     63s] [hotspot] +-----+-------------------------------------+---------------+
[08/07 17:47:12     63s] Top 5 hotspots total area: 56.33
[08/07 17:47:12     63s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.007, MEM:1184.1M
[08/07 17:47:12     63s] Local HotSpot Analysis in Working Area: normalized total congestion hotspot area = 50.11
[08/07 17:47:12     63s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1184.1M
[08/07 17:47:12     63s] Starting Early Global Route wiring: mem = 1184.1M
[08/07 17:47:13     63s] (I)       ============= track Assignment ============
[08/07 17:47:13     63s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1184.07 MB )
[08/07 17:47:13     63s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1184.07 MB )
[08/07 17:47:13     63s] (I)       Started Greedy Track Assignment ( Curr Mem: 1184.07 MB )
[08/07 17:47:13     63s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[08/07 17:47:13     63s] (I)       Running track assignment with 1 threads
[08/07 17:47:13     63s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1184.07 MB )
[08/07 17:47:13     63s] (I)       Run Multi-thread track assignment
[08/07 17:47:13     64s] (I)       Finished Greedy Track Assignment ( CPU: 0.25 sec, Real: 0.25 sec, Curr Mem: 1184.07 MB )
[08/07 17:47:13     64s] [NR-eGR] --------------------------------------------------------------------------
[08/07 17:47:13     64s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 101761
[08/07 17:47:13     64s] [NR-eGR] metal2  (2V) length: 3.616257e+06um, number of vias: 143420
[08/07 17:47:13     64s] [NR-eGR] metal3  (3H) length: 4.012810e+06um, number of vias: 0
[08/07 17:47:13     64s] [NR-eGR] Total length: 7.629067e+06um, number of vias: 245181
[08/07 17:47:13     64s] [NR-eGR] --------------------------------------------------------------------------
[08/07 17:47:13     64s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[08/07 17:47:13     64s] [NR-eGR] --------------------------------------------------------------------------
[08/07 17:47:13     64s] Early Global Route wiring runtime: 0.53 seconds, mem = 1184.1M
[08/07 17:47:13     64s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.520, REAL:0.531, MEM:1184.1M
[08/07 17:47:13     64s] End of congRepair (cpu=0:00:37.2, real=0:00:38.0)
[08/07 17:47:13     64s]     Congestion Repair done. (took cpu=0:00:37.3 real=0:00:38.3)
[08/07 17:47:13     64s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:47:13     64s] UM:*                                      Congestion Repair
[08/07 17:47:13     64s]   CCOpt: Starting congestion repair using flow wrapper done.
[08/07 17:47:13     64s] OPERPROF: Starting DPlace-Init at level 1, MEM:1184.1M
[08/07 17:47:13     64s] z: 2, totalTracks: 1
[08/07 17:47:13     64s] #spOpts: N=250 
[08/07 17:47:13     64s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1184.1M
[08/07 17:47:13     64s] OPERPROF:     Starting CMU at level 3, MEM:1184.1M
[08/07 17:47:13     64s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1184.1M
[08/07 17:47:13     64s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.029, MEM:1184.1M
[08/07 17:47:13     64s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1184.1MB).
[08/07 17:47:13     64s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.065, MEM:1184.1M
[08/07 17:47:13     64s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:38.3 real=0:00:39.3)
[08/07 17:47:13     64s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:47:13     64s] UM:*                                      Leaving CCOpt scope - Early Global Route
[08/07 17:47:13     64s]   Leaving CCOpt scope - extractRC...
[08/07 17:47:13     64s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[08/07 17:47:13     64s] Extraction called for design 'riscv' of instances=35933 and nets=36705 using extraction engine 'preRoute' .
[08/07 17:47:13     64s] PreRoute RC Extraction called for design riscv.
[08/07 17:47:13     64s] RC Extraction called in multi-corner(1) mode.
[08/07 17:47:13     64s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/07 17:47:13     64s] Type 'man IMPEXT-6197' for more detail.
[08/07 17:47:13     64s] RCMode: PreRoute
[08/07 17:47:13     64s]       RC Corner Indexes            0   
[08/07 17:47:13     64s] Capacitance Scaling Factor   : 1.00000 
[08/07 17:47:13     64s] Resistance Scaling Factor    : 1.00000 
[08/07 17:47:13     64s] Clock Cap. Scaling Factor    : 1.00000 
[08/07 17:47:13     64s] Clock Res. Scaling Factor    : 1.00000 
[08/07 17:47:13     64s] Shrink Factor                : 1.00000
[08/07 17:47:13     64s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/07 17:47:13     64s] LayerId::1 widthSet size::1
[08/07 17:47:13     64s] LayerId::2 widthSet size::1
[08/07 17:47:13     64s] LayerId::3 widthSet size::1
[08/07 17:47:13     64s] Updating RC grid for preRoute extraction ...
[08/07 17:47:13     64s] Initializing multi-corner resistance tables ...
[08/07 17:47:13     64s] Preroute length aware model : LLS: 2-1 ; HLS: 4-3 ; rDens: 0.455916 ; uaWl: 1.000000 ; uaWlH: 1.000000 ; aWlH: 0.000000 ; Pmax: 0.939400 ; wcR: 1.000000 ; newSi: 0.097500 ; pMod: 77 ; 
[08/07 17:47:13     64s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1184.066M)
[08/07 17:47:13     64s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[08/07 17:47:13     64s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.2)
[08/07 17:47:13     64s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:47:13     64s] UM:*                                      Leaving CCOpt scope - extractRC
[08/07 17:47:13     64s]   Not writing Steiner routes to the DB after clustering cong repair call.
[08/07 17:47:13     64s]   Clock tree timing engine global stage delay update for corner_tt:setup.late...
[08/07 17:47:13     64s] End AAE Lib Interpolated Model. (MEM=1184.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/07 17:47:13     64s]   Clock tree timing engine global stage delay update for corner_tt:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/07 17:47:13     64s]   Clock DAG stats after clustering cong repair call:
[08/07 17:47:13     64s]     cell counts      : b=102, i=0, icg=0, nicg=0, l=0, total=102
[08/07 17:47:13     64s]     cell areas       : b=29304.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=29304.000um^2
[08/07 17:47:13     64s]     cell capacitance : b=2.512pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.512pF
[08/07 17:47:13     64s]     sink capacitance : count=1023, total=51.010pF, avg=0.050pF, sd=0.001pF, min=0.016pF, max=0.050pF
[08/07 17:47:13     64s]     wire capacitance : top=0.000pF, trunk=4.142pF, leaf=9.630pF, total=13.772pF
[08/07 17:47:13     64s]     wire lengths     : top=0.000um, trunk=20994.001um, leaf=48382.800um, total=69376.801um
[08/07 17:47:13     64s]     hp wire lengths  : top=0.000um, trunk=13833.600um, leaf=34049.700um, total=47883.300um
[08/07 17:47:13     64s]   Clock DAG net violations after clustering cong repair call:
[08/07 17:47:13     64s]     Remaining Transition : {count=1, worst=[0.004ns]} avg=0.004ns sd=0.000ns sum=0.004ns
[08/07 17:47:13     64s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[08/07 17:47:13     64s]     Trunk : target=0.537ns count=12 avg=0.368ns sd=0.135ns min=0.011ns max=0.507ns {3 <= 0.322ns, 6 <= 0.430ns, 1 <= 0.483ns, 2 <= 0.510ns, 0 <= 0.537ns}
[08/07 17:47:13     64s]     Leaf  : target=0.537ns count=91 avg=0.459ns sd=0.038ns min=0.277ns max=0.541ns {1 <= 0.322ns, 13 <= 0.430ns, 52 <= 0.483ns, 21 <= 0.510ns, 3 <= 0.537ns} {1 <= 0.564ns, 0 <= 0.591ns, 0 <= 0.644ns, 0 <= 0.805ns, 0 > 0.805ns}
[08/07 17:47:13     64s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[08/07 17:47:13     64s]      Bufs: BUFX4: 101 BUFX2: 1 
[08/07 17:47:13     64s]   Primary reporting skew groups after clustering cong repair call:
[08/07 17:47:13     64s]     skew_group clk/setup_func_mode: insertion delay [min=1.272, max=1.457, avg=1.380, sd=0.045], skew [0.185 vs 0.278], 100% {1.272, 1.457} (wid=0.098 ws=0.081) (gid=1.405 gs=0.166)
[08/07 17:47:14     64s]         min path sink: rf_reg[15][5]/CLK
[08/07 17:47:14     64s]         max path sink: rf_reg[14][25]/CLK
[08/07 17:47:14     64s]   Skew group summary after clustering cong repair call:
[08/07 17:47:14     64s]     skew_group clk/setup_func_mode: insertion delay [min=1.272, max=1.457, avg=1.380, sd=0.045], skew [0.185 vs 0.278], 100% {1.272, 1.457} (wid=0.098 ws=0.081) (gid=1.405 gs=0.166)
[08/07 17:47:14     64s]   CongRepair After Initial Clustering done. (took cpu=0:00:38.7 real=0:00:39.7)
[08/07 17:47:14     64s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:47:14     64s] UM:*                                      CongRepair After Initial Clustering
[08/07 17:47:14     64s]   Stage::Clustering done. (took cpu=0:00:42.2 real=0:00:43.3)
[08/07 17:47:14     64s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:47:14     64s] UM:*                                      Stage::Clustering
[08/07 17:47:14     64s]   Stage::DRV Fixing...
[08/07 17:47:14     64s]   Fixing clock tree slew time and max cap violations...
[08/07 17:47:14     64s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[08/07 17:47:14     64s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[08/07 17:47:14     64s]       cell counts      : b=102, i=0, icg=0, nicg=0, l=0, total=102
[08/07 17:47:14     64s]       cell areas       : b=29304.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=29304.000um^2
[08/07 17:47:14     64s]       cell capacitance : b=2.512pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.512pF
[08/07 17:47:14     64s]       sink capacitance : count=1023, total=51.010pF, avg=0.050pF, sd=0.001pF, min=0.016pF, max=0.050pF
[08/07 17:47:14     64s]       wire capacitance : top=0.000pF, trunk=4.152pF, leaf=9.612pF, total=13.764pF
[08/07 17:47:14     64s]       wire lengths     : top=0.000um, trunk=21027.601um, leaf=48289.200um, total=69316.801um
[08/07 17:47:14     64s]       hp wire lengths  : top=0.000um, trunk=13845.600um, leaf=33981.300um, total=47826.900um
[08/07 17:47:14     64s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[08/07 17:47:14     64s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[08/07 17:47:14     64s]       Trunk : target=0.537ns count=12 avg=0.369ns sd=0.135ns min=0.011ns max=0.507ns {3 <= 0.322ns, 5 <= 0.430ns, 2 <= 0.483ns, 2 <= 0.510ns, 0 <= 0.537ns}
[08/07 17:47:14     64s]       Leaf  : target=0.537ns count=91 avg=0.459ns sd=0.038ns min=0.277ns max=0.529ns {1 <= 0.322ns, 13 <= 0.430ns, 52 <= 0.483ns, 21 <= 0.510ns, 4 <= 0.537ns}
[08/07 17:47:14     64s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[08/07 17:47:14     64s]        Bufs: BUFX4: 101 BUFX2: 1 
[08/07 17:47:14     64s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[08/07 17:47:14     64s]       skew_group clk/setup_func_mode: insertion delay [min=1.275, max=1.457], skew [0.181 vs 0.278]
[08/07 17:47:14     64s]           min path sink: pcReg_reg[23]/CLK
[08/07 17:47:14     64s]           max path sink: rf_reg[14][25]/CLK
[08/07 17:47:14     64s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[08/07 17:47:14     64s]       skew_group clk/setup_func_mode: insertion delay [min=1.275, max=1.457], skew [0.181 vs 0.278]
[08/07 17:47:14     64s]     Legalizer API calls during this step: 12 succeeded with high effort: 12 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/07 17:47:14     64s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/07 17:47:14     64s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:47:14     64s] UM:*                                      Fixing clock tree slew time and max cap violations
[08/07 17:47:14     64s]   Fixing clock tree slew time and max cap violations - detailed pass...
[08/07 17:47:14     64s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[08/07 17:47:14     65s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[08/07 17:47:14     65s]       cell counts      : b=102, i=0, icg=0, nicg=0, l=0, total=102
[08/07 17:47:14     65s]       cell areas       : b=29304.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=29304.000um^2
[08/07 17:47:14     65s]       cell capacitance : b=2.512pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.512pF
[08/07 17:47:14     65s]       sink capacitance : count=1023, total=51.010pF, avg=0.050pF, sd=0.001pF, min=0.016pF, max=0.050pF
[08/07 17:47:14     65s]       wire capacitance : top=0.000pF, trunk=4.152pF, leaf=9.612pF, total=13.764pF
[08/07 17:47:14     65s]       wire lengths     : top=0.000um, trunk=21027.601um, leaf=48289.200um, total=69316.801um
[08/07 17:47:14     65s]       hp wire lengths  : top=0.000um, trunk=13845.600um, leaf=33981.300um, total=47826.900um
[08/07 17:47:14     65s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[08/07 17:47:14     65s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[08/07 17:47:14     65s]       Trunk : target=0.537ns count=12 avg=0.369ns sd=0.135ns min=0.011ns max=0.507ns {3 <= 0.322ns, 5 <= 0.430ns, 2 <= 0.483ns, 2 <= 0.510ns, 0 <= 0.537ns}
[08/07 17:47:14     65s]       Leaf  : target=0.537ns count=91 avg=0.459ns sd=0.038ns min=0.277ns max=0.529ns {1 <= 0.322ns, 13 <= 0.430ns, 52 <= 0.483ns, 21 <= 0.510ns, 4 <= 0.537ns}
[08/07 17:47:14     65s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[08/07 17:47:14     65s]        Bufs: BUFX4: 101 BUFX2: 1 
[08/07 17:47:14     65s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[08/07 17:47:14     65s]       skew_group clk/setup_func_mode: insertion delay [min=1.275, max=1.457, avg=1.380, sd=0.045], skew [0.181 vs 0.278], 100% {1.275, 1.457} (wid=0.098 ws=0.081) (gid=1.405 gs=0.162)
[08/07 17:47:14     65s]           min path sink: pcReg_reg[23]/CLK
[08/07 17:47:14     65s]           max path sink: rf_reg[14][25]/CLK
[08/07 17:47:14     65s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[08/07 17:47:14     65s]       skew_group clk/setup_func_mode: insertion delay [min=1.275, max=1.457, avg=1.380, sd=0.045], skew [0.181 vs 0.278], 100% {1.275, 1.457} (wid=0.098 ws=0.081) (gid=1.405 gs=0.162)
[08/07 17:47:14     65s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/07 17:47:14     65s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 17:47:14     65s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:47:14     65s] UM:*                                      Fixing clock tree slew time and max cap violations - detailed pass
[08/07 17:47:14     65s]   Stage::DRV Fixing done. (took cpu=0:00:00.2 real=0:00:00.2)
[08/07 17:47:14     65s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:47:14     65s] UM:*                                      Stage::DRV Fixing
[08/07 17:47:14     65s]   Stage::Insertion Delay Reduction...
[08/07 17:47:14     65s]   Removing unnecessary root buffering...
[08/07 17:47:14     65s]     Clock DAG stats after 'Removing unnecessary root buffering':
[08/07 17:47:14     65s]       cell counts      : b=102, i=0, icg=0, nicg=0, l=0, total=102
[08/07 17:47:14     65s]       cell areas       : b=29304.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=29304.000um^2
[08/07 17:47:14     65s]       cell capacitance : b=2.512pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.512pF
[08/07 17:47:14     65s]       sink capacitance : count=1023, total=51.010pF, avg=0.050pF, sd=0.001pF, min=0.016pF, max=0.050pF
[08/07 17:47:14     65s]       wire capacitance : top=0.000pF, trunk=4.152pF, leaf=9.612pF, total=13.764pF
[08/07 17:47:14     65s]       wire lengths     : top=0.000um, trunk=21027.601um, leaf=48289.200um, total=69316.801um
[08/07 17:47:14     65s]       hp wire lengths  : top=0.000um, trunk=13845.600um, leaf=33981.300um, total=47826.900um
[08/07 17:47:14     65s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[08/07 17:47:14     65s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[08/07 17:47:14     65s]       Trunk : target=0.537ns count=12 avg=0.369ns sd=0.135ns min=0.011ns max=0.507ns {3 <= 0.322ns, 5 <= 0.430ns, 2 <= 0.483ns, 2 <= 0.510ns, 0 <= 0.537ns}
[08/07 17:47:14     65s]       Leaf  : target=0.537ns count=91 avg=0.459ns sd=0.038ns min=0.277ns max=0.529ns {1 <= 0.322ns, 13 <= 0.430ns, 52 <= 0.483ns, 21 <= 0.510ns, 4 <= 0.537ns}
[08/07 17:47:14     65s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[08/07 17:47:14     65s]        Bufs: BUFX4: 101 BUFX2: 1 
[08/07 17:47:14     65s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[08/07 17:47:14     65s]       skew_group clk/setup_func_mode: insertion delay [min=1.275, max=1.457], skew [0.181 vs 0.278]
[08/07 17:47:14     65s]           min path sink: pcReg_reg[23]/CLK
[08/07 17:47:14     65s]           max path sink: rf_reg[14][25]/CLK
[08/07 17:47:14     65s]     Skew group summary after 'Removing unnecessary root buffering':
[08/07 17:47:14     65s]       skew_group clk/setup_func_mode: insertion delay [min=1.275, max=1.457], skew [0.181 vs 0.278]
[08/07 17:47:14     65s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/07 17:47:14     65s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 17:47:14     65s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:47:14     65s] UM:*                                      Removing unnecessary root buffering
[08/07 17:47:14     65s]   Removing unconstrained drivers...
[08/07 17:47:14     65s]     Clock DAG stats after 'Removing unconstrained drivers':
[08/07 17:47:14     65s]       cell counts      : b=102, i=0, icg=0, nicg=0, l=0, total=102
[08/07 17:47:14     65s]       cell areas       : b=29304.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=29304.000um^2
[08/07 17:47:14     65s]       cell capacitance : b=2.512pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.512pF
[08/07 17:47:14     65s]       sink capacitance : count=1023, total=51.010pF, avg=0.050pF, sd=0.001pF, min=0.016pF, max=0.050pF
[08/07 17:47:14     65s]       wire capacitance : top=0.000pF, trunk=4.152pF, leaf=9.612pF, total=13.764pF
[08/07 17:47:14     65s]       wire lengths     : top=0.000um, trunk=21027.601um, leaf=48289.200um, total=69316.801um
[08/07 17:47:14     65s]       hp wire lengths  : top=0.000um, trunk=13845.600um, leaf=33981.300um, total=47826.900um
[08/07 17:47:14     65s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[08/07 17:47:14     65s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[08/07 17:47:14     65s]       Trunk : target=0.537ns count=12 avg=0.369ns sd=0.135ns min=0.011ns max=0.507ns {3 <= 0.322ns, 5 <= 0.430ns, 2 <= 0.483ns, 2 <= 0.510ns, 0 <= 0.537ns}
[08/07 17:47:14     65s]       Leaf  : target=0.537ns count=91 avg=0.459ns sd=0.038ns min=0.277ns max=0.529ns {1 <= 0.322ns, 13 <= 0.430ns, 52 <= 0.483ns, 21 <= 0.510ns, 4 <= 0.537ns}
[08/07 17:47:14     65s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[08/07 17:47:14     65s]        Bufs: BUFX4: 101 BUFX2: 1 
[08/07 17:47:14     65s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[08/07 17:47:14     65s]       skew_group clk/setup_func_mode: insertion delay [min=1.275, max=1.457], skew [0.181 vs 0.278]
[08/07 17:47:14     65s]           min path sink: pcReg_reg[23]/CLK
[08/07 17:47:14     65s]           max path sink: rf_reg[14][25]/CLK
[08/07 17:47:14     65s]     Skew group summary after 'Removing unconstrained drivers':
[08/07 17:47:14     65s]       skew_group clk/setup_func_mode: insertion delay [min=1.275, max=1.457], skew [0.181 vs 0.278]
[08/07 17:47:14     65s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/07 17:47:14     65s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 17:47:14     65s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:47:14     65s] UM:*                                      Removing unconstrained drivers
[08/07 17:47:14     65s]   Checking for inverting clock gates...
[08/07 17:47:14     65s]   Checking for inverting clock gates done.
[08/07 17:47:14     65s]   Reducing insertion delay 1...
[08/07 17:47:14     65s]     Clock DAG stats after 'Reducing insertion delay 1':
[08/07 17:47:14     65s]       cell counts      : b=102, i=0, icg=0, nicg=0, l=0, total=102
[08/07 17:47:14     65s]       cell areas       : b=29304.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=29304.000um^2
[08/07 17:47:14     65s]       cell capacitance : b=2.512pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.512pF
[08/07 17:47:14     65s]       sink capacitance : count=1023, total=51.010pF, avg=0.050pF, sd=0.001pF, min=0.016pF, max=0.050pF
[08/07 17:47:14     65s]       wire capacitance : top=0.000pF, trunk=4.152pF, leaf=9.612pF, total=13.764pF
[08/07 17:47:14     65s]       wire lengths     : top=0.000um, trunk=21027.601um, leaf=48289.200um, total=69316.801um
[08/07 17:47:14     65s]       hp wire lengths  : top=0.000um, trunk=13845.600um, leaf=33981.300um, total=47826.900um
[08/07 17:47:14     65s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[08/07 17:47:14     65s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[08/07 17:47:14     65s]       Trunk : target=0.537ns count=12 avg=0.369ns sd=0.135ns min=0.011ns max=0.507ns {3 <= 0.322ns, 5 <= 0.430ns, 2 <= 0.483ns, 2 <= 0.510ns, 0 <= 0.537ns}
[08/07 17:47:14     65s]       Leaf  : target=0.537ns count=91 avg=0.459ns sd=0.038ns min=0.277ns max=0.529ns {1 <= 0.322ns, 13 <= 0.430ns, 52 <= 0.483ns, 21 <= 0.510ns, 4 <= 0.537ns}
[08/07 17:47:14     65s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[08/07 17:47:14     65s]        Bufs: BUFX4: 101 BUFX2: 1 
[08/07 17:47:14     65s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[08/07 17:47:14     65s]       skew_group clk/setup_func_mode: insertion delay [min=1.275, max=1.457], skew [0.181 vs 0.278]
[08/07 17:47:14     65s]           min path sink: pcReg_reg[23]/CLK
[08/07 17:47:14     65s]           max path sink: rf_reg[14][25]/CLK
[08/07 17:47:14     65s]     Skew group summary after 'Reducing insertion delay 1':
[08/07 17:47:14     65s]       skew_group clk/setup_func_mode: insertion delay [min=1.275, max=1.457], skew [0.181 vs 0.278]
[08/07 17:47:14     65s]     Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/07 17:47:14     65s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 17:47:14     65s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:47:14     65s] UM:*                                      Reducing insertion delay 1
[08/07 17:47:14     65s]   Removing longest path buffering...
[08/07 17:47:14     65s]     Clock DAG stats after 'Removing longest path buffering':
[08/07 17:47:14     65s]       cell counts      : b=101, i=0, icg=0, nicg=0, l=0, total=101
[08/07 17:47:14     65s]       cell areas       : b=29016.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=29016.000um^2
[08/07 17:47:14     65s]       cell capacitance : b=2.487pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.487pF
[08/07 17:47:14     65s]       sink capacitance : count=1023, total=51.010pF, avg=0.050pF, sd=0.001pF, min=0.016pF, max=0.050pF
[08/07 17:47:14     65s]       wire capacitance : top=0.000pF, trunk=4.123pF, leaf=9.612pF, total=13.735pF
[08/07 17:47:14     65s]       wire lengths     : top=0.000um, trunk=20920.801um, leaf=48289.200um, total=69210.001um
[08/07 17:47:14     65s]       hp wire lengths  : top=0.000um, trunk=12604.800um, leaf=33981.300um, total=46586.100um
[08/07 17:47:14     65s]     Clock DAG net violations after 'Removing longest path buffering': none
[08/07 17:47:14     65s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[08/07 17:47:14     65s]       Trunk : target=0.537ns count=11 avg=0.383ns sd=0.125ns min=0.049ns max=0.507ns {2 <= 0.322ns, 5 <= 0.430ns, 2 <= 0.483ns, 2 <= 0.510ns, 0 <= 0.537ns}
[08/07 17:47:14     65s]       Leaf  : target=0.537ns count=91 avg=0.459ns sd=0.038ns min=0.277ns max=0.529ns {1 <= 0.322ns, 13 <= 0.430ns, 52 <= 0.483ns, 21 <= 0.510ns, 4 <= 0.537ns}
[08/07 17:47:14     65s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[08/07 17:47:14     65s]        Bufs: BUFX4: 100 BUFX2: 1 
[08/07 17:47:14     65s]     Primary reporting skew groups after 'Removing longest path buffering':
[08/07 17:47:14     65s]       skew_group clk/setup_func_mode: insertion delay [min=0.973, max=1.456], skew [0.483 vs 0.278*]
[08/07 17:47:14     65s]           min path sink: rf_reg[28][13]/CLK
[08/07 17:47:14     65s]           max path sink: rf_reg[18][23]/CLK
[08/07 17:47:14     65s]     Skew group summary after 'Removing longest path buffering':
[08/07 17:47:14     65s]       skew_group clk/setup_func_mode: insertion delay [min=0.973, max=1.456], skew [0.483 vs 0.278*]
[08/07 17:47:14     65s]     Legalizer API calls during this step: 55 succeeded with high effort: 55 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/07 17:47:14     65s]   Removing longest path buffering done. (took cpu=0:00:00.3 real=0:00:00.3)
[08/07 17:47:14     65s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:47:14     65s] UM:*                                      Removing longest path buffering
[08/07 17:47:14     65s]   Reducing insertion delay 2...
[08/07 17:47:16     67s]     Path optimization required 714 stage delay updates 
[08/07 17:47:16     67s]     Clock DAG stats after 'Reducing insertion delay 2':
[08/07 17:47:16     67s]       cell counts      : b=101, i=0, icg=0, nicg=0, l=0, total=101
[08/07 17:47:16     67s]       cell areas       : b=29016.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=29016.000um^2
[08/07 17:47:16     67s]       cell capacitance : b=2.487pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.487pF
[08/07 17:47:16     67s]       sink capacitance : count=1023, total=51.010pF, avg=0.050pF, sd=0.001pF, min=0.016pF, max=0.050pF
[08/07 17:47:16     67s]       wire capacitance : top=0.000pF, trunk=4.106pF, leaf=9.604pF, total=13.711pF
[08/07 17:47:16     67s]       wire lengths     : top=0.000um, trunk=20853.001um, leaf=48255.600um, total=69108.601um
[08/07 17:47:16     67s]       hp wire lengths  : top=0.000um, trunk=12622.800um, leaf=34092.000um, total=46714.800um
[08/07 17:47:16     67s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[08/07 17:47:16     67s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[08/07 17:47:16     67s]       Trunk : target=0.537ns count=11 avg=0.377ns sd=0.125ns min=0.055ns max=0.507ns {2 <= 0.322ns, 6 <= 0.430ns, 1 <= 0.483ns, 2 <= 0.510ns, 0 <= 0.537ns}
[08/07 17:47:16     67s]       Leaf  : target=0.537ns count=91 avg=0.459ns sd=0.038ns min=0.277ns max=0.528ns {1 <= 0.322ns, 13 <= 0.430ns, 52 <= 0.483ns, 21 <= 0.510ns, 4 <= 0.537ns}
[08/07 17:47:16     67s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[08/07 17:47:16     67s]        Bufs: BUFX4: 100 BUFX2: 1 
[08/07 17:47:16     67s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[08/07 17:47:16     67s]       skew_group clk/setup_func_mode: insertion delay [min=0.979, max=1.403, avg=1.197, sd=0.148], skew [0.424 vs 0.278*], 53% {1.013, 1.291} (wid=0.101 ws=0.084) (gid=1.359 gs=0.425)
[08/07 17:47:16     67s]           min path sink: rf_reg[28][13]/CLK
[08/07 17:47:16     67s]           max path sink: rf_reg[23][23]/CLK
[08/07 17:47:16     67s]     Skew group summary after 'Reducing insertion delay 2':
[08/07 17:47:16     67s]       skew_group clk/setup_func_mode: insertion delay [min=0.979, max=1.403, avg=1.197, sd=0.148], skew [0.424 vs 0.278*], 53% {1.013, 1.291} (wid=0.101 ws=0.084) (gid=1.359 gs=0.425)
[08/07 17:47:16     67s]     Legalizer API calls during this step: 308 succeeded with high effort: 308 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/07 17:47:16     67s]   Reducing insertion delay 2 done. (took cpu=0:00:01.5 real=0:00:01.5)
[08/07 17:47:16     67s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:47:16     67s] UM:*                                      Reducing insertion delay 2
[08/07 17:47:16     67s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:02.1 real=0:00:02.1)
[08/07 17:47:16     67s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:47:16     67s] UM:*                                      Stage::Insertion Delay Reduction
[08/07 17:47:16     67s]   CCOpt::Phase::Construction done. (took cpu=0:00:44.5 real=0:00:45.6)
[08/07 17:47:16     67s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:47:16     67s] UM:*                                      CCOpt::Phase::Construction
[08/07 17:47:16     67s]   CCOpt::Phase::Implementation...
[08/07 17:47:16     67s]   Stage::Reducing Power...
[08/07 17:47:16     67s]   Improving clock tree routing...
[08/07 17:47:16     67s]     Iteration 1...
[08/07 17:47:16     67s]     Iteration 1 done.
[08/07 17:47:16     67s]     Clock DAG stats after 'Improving clock tree routing':
[08/07 17:47:16     67s]       cell counts      : b=101, i=0, icg=0, nicg=0, l=0, total=101
[08/07 17:47:16     67s]       cell areas       : b=29016.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=29016.000um^2
[08/07 17:47:16     67s]       cell capacitance : b=2.487pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.487pF
[08/07 17:47:16     67s]       sink capacitance : count=1023, total=51.010pF, avg=0.050pF, sd=0.001pF, min=0.016pF, max=0.050pF
[08/07 17:47:16     67s]       wire capacitance : top=0.000pF, trunk=4.073pF, leaf=9.604pF, total=13.677pF
[08/07 17:47:16     67s]       wire lengths     : top=0.000um, trunk=20668.801um, leaf=48255.600um, total=68924.401um
[08/07 17:47:16     67s]       hp wire lengths  : top=0.000um, trunk=12675.600um, leaf=34092.000um, total=46767.600um
[08/07 17:47:16     67s]     Clock DAG net violations after 'Improving clock tree routing': none
[08/07 17:47:16     67s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[08/07 17:47:16     67s]       Trunk : target=0.537ns count=11 avg=0.377ns sd=0.127ns min=0.055ns max=0.510ns {2 <= 0.322ns, 6 <= 0.430ns, 1 <= 0.483ns, 2 <= 0.510ns, 0 <= 0.537ns}
[08/07 17:47:16     67s]       Leaf  : target=0.537ns count=91 avg=0.459ns sd=0.038ns min=0.277ns max=0.528ns {1 <= 0.322ns, 13 <= 0.430ns, 52 <= 0.483ns, 21 <= 0.510ns, 4 <= 0.537ns}
[08/07 17:47:16     67s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[08/07 17:47:16     67s]        Bufs: BUFX4: 100 BUFX2: 1 
[08/07 17:47:16     67s]     Primary reporting skew groups after 'Improving clock tree routing':
[08/07 17:47:16     67s]       skew_group clk/setup_func_mode: insertion delay [min=0.979, max=1.389], skew [0.410 vs 0.278*]
[08/07 17:47:16     67s]           min path sink: rf_reg[28][13]/CLK
[08/07 17:47:16     67s]           max path sink: rf_reg[23][23]/CLK
[08/07 17:47:16     67s]     Skew group summary after 'Improving clock tree routing':
[08/07 17:47:16     67s]       skew_group clk/setup_func_mode: insertion delay [min=0.979, max=1.389], skew [0.410 vs 0.278*]
[08/07 17:47:16     67s]     Legalizer API calls during this step: 31 succeeded with high effort: 31 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/07 17:47:16     67s]   Improving clock tree routing done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/07 17:47:16     67s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:47:16     67s] UM:*                                      Improving clock tree routing
[08/07 17:47:16     67s]   Reducing clock tree power 1...
[08/07 17:47:16     67s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[08/07 17:47:16     67s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 17:47:16     67s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:47:16     67s] UM:*                                      Legalizing clock trees
[08/07 17:47:16     67s]     100% 
[08/07 17:47:16     67s]     Clock DAG stats after 'Reducing clock tree power 1':
[08/07 17:47:16     67s]       cell counts      : b=101, i=0, icg=0, nicg=0, l=0, total=101
[08/07 17:47:16     67s]       cell areas       : b=28944.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=28944.000um^2
[08/07 17:47:16     67s]       cell capacitance : b=2.478pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.478pF
[08/07 17:47:16     67s]       sink capacitance : count=1023, total=51.010pF, avg=0.050pF, sd=0.001pF, min=0.016pF, max=0.050pF
[08/07 17:47:16     67s]       wire capacitance : top=0.000pF, trunk=4.073pF, leaf=9.604pF, total=13.677pF
[08/07 17:47:16     67s]       wire lengths     : top=0.000um, trunk=20668.801um, leaf=48255.600um, total=68924.401um
[08/07 17:47:16     67s]       hp wire lengths  : top=0.000um, trunk=12675.600um, leaf=34092.000um, total=46767.600um
[08/07 17:47:16     67s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[08/07 17:47:16     67s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[08/07 17:47:16     67s]       Trunk : target=0.537ns count=11 avg=0.376ns sd=0.126ns min=0.055ns max=0.510ns {2 <= 0.322ns, 6 <= 0.430ns, 1 <= 0.483ns, 2 <= 0.510ns, 0 <= 0.537ns}
[08/07 17:47:16     67s]       Leaf  : target=0.537ns count=91 avg=0.462ns sd=0.033ns min=0.367ns max=0.528ns {0 <= 0.322ns, 13 <= 0.430ns, 52 <= 0.483ns, 21 <= 0.510ns, 5 <= 0.537ns}
[08/07 17:47:16     67s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[08/07 17:47:16     67s]        Bufs: BUFX4: 99 BUFX2: 2 
[08/07 17:47:16     67s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[08/07 17:47:16     67s]       skew_group clk/setup_func_mode: insertion delay [min=0.979, max=1.389], skew [0.410 vs 0.278*]
[08/07 17:47:16     67s]           min path sink: rf_reg[28][13]/CLK
[08/07 17:47:16     67s]           max path sink: rf_reg[23][23]/CLK
[08/07 17:47:16     67s]     Skew group summary after 'Reducing clock tree power 1':
[08/07 17:47:16     67s]       skew_group clk/setup_func_mode: insertion delay [min=0.979, max=1.389], skew [0.410 vs 0.278*]
[08/07 17:47:16     67s]     Legalizer API calls during this step: 203 succeeded with high effort: 203 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/07 17:47:16     67s]   Reducing clock tree power 1 done. (took cpu=0:00:00.2 real=0:00:00.2)
[08/07 17:47:16     67s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:47:16     67s] UM:*                                      Reducing clock tree power 1
[08/07 17:47:16     67s]   Reducing clock tree power 2...
[08/07 17:47:18     68s]     Path optimization required 612 stage delay updates 
[08/07 17:47:18     68s]     Clock DAG stats after 'Reducing clock tree power 2':
[08/07 17:47:18     68s]       cell counts      : b=101, i=0, icg=0, nicg=0, l=0, total=101
[08/07 17:47:18     68s]       cell areas       : b=28944.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=28944.000um^2
[08/07 17:47:18     68s]       cell capacitance : b=2.478pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.478pF
[08/07 17:47:18     68s]       sink capacitance : count=1023, total=51.010pF, avg=0.050pF, sd=0.001pF, min=0.016pF, max=0.050pF
[08/07 17:47:18     68s]       wire capacitance : top=0.000pF, trunk=4.760pF, leaf=9.732pF, total=14.492pF
[08/07 17:47:18     68s]       wire lengths     : top=0.000um, trunk=24082.801um, leaf=48916.800um, total=72999.601um
[08/07 17:47:18     68s]       hp wire lengths  : top=0.000um, trunk=14283.600um, leaf=34783.200um, total=49066.800um
[08/07 17:47:18     68s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[08/07 17:47:18     68s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[08/07 17:47:18     68s]       Trunk : target=0.537ns count=11 avg=0.408ns sd=0.138ns min=0.100ns max=0.537ns {2 <= 0.322ns, 4 <= 0.430ns, 1 <= 0.483ns, 0 <= 0.510ns, 4 <= 0.537ns}
[08/07 17:47:18     68s]       Leaf  : target=0.537ns count=91 avg=0.463ns sd=0.033ns min=0.367ns max=0.528ns {0 <= 0.322ns, 12 <= 0.430ns, 52 <= 0.483ns, 21 <= 0.510ns, 6 <= 0.537ns}
[08/07 17:47:18     68s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[08/07 17:47:18     68s]        Bufs: BUFX4: 99 BUFX2: 2 
[08/07 17:47:18     68s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[08/07 17:47:18     68s]       skew_group clk/setup_func_mode: insertion delay [min=1.105, max=1.389, avg=1.237, sd=0.095], skew [0.284 vs 0.278*], 99.4% {1.105, 1.383} (wid=0.137 ws=0.118) (gid=1.339 gs=0.340)
[08/07 17:47:18     68s]           min path sink: rf_reg[12][6]/CLK
[08/07 17:47:18     68s]           max path sink: rf_reg[23][23]/CLK
[08/07 17:47:18     68s]     Skew group summary after 'Reducing clock tree power 2':
[08/07 17:47:18     68s]       skew_group clk/setup_func_mode: insertion delay [min=1.105, max=1.389, avg=1.237, sd=0.095], skew [0.284 vs 0.278*], 99.4% {1.105, 1.383} (wid=0.137 ws=0.118) (gid=1.339 gs=0.340)
[08/07 17:47:18     68s]     Legalizer API calls during this step: 272 succeeded with high effort: 272 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/07 17:47:18     68s]   Reducing clock tree power 2 done. (took cpu=0:00:01.4 real=0:00:01.4)
[08/07 17:47:18     69s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:47:18     69s] UM:*                                      Reducing clock tree power 2
[08/07 17:47:18     69s]   Stage::Reducing Power done. (took cpu=0:00:01.8 real=0:00:01.8)
[08/07 17:47:18     69s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:47:18     69s] UM:*                                      Stage::Reducing Power
[08/07 17:47:18     69s]   Stage::Balancing...
[08/07 17:47:18     69s]   Approximately balancing fragments step...
[08/07 17:47:18     69s]     Resolve constraints - Approximately balancing fragments...
[08/07 17:47:18     69s]     Resolving skew group constraints...
[08/07 17:47:18     69s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[08/07 17:47:18     69s]     Resolving skew group constraints done.
[08/07 17:47:18     69s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/07 17:47:18     69s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:47:18     69s] UM:*                                      Resolve constraints - Approximately balancing fragments
[08/07 17:47:18     69s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[08/07 17:47:18     69s]     Trial balancer estimated the amount of delay to be added in balancing: 0.007ns
[08/07 17:47:18     69s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 17:47:18     69s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:47:18     69s] UM:*                                      Estimate delay to be added in balancing - Approximately balancing fragments
[08/07 17:47:18     69s]     Approximately balancing fragments...
[08/07 17:47:18     69s]       Moving gates to improve sub-tree skew...
[08/07 17:47:18     69s]         Tried: 103 Succeeded: 0
[08/07 17:47:18     69s]         Topology Tried: 0 Succeeded: 0
[08/07 17:47:18     69s]         0 Succeeded with SS ratio
[08/07 17:47:18     69s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[08/07 17:47:18     69s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[08/07 17:47:18     69s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[08/07 17:47:18     69s]           cell counts      : b=101, i=0, icg=0, nicg=0, l=0, total=101
[08/07 17:47:18     69s]           cell areas       : b=28944.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=28944.000um^2
[08/07 17:47:18     69s]           cell capacitance : b=2.478pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.478pF
[08/07 17:47:18     69s]           sink capacitance : count=1023, total=51.010pF, avg=0.050pF, sd=0.001pF, min=0.016pF, max=0.050pF
[08/07 17:47:18     69s]           wire capacitance : top=0.000pF, trunk=4.760pF, leaf=9.732pF, total=14.492pF
[08/07 17:47:18     69s]           wire lengths     : top=0.000um, trunk=24082.801um, leaf=48916.800um, total=72999.601um
[08/07 17:47:18     69s]           hp wire lengths  : top=0.000um, trunk=14283.600um, leaf=34783.200um, total=49066.800um
[08/07 17:47:18     69s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[08/07 17:47:18     69s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[08/07 17:47:18     69s]           Trunk : target=0.537ns count=11 avg=0.408ns sd=0.138ns min=0.100ns max=0.537ns {2 <= 0.322ns, 4 <= 0.430ns, 1 <= 0.483ns, 0 <= 0.510ns, 4 <= 0.537ns}
[08/07 17:47:18     69s]           Leaf  : target=0.537ns count=91 avg=0.463ns sd=0.033ns min=0.367ns max=0.528ns {0 <= 0.322ns, 12 <= 0.430ns, 52 <= 0.483ns, 21 <= 0.510ns, 6 <= 0.537ns}
[08/07 17:47:18     69s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[08/07 17:47:18     69s]            Bufs: BUFX4: 99 BUFX2: 2 
[08/07 17:47:18     69s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/07 17:47:18     69s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 17:47:18     69s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:47:18     69s] UM:*                                      Moving gates to improve sub-tree skew
[08/07 17:47:18     69s]       Approximately balancing fragments bottom up...
[08/07 17:47:18     69s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[08/07 17:47:18     69s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[08/07 17:47:18     69s]           cell counts      : b=101, i=0, icg=0, nicg=0, l=0, total=101
[08/07 17:47:18     69s]           cell areas       : b=28944.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=28944.000um^2
[08/07 17:47:18     69s]           cell capacitance : b=2.478pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.478pF
[08/07 17:47:18     69s]           sink capacitance : count=1023, total=51.010pF, avg=0.050pF, sd=0.001pF, min=0.016pF, max=0.050pF
[08/07 17:47:18     69s]           wire capacitance : top=0.000pF, trunk=4.760pF, leaf=9.732pF, total=14.492pF
[08/07 17:47:18     69s]           wire lengths     : top=0.000um, trunk=24082.801um, leaf=48916.800um, total=72999.601um
[08/07 17:47:18     69s]           hp wire lengths  : top=0.000um, trunk=14283.600um, leaf=34783.200um, total=49066.800um
[08/07 17:47:18     69s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[08/07 17:47:18     69s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[08/07 17:47:18     69s]           Trunk : target=0.537ns count=11 avg=0.408ns sd=0.138ns min=0.100ns max=0.537ns {2 <= 0.322ns, 4 <= 0.430ns, 1 <= 0.483ns, 0 <= 0.510ns, 4 <= 0.537ns}
[08/07 17:47:18     69s]           Leaf  : target=0.537ns count=91 avg=0.463ns sd=0.033ns min=0.367ns max=0.528ns {0 <= 0.322ns, 12 <= 0.430ns, 52 <= 0.483ns, 21 <= 0.510ns, 6 <= 0.537ns}
[08/07 17:47:18     69s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[08/07 17:47:18     69s]            Bufs: BUFX4: 99 BUFX2: 2 
[08/07 17:47:18     69s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/07 17:47:18     69s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/07 17:47:18     69s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:47:18     69s] UM:*                                      Approximately balancing fragments bottom up
[08/07 17:47:18     69s]       Approximately balancing fragments, wire and cell delays...
[08/07 17:47:18     69s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[08/07 17:47:18     69s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[08/07 17:47:18     69s]           cell counts      : b=103, i=0, icg=0, nicg=0, l=0, total=103
[08/07 17:47:18     69s]           cell areas       : b=29376.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=29376.000um^2
[08/07 17:47:18     69s]           cell capacitance : b=2.511pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.511pF
[08/07 17:47:18     69s]           sink capacitance : count=1023, total=51.010pF, avg=0.050pF, sd=0.001pF, min=0.016pF, max=0.050pF
[08/07 17:47:18     69s]           wire capacitance : top=0.000pF, trunk=4.808pF, leaf=9.732pF, total=14.540pF
[08/07 17:47:18     69s]           wire lengths     : top=0.000um, trunk=24327.601um, leaf=48916.800um, total=73244.401um
[08/07 17:47:18     69s]           hp wire lengths  : top=0.000um, trunk=14481.600um, leaf=34783.200um, total=49264.800um
[08/07 17:47:18     69s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[08/07 17:47:18     69s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[08/07 17:47:18     69s]           Trunk : target=0.537ns count=13 avg=0.359ns sd=0.173ns min=0.075ns max=0.537ns {4 <= 0.322ns, 4 <= 0.430ns, 1 <= 0.483ns, 0 <= 0.510ns, 4 <= 0.537ns}
[08/07 17:47:18     69s]           Leaf  : target=0.537ns count=91 avg=0.463ns sd=0.033ns min=0.367ns max=0.528ns {0 <= 0.322ns, 12 <= 0.430ns, 52 <= 0.483ns, 21 <= 0.510ns, 6 <= 0.537ns}
[08/07 17:47:18     69s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[08/07 17:47:18     69s]            Bufs: BUFX4: 99 BUFX2: 4 
[08/07 17:47:18     69s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[08/07 17:47:18     69s]       Approximately balancing fragments, wire and cell delays, iteration 2...
[08/07 17:47:18     69s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
[08/07 17:47:18     69s]           cell counts      : b=103, i=0, icg=0, nicg=0, l=0, total=103
[08/07 17:47:18     69s]           cell areas       : b=29376.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=29376.000um^2
[08/07 17:47:18     69s]           cell capacitance : b=2.511pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.511pF
[08/07 17:47:18     69s]           sink capacitance : count=1023, total=51.010pF, avg=0.050pF, sd=0.001pF, min=0.016pF, max=0.050pF
[08/07 17:47:18     69s]           wire capacitance : top=0.000pF, trunk=4.808pF, leaf=9.732pF, total=14.540pF
[08/07 17:47:18     69s]           wire lengths     : top=0.000um, trunk=24327.601um, leaf=48916.800um, total=73244.401um
[08/07 17:47:18     69s]           hp wire lengths  : top=0.000um, trunk=14481.600um, leaf=34783.200um, total=49264.800um
[08/07 17:47:18     69s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2: none
[08/07 17:47:18     69s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
[08/07 17:47:18     69s]           Trunk : target=0.537ns count=13 avg=0.359ns sd=0.173ns min=0.075ns max=0.537ns {4 <= 0.322ns, 4 <= 0.430ns, 1 <= 0.483ns, 0 <= 0.510ns, 4 <= 0.537ns}
[08/07 17:47:18     69s]           Leaf  : target=0.537ns count=91 avg=0.463ns sd=0.033ns min=0.367ns max=0.528ns {0 <= 0.322ns, 12 <= 0.430ns, 52 <= 0.483ns, 21 <= 0.510ns, 6 <= 0.537ns}
[08/07 17:47:18     69s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
[08/07 17:47:18     69s]            Bufs: BUFX4: 99 BUFX2: 4 
[08/07 17:47:18     69s]       Approximately balancing fragments, wire and cell delays, iteration 2 done.
[08/07 17:47:18     69s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/07 17:47:18     69s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:47:18     69s] UM:*                                      Approximately balancing fragments, wire and cell delays
[08/07 17:47:18     69s]     Approximately balancing fragments done.
[08/07 17:47:18     69s]     Clock DAG stats after 'Approximately balancing fragments step':
[08/07 17:47:18     69s]       cell counts      : b=103, i=0, icg=0, nicg=0, l=0, total=103
[08/07 17:47:18     69s]       cell areas       : b=29376.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=29376.000um^2
[08/07 17:47:18     69s]       cell capacitance : b=2.511pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.511pF
[08/07 17:47:18     69s]       sink capacitance : count=1023, total=51.010pF, avg=0.050pF, sd=0.001pF, min=0.016pF, max=0.050pF
[08/07 17:47:18     69s]       wire capacitance : top=0.000pF, trunk=4.808pF, leaf=9.732pF, total=14.540pF
[08/07 17:47:18     69s]       wire lengths     : top=0.000um, trunk=24327.601um, leaf=48916.800um, total=73244.401um
[08/07 17:47:18     69s]       hp wire lengths  : top=0.000um, trunk=14481.600um, leaf=34783.200um, total=49264.800um
[08/07 17:47:18     69s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[08/07 17:47:18     69s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[08/07 17:47:18     69s]       Trunk : target=0.537ns count=13 avg=0.359ns sd=0.173ns min=0.075ns max=0.537ns {4 <= 0.322ns, 4 <= 0.430ns, 1 <= 0.483ns, 0 <= 0.510ns, 4 <= 0.537ns}
[08/07 17:47:18     69s]       Leaf  : target=0.537ns count=91 avg=0.463ns sd=0.033ns min=0.367ns max=0.528ns {0 <= 0.322ns, 12 <= 0.430ns, 52 <= 0.483ns, 21 <= 0.510ns, 6 <= 0.537ns}
[08/07 17:47:18     69s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[08/07 17:47:18     69s]        Bufs: BUFX4: 99 BUFX2: 4 
[08/07 17:47:18     69s]     Legalizer API calls during this step: 28 succeeded with high effort: 28 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/07 17:47:18     69s]   Approximately balancing fragments step done. (took cpu=0:00:00.6 real=0:00:00.6)
[08/07 17:47:18     69s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:47:18     69s] UM:*                                      Approximately balancing fragments step
[08/07 17:47:18     69s]   Clock DAG stats after Approximately balancing fragments:
[08/07 17:47:18     69s]     cell counts      : b=103, i=0, icg=0, nicg=0, l=0, total=103
[08/07 17:47:18     69s]     cell areas       : b=29376.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=29376.000um^2
[08/07 17:47:18     69s]     cell capacitance : b=2.511pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.511pF
[08/07 17:47:18     69s]     sink capacitance : count=1023, total=51.010pF, avg=0.050pF, sd=0.001pF, min=0.016pF, max=0.050pF
[08/07 17:47:18     69s]     wire capacitance : top=0.000pF, trunk=4.808pF, leaf=9.732pF, total=14.540pF
[08/07 17:47:18     69s]     wire lengths     : top=0.000um, trunk=24327.601um, leaf=48916.800um, total=73244.401um
[08/07 17:47:18     69s]     hp wire lengths  : top=0.000um, trunk=14481.600um, leaf=34783.200um, total=49264.800um
[08/07 17:47:18     69s]   Clock DAG net violations after Approximately balancing fragments: none
[08/07 17:47:18     69s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[08/07 17:47:18     69s]     Trunk : target=0.537ns count=13 avg=0.359ns sd=0.173ns min=0.075ns max=0.537ns {4 <= 0.322ns, 4 <= 0.430ns, 1 <= 0.483ns, 0 <= 0.510ns, 4 <= 0.537ns}
[08/07 17:47:18     69s]     Leaf  : target=0.537ns count=91 avg=0.463ns sd=0.033ns min=0.367ns max=0.528ns {0 <= 0.322ns, 12 <= 0.430ns, 52 <= 0.483ns, 21 <= 0.510ns, 6 <= 0.537ns}
[08/07 17:47:18     69s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[08/07 17:47:18     69s]      Bufs: BUFX4: 99 BUFX2: 4 
[08/07 17:47:18     69s]   Primary reporting skew groups after Approximately balancing fragments:
[08/07 17:47:18     69s]     skew_group clk/setup_func_mode: insertion delay [min=1.113, max=1.389], skew [0.276 vs 0.278]
[08/07 17:47:18     69s]         min path sink: rf_reg[12][17]/CLK
[08/07 17:47:18     69s]         max path sink: rf_reg[23][23]/CLK
[08/07 17:47:18     69s]   Skew group summary after Approximately balancing fragments:
[08/07 17:47:18     69s]     skew_group clk/setup_func_mode: insertion delay [min=1.113, max=1.389], skew [0.276 vs 0.278]
[08/07 17:47:18     69s]   Improving fragments clock skew...
[08/07 17:47:18     69s]     Clock DAG stats after 'Improving fragments clock skew':
[08/07 17:47:18     69s]       cell counts      : b=103, i=0, icg=0, nicg=0, l=0, total=103
[08/07 17:47:18     69s]       cell areas       : b=29376.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=29376.000um^2
[08/07 17:47:18     69s]       cell capacitance : b=2.511pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.511pF
[08/07 17:47:18     69s]       sink capacitance : count=1023, total=51.010pF, avg=0.050pF, sd=0.001pF, min=0.016pF, max=0.050pF
[08/07 17:47:18     69s]       wire capacitance : top=0.000pF, trunk=4.808pF, leaf=9.732pF, total=14.540pF
[08/07 17:47:18     69s]       wire lengths     : top=0.000um, trunk=24327.601um, leaf=48916.800um, total=73244.401um
[08/07 17:47:18     69s]       hp wire lengths  : top=0.000um, trunk=14481.600um, leaf=34783.200um, total=49264.800um
[08/07 17:47:18     69s]     Clock DAG net violations after 'Improving fragments clock skew': none
[08/07 17:47:18     69s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[08/07 17:47:18     69s]       Trunk : target=0.537ns count=13 avg=0.359ns sd=0.173ns min=0.075ns max=0.537ns {4 <= 0.322ns, 4 <= 0.430ns, 1 <= 0.483ns, 0 <= 0.510ns, 4 <= 0.537ns}
[08/07 17:47:18     69s]       Leaf  : target=0.537ns count=91 avg=0.463ns sd=0.033ns min=0.367ns max=0.528ns {0 <= 0.322ns, 12 <= 0.430ns, 52 <= 0.483ns, 21 <= 0.510ns, 6 <= 0.537ns}
[08/07 17:47:18     69s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[08/07 17:47:18     69s]        Bufs: BUFX4: 99 BUFX2: 4 
[08/07 17:47:18     69s]     Primary reporting skew groups after 'Improving fragments clock skew':
[08/07 17:47:18     69s]       skew_group clk/setup_func_mode: insertion delay [min=1.113, max=1.389], skew [0.276 vs 0.278]
[08/07 17:47:18     69s]           min path sink: rf_reg[12][17]/CLK
[08/07 17:47:18     69s]           max path sink: rf_reg[23][23]/CLK
[08/07 17:47:18     69s]     Skew group summary after 'Improving fragments clock skew':
[08/07 17:47:18     69s]       skew_group clk/setup_func_mode: insertion delay [min=1.113, max=1.389], skew [0.276 vs 0.278]
[08/07 17:47:18     69s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/07 17:47:18     69s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 17:47:18     69s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:47:18     69s] UM:*                                      Improving fragments clock skew
[08/07 17:47:18     69s]   Approximately balancing step...
[08/07 17:47:18     69s]     Resolve constraints - Approximately balancing...
[08/07 17:47:18     69s]     Resolving skew group constraints...
[08/07 17:47:19     69s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[08/07 17:47:19     69s]     Resolving skew group constraints done.
[08/07 17:47:19     69s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 17:47:19     69s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:47:19     69s] UM:*                                      Resolve constraints - Approximately balancing
[08/07 17:47:19     69s]     Approximately balancing...
[08/07 17:47:19     69s]       Approximately balancing, wire and cell delays...
[08/07 17:47:19     69s]       Approximately balancing, wire and cell delays, iteration 1...
[08/07 17:47:19     69s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[08/07 17:47:19     69s]           cell counts      : b=103, i=0, icg=0, nicg=0, l=0, total=103
[08/07 17:47:19     69s]           cell areas       : b=29376.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=29376.000um^2
[08/07 17:47:19     69s]           cell capacitance : b=2.511pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.511pF
[08/07 17:47:19     69s]           sink capacitance : count=1023, total=51.010pF, avg=0.050pF, sd=0.001pF, min=0.016pF, max=0.050pF
[08/07 17:47:19     69s]           wire capacitance : top=0.000pF, trunk=4.808pF, leaf=9.732pF, total=14.540pF
[08/07 17:47:19     69s]           wire lengths     : top=0.000um, trunk=24327.601um, leaf=48916.800um, total=73244.401um
[08/07 17:47:19     69s]           hp wire lengths  : top=0.000um, trunk=14481.600um, leaf=34783.200um, total=49264.800um
[08/07 17:47:19     69s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[08/07 17:47:19     69s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[08/07 17:47:19     69s]           Trunk : target=0.537ns count=13 avg=0.359ns sd=0.173ns min=0.075ns max=0.537ns {4 <= 0.322ns, 4 <= 0.430ns, 1 <= 0.483ns, 0 <= 0.510ns, 4 <= 0.537ns}
[08/07 17:47:19     69s]           Leaf  : target=0.537ns count=91 avg=0.463ns sd=0.033ns min=0.367ns max=0.528ns {0 <= 0.322ns, 12 <= 0.430ns, 52 <= 0.483ns, 21 <= 0.510ns, 6 <= 0.537ns}
[08/07 17:47:19     69s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[08/07 17:47:19     69s]            Bufs: BUFX4: 99 BUFX2: 4 
[08/07 17:47:19     69s]       Approximately balancing, wire and cell delays, iteration 1 done.
[08/07 17:47:19     69s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 17:47:19     69s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:47:19     69s] UM:*                                      Approximately balancing, wire and cell delays
[08/07 17:47:19     69s]     Approximately balancing done.
[08/07 17:47:19     69s]     Clock DAG stats after 'Approximately balancing step':
[08/07 17:47:19     69s]       cell counts      : b=103, i=0, icg=0, nicg=0, l=0, total=103
[08/07 17:47:19     69s]       cell areas       : b=29376.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=29376.000um^2
[08/07 17:47:19     69s]       cell capacitance : b=2.511pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.511pF
[08/07 17:47:19     69s]       sink capacitance : count=1023, total=51.010pF, avg=0.050pF, sd=0.001pF, min=0.016pF, max=0.050pF
[08/07 17:47:19     69s]       wire capacitance : top=0.000pF, trunk=4.808pF, leaf=9.732pF, total=14.540pF
[08/07 17:47:19     69s]       wire lengths     : top=0.000um, trunk=24327.601um, leaf=48916.800um, total=73244.401um
[08/07 17:47:19     69s]       hp wire lengths  : top=0.000um, trunk=14481.600um, leaf=34783.200um, total=49264.800um
[08/07 17:47:19     69s]     Clock DAG net violations after 'Approximately balancing step': none
[08/07 17:47:19     69s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[08/07 17:47:19     69s]       Trunk : target=0.537ns count=13 avg=0.359ns sd=0.173ns min=0.075ns max=0.537ns {4 <= 0.322ns, 4 <= 0.430ns, 1 <= 0.483ns, 0 <= 0.510ns, 4 <= 0.537ns}
[08/07 17:47:19     69s]       Leaf  : target=0.537ns count=91 avg=0.463ns sd=0.033ns min=0.367ns max=0.528ns {0 <= 0.322ns, 12 <= 0.430ns, 52 <= 0.483ns, 21 <= 0.510ns, 6 <= 0.537ns}
[08/07 17:47:19     69s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[08/07 17:47:19     69s]        Bufs: BUFX4: 99 BUFX2: 4 
[08/07 17:47:19     69s]     Primary reporting skew groups after 'Approximately balancing step':
[08/07 17:47:19     69s]       skew_group clk/setup_func_mode: insertion delay [min=1.113, max=1.389], skew [0.276 vs 0.278]
[08/07 17:47:19     69s]           min path sink: rf_reg[12][17]/CLK
[08/07 17:47:19     69s]           max path sink: rf_reg[23][23]/CLK
[08/07 17:47:19     69s]     Skew group summary after 'Approximately balancing step':
[08/07 17:47:19     69s]       skew_group clk/setup_func_mode: insertion delay [min=1.113, max=1.389], skew [0.276 vs 0.278]
[08/07 17:47:19     69s]     BalancingStep Approximately balancing step has increased max desired latencies (wire and cell)
[08/07 17:47:19     69s]     {clk/setup_func_mode,WC: 1.390 -> 1.390}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/07 17:47:19     69s]   Approximately balancing step done. (took cpu=0:00:00.2 real=0:00:00.2)
[08/07 17:47:19     69s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:47:19     69s] UM:*                                      Approximately balancing step
[08/07 17:47:19     69s]   Fixing clock tree overload...
[08/07 17:47:19     69s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[08/07 17:47:19     69s]     Clock DAG stats after 'Fixing clock tree overload':
[08/07 17:47:19     69s]       cell counts      : b=103, i=0, icg=0, nicg=0, l=0, total=103
[08/07 17:47:19     69s]       cell areas       : b=29376.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=29376.000um^2
[08/07 17:47:19     69s]       cell capacitance : b=2.511pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.511pF
[08/07 17:47:19     69s]       sink capacitance : count=1023, total=51.010pF, avg=0.050pF, sd=0.001pF, min=0.016pF, max=0.050pF
[08/07 17:47:19     69s]       wire capacitance : top=0.000pF, trunk=4.808pF, leaf=9.732pF, total=14.540pF
[08/07 17:47:19     69s]       wire lengths     : top=0.000um, trunk=24327.601um, leaf=48916.800um, total=73244.401um
[08/07 17:47:19     69s]       hp wire lengths  : top=0.000um, trunk=14481.600um, leaf=34783.200um, total=49264.800um
[08/07 17:47:19     69s]     Clock DAG net violations after 'Fixing clock tree overload': none
[08/07 17:47:19     69s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[08/07 17:47:19     69s]       Trunk : target=0.537ns count=13 avg=0.359ns sd=0.173ns min=0.075ns max=0.537ns {4 <= 0.322ns, 4 <= 0.430ns, 1 <= 0.483ns, 0 <= 0.510ns, 4 <= 0.537ns}
[08/07 17:47:19     69s]       Leaf  : target=0.537ns count=91 avg=0.463ns sd=0.033ns min=0.367ns max=0.528ns {0 <= 0.322ns, 12 <= 0.430ns, 52 <= 0.483ns, 21 <= 0.510ns, 6 <= 0.537ns}
[08/07 17:47:19     69s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[08/07 17:47:19     69s]        Bufs: BUFX4: 99 BUFX2: 4 
[08/07 17:47:19     69s]     Primary reporting skew groups after 'Fixing clock tree overload':
[08/07 17:47:19     69s]       skew_group clk/setup_func_mode: insertion delay [min=1.113, max=1.389], skew [0.276 vs 0.278]
[08/07 17:47:19     69s]           min path sink: rf_reg[12][17]/CLK
[08/07 17:47:19     69s]           max path sink: rf_reg[23][23]/CLK
[08/07 17:47:19     69s]     Skew group summary after 'Fixing clock tree overload':
[08/07 17:47:19     69s]       skew_group clk/setup_func_mode: insertion delay [min=1.113, max=1.389], skew [0.276 vs 0.278]
[08/07 17:47:19     69s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/07 17:47:19     69s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 17:47:19     70s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:47:19     70s] UM:*                                      Fixing clock tree overload
[08/07 17:47:19     70s]   Approximately balancing paths...
[08/07 17:47:19     70s]     Added 0 buffers.
[08/07 17:47:19     70s]     Clock DAG stats after 'Approximately balancing paths':
[08/07 17:47:19     70s]       cell counts      : b=103, i=0, icg=0, nicg=0, l=0, total=103
[08/07 17:47:19     70s]       cell areas       : b=29376.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=29376.000um^2
[08/07 17:47:19     70s]       cell capacitance : b=2.511pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.511pF
[08/07 17:47:19     70s]       sink capacitance : count=1023, total=51.010pF, avg=0.050pF, sd=0.001pF, min=0.016pF, max=0.050pF
[08/07 17:47:19     70s]       wire capacitance : top=0.000pF, trunk=4.808pF, leaf=9.732pF, total=14.540pF
[08/07 17:47:19     70s]       wire lengths     : top=0.000um, trunk=24327.601um, leaf=48916.800um, total=73244.401um
[08/07 17:47:19     70s]       hp wire lengths  : top=0.000um, trunk=14481.600um, leaf=34783.200um, total=49264.800um
[08/07 17:47:19     70s]     Clock DAG net violations after 'Approximately balancing paths': none
[08/07 17:47:19     70s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[08/07 17:47:19     70s]       Trunk : target=0.537ns count=13 avg=0.359ns sd=0.173ns min=0.075ns max=0.537ns {4 <= 0.322ns, 4 <= 0.430ns, 1 <= 0.483ns, 0 <= 0.510ns, 4 <= 0.537ns}
[08/07 17:47:19     70s]       Leaf  : target=0.537ns count=91 avg=0.463ns sd=0.033ns min=0.367ns max=0.528ns {0 <= 0.322ns, 12 <= 0.430ns, 52 <= 0.483ns, 21 <= 0.510ns, 6 <= 0.537ns}
[08/07 17:47:19     70s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[08/07 17:47:19     70s]        Bufs: BUFX4: 99 BUFX2: 4 
[08/07 17:47:19     70s]     Primary reporting skew groups after 'Approximately balancing paths':
[08/07 17:47:19     70s]       skew_group clk/setup_func_mode: insertion delay [min=1.113, max=1.389, avg=1.289, sd=0.084], skew [0.276 vs 0.278], 100% {1.113, 1.389} (wid=0.136 ws=0.117) (gid=1.339 gs=0.341)
[08/07 17:47:19     70s]           min path sink: rf_reg[12][17]/CLK
[08/07 17:47:19     70s]           max path sink: rf_reg[23][23]/CLK
[08/07 17:47:19     70s]     Skew group summary after 'Approximately balancing paths':
[08/07 17:47:19     70s]       skew_group clk/setup_func_mode: insertion delay [min=1.113, max=1.389, avg=1.289, sd=0.084], skew [0.276 vs 0.278], 100% {1.113, 1.389} (wid=0.136 ws=0.117) (gid=1.339 gs=0.341)
[08/07 17:47:19     70s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/07 17:47:19     70s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 17:47:19     70s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:47:19     70s] UM:*                                      Approximately balancing paths
[08/07 17:47:19     70s]   Stage::Balancing done. (took cpu=0:00:01.0 real=0:00:01.0)
[08/07 17:47:19     70s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:47:19     70s] UM:*                                      Stage::Balancing
[08/07 17:47:19     70s]   Stage::Polishing...
[08/07 17:47:19     70s]   Merging balancing drivers for power...
[08/07 17:47:19     70s]     Clock tree timing engine global stage delay update for corner_tt:setup.late...
[08/07 17:47:19     70s]     Clock tree timing engine global stage delay update for corner_tt:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 17:47:19     70s]     Tried: 105 Succeeded: 0
[08/07 17:47:19     70s]     Clock DAG stats after 'Merging balancing drivers for power':
[08/07 17:47:19     70s]       cell counts      : b=103, i=0, icg=0, nicg=0, l=0, total=103
[08/07 17:47:19     70s]       cell areas       : b=29376.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=29376.000um^2
[08/07 17:47:19     70s]       cell capacitance : b=2.511pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.511pF
[08/07 17:47:19     70s]       sink capacitance : count=1023, total=51.010pF, avg=0.050pF, sd=0.001pF, min=0.016pF, max=0.050pF
[08/07 17:47:19     70s]       wire capacitance : top=0.000pF, trunk=4.808pF, leaf=9.732pF, total=14.540pF
[08/07 17:47:19     70s]       wire lengths     : top=0.000um, trunk=24327.601um, leaf=48916.800um, total=73244.401um
[08/07 17:47:19     70s]       hp wire lengths  : top=0.000um, trunk=14481.600um, leaf=34783.200um, total=49264.800um
[08/07 17:47:19     70s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[08/07 17:47:19     70s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[08/07 17:47:19     70s]       Trunk : target=0.537ns count=13 avg=0.359ns sd=0.173ns min=0.075ns max=0.537ns {4 <= 0.322ns, 4 <= 0.430ns, 1 <= 0.483ns, 0 <= 0.510ns, 4 <= 0.537ns}
[08/07 17:47:19     70s]       Leaf  : target=0.537ns count=91 avg=0.463ns sd=0.033ns min=0.367ns max=0.528ns {0 <= 0.322ns, 12 <= 0.430ns, 52 <= 0.483ns, 21 <= 0.510ns, 6 <= 0.537ns}
[08/07 17:47:19     70s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[08/07 17:47:19     70s]        Bufs: BUFX4: 99 BUFX2: 4 
[08/07 17:47:19     70s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[08/07 17:47:19     70s]       skew_group clk/setup_func_mode: insertion delay [min=1.113, max=1.389], skew [0.276 vs 0.278]
[08/07 17:47:19     70s]           min path sink: rf_reg[12][17]/CLK
[08/07 17:47:19     70s]           max path sink: rf_reg[23][23]/CLK
[08/07 17:47:19     70s]     Skew group summary after 'Merging balancing drivers for power':
[08/07 17:47:19     70s]       skew_group clk/setup_func_mode: insertion delay [min=1.113, max=1.389], skew [0.276 vs 0.278]
[08/07 17:47:19     70s]     Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/07 17:47:19     70s]   Merging balancing drivers for power done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/07 17:47:19     70s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:47:19     70s] UM:*                                      Merging balancing drivers for power
[08/07 17:47:19     70s]   Checking for inverting clock gates...
[08/07 17:47:19     70s]   Checking for inverting clock gates done.
[08/07 17:47:19     70s]   Improving clock skew...
[08/07 17:47:19     70s]     Clock DAG stats after 'Improving clock skew':
[08/07 17:47:19     70s]       cell counts      : b=103, i=0, icg=0, nicg=0, l=0, total=103
[08/07 17:47:19     70s]       cell areas       : b=29376.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=29376.000um^2
[08/07 17:47:19     70s]       cell capacitance : b=2.511pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.511pF
[08/07 17:47:19     70s]       sink capacitance : count=1023, total=51.010pF, avg=0.050pF, sd=0.001pF, min=0.016pF, max=0.050pF
[08/07 17:47:19     70s]       wire capacitance : top=0.000pF, trunk=4.808pF, leaf=9.732pF, total=14.540pF
[08/07 17:47:19     70s]       wire lengths     : top=0.000um, trunk=24327.601um, leaf=48916.800um, total=73244.401um
[08/07 17:47:19     70s]       hp wire lengths  : top=0.000um, trunk=14481.600um, leaf=34783.200um, total=49264.800um
[08/07 17:47:19     70s]     Clock DAG net violations after 'Improving clock skew': none
[08/07 17:47:19     70s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[08/07 17:47:19     70s]       Trunk : target=0.537ns count=13 avg=0.359ns sd=0.173ns min=0.075ns max=0.537ns {4 <= 0.322ns, 4 <= 0.430ns, 1 <= 0.483ns, 0 <= 0.510ns, 4 <= 0.537ns}
[08/07 17:47:19     70s]       Leaf  : target=0.537ns count=91 avg=0.463ns sd=0.033ns min=0.367ns max=0.528ns {0 <= 0.322ns, 12 <= 0.430ns, 52 <= 0.483ns, 21 <= 0.510ns, 6 <= 0.537ns}
[08/07 17:47:19     70s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[08/07 17:47:19     70s]        Bufs: BUFX4: 99 BUFX2: 4 
[08/07 17:47:19     70s]     Primary reporting skew groups after 'Improving clock skew':
[08/07 17:47:19     70s]       skew_group clk/setup_func_mode: insertion delay [min=1.113, max=1.389, avg=1.289, sd=0.083], skew [0.276 vs 0.278], 100% {1.113, 1.389} (wid=0.136 ws=0.117) (gid=1.338 gs=0.340)
[08/07 17:47:19     70s]           min path sink: rf_reg[12][17]/CLK
[08/07 17:47:19     70s]           max path sink: rf_reg[23][23]/CLK
[08/07 17:47:19     70s]     Skew group summary after 'Improving clock skew':
[08/07 17:47:19     70s]       skew_group clk/setup_func_mode: insertion delay [min=1.113, max=1.389, avg=1.289, sd=0.083], skew [0.276 vs 0.278], 100% {1.113, 1.389} (wid=0.136 ws=0.117) (gid=1.338 gs=0.340)
[08/07 17:47:19     70s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/07 17:47:19     70s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 17:47:19     70s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:47:19     70s] UM:*                                      Improving clock skew
[08/07 17:47:19     70s]   Reducing clock tree power 3...
[08/07 17:47:19     70s]     Initial gate capacitance is (rise=53.512pF fall=53.492pF).
[08/07 17:47:19     70s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[08/07 17:47:19     70s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 17:47:19     70s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:47:19     70s] UM:*                                      Legalizing clock trees
[08/07 17:47:19     70s]     100% 
[08/07 17:47:19     70s]     Clock DAG stats after 'Reducing clock tree power 3':
[08/07 17:47:19     70s]       cell counts      : b=103, i=0, icg=0, nicg=0, l=0, total=103
[08/07 17:47:19     70s]       cell areas       : b=29376.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=29376.000um^2
[08/07 17:47:19     70s]       cell capacitance : b=2.511pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.511pF
[08/07 17:47:19     70s]       sink capacitance : count=1023, total=51.010pF, avg=0.050pF, sd=0.001pF, min=0.016pF, max=0.050pF
[08/07 17:47:19     70s]       wire capacitance : top=0.000pF, trunk=4.808pF, leaf=9.732pF, total=14.540pF
[08/07 17:47:19     70s]       wire lengths     : top=0.000um, trunk=24327.601um, leaf=48916.800um, total=73244.401um
[08/07 17:47:19     70s]       hp wire lengths  : top=0.000um, trunk=14481.600um, leaf=34783.200um, total=49264.800um
[08/07 17:47:19     70s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[08/07 17:47:19     70s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[08/07 17:47:19     70s]       Trunk : target=0.537ns count=13 avg=0.359ns sd=0.173ns min=0.075ns max=0.537ns {4 <= 0.322ns, 4 <= 0.430ns, 1 <= 0.483ns, 0 <= 0.510ns, 4 <= 0.537ns}
[08/07 17:47:19     70s]       Leaf  : target=0.537ns count=91 avg=0.463ns sd=0.033ns min=0.367ns max=0.528ns {0 <= 0.322ns, 12 <= 0.430ns, 52 <= 0.483ns, 21 <= 0.510ns, 6 <= 0.537ns}
[08/07 17:47:19     70s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[08/07 17:47:19     70s]        Bufs: BUFX4: 99 BUFX2: 4 
[08/07 17:47:19     70s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[08/07 17:47:19     70s]       skew_group clk/setup_func_mode: insertion delay [min=1.113, max=1.389, avg=1.289, sd=0.083], skew [0.276 vs 0.278], 100% {1.113, 1.389} (wid=0.136 ws=0.117) (gid=1.338 gs=0.340)
[08/07 17:47:19     70s]           min path sink: rf_reg[12][17]/CLK
[08/07 17:47:19     70s]           max path sink: rf_reg[23][23]/CLK
[08/07 17:47:19     70s]     Skew group summary after 'Reducing clock tree power 3':
[08/07 17:47:19     70s]       skew_group clk/setup_func_mode: insertion delay [min=1.113, max=1.389, avg=1.289, sd=0.083], skew [0.276 vs 0.278], 100% {1.113, 1.389} (wid=0.136 ws=0.117) (gid=1.338 gs=0.340)
[08/07 17:47:19     70s]     Legalizer API calls during this step: 206 succeeded with high effort: 206 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/07 17:47:19     70s]   Reducing clock tree power 3 done. (took cpu=0:00:00.2 real=0:00:00.2)
[08/07 17:47:19     70s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:47:19     70s] UM:*                                      Reducing clock tree power 3
[08/07 17:47:19     70s]   Improving insertion delay...
[08/07 17:47:19     70s]     Clock DAG stats after 'Improving insertion delay':
[08/07 17:47:19     70s]       cell counts      : b=103, i=0, icg=0, nicg=0, l=0, total=103
[08/07 17:47:19     70s]       cell areas       : b=29376.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=29376.000um^2
[08/07 17:47:19     70s]       cell capacitance : b=2.511pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.511pF
[08/07 17:47:19     70s]       sink capacitance : count=1023, total=51.010pF, avg=0.050pF, sd=0.001pF, min=0.016pF, max=0.050pF
[08/07 17:47:19     70s]       wire capacitance : top=0.000pF, trunk=4.808pF, leaf=9.732pF, total=14.540pF
[08/07 17:47:19     70s]       wire lengths     : top=0.000um, trunk=24327.601um, leaf=48916.800um, total=73244.401um
[08/07 17:47:19     70s]       hp wire lengths  : top=0.000um, trunk=14481.600um, leaf=34783.200um, total=49264.800um
[08/07 17:47:19     70s]     Clock DAG net violations after 'Improving insertion delay': none
[08/07 17:47:19     70s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[08/07 17:47:19     70s]       Trunk : target=0.537ns count=13 avg=0.359ns sd=0.173ns min=0.075ns max=0.537ns {4 <= 0.322ns, 4 <= 0.430ns, 1 <= 0.483ns, 0 <= 0.510ns, 4 <= 0.537ns}
[08/07 17:47:19     70s]       Leaf  : target=0.537ns count=91 avg=0.463ns sd=0.033ns min=0.367ns max=0.528ns {0 <= 0.322ns, 12 <= 0.430ns, 52 <= 0.483ns, 21 <= 0.510ns, 6 <= 0.537ns}
[08/07 17:47:19     70s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[08/07 17:47:19     70s]        Bufs: BUFX4: 99 BUFX2: 4 
[08/07 17:47:19     70s]     Primary reporting skew groups after 'Improving insertion delay':
[08/07 17:47:19     70s]       skew_group clk/setup_func_mode: insertion delay [min=1.113, max=1.389, avg=1.289, sd=0.083], skew [0.276 vs 0.278], 100% {1.113, 1.389} (wid=0.136 ws=0.117) (gid=1.338 gs=0.340)
[08/07 17:47:19     70s]           min path sink: rf_reg[12][17]/CLK
[08/07 17:47:19     70s]           max path sink: rf_reg[23][23]/CLK
[08/07 17:47:19     70s]     Skew group summary after 'Improving insertion delay':
[08/07 17:47:19     70s]       skew_group clk/setup_func_mode: insertion delay [min=1.113, max=1.389, avg=1.289, sd=0.083], skew [0.276 vs 0.278], 100% {1.113, 1.389} (wid=0.136 ws=0.117) (gid=1.338 gs=0.340)
[08/07 17:47:19     70s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/07 17:47:19     70s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 17:47:19     70s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:47:19     70s] UM:*                                      Improving insertion delay
[08/07 17:47:19     70s]   Wire Opt OverFix...
[08/07 17:47:19     70s]     Wire Reduction extra effort...
[08/07 17:47:19     70s]       Artificially removing short and long paths...
[08/07 17:47:19     70s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/07 17:47:19     70s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 17:47:19     70s]       Global shorten wires A0...
[08/07 17:47:19     70s]         Legalizer API calls during this step: 49 succeeded with high effort: 49 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/07 17:47:19     70s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 17:47:19     70s]       Move For Wirelength - core...
[08/07 17:47:20     71s]         Move for wirelength. considered=104, filtered=104, permitted=103, cannotCompute=0, computed=103, moveTooSmall=12, resolved=90, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=69, accepted=21
[08/07 17:47:20     71s]         Max accepted move=592.800um, total accepted move=2658.000um, average move=126.571um
[08/07 17:47:20     71s]         Move for wirelength. considered=104, filtered=104, permitted=103, cannotCompute=0, computed=103, moveTooSmall=22, resolved=76, predictFail=3, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=47, accepted=25
[08/07 17:47:20     71s]         Max accepted move=333.600um, total accepted move=2089.200um, average move=83.568um
[08/07 17:47:20     71s]         Move for wirelength. considered=104, filtered=104, permitted=103, cannotCompute=0, computed=103, moveTooSmall=39, resolved=52, predictFail=2, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=32, accepted=18
[08/07 17:47:20     71s]         Max accepted move=98.400um, total accepted move=1032.000um, average move=57.333um
[08/07 17:47:20     71s]         Legalizer API calls during this step: 213 succeeded with high effort: 213 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/07 17:47:20     71s]       Move For Wirelength - core done. (took cpu=0:00:00.8 real=0:00:00.8)
[08/07 17:47:20     71s]       Global shorten wires A1...
[08/07 17:47:20     71s]         Legalizer API calls during this step: 49 succeeded with high effort: 49 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/07 17:47:20     71s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 17:47:20     71s]       Move For Wirelength - core...
[08/07 17:47:20     71s]         Move for wirelength. considered=104, filtered=104, permitted=103, cannotCompute=0, computed=103, moveTooSmall=9, resolved=4, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=3, accepted=1
[08/07 17:47:20     71s]         Max accepted move=43.200um, total accepted move=43.200um, average move=43.200um
[08/07 17:47:20     71s]         Move for wirelength. considered=104, filtered=104, permitted=103, cannotCompute=0, computed=103, moveTooSmall=3, resolved=3, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=2, accepted=0
[08/07 17:47:20     71s]         Max accepted move=0.000um, total accepted move=0.000um
[08/07 17:47:20     71s]         Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/07 17:47:20     71s]       Move For Wirelength - core done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/07 17:47:20     71s]       Global shorten wires B...
[08/07 17:47:20     71s]         Modifying slew-target multiplier from 1 to 0.95
[08/07 17:47:21     71s]         Reverting slew-target multiplier from 0.95 to 1
[08/07 17:47:21     71s]         Legalizer API calls during this step: 506 succeeded with high effort: 506 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/07 17:47:21     71s]       Global shorten wires B done. (took cpu=0:00:00.2 real=0:00:00.2)
[08/07 17:47:21     71s]       Move For Wirelength - branch...
[08/07 17:47:21     71s]         Move for wirelength. considered=104, filtered=104, permitted=103, cannotCompute=0, computed=103, moveTooSmall=0, resolved=9, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=6, accepted=3
[08/07 17:47:21     71s]         Max accepted move=9.600um, total accepted move=14.400um, average move=4.800um
[08/07 17:47:21     71s]         Move for wirelength. considered=104, filtered=104, permitted=103, cannotCompute=0, computed=103, moveTooSmall=0, resolved=7, predictFail=5, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=2, accepted=0
[08/07 17:47:21     71s]         Max accepted move=0.000um, total accepted move=0.000um
[08/07 17:47:21     71s]         Legalizer API calls during this step: 11 succeeded with high effort: 11 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/07 17:47:21     71s]       Move For Wirelength - branch done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/07 17:47:21     71s]       Clock DAG stats after 'Wire Reduction extra effort':
[08/07 17:47:21     71s]         cell counts      : b=103, i=0, icg=0, nicg=0, l=0, total=103
[08/07 17:47:21     71s]         cell areas       : b=29376.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=29376.000um^2
[08/07 17:47:21     71s]         cell capacitance : b=2.511pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.511pF
[08/07 17:47:21     71s]         sink capacitance : count=1023, total=51.010pF, avg=0.050pF, sd=0.001pF, min=0.016pF, max=0.050pF
[08/07 17:47:21     71s]         wire capacitance : top=0.000pF, trunk=4.531pF, leaf=9.143pF, total=13.675pF
[08/07 17:47:21     71s]         wire lengths     : top=0.000um, trunk=22949.401um, leaf=45937.200um, total=68886.601um
[08/07 17:47:21     71s]         hp wire lengths  : top=0.000um, trunk=14113.200um, leaf=32463.600um, total=46576.800um
[08/07 17:47:21     71s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[08/07 17:47:21     71s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[08/07 17:47:21     71s]         Trunk : target=0.537ns count=13 avg=0.346ns sd=0.158ns min=0.078ns max=0.535ns {5 <= 0.322ns, 4 <= 0.430ns, 1 <= 0.483ns, 1 <= 0.510ns, 2 <= 0.537ns}
[08/07 17:47:21     71s]         Leaf  : target=0.537ns count=91 avg=0.458ns sd=0.035ns min=0.359ns max=0.536ns {0 <= 0.322ns, 17 <= 0.430ns, 51 <= 0.483ns, 18 <= 0.510ns, 5 <= 0.537ns}
[08/07 17:47:21     71s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[08/07 17:47:21     71s]          Bufs: BUFX4: 99 BUFX2: 4 
[08/07 17:47:21     71s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[08/07 17:47:21     71s]         skew_group clk/setup_func_mode: insertion delay [min=1.111, max=1.377, avg=1.273, sd=0.080], skew [0.266 vs 0.278], 100% {1.111, 1.377} (wid=0.145 ws=0.129) (gid=1.338 gs=0.341)
[08/07 17:47:21     71s]             min path sink: rf_reg[12][17]/CLK
[08/07 17:47:21     71s]             max path sink: rf_reg[7][5]/CLK
[08/07 17:47:21     71s]       Skew group summary after 'Wire Reduction extra effort':
[08/07 17:47:21     71s]         skew_group clk/setup_func_mode: insertion delay [min=1.111, max=1.377, avg=1.273, sd=0.080], skew [0.266 vs 0.278], 100% {1.111, 1.377} (wid=0.145 ws=0.129) (gid=1.338 gs=0.341)
[08/07 17:47:21     71s]       Legalizer API calls during this step: 834 succeeded with high effort: 834 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/07 17:47:21     71s]     Wire Reduction extra effort done. (took cpu=0:00:01.3 real=0:00:01.3)
[08/07 17:47:21     72s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:47:21     72s] UM:*                                      Wire Reduction extra effort
[08/07 17:47:21     72s]     Optimizing orientation...
[08/07 17:47:21     72s]     FlipOpt...
[08/07 17:47:21     72s]     Optimizing orientation on clock cells...
[08/07 17:47:21     72s]       Orientation Wirelength Optimization: Attempted = 105 , Succeeded = 38 , Wirelength increased = 65 , CannotMove = 2 , Illegal = 0 , Other = 0
[08/07 17:47:21     72s]     Optimizing orientation on clock cells done.
[08/07 17:47:21     72s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 17:47:21     72s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:47:21     72s] UM:*                                      FlipOpt
[08/07 17:47:21     72s]     Optimizing orientation done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/07 17:47:21     72s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:47:21     72s] UM:*                                      Optimizing orientation
[08/07 17:47:21     72s]     Clock DAG stats after 'Wire Opt OverFix':
[08/07 17:47:21     72s]       cell counts      : b=103, i=0, icg=0, nicg=0, l=0, total=103
[08/07 17:47:21     72s]       cell areas       : b=29376.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=29376.000um^2
[08/07 17:47:21     72s]       cell capacitance : b=2.511pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.511pF
[08/07 17:47:21     72s]       sink capacitance : count=1023, total=51.010pF, avg=0.050pF, sd=0.001pF, min=0.016pF, max=0.050pF
[08/07 17:47:21     72s]       wire capacitance : top=0.000pF, trunk=4.505pF, leaf=9.128pF, total=13.633pF
[08/07 17:47:21     72s]       wire lengths     : top=0.000um, trunk=22819.801um, leaf=45862.800um, total=68682.601um
[08/07 17:47:21     72s]       hp wire lengths  : top=0.000um, trunk=14113.200um, leaf=32463.600um, total=46576.800um
[08/07 17:47:21     72s]     Clock DAG net violations after 'Wire Opt OverFix': none
[08/07 17:47:21     72s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[08/07 17:47:21     72s]       Trunk : target=0.537ns count=13 avg=0.345ns sd=0.158ns min=0.077ns max=0.531ns {5 <= 0.322ns, 4 <= 0.430ns, 1 <= 0.483ns, 1 <= 0.510ns, 2 <= 0.537ns}
[08/07 17:47:21     72s]       Leaf  : target=0.537ns count=91 avg=0.458ns sd=0.035ns min=0.359ns max=0.536ns {0 <= 0.322ns, 17 <= 0.430ns, 51 <= 0.483ns, 18 <= 0.510ns, 5 <= 0.537ns}
[08/07 17:47:21     72s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[08/07 17:47:21     72s]        Bufs: BUFX4: 99 BUFX2: 4 
[08/07 17:47:21     72s]     Primary reporting skew groups after 'Wire Opt OverFix':
[08/07 17:47:21     72s]       skew_group clk/setup_func_mode: insertion delay [min=1.107, max=1.374, avg=1.270, sd=0.080], skew [0.267 vs 0.278], 100% {1.107, 1.374} (wid=0.145 ws=0.129) (gid=1.335 gs=0.341)
[08/07 17:47:21     72s]           min path sink: rf_reg[12][17]/CLK
[08/07 17:47:21     72s]           max path sink: rf_reg[7][5]/CLK
[08/07 17:47:21     72s]     Skew group summary after 'Wire Opt OverFix':
[08/07 17:47:21     72s]       skew_group clk/setup_func_mode: insertion delay [min=1.107, max=1.374, avg=1.270, sd=0.080], skew [0.267 vs 0.278], 100% {1.107, 1.374} (wid=0.145 ws=0.129) (gid=1.335 gs=0.341)
[08/07 17:47:21     72s]     Legalizer API calls during this step: 834 succeeded with high effort: 834 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/07 17:47:21     72s]   Wire Opt OverFix done. (took cpu=0:00:01.6 real=0:00:01.6)
[08/07 17:47:21     72s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:47:21     72s] UM:*                                      Wire Opt OverFix
[08/07 17:47:21     72s]   Total capacitance is (rise=67.146pF fall=67.125pF), of which (rise=13.633pF fall=13.633pF) is wire, and (rise=53.512pF fall=53.492pF) is gate.
[08/07 17:47:21     72s]   Stage::Polishing done. (took cpu=0:00:02.1 real=0:00:02.1)
[08/07 17:47:21     72s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:47:21     72s] UM:*                                      Stage::Polishing
[08/07 17:47:21     72s]   Stage::Updating netlist...
[08/07 17:47:21     72s]   Reset timing graph...
[08/07 17:47:21     72s] Ignoring AAE DB Resetting ...
[08/07 17:47:21     72s]   Reset timing graph done.
[08/07 17:47:21     72s]   Setting non-default rules before calling refine place.
[08/07 17:47:21     72s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1222.2M
[08/07 17:47:21     72s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.080, REAL:0.080, MEM:1222.2M
[08/07 17:47:21     72s]   Leaving CCOpt scope - ClockRefiner...
[08/07 17:47:21     72s]   Assigned high priority to 103 cells.
[08/07 17:47:21     72s]   Performing Clock Only Refine Place.
[08/07 17:47:21     72s]   Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : Skipped, Datapath : Skipped
[08/07 17:47:21     72s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1222.2M
[08/07 17:47:21     72s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1222.2M
[08/07 17:47:21     72s] z: 2, totalTracks: 1
[08/07 17:47:21     72s] #spOpts: N=250 mergeVia=F 
[08/07 17:47:21     72s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1222.2M
[08/07 17:47:21     72s] Info: 103 insts are soft-fixed.
[08/07 17:47:21     72s] OPERPROF:       Starting CMU at level 4, MEM:1222.2M
[08/07 17:47:21     72s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.002, MEM:1222.2M
[08/07 17:47:21     72s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.019, MEM:1222.2M
[08/07 17:47:21     72s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1222.2MB).
[08/07 17:47:21     72s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.055, MEM:1222.2M
[08/07 17:47:21     72s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.055, MEM:1222.2M
[08/07 17:47:21     72s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.83496.3
[08/07 17:47:21     72s] OPERPROF: Starting RefinePlace at level 1, MEM:1222.2M
[08/07 17:47:21     72s] *** Starting refinePlace (0:01:13 mem=1222.2M) ***
[08/07 17:47:21     72s] Total net bbox length = 8.013e+06 (4.302e+06 3.711e+06) (ext = 1.289e+06)
[08/07 17:47:21     72s] Info: 103 insts are soft-fixed.
[08/07 17:47:21     72s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 17:47:21     72s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 17:47:21     72s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1222.2M
[08/07 17:47:21     72s] Starting refinePlace ...
[08/07 17:47:21     72s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 17:47:21     72s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1222.2MB
[08/07 17:47:21     72s] Statistics of distance of Instance movement in refine placement:
[08/07 17:47:21     72s]   maximum (X+Y) =         0.00 um
[08/07 17:47:21     72s]   mean    (X+Y) =         0.00 um
[08/07 17:47:21     72s] Summary Report:
[08/07 17:47:21     72s] Instances move: 0 (out of 35934 movable)
[08/07 17:47:21     72s] Instances flipped: 0
[08/07 17:47:21     72s] Mean displacement: 0.00 um
[08/07 17:47:21     72s] Max displacement: 0.00 um 
[08/07 17:47:21     72s] Total instances moved : 0
[08/07 17:47:21     72s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.020, MEM:1222.2M
[08/07 17:47:21     72s] Total net bbox length = 8.013e+06 (4.302e+06 3.711e+06) (ext = 1.289e+06)
[08/07 17:47:21     72s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1222.2MB
[08/07 17:47:21     72s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1222.2MB) @(0:01:13 - 0:01:13).
[08/07 17:47:21     72s] *** Finished refinePlace (0:01:13 mem=1222.2M) ***
[08/07 17:47:21     72s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.83496.3
[08/07 17:47:21     72s] OPERPROF: Finished RefinePlace at level 1, CPU:0.110, REAL:0.115, MEM:1222.2M
[08/07 17:47:21     72s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1222.2M
[08/07 17:47:21     72s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.080, REAL:0.080, MEM:1222.2M
[08/07 17:47:21     72s]   Moved 0, flipped 0 and cell swapped 0 of 1126 clock instance(s) during refinement.
[08/07 17:47:21     72s]   The largest move was 0 microns for .
[08/07 17:47:21     72s]   Moved 0 and flipped 0 of 103 clock instances (excluding sinks) during refinement
[08/07 17:47:21     72s]   The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[08/07 17:47:21     72s]   Moved 0 and flipped 0 of 1023 clock sinks during refinement.
[08/07 17:47:21     72s]   The largest move for clock sinks was 0 microns. The inst with this movement was 
[08/07 17:47:21     72s]   Revert refine place priority changes on 0 cells.
[08/07 17:47:21     72s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.3 real=0:00:00.3)
[08/07 17:47:21     72s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:47:21     72s] UM:*                                      Leaving CCOpt scope - ClockRefiner
[08/07 17:47:21     72s]   Stage::Updating netlist done. (took cpu=0:00:00.4 real=0:00:00.4)
[08/07 17:47:21     72s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:47:21     72s] UM:*                                      Stage::Updating netlist
[08/07 17:47:21     72s]   CCOpt::Phase::Implementation done. (took cpu=0:00:05.6 real=0:00:05.6)
[08/07 17:47:22     72s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:47:22     72s] UM:*                                      CCOpt::Phase::Implementation
[08/07 17:47:22     72s]   CCOpt::Phase::eGRPC...
[08/07 17:47:22     72s]   eGR Post Conditioning loop iteration 0...
[08/07 17:47:22     72s]     Clock implementation routing...
[08/07 17:47:22     72s]       Leaving CCOpt scope - Routing Tools...
[08/07 17:47:22     72s] Net route status summary:
[08/07 17:47:22     72s]   Clock:       104 (unrouted=104, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[08/07 17:47:22     72s]   Non-clock: 36602 (unrouted=81, trialRouted=36521, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=6, (crossesIlmBoundary AND tooFewTerms=0)])
[08/07 17:47:22     72s]       Routing using eGR only...
[08/07 17:47:22     72s]         Early Global Route - eGR->NR step...
[08/07 17:47:22     72s] (ccopt eGR): There are 104 nets for routing of which 104 have one or more fixed wires.
[08/07 17:47:22     72s] (ccopt eGR): Start to route 104 all nets
[08/07 17:47:22     72s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1222.22 MB )
[08/07 17:47:22     72s] (I)       Started Loading and Dumping File ( Curr Mem: 1222.22 MB )
[08/07 17:47:22     72s] (I)       Reading DB...
[08/07 17:47:22     72s] (I)       Read data from FE... (mem=1222.2M)
[08/07 17:47:22     72s] (I)       Read nodes and places... (mem=1222.2M)
[08/07 17:47:22     72s] (I)       Done Read nodes and places (cpu=0.040s, mem=1222.2M)
[08/07 17:47:22     72s] (I)       Read nets... (mem=1222.2M)
[08/07 17:47:22     73s] (I)       Done Read nets (cpu=0.110s, mem=1222.2M)
[08/07 17:47:22     73s] (I)       Done Read data from FE (cpu=0.150s, mem=1222.2M)
[08/07 17:47:22     73s] (I)       before initializing RouteDB syMemory usage = 1222.2 MB
[08/07 17:47:22     73s] (I)       Clean congestion better: true
[08/07 17:47:22     73s] (I)       Estimate vias on DPT layer: true
[08/07 17:47:22     73s] (I)       Clean congestion LA rounds: 5
[08/07 17:47:22     73s] (I)       Layer constraints as soft constraints: true
[08/07 17:47:22     73s] (I)       Soft top layer         : true
[08/07 17:47:22     73s] (I)       Skip the nets whose the layer will be relaxed in phase 1f: true
[08/07 17:47:22     73s] (I)       Better NDR handling    : true
[08/07 17:47:22     73s] (I)       Routing cost fix for NDR handling: true
[08/07 17:47:22     73s] (I)       Update initial WL after Phase 1a: true
[08/07 17:47:22     73s] (I)       Block tracks for preroutes: true
[08/07 17:47:22     73s] (I)       Assign IRoute by net group key: true
[08/07 17:47:22     73s] (I)       Block unroutable channels: true
[08/07 17:47:22     73s] (I)       Block unroutable channel fix: true
[08/07 17:47:22     73s] (I)       Block unroutable channels 3D: true
[08/07 17:47:22     73s] (I)       Check blockage within NDR space in TA: true
[08/07 17:47:22     73s] (I)       Handle EOL spacing     : true
[08/07 17:47:22     73s] (I)       Honor MSV route constraint: false
[08/07 17:47:22     73s] (I)       Maximum routing layer  : 3
[08/07 17:47:22     73s] (I)       Minimum routing layer  : 2
[08/07 17:47:22     73s] (I)       Supply scale factor H  : 1.00
[08/07 17:47:22     73s] (I)       Supply scale factor V  : 1.00
[08/07 17:47:22     73s] (I)       Tracks used by clock wire: 0
[08/07 17:47:22     73s] (I)       Reverse direction      : 
[08/07 17:47:22     73s] (I)       Honor partition pin guides: true
[08/07 17:47:22     73s] (I)       Route selected nets only: true
[08/07 17:47:22     73s] (I)       Route secondary PG pins: false
[08/07 17:47:22     73s] (I)       Second PG max fanout   : 2147483647
[08/07 17:47:22     73s] (I)       Refine MST             : true
[08/07 17:47:22     73s] (I)       Honor PRL              : true
[08/07 17:47:22     73s] (I)       Strong congestion aware: true
[08/07 17:47:22     73s] (I)       Improved initial location for IRoutes: true
[08/07 17:47:22     73s] (I)       Multi panel TA         : true
[08/07 17:47:22     73s] (I)       Penalize wire overlap  : true
[08/07 17:47:22     73s] (I)       Expand small instance blockage: true
[08/07 17:47:22     73s] (I)       Reduce via in TA       : true
[08/07 17:47:22     73s] (I)       SS-aware routing       : true
[08/07 17:47:22     73s] (I)       Improve tree edge sharing: true
[08/07 17:47:22     73s] (I)       Improve 2D via estimation: true
[08/07 17:47:22     73s] (I)       Refine Steiner tree    : true
[08/07 17:47:22     73s] (I)       Build spine tree       : true
[08/07 17:47:22     73s] (I)       Model pass through capacity: true
[08/07 17:47:22     73s] (I)       Extend blockages by a half GCell: true
[08/07 17:47:22     73s] (I)       Partial layer blockage modeling: true
[08/07 17:47:22     73s] (I)       Consider pin shapes    : true
[08/07 17:47:22     73s] (I)       Consider pin shapes for all nodes: true
[08/07 17:47:22     73s] (I)       Consider NR APA        : true
[08/07 17:47:22     73s] (I)       Consider IO pin shape  : true
[08/07 17:47:22     73s] (I)       Fix pin connection bug : true
[08/07 17:47:22     73s] (I)       Consider layer RC for local wires: true
[08/07 17:47:22     73s] (I)       LA-aware pin escape length: 2
[08/07 17:47:22     73s] (I)       Split for must join    : true
[08/07 17:47:22     73s] (I)       Route guide main branches file: /tmp/innovus_temp_83496_rivendell.ecen.okstate.edu_rjridle_IqGb6a/.rgfHFxKkl.trunk.1
[08/07 17:47:22     73s] (I)       Route guide min downstream WL type: SUBTREE
[08/07 17:47:22     73s] (I)       Routing effort level   : 10000
[08/07 17:47:22     73s] (I)       Special modeling for N7: 0
[08/07 17:47:22     73s] (I)       Special modeling for N6: 0
[08/07 17:47:22     73s] (I)       N3 special modeling    : 0
[08/07 17:47:22     73s] (I)       Special modeling for N5 v6: 0
[08/07 17:47:22     73s] (I)       Special settings for S3: 0
[08/07 17:47:22     73s] (I)       Special settings for S4: 0
[08/07 17:47:22     73s] (I)       Special settings for S5 v2: 0
[08/07 17:47:22     73s] (I)       Special settings for S7: 0
[08/07 17:47:22     73s] (I)       Special settings for S8: 0
[08/07 17:47:22     73s] (I)       Prefer layer length threshold: 8
[08/07 17:47:22     73s] (I)       Overflow penalty cost  : 10
[08/07 17:47:22     73s] (I)       A-star cost            : 0.30
[08/07 17:47:22     73s] (I)       Misalignment cost      : 10.00
[08/07 17:47:22     73s] (I)       Threshold for short IRoute: 6
[08/07 17:47:22     73s] (I)       Via cost during post routing: 1.00
[08/07 17:47:22     73s] (I)       source-to-sink ratio   : 0.30
[08/07 17:47:22     73s] (I)       Scenic ratio bound     : 3.00
[08/07 17:47:22     73s] (I)       Segment layer relax scenic ratio: 1.25
[08/07 17:47:22     73s] (I)       Source-sink aware LA ratio: 0.50
[08/07 17:47:22     73s] (I)       PG-aware similar topology routing: true
[08/07 17:47:22     73s] (I)       Maze routing via cost fix: true
[08/07 17:47:22     73s] (I)       Apply PRL on PG terms  : true
[08/07 17:47:22     73s] (I)       Apply PRL on obs objects: true
[08/07 17:47:22     73s] (I)       Handle range-type spacing rules: true
[08/07 17:47:22     73s] (I)       Apply function for special wires: true
[08/07 17:47:22     73s] (I)       Layer by layer blockage reading: true
[08/07 17:47:22     73s] (I)       Offset calculation fix : true
[08/07 17:47:22     73s] (I)       Parallel spacing query fix: true
[08/07 17:47:22     73s] (I)       Force source to root IR: true
[08/07 17:47:22     73s] (I)       Layer Weights          : L2:4 L3:2.5
[08/07 17:47:22     73s] (I)       Route stripe layer range: 
[08/07 17:47:22     73s] (I)       Honor partition fences : 
[08/07 17:47:22     73s] (I)       Honor partition pin    : 
[08/07 17:47:22     73s] (I)       Honor partition fences with feedthrough: 
[08/07 17:47:22     73s] (I)       Do not relax to DPT layer: true
[08/07 17:47:22     73s] (I)       Pass through capacity modeling: true
[08/07 17:47:22     73s] (I)       Counted 1006 PG shapes. We will not process PG shapes layer by layer.
[08/07 17:47:22     73s] (I)       Use row-based GCell size
[08/07 17:47:22     73s] (I)       Use row-based GCell align
[08/07 17:47:22     73s] (I)       GCell unit size   : 30000
[08/07 17:47:22     73s] (I)       GCell multiplier  : 1
[08/07 17:47:22     73s] (I)       GCell row height  : 30000
[08/07 17:47:22     73s] (I)       Actual row height : 30000
[08/07 17:47:22     73s] (I)       GCell align ref   : 40800 42000
[08/07 17:47:22     73s] [NR-eGR] Track table information for default rule: 
[08/07 17:47:22     73s] [NR-eGR] metal1 has no routable track
[08/07 17:47:22     73s] [NR-eGR] metal2 has single uniform track structure
[08/07 17:47:22     73s] [NR-eGR] metal3 has single uniform track structure
[08/07 17:47:22     73s] (I)       ===========================================================================
[08/07 17:47:22     73s] (I)       == Report All Rule Vias ==
[08/07 17:47:22     73s] (I)       ===========================================================================
[08/07 17:47:22     73s] (I)        Via Rule : (Default)
[08/07 17:47:22     73s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/07 17:47:22     73s] (I)       ---------------------------------------------------------------------------
[08/07 17:47:22     73s] (I)        1    1 : M2_M1                       1 : M2_M1                    
[08/07 17:47:22     73s] (I)        2    2 : M3_M2                       2 : M3_M2                    
[08/07 17:47:22     73s] (I)        3    0 : ---                         0 : ---                      
[08/07 17:47:22     73s] (I)       ===========================================================================
[08/07 17:47:22     73s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1222.22 MB )
[08/07 17:47:22     73s] [NR-eGR] Read 408 PG shapes
[08/07 17:47:22     73s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1222.22 MB )
[08/07 17:47:22     73s] [NR-eGR] #Routing Blockages  : 0
[08/07 17:47:22     73s] [NR-eGR] #Instance Blockages : 2715
[08/07 17:47:22     73s] [NR-eGR] #PG Blockages       : 408
[08/07 17:47:22     73s] [NR-eGR] #Bump Blockages     : 0
[08/07 17:47:22     73s] [NR-eGR] #Boundary Blockages : 0
[08/07 17:47:22     73s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[08/07 17:47:22     73s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/07 17:47:22     73s] (I)       readDataFromPlaceDB
[08/07 17:47:22     73s] (I)       Read net information..
[08/07 17:47:22     73s] [NR-eGR] Read numTotalNets=36625  numIgnoredNets=36521
[08/07 17:47:22     73s] (I)       Read testcase time = 0.000 seconds
[08/07 17:47:22     73s] 
[08/07 17:47:22     73s] [NR-eGR] Connected 0 must-join pins/ports
[08/07 17:47:22     73s] (I)       early_global_route_priority property id does not exist.
[08/07 17:47:22     73s] (I)       Start initializing grid graph
[08/07 17:47:22     73s] (I)       End initializing grid graph
[08/07 17:47:22     73s] (I)       Model blockages into capacity
[08/07 17:47:22     73s] (I)       Read Num Blocks=22330  Num Prerouted Wires=0  Num CS=0
[08/07 17:47:22     73s] (I)       Started Modeling ( Curr Mem: 1222.22 MB )
[08/07 17:47:22     73s] (I)       Started Modeling Layer 1 ( Curr Mem: 1222.22 MB )
[08/07 17:47:22     73s] (I)       Started Modeling Layer 2 ( Curr Mem: 1222.22 MB )
[08/07 17:47:22     73s] (I)       Layer 1 (V) : #blockages 22330 : #preroutes 0
[08/07 17:47:22     73s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1222.22 MB )
[08/07 17:47:22     73s] (I)       Started Modeling Layer 3 ( Curr Mem: 1222.22 MB )
[08/07 17:47:22     73s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 0
[08/07 17:47:22     73s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1222.22 MB )
[08/07 17:47:22     73s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1222.22 MB )
[08/07 17:47:22     73s] (I)       -- layer congestion ratio --
[08/07 17:47:22     73s] (I)       Layer 1 : 0.100000
[08/07 17:47:22     73s] (I)       Layer 2 : 0.700000
[08/07 17:47:22     73s] (I)       Layer 3 : 0.700000
[08/07 17:47:22     73s] (I)       ----------------------------
[08/07 17:47:22     73s] (I)       Moved 0 terms for better access 
[08/07 17:47:22     73s] (I)       Number of ignored nets = 0
[08/07 17:47:22     73s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/07 17:47:22     73s] (I)       Number of clock nets = 104.  Ignored: No
[08/07 17:47:22     73s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/07 17:47:22     73s] (I)       Number of special nets = 0.  Ignored: Yes
[08/07 17:47:22     73s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/07 17:47:22     73s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[08/07 17:47:22     73s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/07 17:47:22     73s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/07 17:47:22     73s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/07 17:47:22     73s] [NR-eGR] There are 104 clock nets ( 0 with NDR ).
[08/07 17:47:22     73s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1222.2 MB
[08/07 17:47:22     73s] (I)       Ndr track 0 does not exist
[08/07 17:47:22     73s] (I)       Layer1  viaCost=200.00
[08/07 17:47:22     73s] (I)       Layer2  viaCost=100.00
[08/07 17:47:22     73s] (I)       ---------------------Grid Graph Info--------------------
[08/07 17:47:22     73s] (I)       Routing area        : (0, 0) - (6000000, 6000000)
[08/07 17:47:22     73s] (I)       Core area           : (40800, 42000) - (5959200, 5958000)
[08/07 17:47:22     73s] (I)       Site width          :  2400  (dbu)
[08/07 17:47:22     73s] (I)       Row height          : 30000  (dbu)
[08/07 17:47:22     73s] (I)       GCell row height    : 30000  (dbu)
[08/07 17:47:22     73s] (I)       GCell width         : 30000  (dbu)
[08/07 17:47:22     73s] (I)       GCell height        : 30000  (dbu)
[08/07 17:47:22     73s] (I)       Grid                :   200   200     3
[08/07 17:47:22     73s] (I)       Layer numbers       :     1     2     3
[08/07 17:47:22     73s] (I)       Vertical capacity   :     0 30000     0
[08/07 17:47:22     73s] (I)       Horizontal capacity :     0     0 30000
[08/07 17:47:22     73s] (I)       Default wire width  :   900   900  1500
[08/07 17:47:22     73s] (I)       Default wire space  :   900   900   900
[08/07 17:47:22     73s] (I)       Default wire pitch  :  1800  1800  2400
[08/07 17:47:22     73s] (I)       Default pitch size  :  1800  2400  3000
[08/07 17:47:22     73s] (I)       First track coord   :     0  1200  1500
[08/07 17:47:22     73s] (I)       Num tracks per GCell: 16.67 12.50 10.00
[08/07 17:47:22     73s] (I)       Total num of tracks :     0  2500  2000
[08/07 17:47:22     73s] (I)       Num of masks        :     1     1     1
[08/07 17:47:22     73s] (I)       Num of trim masks   :     0     0     0
[08/07 17:47:22     73s] (I)       --------------------------------------------------------
[08/07 17:47:22     73s] 
[08/07 17:47:22     73s] [NR-eGR] ============ Routing rule table ============
[08/07 17:47:22     73s] [NR-eGR] Rule id: 0  Nets: 104 
[08/07 17:47:22     73s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/07 17:47:22     73s] (I)       Pitch:  L1=1800  L2=2400  L3=3000
[08/07 17:47:22     73s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1
[08/07 17:47:22     73s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[08/07 17:47:22     73s] [NR-eGR] ========================================
[08/07 17:47:22     73s] [NR-eGR] 
[08/07 17:47:22     73s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/07 17:47:22     73s] (I)       blocked tracks on layer2 : = 21196 / 500000 (4.24%)
[08/07 17:47:22     73s] (I)       blocked tracks on layer3 : = 0 / 400000 (0.00%)
[08/07 17:47:22     73s] (I)       After initializing earlyGlobalRoute syMemory usage = 1222.2 MB
[08/07 17:47:22     73s] (I)       Finished Loading and Dumping File ( CPU: 0.20 sec, Real: 0.20 sec, Curr Mem: 1222.22 MB )
[08/07 17:47:22     73s] (I)       Started Global Routing ( Curr Mem: 1222.22 MB )
[08/07 17:47:22     73s] (I)       ============= Initialization =============
[08/07 17:47:22     73s] (I)       totalPins=1229  totalGlobalPin=1193 (97.07%)
[08/07 17:47:22     73s] (I)       Started Build MST ( Curr Mem: 1222.22 MB )
[08/07 17:47:22     73s] (I)       Generate topology with single threads
[08/07 17:47:22     73s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1222.22 MB )
[08/07 17:47:22     73s] (I)       total 2D Cap : 886332 = (400000 H, 486332 V)
[08/07 17:47:22     73s] [NR-eGR] Layer group 1: route 104 net(s) in layer range [2, 3]
[08/07 17:47:22     73s] (I)       ============  Phase 1a Route ============
[08/07 17:47:22     73s] (I)       Started Phase 1a ( Curr Mem: 1222.22 MB )
[08/07 17:47:22     73s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1222.22 MB )
[08/07 17:47:22     73s] (I)       Usage: 2299 = (1184 H, 1115 V) = (0.30% H, 0.23% V) = (3.552e+04um H, 3.345e+04um V)
[08/07 17:47:22     73s] (I)       
[08/07 17:47:22     73s] (I)       ============  Phase 1b Route ============
[08/07 17:47:22     73s] (I)       Usage: 2299 = (1184 H, 1115 V) = (0.30% H, 0.23% V) = (3.552e+04um H, 3.345e+04um V)
[08/07 17:47:22     73s] (I)       
[08/07 17:47:22     73s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.897000e+04um
[08/07 17:47:22     73s] (I)       ============  Phase 1c Route ============
[08/07 17:47:22     73s] (I)       Usage: 2299 = (1184 H, 1115 V) = (0.30% H, 0.23% V) = (3.552e+04um H, 3.345e+04um V)
[08/07 17:47:22     73s] (I)       
[08/07 17:47:22     73s] (I)       ============  Phase 1d Route ============
[08/07 17:47:22     73s] (I)       Usage: 2299 = (1184 H, 1115 V) = (0.30% H, 0.23% V) = (3.552e+04um H, 3.345e+04um V)
[08/07 17:47:22     73s] (I)       
[08/07 17:47:22     73s] (I)       ============  Phase 1e Route ============
[08/07 17:47:22     73s] (I)       Started Phase 1e ( Curr Mem: 1222.22 MB )
[08/07 17:47:22     73s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1222.22 MB )
[08/07 17:47:22     73s] (I)       Usage: 2299 = (1184 H, 1115 V) = (0.30% H, 0.23% V) = (3.552e+04um H, 3.345e+04um V)
[08/07 17:47:22     73s] (I)       
[08/07 17:47:22     73s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.897000e+04um
[08/07 17:47:22     73s] [NR-eGR] 
[08/07 17:47:22     73s] (I)       ============  Phase 1f Route ============
[08/07 17:47:22     73s] (I)       Usage: 2299 = (1184 H, 1115 V) = (0.30% H, 0.23% V) = (3.552e+04um H, 3.345e+04um V)
[08/07 17:47:22     73s] (I)       
[08/07 17:47:22     73s] (I)       ============  Phase 1g Route ============
[08/07 17:47:22     73s] (I)       Started Post Routing ( Curr Mem: 1222.22 MB )
[08/07 17:47:22     73s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1222.22 MB )
[08/07 17:47:22     73s] (I)       Usage: 2297 = (1181 H, 1116 V) = (0.30% H, 0.23% V) = (3.543e+04um H, 3.348e+04um V)
[08/07 17:47:22     73s] (I)       
[08/07 17:47:22     73s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1222.22 MB )
[08/07 17:47:22     73s] (I)       Running layer assignment with 1 threads
[08/07 17:47:22     73s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1222.22 MB )
[08/07 17:47:22     73s] (I)       
[08/07 17:47:22     73s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/07 17:47:22     73s] [NR-eGR]                        OverCon            
[08/07 17:47:22     73s] [NR-eGR]                         #Gcell     %Gcell
[08/07 17:47:22     73s] [NR-eGR]       Layer                (0)    OverCon 
[08/07 17:47:22     73s] [NR-eGR] ----------------------------------------------
[08/07 17:47:22     73s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[08/07 17:47:22     73s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[08/07 17:47:22     73s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[08/07 17:47:22     73s] [NR-eGR] ----------------------------------------------
[08/07 17:47:22     73s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[08/07 17:47:22     73s] [NR-eGR] 
[08/07 17:47:22     73s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1222.22 MB )
[08/07 17:47:22     73s] (I)       total 2D Cap : 887782 = (400000 H, 487782 V)
[08/07 17:47:22     73s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[08/07 17:47:22     73s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[08/07 17:47:22     73s] (I)       ============= track Assignment ============
[08/07 17:47:22     73s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1222.22 MB )
[08/07 17:47:22     73s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1222.22 MB )
[08/07 17:47:22     73s] (I)       Started Greedy Track Assignment ( Curr Mem: 1222.22 MB )
[08/07 17:47:22     73s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[08/07 17:47:22     73s] (I)       Running track assignment with 1 threads
[08/07 17:47:22     73s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1222.22 MB )
[08/07 17:47:22     73s] (I)       Run Multi-thread track assignment
[08/07 17:47:22     73s] (I)       Finished Greedy Track Assignment ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1222.22 MB )
[08/07 17:47:22     73s] [NR-eGR] --------------------------------------------------------------------------
[08/07 17:47:22     73s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 101763
[08/07 17:47:22     73s] [NR-eGR] metal2  (2V) length: 3.611967e+06um, number of vias: 143314
[08/07 17:47:22     73s] [NR-eGR] metal3  (3H) length: 4.009654e+06um, number of vias: 0
[08/07 17:47:22     73s] [NR-eGR] Total length: 7.621621e+06um, number of vias: 245077
[08/07 17:47:22     73s] [NR-eGR] --------------------------------------------------------------------------
[08/07 17:47:22     73s] [NR-eGR] Total eGR-routed clock nets wire length: 7.090500e+04um 
[08/07 17:47:22     73s] [NR-eGR] --------------------------------------------------------------------------
[08/07 17:47:22     73s] [NR-eGR] Report for selected net(s) only.
[08/07 17:47:22     73s] [NR-eGR] metal1  (1H) length: 0.000000e+00um, number of vias: 1229
[08/07 17:47:22     73s] [NR-eGR] metal2  (2V) length: 3.416100e+04um, number of vias: 1710
[08/07 17:47:22     73s] [NR-eGR] metal3  (3H) length: 3.674400e+04um, number of vias: 0
[08/07 17:47:22     73s] [NR-eGR] Total length: 7.090500e+04um, number of vias: 2939
[08/07 17:47:22     73s] [NR-eGR] --------------------------------------------------------------------------
[08/07 17:47:22     73s] [NR-eGR] Total routed clock nets wire length: 7.090500e+04um, number of vias: 2939
[08/07 17:47:22     73s] [NR-eGR] --------------------------------------------------------------------------
[08/07 17:47:22     73s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.33 sec, Real: 0.33 sec, Curr Mem: 1222.22 MB )
[08/07 17:47:22     73s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_83496_rivendell.ecen.okstate.edu_rjridle_IqGb6a/.rgfHFxKkl
[08/07 17:47:22     73s]         Early Global Route - eGR->NR step done. (took cpu=0:00:00.4 real=0:00:00.4)
[08/07 17:47:22     73s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:47:22     73s] UM:*                                      Early Global Route - eGR->NR step
[08/07 17:47:22     73s] Set FIXED routing status on 104 net(s)
[08/07 17:47:22     73s]       Routing using eGR only done.
[08/07 17:47:22     73s] Net route status summary:
[08/07 17:47:22     73s]   Clock:       104 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=104, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[08/07 17:47:22     73s]   Non-clock: 36602 (unrouted=81, trialRouted=36521, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=6, (crossesIlmBoundary AND tooFewTerms=0)])
[08/07 17:47:22     73s] 
[08/07 17:47:22     73s] CCOPT: Done with clock implementation routing.
[08/07 17:47:22     73s] 
[08/07 17:47:22     73s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.5 real=0:00:00.5)
[08/07 17:47:22     73s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:47:22     73s] UM:*                                      Leaving CCOpt scope - Routing Tools
[08/07 17:47:22     73s]     Clock implementation routing done.
[08/07 17:47:22     73s]     Leaving CCOpt scope - extractRC...
[08/07 17:47:22     73s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[08/07 17:47:22     73s] Extraction called for design 'riscv' of instances=35934 and nets=36706 using extraction engine 'preRoute' .
[08/07 17:47:22     73s] PreRoute RC Extraction called for design riscv.
[08/07 17:47:22     73s] RC Extraction called in multi-corner(1) mode.
[08/07 17:47:22     73s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/07 17:47:22     73s] Type 'man IMPEXT-6197' for more detail.
[08/07 17:47:22     73s] RCMode: PreRoute
[08/07 17:47:22     73s]       RC Corner Indexes            0   
[08/07 17:47:22     73s] Capacitance Scaling Factor   : 1.00000 
[08/07 17:47:22     73s] Resistance Scaling Factor    : 1.00000 
[08/07 17:47:22     73s] Clock Cap. Scaling Factor    : 1.00000 
[08/07 17:47:22     73s] Clock Res. Scaling Factor    : 1.00000 
[08/07 17:47:22     73s] Shrink Factor                : 1.00000
[08/07 17:47:22     73s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/07 17:47:22     73s] LayerId::1 widthSet size::1
[08/07 17:47:22     73s] LayerId::2 widthSet size::1
[08/07 17:47:22     73s] LayerId::3 widthSet size::1
[08/07 17:47:22     73s] Updating RC grid for preRoute extraction ...
[08/07 17:47:22     73s] Initializing multi-corner resistance tables ...
[08/07 17:47:22     73s] Preroute length aware model : LLS: 2-1 ; HLS: 4-3 ; rDens: 0.456039 ; uaWl: 1.000000 ; uaWlH: 1.000000 ; aWlH: 0.000000 ; Pmax: 0.939400 ; wcR: 1.000000 ; newSi: 0.097500 ; pMod: 77 ; 
[08/07 17:47:22     73s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1222.223M)
[08/07 17:47:22     73s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[08/07 17:47:22     73s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
[08/07 17:47:22     73s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:47:22     73s] UM:*                                      Leaving CCOpt scope - extractRC
[08/07 17:47:22     73s] OPERPROF: Starting DPlace-Init at level 1, MEM:1222.2M
[08/07 17:47:22     73s] z: 2, totalTracks: 1
[08/07 17:47:22     73s] #spOpts: N=250 mergeVia=F 
[08/07 17:47:22     73s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1222.2M
[08/07 17:47:22     73s] OPERPROF:     Starting CMU at level 3, MEM:1222.2M
[08/07 17:47:22     73s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1222.2M
[08/07 17:47:22     73s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:1222.2M
[08/07 17:47:22     73s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1222.2MB).
[08/07 17:47:22     73s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.056, MEM:1222.2M
[08/07 17:47:22     73s]     Calling post conditioning for eGRPC...
[08/07 17:47:22     73s]       eGRPC...
[08/07 17:47:22     73s]         eGRPC active optimizations:
[08/07 17:47:22     73s]          - Move Down
[08/07 17:47:22     73s]          - Downsizing before DRV sizing
[08/07 17:47:22     73s]          - DRV fixing with cell sizing
[08/07 17:47:22     73s]          - Move to fanout
[08/07 17:47:22     73s]          - Cloning
[08/07 17:47:22     73s]         
[08/07 17:47:22     73s]         Currently running CTS, using active skew data
[08/07 17:47:22     73s]         Reset bufferability constraints...
[08/07 17:47:22     73s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[08/07 17:47:22     73s]         Clock tree timing engine global stage delay update for corner_tt:setup.late...
[08/07 17:47:22     73s] End AAE Lib Interpolated Model. (MEM=1222.22 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/07 17:47:22     73s]         Clock tree timing engine global stage delay update for corner_tt:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/07 17:47:22     73s]         Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/07 17:47:22     73s]         Clock DAG stats eGRPC initial state:
[08/07 17:47:22     73s]           cell counts      : b=103, i=0, icg=0, nicg=0, l=0, total=103
[08/07 17:47:22     73s]           cell areas       : b=29376.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=29376.000um^2
[08/07 17:47:22     73s]           cell capacitance : b=2.511pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.511pF
[08/07 17:47:22     73s]           sink capacitance : count=1023, total=51.010pF, avg=0.050pF, sd=0.001pF, min=0.016pF, max=0.050pF
[08/07 17:47:22     73s]           wire capacitance : top=0.000pF, trunk=4.551pF, leaf=9.505pF, total=14.056pF
[08/07 17:47:22     73s]           wire lengths     : top=0.000um, trunk=23046.601um, leaf=47845.200um, total=70891.801um
[08/07 17:47:22     73s]           hp wire lengths  : top=0.000um, trunk=14113.200um, leaf=32463.600um, total=46576.800um
[08/07 17:47:22     73s]         Clock DAG net violations eGRPC initial state:
[08/07 17:47:22     73s]           Remaining Transition : {count=1, worst=[0.009ns]} avg=0.009ns sd=0.000ns sum=0.009ns
[08/07 17:47:22     73s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[08/07 17:47:22     73s]           Trunk : target=0.537ns count=13 avg=0.346ns sd=0.159ns min=0.077ns max=0.534ns {5 <= 0.322ns, 4 <= 0.430ns, 1 <= 0.483ns, 1 <= 0.510ns, 2 <= 0.537ns}
[08/07 17:47:22     73s]           Leaf  : target=0.537ns count=91 avg=0.460ns sd=0.035ns min=0.358ns max=0.546ns {0 <= 0.322ns, 15 <= 0.430ns, 51 <= 0.483ns, 19 <= 0.510ns, 5 <= 0.537ns} {1 <= 0.564ns, 0 <= 0.591ns, 0 <= 0.644ns, 0 <= 0.805ns, 0 > 0.805ns}
[08/07 17:47:22     73s]         Clock DAG library cell distribution eGRPC initial state {count}:
[08/07 17:47:22     73s]            Bufs: BUFX4: 99 BUFX2: 4 
[08/07 17:47:22     73s]         Primary reporting skew groups eGRPC initial state:
[08/07 17:47:22     73s]           skew_group clk/setup_func_mode: insertion delay [min=1.106, max=1.383, avg=1.275, sd=0.083], skew [0.277 vs 0.278], 100% {1.106, 1.383} (wid=0.132 ws=0.116) (gid=1.343 gs=0.348)
[08/07 17:47:22     73s]               min path sink: rf_reg[28][13]/CLK
[08/07 17:47:22     73s]               max path sink: rf_reg[31][2]/CLK
[08/07 17:47:22     73s]         Skew group summary eGRPC initial state:
[08/07 17:47:22     73s]           skew_group clk/setup_func_mode: insertion delay [min=1.106, max=1.383, avg=1.275, sd=0.083], skew [0.277 vs 0.278], 100% {1.106, 1.383} (wid=0.132 ws=0.116) (gid=1.343 gs=0.348)
[08/07 17:47:22     73s]         Moving buffers...
[08/07 17:47:22     73s]         Violation analysis...
[08/07 17:47:22     73s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 17:47:23     73s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:47:23     73s] UM:*                                      Violation analysis
[08/07 17:47:23     73s]         Moving buffers down: ...20% ...40% ...60% ...80% ...100% 
[08/07 17:47:23     73s]         
[08/07 17:47:23     73s]           Nodes to move:         1
[08/07 17:47:23     73s]           Processed:             1
[08/07 17:47:23     73s]           Moved (slew improved): 0
[08/07 17:47:23     73s]           Moved (slew fixed):    1
[08/07 17:47:23     73s]           Not moved:             0
[08/07 17:47:23     73s]         Clock DAG stats eGRPC after moving buffers:
[08/07 17:47:23     73s]           cell counts      : b=103, i=0, icg=0, nicg=0, l=0, total=103
[08/07 17:47:23     73s]           cell areas       : b=29376.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=29376.000um^2
[08/07 17:47:23     73s]           cell capacitance : b=2.511pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.511pF
[08/07 17:47:23     73s]           sink capacitance : count=1023, total=51.010pF, avg=0.050pF, sd=0.001pF, min=0.016pF, max=0.050pF
[08/07 17:47:23     73s]           wire capacitance : top=0.000pF, trunk=4.601pF, leaf=9.459pF, total=14.060pF
[08/07 17:47:23     73s]           wire lengths     : top=0.000um, trunk=23282.701um, leaf=47609.100um, total=70891.801um
[08/07 17:47:23     73s]           hp wire lengths  : top=0.000um, trunk=14214.000um, leaf=32214.000um, total=46428.000um
[08/07 17:47:23     73s]         Clock DAG net violations eGRPC after moving buffers: none
[08/07 17:47:23     73s]         Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
[08/07 17:47:23     73s]           Trunk : target=0.537ns count=13 avg=0.349ns sd=0.158ns min=0.077ns max=0.534ns {4 <= 0.322ns, 5 <= 0.430ns, 1 <= 0.483ns, 1 <= 0.510ns, 2 <= 0.537ns}
[08/07 17:47:23     73s]           Leaf  : target=0.537ns count=91 avg=0.460ns sd=0.034ns min=0.358ns max=0.528ns {0 <= 0.322ns, 15 <= 0.430ns, 51 <= 0.483ns, 20 <= 0.510ns, 5 <= 0.537ns}
[08/07 17:47:23     73s]         Clock DAG library cell distribution eGRPC after moving buffers {count}:
[08/07 17:47:23     73s]            Bufs: BUFX4: 99 BUFX2: 4 
[08/07 17:47:23     73s]         Primary reporting skew groups eGRPC after moving buffers:
[08/07 17:47:23     73s]           skew_group clk/setup_func_mode: insertion delay [min=1.106, max=1.383, avg=1.276, sd=0.083], skew [0.277 vs 0.278], 100% {1.106, 1.383} (wid=0.132 ws=0.116) (gid=1.343 gs=0.348)
[08/07 17:47:23     73s]               min path sink: rf_reg[28][13]/CLK
[08/07 17:47:23     73s]               max path sink: rf_reg[31][2]/CLK
[08/07 17:47:23     73s]         Skew group summary eGRPC after moving buffers:
[08/07 17:47:23     73s]           skew_group clk/setup_func_mode: insertion delay [min=1.106, max=1.383, avg=1.276, sd=0.083], skew [0.277 vs 0.278], 100% {1.106, 1.383} (wid=0.132 ws=0.116) (gid=1.343 gs=0.348)
[08/07 17:47:23     73s]         Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/07 17:47:23     73s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:47:23     73s] UM:*                                      Moving buffers
[08/07 17:47:23     73s]         Initial Pass of Downsizing Clock Tree Cells...
[08/07 17:47:23     73s]         Artificially removing long paths...
[08/07 17:47:23     73s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/07 17:47:23     73s]         Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 17:47:23     73s]         Modifying slew-target multiplier from 1 to 0.9
[08/07 17:47:23     73s]         Downsizing prefiltering...
[08/07 17:47:23     73s]         Downsizing prefiltering done.
[08/07 17:47:23     73s]         Downsizing: ...20% ...40% ...60% ...80% ...**ERROR: (IMPCCOPT-2215):	The route/traversal graph for net 'clk' is not fully connected.
**WARN: (IMPCCOPT-2245):	Cannot perform post-route optimization on net driven by term 'clk'.
[08/07 17:47:23     73s] 100% 
[08/07 17:47:23     73s]         DoDownSizing Summary : numSized = 0, numUnchanged = 24, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 75, numSkippedDueToCloseToSkewTarget = 5
[08/07 17:47:23     73s]         CCOpt-eGRPC Downsizing: considered: 24, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 1, attempted: 23, unsuccessful: 0, sized: 0
[08/07 17:47:23     73s]         Reverting slew-target multiplier from 0.9 to 1
[08/07 17:47:23     73s]         Clock DAG stats eGRPC after downsizing:
[08/07 17:47:23     73s]           cell counts      : b=103, i=0, icg=0, nicg=0, l=0, total=103
[08/07 17:47:23     73s]           cell areas       : b=29376.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=29376.000um^2
[08/07 17:47:23     73s]           cell capacitance : b=2.511pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.511pF
[08/07 17:47:23     73s]           sink capacitance : count=1023, total=51.010pF, avg=0.050pF, sd=0.001pF, min=0.016pF, max=0.050pF
[08/07 17:47:23     73s]           wire capacitance : top=0.000pF, trunk=4.601pF, leaf=9.459pF, total=14.060pF
[08/07 17:47:23     73s]           wire lengths     : top=0.000um, trunk=23282.701um, leaf=47609.100um, total=70891.801um
[08/07 17:47:23     73s]           hp wire lengths  : top=0.000um, trunk=14214.000um, leaf=32214.000um, total=46428.000um
[08/07 17:47:23     73s]         Clock DAG net violations eGRPC after downsizing: none
[08/07 17:47:23     73s]         Clock DAG primary half-corner transition distribution eGRPC after downsizing:
[08/07 17:47:23     73s]           Trunk : target=0.537ns count=13 avg=0.349ns sd=0.158ns min=0.077ns max=0.534ns {4 <= 0.322ns, 5 <= 0.430ns, 1 <= 0.483ns, 1 <= 0.510ns, 2 <= 0.537ns}
[08/07 17:47:23     73s]           Leaf  : target=0.537ns count=91 avg=0.460ns sd=0.034ns min=0.358ns max=0.528ns {0 <= 0.322ns, 15 <= 0.430ns, 51 <= 0.483ns, 20 <= 0.510ns, 5 <= 0.537ns}
[08/07 17:47:23     73s]         Clock DAG library cell distribution eGRPC after downsizing {count}:
[08/07 17:47:23     73s]            Bufs: BUFX4: 99 BUFX2: 4 
[08/07 17:47:23     73s]         Primary reporting skew groups eGRPC after downsizing:
[08/07 17:47:23     73s]           skew_group clk/setup_func_mode: insertion delay [min=1.106, max=1.383, avg=1.276, sd=0.083], skew [0.277 vs 0.278], 100% {1.106, 1.383} (wid=0.132 ws=0.116) (gid=1.343 gs=0.348)
[08/07 17:47:23     73s]               min path sink: rf_reg[28][13]/CLK
[08/07 17:47:23     73s]               max path sink: rf_reg[31][2]/CLK
[08/07 17:47:23     73s]         Skew group summary eGRPC after downsizing:
[08/07 17:47:23     73s]           skew_group clk/setup_func_mode: insertion delay [min=1.106, max=1.383, avg=1.276, sd=0.083], skew [0.277 vs 0.278], 100% {1.106, 1.383} (wid=0.132 ws=0.116) (gid=1.343 gs=0.348)
[08/07 17:47:23     73s]         Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/07 17:47:23     74s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:47:23     74s] UM:*                                      Initial Pass of Downsizing Clock Tree Cells
[08/07 17:47:23     74s]         Fixing DRVs...
[08/07 17:47:23     74s]         Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[08/07 17:47:23     74s]         CCOpt-eGRPC: considered: 104, tested: 104, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[08/07 17:47:23     74s]         
[08/07 17:47:23     74s]         PRO Statistics: Fix DRVs (cell sizing):
[08/07 17:47:23     74s]         =======================================
[08/07 17:47:23     74s]         
[08/07 17:47:23     74s]         Cell changes by Net Type:
[08/07 17:47:23     74s]         
[08/07 17:47:23     74s]         -------------------------------------------------------------------------------------------------
[08/07 17:47:23     74s]         Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[08/07 17:47:23     74s]         -------------------------------------------------------------------------------------------------
[08/07 17:47:23     74s]         top                0            0           0            0                    0                0
[08/07 17:47:23     74s]         trunk              0            0           0            0                    0                0
[08/07 17:47:23     74s]         leaf               0            0           0            0                    0                0
[08/07 17:47:23     74s]         -------------------------------------------------------------------------------------------------
[08/07 17:47:23     74s]         Total              0            0           0            0                    0                0
[08/07 17:47:23     74s]         -------------------------------------------------------------------------------------------------
[08/07 17:47:23     74s]         
[08/07 17:47:23     74s]         Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[08/07 17:47:23     74s]         Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[08/07 17:47:23     74s]         
[08/07 17:47:23     74s]         Clock DAG stats eGRPC after DRV fixing:
[08/07 17:47:23     74s]           cell counts      : b=103, i=0, icg=0, nicg=0, l=0, total=103
[08/07 17:47:23     74s]           cell areas       : b=29376.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=29376.000um^2
[08/07 17:47:23     74s]           cell capacitance : b=2.511pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.511pF
[08/07 17:47:23     74s]           sink capacitance : count=1023, total=51.010pF, avg=0.050pF, sd=0.001pF, min=0.016pF, max=0.050pF
[08/07 17:47:23     74s]           wire capacitance : top=0.000pF, trunk=4.601pF, leaf=9.459pF, total=14.060pF
[08/07 17:47:23     74s]           wire lengths     : top=0.000um, trunk=23282.701um, leaf=47609.100um, total=70891.801um
[08/07 17:47:23     74s]           hp wire lengths  : top=0.000um, trunk=14214.000um, leaf=32214.000um, total=46428.000um
[08/07 17:47:23     74s]         Clock DAG net violations eGRPC after DRV fixing: none
[08/07 17:47:23     74s]         Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
[08/07 17:47:23     74s]           Trunk : target=0.537ns count=13 avg=0.349ns sd=0.158ns min=0.077ns max=0.534ns {4 <= 0.322ns, 5 <= 0.430ns, 1 <= 0.483ns, 1 <= 0.510ns, 2 <= 0.537ns}
[08/07 17:47:23     74s]           Leaf  : target=0.537ns count=91 avg=0.460ns sd=0.034ns min=0.358ns max=0.528ns {0 <= 0.322ns, 15 <= 0.430ns, 51 <= 0.483ns, 20 <= 0.510ns, 5 <= 0.537ns}
[08/07 17:47:23     74s]         Clock DAG library cell distribution eGRPC after DRV fixing {count}:
[08/07 17:47:23     74s]            Bufs: BUFX4: 99 BUFX2: 4 
[08/07 17:47:23     74s]         Primary reporting skew groups eGRPC after DRV fixing:
[08/07 17:47:23     74s]           skew_group clk/setup_func_mode: insertion delay [min=1.106, max=1.383, avg=1.276, sd=0.083], skew [0.277 vs 0.278], 100% {1.106, 1.383} (wid=0.132 ws=0.116) (gid=1.343 gs=0.348)
[08/07 17:47:23     74s]               min path sink: rf_reg[28][13]/CLK
[08/07 17:47:23     74s]               max path sink: rf_reg[31][2]/CLK
[08/07 17:47:23     74s]         Skew group summary eGRPC after DRV fixing:
[08/07 17:47:23     74s]           skew_group clk/setup_func_mode: insertion delay [min=1.106, max=1.383, avg=1.276, sd=0.083], skew [0.277 vs 0.278], 100% {1.106, 1.383} (wid=0.132 ws=0.116) (gid=1.343 gs=0.348)
[08/07 17:47:23     74s]         Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 17:47:23     74s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:47:23     74s] UM:*                                      Fixing DRVs
[08/07 17:47:23     74s]         
[08/07 17:47:23     74s]         Slew Diagnostics: After DRV fixing
[08/07 17:47:23     74s]         ==================================
[08/07 17:47:23     74s]         
[08/07 17:47:23     74s]         Global Causes:
[08/07 17:47:23     74s]         
[08/07 17:47:23     74s]         -------------------------------------
[08/07 17:47:23     74s]         Cause
[08/07 17:47:23     74s]         -------------------------------------
[08/07 17:47:23     74s]         DRV fixing with buffering is disabled
[08/07 17:47:23     74s]         -------------------------------------
[08/07 17:47:23     74s]         
[08/07 17:47:23     74s]         Top 5 overslews:
[08/07 17:47:23     74s]         
[08/07 17:47:23     74s]         ---------------------------------
[08/07 17:47:23     74s]         Overslew    Causes    Driving Pin
[08/07 17:47:23     74s]         ---------------------------------
[08/07 17:47:23     74s]           (empty table)
[08/07 17:47:23     74s]         ---------------------------------
[08/07 17:47:23     74s]         
[08/07 17:47:23     74s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[08/07 17:47:23     74s]         
[08/07 17:47:23     74s]         -------------------
[08/07 17:47:23     74s]         Cause    Occurences
[08/07 17:47:23     74s]         -------------------
[08/07 17:47:23     74s]           (empty table)
[08/07 17:47:23     74s]         -------------------
[08/07 17:47:23     74s]         
[08/07 17:47:23     74s]         Violation diagnostics counts from the 0 nodes that have violations:
[08/07 17:47:23     74s]         
[08/07 17:47:23     74s]         -------------------
[08/07 17:47:23     74s]         Cause    Occurences
[08/07 17:47:23     74s]         -------------------
[08/07 17:47:23     74s]           (empty table)
[08/07 17:47:23     74s]         -------------------
[08/07 17:47:23     74s]         
[08/07 17:47:23     74s]         Reconnecting optimized routes...
[08/07 17:47:23     74s]         Reset timing graph...
[08/07 17:47:23     74s] Ignoring AAE DB Resetting ...
[08/07 17:47:23     74s]         Reset timing graph done.
[08/07 17:47:23     74s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 17:47:23     74s]         Violation analysis...
[08/07 17:47:23     74s] End AAE Lib Interpolated Model. (MEM=1222.22 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/07 17:47:23     74s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 17:47:23     74s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:47:23     74s] UM:*                                      Violation analysis
[08/07 17:47:23     74s]         Clock instances to consider for cloning: 0
[08/07 17:47:23     74s]         Reset timing graph...
[08/07 17:47:23     74s] Ignoring AAE DB Resetting ...
[08/07 17:47:23     74s]         Reset timing graph done.
[08/07 17:47:23     74s]         Set dirty flag on 30 insts, 60 nets
[08/07 17:47:23     74s]         Clock DAG stats before routing clock trees:
[08/07 17:47:23     74s]           cell counts      : b=103, i=0, icg=0, nicg=0, l=0, total=103
[08/07 17:47:23     74s]           cell areas       : b=29376.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=29376.000um^2
[08/07 17:47:23     74s]           cell capacitance : b=2.511pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.511pF
[08/07 17:47:23     74s]           sink capacitance : count=1023, total=51.010pF, avg=0.050pF, sd=0.001pF, min=0.016pF, max=0.050pF
[08/07 17:47:23     74s]           wire capacitance : top=0.000pF, trunk=4.601pF, leaf=9.459pF, total=14.060pF
[08/07 17:47:23     74s]           wire lengths     : top=0.000um, trunk=23299.201um, leaf=47613.000um, total=70912.201um
[08/07 17:47:23     74s]           hp wire lengths  : top=0.000um, trunk=14214.000um, leaf=32214.000um, total=46428.000um
[08/07 17:47:23     74s]         Clock DAG net violations before routing clock trees: none
[08/07 17:47:23     74s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[08/07 17:47:23     74s]           Trunk : target=0.537ns count=13 avg=0.349ns sd=0.158ns min=0.077ns max=0.534ns {4 <= 0.322ns, 5 <= 0.430ns, 1 <= 0.483ns, 1 <= 0.510ns, 2 <= 0.537ns}
[08/07 17:47:23     74s]           Leaf  : target=0.537ns count=91 avg=0.460ns sd=0.034ns min=0.358ns max=0.528ns {0 <= 0.322ns, 15 <= 0.430ns, 51 <= 0.483ns, 20 <= 0.510ns, 5 <= 0.537ns}
[08/07 17:47:23     74s]         Clock DAG library cell distribution before routing clock trees {count}:
[08/07 17:47:23     74s]            Bufs: BUFX4: 99 BUFX2: 4 
[08/07 17:47:23     74s]         Primary reporting skew groups before routing clock trees:
[08/07 17:47:23     74s]           skew_group clk/setup_func_mode: insertion delay [min=1.106, max=1.383, avg=1.276, sd=0.083], skew [0.277 vs 0.278], 100% {1.106, 1.383} (wid=0.132 ws=0.116) (gid=1.343 gs=0.348)
[08/07 17:47:23     74s]               min path sink: rf_reg[28][13]/CLK
[08/07 17:47:23     74s]               max path sink: rf_reg[31][2]/CLK
[08/07 17:47:23     74s]         Skew group summary before routing clock trees:
[08/07 17:47:23     74s]           skew_group clk/setup_func_mode: insertion delay [min=1.106, max=1.383, avg=1.276, sd=0.083], skew [0.277 vs 0.278], 100% {1.106, 1.383} (wid=0.132 ws=0.116) (gid=1.343 gs=0.348)
[08/07 17:47:23     74s]       eGRPC done.
[08/07 17:47:23     74s]     Calling post conditioning for eGRPC done.
[08/07 17:47:23     74s]   eGR Post Conditioning loop iteration 0 done.
[08/07 17:47:23     74s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[08/07 17:47:23     74s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1222.2M
[08/07 17:47:23     74s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.080, REAL:0.078, MEM:1222.2M
[08/07 17:47:23     74s]   Leaving CCOpt scope - ClockRefiner...
[08/07 17:47:23     74s]   Assigned high priority to 0 cells.
[08/07 17:47:23     74s]   Performing Single Pass Refine Place.
[08/07 17:47:23     74s]   Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : FGC enabled, Datapath : FGC enabled
[08/07 17:47:23     74s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1222.2M
[08/07 17:47:23     74s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1222.2M
[08/07 17:47:23     74s] z: 2, totalTracks: 1
[08/07 17:47:23     74s] #spOpts: N=250 mergeVia=F 
[08/07 17:47:23     74s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1222.2M
[08/07 17:47:23     74s] Info: 103 insts are soft-fixed.
[08/07 17:47:23     74s] OPERPROF:       Starting CMU at level 4, MEM:1222.2M
[08/07 17:47:23     74s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1222.2M
[08/07 17:47:23     74s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.019, MEM:1222.2M
[08/07 17:47:23     74s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1222.2MB).
[08/07 17:47:23     74s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.059, MEM:1222.2M
[08/07 17:47:23     74s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.059, MEM:1222.2M
[08/07 17:47:23     74s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.83496.4
[08/07 17:47:23     74s] OPERPROF: Starting RefinePlace at level 1, MEM:1222.2M
[08/07 17:47:23     74s] *** Starting refinePlace (0:01:14 mem=1222.2M) ***
[08/07 17:47:23     74s] Total net bbox length = 8.013e+06 (4.302e+06 3.711e+06) (ext = 1.289e+06)
[08/07 17:47:23     74s] Info: 103 insts are soft-fixed.
[08/07 17:47:23     74s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 17:47:23     74s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 17:47:23     74s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1222.2M
[08/07 17:47:23     74s] Starting refinePlace ...
[08/07 17:47:23     74s]   Spread Effort: high, standalone mode, useDDP on.
[08/07 17:47:23     74s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1222.2MB) @(0:01:14 - 0:01:15).
[08/07 17:47:23     74s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 17:47:23     74s] wireLenOptFixPriorityInst 1023 inst fixed
[08/07 17:47:23     74s] 
[08/07 17:47:23     74s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[08/07 17:47:24     75s] Move report: legalization moves 24 insts, mean move: 5.30 um, max move: 9.60 um
[08/07 17:47:24     75s] 	Max move on inst (FE_OCPC5735_n24438): (4682.40, 5562.00) --> (4672.80, 5562.00)
[08/07 17:47:24     75s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:01.0, mem=1222.2MB) @(0:01:15 - 0:01:15).
[08/07 17:47:24     75s] Move report: Detail placement moves 24 insts, mean move: 5.30 um, max move: 9.60 um
[08/07 17:47:24     75s] 	Max move on inst (FE_OCPC5735_n24438): (4682.40, 5562.00) --> (4672.80, 5562.00)
[08/07 17:47:24     75s] 	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1222.2MB
[08/07 17:47:24     75s] Statistics of distance of Instance movement in refine placement:
[08/07 17:47:24     75s]   maximum (X+Y) =         9.60 um
[08/07 17:47:24     75s]   inst (FE_OCPC5735_n24438) with max move: (4682.4, 5562) -> (4672.8, 5562)
[08/07 17:47:24     75s]   mean    (X+Y) =         5.30 um
[08/07 17:47:24     75s] Summary Report:
[08/07 17:47:24     75s] Instances move: 24 (out of 35934 movable)
[08/07 17:47:24     75s] Instances flipped: 0
[08/07 17:47:24     75s] Mean displacement: 5.30 um
[08/07 17:47:24     75s] Max displacement: 9.60 um (Instance: FE_OCPC5735_n24438) (4682.4, 5562) -> (4672.8, 5562)
[08/07 17:47:24     75s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVX4
[08/07 17:47:24     75s] 	Violation at original loc: Placement Blockage Violation
[08/07 17:47:24     75s] Total instances moved : 24
[08/07 17:47:24     75s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.740, REAL:0.737, MEM:1222.2M
[08/07 17:47:24     75s] Total net bbox length = 8.013e+06 (4.302e+06 3.711e+06) (ext = 1.289e+06)
[08/07 17:47:24     75s] Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1222.2MB
[08/07 17:47:24     75s] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:01.0, mem=1222.2MB) @(0:01:14 - 0:01:15).
[08/07 17:47:24     75s] *** Finished refinePlace (0:01:15 mem=1222.2M) ***
[08/07 17:47:24     75s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.83496.4
[08/07 17:47:24     75s] OPERPROF: Finished RefinePlace at level 1, CPU:0.830, REAL:0.823, MEM:1222.2M
[08/07 17:47:24     75s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1222.2M
[08/07 17:47:24     75s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.050, REAL:0.053, MEM:1222.2M
[08/07 17:47:24     75s]   Moved 0, flipped 0 and cell swapped 0 of 1126 clock instance(s) during refinement.
[08/07 17:47:24     75s]   The largest move was 0 microns for .
[08/07 17:47:24     75s]   Moved 0 and flipped 0 of 103 clock instances (excluding sinks) during refinement
[08/07 17:47:24     75s]   The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[08/07 17:47:24     75s]   Moved 0 and flipped 0 of 1023 clock sinks during refinement.
[08/07 17:47:24     75s]   The largest move for clock sinks was 0 microns. The inst with this movement was 
[08/07 17:47:24     75s]   Revert refine place priority changes on 0 cells.
[08/07 17:47:24     75s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.9 real=0:00:00.9)
[08/07 17:47:24     75s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:47:24     75s] UM:*                                      Leaving CCOpt scope - ClockRefiner
[08/07 17:47:24     75s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:02.5 real=0:00:02.5)
[08/07 17:47:24     75s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:47:24     75s] UM:*                                      CCOpt::Phase::eGRPC
[08/07 17:47:24     75s]   CCOpt::Phase::Routing...
[08/07 17:47:24     75s]   Clock implementation routing...
[08/07 17:47:24     75s]     Leaving CCOpt scope - Routing Tools...
[08/07 17:47:24     75s] Net route status summary:
[08/07 17:47:24     75s]   Clock:       104 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=104, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[08/07 17:47:24     75s]   Non-clock: 36602 (unrouted=81, trialRouted=36521, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=6, (crossesIlmBoundary AND tooFewTerms=0)])
[08/07 17:47:24     75s]     Routing using eGR in eGR->NR Step...
[08/07 17:47:24     75s]       Early Global Route - eGR->NR step...
[08/07 17:47:24     75s] (ccopt eGR): There are 104 nets for routing of which 104 have one or more fixed wires.
[08/07 17:47:24     75s] (ccopt eGR): Start to route 104 all nets
[08/07 17:47:24     75s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1222.22 MB )
[08/07 17:47:24     75s] (I)       Started Loading and Dumping File ( Curr Mem: 1222.22 MB )
[08/07 17:47:24     75s] (I)       Reading DB...
[08/07 17:47:24     75s] (I)       Read data from FE... (mem=1222.2M)
[08/07 17:47:24     75s] (I)       Read nodes and places... (mem=1222.2M)
[08/07 17:47:24     75s] (I)       Done Read nodes and places (cpu=0.030s, mem=1222.2M)
[08/07 17:47:24     75s] (I)       Read nets... (mem=1222.2M)
[08/07 17:47:24     75s] (I)       Done Read nets (cpu=0.080s, mem=1222.2M)
[08/07 17:47:24     75s] (I)       Done Read data from FE (cpu=0.110s, mem=1222.2M)
[08/07 17:47:24     75s] (I)       before initializing RouteDB syMemory usage = 1222.2 MB
[08/07 17:47:24     75s] (I)       Clean congestion better: true
[08/07 17:47:24     75s] (I)       Estimate vias on DPT layer: true
[08/07 17:47:24     75s] (I)       Clean congestion LA rounds: 5
[08/07 17:47:24     75s] (I)       Layer constraints as soft constraints: true
[08/07 17:47:24     75s] (I)       Soft top layer         : true
[08/07 17:47:24     75s] (I)       Skip the nets whose the layer will be relaxed in phase 1f: true
[08/07 17:47:24     75s] (I)       Better NDR handling    : true
[08/07 17:47:24     75s] (I)       Routing cost fix for NDR handling: true
[08/07 17:47:24     75s] (I)       Update initial WL after Phase 1a: true
[08/07 17:47:24     75s] (I)       Block tracks for preroutes: true
[08/07 17:47:24     75s] (I)       Assign IRoute by net group key: true
[08/07 17:47:24     75s] (I)       Block unroutable channels: true
[08/07 17:47:24     75s] (I)       Block unroutable channel fix: true
[08/07 17:47:24     75s] (I)       Block unroutable channels 3D: true
[08/07 17:47:24     75s] (I)       Check blockage within NDR space in TA: true
[08/07 17:47:24     75s] (I)       Handle EOL spacing     : true
[08/07 17:47:24     75s] (I)       Honor MSV route constraint: false
[08/07 17:47:24     75s] (I)       Maximum routing layer  : 3
[08/07 17:47:24     75s] (I)       Minimum routing layer  : 2
[08/07 17:47:24     75s] (I)       Supply scale factor H  : 1.00
[08/07 17:47:24     75s] (I)       Supply scale factor V  : 1.00
[08/07 17:47:24     75s] (I)       Tracks used by clock wire: 0
[08/07 17:47:24     75s] (I)       Reverse direction      : 
[08/07 17:47:24     75s] (I)       Honor partition pin guides: true
[08/07 17:47:24     75s] (I)       Route selected nets only: true
[08/07 17:47:24     75s] (I)       Route secondary PG pins: false
[08/07 17:47:24     75s] (I)       Second PG max fanout   : 2147483647
[08/07 17:47:24     75s] (I)       Refine MST             : true
[08/07 17:47:24     75s] (I)       Honor PRL              : true
[08/07 17:47:24     75s] (I)       Strong congestion aware: true
[08/07 17:47:24     75s] (I)       Improved initial location for IRoutes: true
[08/07 17:47:24     75s] (I)       Multi panel TA         : true
[08/07 17:47:24     75s] (I)       Penalize wire overlap  : true
[08/07 17:47:24     75s] (I)       Expand small instance blockage: true
[08/07 17:47:24     75s] (I)       Reduce via in TA       : true
[08/07 17:47:24     75s] (I)       SS-aware routing       : true
[08/07 17:47:24     75s] (I)       Improve tree edge sharing: true
[08/07 17:47:24     75s] (I)       Improve 2D via estimation: true
[08/07 17:47:24     75s] (I)       Refine Steiner tree    : true
[08/07 17:47:24     75s] (I)       Build spine tree       : true
[08/07 17:47:24     75s] (I)       Model pass through capacity: true
[08/07 17:47:24     75s] (I)       Extend blockages by a half GCell: true
[08/07 17:47:24     75s] (I)       Partial layer blockage modeling: true
[08/07 17:47:24     75s] (I)       Consider pin shapes    : true
[08/07 17:47:24     75s] (I)       Consider pin shapes for all nodes: true
[08/07 17:47:24     75s] (I)       Consider NR APA        : true
[08/07 17:47:24     75s] (I)       Consider IO pin shape  : true
[08/07 17:47:24     75s] (I)       Fix pin connection bug : true
[08/07 17:47:24     75s] (I)       Consider layer RC for local wires: true
[08/07 17:47:24     75s] (I)       LA-aware pin escape length: 2
[08/07 17:47:24     75s] (I)       Split for must join    : true
[08/07 17:47:24     75s] (I)       Route guide main branches file: /tmp/innovus_temp_83496_rivendell.ecen.okstate.edu_rjridle_IqGb6a/.rgfienCXI.trunk.1
[08/07 17:47:24     75s] (I)       Route guide min downstream WL type: SUBTREE
[08/07 17:47:24     75s] (I)       Routing effort level   : 10000
[08/07 17:47:24     75s] (I)       Special modeling for N7: 0
[08/07 17:47:24     75s] (I)       Special modeling for N6: 0
[08/07 17:47:24     75s] (I)       N3 special modeling    : 0
[08/07 17:47:24     75s] (I)       Special modeling for N5 v6: 0
[08/07 17:47:24     75s] (I)       Special settings for S3: 0
[08/07 17:47:24     75s] (I)       Special settings for S4: 0
[08/07 17:47:24     75s] (I)       Special settings for S5 v2: 0
[08/07 17:47:24     75s] (I)       Special settings for S7: 0
[08/07 17:47:24     75s] (I)       Special settings for S8: 0
[08/07 17:47:24     75s] (I)       Prefer layer length threshold: 8
[08/07 17:47:24     75s] (I)       Overflow penalty cost  : 10
[08/07 17:47:24     75s] (I)       A-star cost            : 0.30
[08/07 17:47:24     75s] (I)       Misalignment cost      : 10.00
[08/07 17:47:24     75s] (I)       Threshold for short IRoute: 6
[08/07 17:47:24     75s] (I)       Via cost during post routing: 1.00
[08/07 17:47:24     75s] (I)       source-to-sink ratio   : 0.30
[08/07 17:47:24     75s] (I)       Scenic ratio bound     : 3.00
[08/07 17:47:24     75s] (I)       Segment layer relax scenic ratio: 1.25
[08/07 17:47:24     75s] (I)       Source-sink aware LA ratio: 0.50
[08/07 17:47:24     75s] (I)       PG-aware similar topology routing: true
[08/07 17:47:24     75s] (I)       Maze routing via cost fix: true
[08/07 17:47:24     75s] (I)       Apply PRL on PG terms  : true
[08/07 17:47:24     75s] (I)       Apply PRL on obs objects: true
[08/07 17:47:24     75s] (I)       Handle range-type spacing rules: true
[08/07 17:47:24     75s] (I)       Apply function for special wires: true
[08/07 17:47:24     75s] (I)       Layer by layer blockage reading: true
[08/07 17:47:24     75s] (I)       Offset calculation fix : true
[08/07 17:47:24     75s] (I)       Parallel spacing query fix: true
[08/07 17:47:24     75s] (I)       Force source to root IR: true
[08/07 17:47:24     75s] (I)       Layer Weights          : L2:4 L3:2.5
[08/07 17:47:24     75s] (I)       Route stripe layer range: 
[08/07 17:47:24     75s] (I)       Honor partition fences : 
[08/07 17:47:24     75s] (I)       Honor partition pin    : 
[08/07 17:47:24     75s] (I)       Honor partition fences with feedthrough: 
[08/07 17:47:24     75s] (I)       Do not relax to DPT layer: true
[08/07 17:47:24     75s] (I)       Pass through capacity modeling: true
[08/07 17:47:24     75s] (I)       Counted 1006 PG shapes. We will not process PG shapes layer by layer.
[08/07 17:47:24     75s] (I)       Use row-based GCell size
[08/07 17:47:24     75s] (I)       Use row-based GCell align
[08/07 17:47:24     75s] (I)       GCell unit size   : 30000
[08/07 17:47:24     75s] (I)       GCell multiplier  : 1
[08/07 17:47:24     75s] (I)       GCell row height  : 30000
[08/07 17:47:24     75s] (I)       Actual row height : 30000
[08/07 17:47:24     75s] (I)       GCell align ref   : 40800 42000
[08/07 17:47:24     75s] [NR-eGR] Track table information for default rule: 
[08/07 17:47:24     75s] [NR-eGR] metal1 has no routable track
[08/07 17:47:24     75s] [NR-eGR] metal2 has single uniform track structure
[08/07 17:47:24     75s] [NR-eGR] metal3 has single uniform track structure
[08/07 17:47:24     75s] (I)       ===========================================================================
[08/07 17:47:24     75s] (I)       == Report All Rule Vias ==
[08/07 17:47:24     75s] (I)       ===========================================================================
[08/07 17:47:24     75s] (I)        Via Rule : (Default)
[08/07 17:47:24     75s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/07 17:47:24     75s] (I)       ---------------------------------------------------------------------------
[08/07 17:47:24     75s] (I)        1    1 : M2_M1                       1 : M2_M1                    
[08/07 17:47:24     75s] (I)        2    2 : M3_M2                       2 : M3_M2                    
[08/07 17:47:24     75s] (I)        3    0 : ---                         0 : ---                      
[08/07 17:47:24     75s] (I)       ===========================================================================
[08/07 17:47:24     75s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1222.22 MB )
[08/07 17:47:24     75s] [NR-eGR] Read 408 PG shapes
[08/07 17:47:24     75s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1222.22 MB )
[08/07 17:47:24     75s] [NR-eGR] #Routing Blockages  : 0
[08/07 17:47:24     75s] [NR-eGR] #Instance Blockages : 2715
[08/07 17:47:24     75s] [NR-eGR] #PG Blockages       : 408
[08/07 17:47:24     75s] [NR-eGR] #Bump Blockages     : 0
[08/07 17:47:24     75s] [NR-eGR] #Boundary Blockages : 0
[08/07 17:47:24     75s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[08/07 17:47:24     75s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/07 17:47:24     75s] (I)       readDataFromPlaceDB
[08/07 17:47:24     75s] (I)       Read net information..
[08/07 17:47:24     75s] [NR-eGR] Read numTotalNets=36625  numIgnoredNets=36521
[08/07 17:47:24     75s] (I)       Read testcase time = 0.000 seconds
[08/07 17:47:24     75s] 
[08/07 17:47:24     75s] [NR-eGR] Connected 0 must-join pins/ports
[08/07 17:47:24     75s] (I)       early_global_route_priority property id does not exist.
[08/07 17:47:24     75s] (I)       Start initializing grid graph
[08/07 17:47:24     75s] (I)       End initializing grid graph
[08/07 17:47:24     75s] (I)       Model blockages into capacity
[08/07 17:47:24     75s] (I)       Read Num Blocks=22330  Num Prerouted Wires=0  Num CS=0
[08/07 17:47:24     75s] (I)       Started Modeling ( Curr Mem: 1222.22 MB )
[08/07 17:47:24     75s] (I)       Started Modeling Layer 1 ( Curr Mem: 1222.22 MB )
[08/07 17:47:24     75s] (I)       Started Modeling Layer 2 ( Curr Mem: 1222.22 MB )
[08/07 17:47:24     75s] (I)       Layer 1 (V) : #blockages 22330 : #preroutes 0
[08/07 17:47:24     75s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1222.22 MB )
[08/07 17:47:24     75s] (I)       Started Modeling Layer 3 ( Curr Mem: 1222.22 MB )
[08/07 17:47:24     75s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 0
[08/07 17:47:24     75s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1222.22 MB )
[08/07 17:47:24     75s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1222.22 MB )
[08/07 17:47:24     75s] (I)       -- layer congestion ratio --
[08/07 17:47:24     75s] (I)       Layer 1 : 0.100000
[08/07 17:47:24     75s] (I)       Layer 2 : 0.700000
[08/07 17:47:24     75s] (I)       Layer 3 : 0.700000
[08/07 17:47:24     75s] (I)       ----------------------------
[08/07 17:47:24     75s] (I)       Moved 0 terms for better access 
[08/07 17:47:24     75s] (I)       Number of ignored nets = 0
[08/07 17:47:24     75s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/07 17:47:24     75s] (I)       Number of clock nets = 104.  Ignored: No
[08/07 17:47:24     75s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/07 17:47:24     75s] (I)       Number of special nets = 0.  Ignored: Yes
[08/07 17:47:24     75s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/07 17:47:24     75s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[08/07 17:47:24     75s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/07 17:47:24     75s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/07 17:47:24     75s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/07 17:47:24     75s] [NR-eGR] There are 104 clock nets ( 0 with NDR ).
[08/07 17:47:24     75s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1222.2 MB
[08/07 17:47:24     75s] (I)       Ndr track 0 does not exist
[08/07 17:47:24     75s] (I)       Layer1  viaCost=200.00
[08/07 17:47:24     75s] (I)       Layer2  viaCost=100.00
[08/07 17:47:24     75s] (I)       ---------------------Grid Graph Info--------------------
[08/07 17:47:24     75s] (I)       Routing area        : (0, 0) - (6000000, 6000000)
[08/07 17:47:24     75s] (I)       Core area           : (40800, 42000) - (5959200, 5958000)
[08/07 17:47:24     75s] (I)       Site width          :  2400  (dbu)
[08/07 17:47:24     75s] (I)       Row height          : 30000  (dbu)
[08/07 17:47:24     75s] (I)       GCell row height    : 30000  (dbu)
[08/07 17:47:24     75s] (I)       GCell width         : 30000  (dbu)
[08/07 17:47:24     75s] (I)       GCell height        : 30000  (dbu)
[08/07 17:47:24     75s] (I)       Grid                :   200   200     3
[08/07 17:47:24     75s] (I)       Layer numbers       :     1     2     3
[08/07 17:47:24     75s] (I)       Vertical capacity   :     0 30000     0
[08/07 17:47:24     75s] (I)       Horizontal capacity :     0     0 30000
[08/07 17:47:24     75s] (I)       Default wire width  :   900   900  1500
[08/07 17:47:24     75s] (I)       Default wire space  :   900   900   900
[08/07 17:47:24     75s] (I)       Default wire pitch  :  1800  1800  2400
[08/07 17:47:24     75s] (I)       Default pitch size  :  1800  2400  3000
[08/07 17:47:24     75s] (I)       First track coord   :     0  1200  1500
[08/07 17:47:24     75s] (I)       Num tracks per GCell: 16.67 12.50 10.00
[08/07 17:47:24     75s] (I)       Total num of tracks :     0  2500  2000
[08/07 17:47:24     75s] (I)       Num of masks        :     1     1     1
[08/07 17:47:24     75s] (I)       Num of trim masks   :     0     0     0
[08/07 17:47:24     75s] (I)       --------------------------------------------------------
[08/07 17:47:24     75s] 
[08/07 17:47:24     75s] [NR-eGR] ============ Routing rule table ============
[08/07 17:47:24     75s] [NR-eGR] Rule id: 0  Nets: 104 
[08/07 17:47:24     75s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/07 17:47:24     75s] (I)       Pitch:  L1=1800  L2=2400  L3=3000
[08/07 17:47:24     75s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1
[08/07 17:47:24     75s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[08/07 17:47:24     75s] [NR-eGR] ========================================
[08/07 17:47:24     75s] [NR-eGR] 
[08/07 17:47:24     75s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/07 17:47:24     75s] (I)       blocked tracks on layer2 : = 21196 / 500000 (4.24%)
[08/07 17:47:24     75s] (I)       blocked tracks on layer3 : = 0 / 400000 (0.00%)
[08/07 17:47:24     75s] (I)       After initializing earlyGlobalRoute syMemory usage = 1222.2 MB
[08/07 17:47:24     75s] (I)       Finished Loading and Dumping File ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1222.22 MB )
[08/07 17:47:24     75s] (I)       Started Global Routing ( Curr Mem: 1222.22 MB )
[08/07 17:47:24     75s] (I)       ============= Initialization =============
[08/07 17:47:24     75s] (I)       totalPins=1229  totalGlobalPin=1193 (97.07%)
[08/07 17:47:24     75s] (I)       Started Build MST ( Curr Mem: 1222.22 MB )
[08/07 17:47:24     75s] (I)       Generate topology with single threads
[08/07 17:47:24     75s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1222.22 MB )
[08/07 17:47:24     75s] (I)       total 2D Cap : 886332 = (400000 H, 486332 V)
[08/07 17:47:24     75s] [NR-eGR] Layer group 1: route 104 net(s) in layer range [2, 3]
[08/07 17:47:24     75s] (I)       ============  Phase 1a Route ============
[08/07 17:47:24     75s] (I)       Started Phase 1a ( Curr Mem: 1222.22 MB )
[08/07 17:47:24     75s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1222.22 MB )
[08/07 17:47:24     75s] (I)       Usage: 2300 = (1185 H, 1115 V) = (0.30% H, 0.23% V) = (3.555e+04um H, 3.345e+04um V)
[08/07 17:47:24     75s] (I)       
[08/07 17:47:24     75s] (I)       ============  Phase 1b Route ============
[08/07 17:47:24     75s] (I)       Usage: 2300 = (1185 H, 1115 V) = (0.30% H, 0.23% V) = (3.555e+04um H, 3.345e+04um V)
[08/07 17:47:24     75s] (I)       
[08/07 17:47:24     75s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.900000e+04um
[08/07 17:47:24     75s] (I)       ============  Phase 1c Route ============
[08/07 17:47:24     75s] (I)       Usage: 2300 = (1185 H, 1115 V) = (0.30% H, 0.23% V) = (3.555e+04um H, 3.345e+04um V)
[08/07 17:47:24     75s] (I)       
[08/07 17:47:24     75s] (I)       ============  Phase 1d Route ============
[08/07 17:47:24     75s] (I)       Usage: 2300 = (1185 H, 1115 V) = (0.30% H, 0.23% V) = (3.555e+04um H, 3.345e+04um V)
[08/07 17:47:24     75s] (I)       
[08/07 17:47:24     75s] (I)       ============  Phase 1e Route ============
[08/07 17:47:24     75s] (I)       Started Phase 1e ( Curr Mem: 1222.22 MB )
[08/07 17:47:24     75s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1222.22 MB )
[08/07 17:47:24     75s] (I)       Usage: 2300 = (1185 H, 1115 V) = (0.30% H, 0.23% V) = (3.555e+04um H, 3.345e+04um V)
[08/07 17:47:24     75s] (I)       
[08/07 17:47:24     75s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.900000e+04um
[08/07 17:47:24     75s] [NR-eGR] 
[08/07 17:47:24     75s] (I)       ============  Phase 1f Route ============
[08/07 17:47:24     75s] (I)       Usage: 2300 = (1185 H, 1115 V) = (0.30% H, 0.23% V) = (3.555e+04um H, 3.345e+04um V)
[08/07 17:47:24     75s] (I)       
[08/07 17:47:24     75s] (I)       ============  Phase 1g Route ============
[08/07 17:47:24     75s] (I)       Started Post Routing ( Curr Mem: 1222.22 MB )
[08/07 17:47:24     75s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1222.22 MB )
[08/07 17:47:24     75s] (I)       Usage: 2298 = (1182 H, 1116 V) = (0.30% H, 0.23% V) = (3.546e+04um H, 3.348e+04um V)
[08/07 17:47:24     75s] (I)       
[08/07 17:47:24     75s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1222.22 MB )
[08/07 17:47:24     75s] (I)       Running layer assignment with 1 threads
[08/07 17:47:24     75s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1222.22 MB )
[08/07 17:47:24     75s] (I)       
[08/07 17:47:24     75s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/07 17:47:24     75s] [NR-eGR]                        OverCon            
[08/07 17:47:24     75s] [NR-eGR]                         #Gcell     %Gcell
[08/07 17:47:24     75s] [NR-eGR]       Layer                (0)    OverCon 
[08/07 17:47:24     75s] [NR-eGR] ----------------------------------------------
[08/07 17:47:24     75s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[08/07 17:47:24     75s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[08/07 17:47:24     75s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[08/07 17:47:24     75s] [NR-eGR] ----------------------------------------------
[08/07 17:47:24     75s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[08/07 17:47:24     75s] [NR-eGR] 
[08/07 17:47:24     75s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1222.22 MB )
[08/07 17:47:24     75s] (I)       total 2D Cap : 887782 = (400000 H, 487782 V)
[08/07 17:47:24     75s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[08/07 17:47:24     75s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[08/07 17:47:24     75s] (I)       ============= track Assignment ============
[08/07 17:47:24     75s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1222.22 MB )
[08/07 17:47:24     75s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1222.22 MB )
[08/07 17:47:24     75s] (I)       Started Greedy Track Assignment ( Curr Mem: 1222.22 MB )
[08/07 17:47:24     75s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[08/07 17:47:24     75s] (I)       Running track assignment with 1 threads
[08/07 17:47:24     75s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1222.22 MB )
[08/07 17:47:24     75s] (I)       Run Multi-thread track assignment
[08/07 17:47:24     75s] (I)       Finished Greedy Track Assignment ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1222.22 MB )
[08/07 17:47:24     75s] [NR-eGR] --------------------------------------------------------------------------
[08/07 17:47:24     75s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 101763
[08/07 17:47:24     75s] [NR-eGR] metal2  (2V) length: 3.611961e+06um, number of vias: 143317
[08/07 17:47:24     75s] [NR-eGR] metal3  (3H) length: 4.009670e+06um, number of vias: 0
[08/07 17:47:24     75s] [NR-eGR] Total length: 7.621631e+06um, number of vias: 245080
[08/07 17:47:24     75s] [NR-eGR] --------------------------------------------------------------------------
[08/07 17:47:24     75s] [NR-eGR] Total eGR-routed clock nets wire length: 7.091580e+04um 
[08/07 17:47:24     75s] [NR-eGR] --------------------------------------------------------------------------
[08/07 17:47:24     75s] [NR-eGR] Report for selected net(s) only.
[08/07 17:47:24     75s] [NR-eGR] metal1  (1H) length: 0.000000e+00um, number of vias: 1229
[08/07 17:47:24     75s] [NR-eGR] metal2  (2V) length: 3.415500e+04um, number of vias: 1713
[08/07 17:47:24     75s] [NR-eGR] metal3  (3H) length: 3.676080e+04um, number of vias: 0
[08/07 17:47:24     75s] [NR-eGR] Total length: 7.091580e+04um, number of vias: 2942
[08/07 17:47:24     75s] [NR-eGR] --------------------------------------------------------------------------
[08/07 17:47:24     75s] [NR-eGR] Total routed clock nets wire length: 7.091580e+04um, number of vias: 2942
[08/07 17:47:24     75s] [NR-eGR] --------------------------------------------------------------------------
[08/07 17:47:24     75s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.26 sec, Real: 0.25 sec, Curr Mem: 1222.22 MB )
[08/07 17:47:24     75s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_83496_rivendell.ecen.okstate.edu_rjridle_IqGb6a/.rgfienCXI
[08/07 17:47:24     75s]       Early Global Route - eGR->NR step done. (took cpu=0:00:00.3 real=0:00:00.3)
[08/07 17:47:24     75s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:47:24     75s] UM:*                                      Early Global Route - eGR->NR step
[08/07 17:47:24     75s]     Routing using eGR in eGR->NR Step done.
[08/07 17:47:24     75s]     Routing using NR in eGR->NR Step...
[08/07 17:47:24     75s] 
[08/07 17:47:24     75s] CCOPT: Preparing to route 104 clock nets with NanoRoute.
[08/07 17:47:24     75s]   All net are default rule.
[08/07 17:47:24     75s]   Removed pre-existing routes for 104 nets.
[08/07 17:47:24     75s]   Preferred NanoRoute mode settings: Current
[08/07 17:47:24     75s] -routeTopRoutingLayer 0
[08/07 17:47:24     75s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[08/07 17:47:24     75s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[08/07 17:47:24     75s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[08/07 17:47:24     75s]       Clock detailed routing...
[08/07 17:47:24     75s]         NanoRoute...
[08/07 17:47:24     75s] % Begin globalDetailRoute (date=08/07 17:47:24, mem=927.4M)
[08/07 17:47:24     75s] 
[08/07 17:47:24     75s] globalDetailRoute
[08/07 17:47:24     75s] 
[08/07 17:47:24     75s] #setNanoRouteMode -drouteAutoStop false
[08/07 17:47:24     75s] #setNanoRouteMode -drouteEndIteration 20
[08/07 17:47:24     75s] #setNanoRouteMode -routeAllowPinAsFeedthrough "false"
[08/07 17:47:24     75s] #setNanoRouteMode -routeSelectedNetOnly true
[08/07 17:47:24     75s] #setNanoRouteMode -routeTopRoutingLayer 3
[08/07 17:47:24     75s] #setNanoRouteMode -routeWithEco true
[08/07 17:47:24     75s] #setNanoRouteMode -routeWithLithoDriven false
[08/07 17:47:24     75s] #setNanoRouteMode -routeWithSiDriven false
[08/07 17:47:24     75s] #setNanoRouteMode -routeWithTimingDriven false
[08/07 17:47:24     75s] ### Time Record (globalDetailRoute) is installed.
[08/07 17:47:24     75s] #Start globalDetailRoute on Fri Aug  7 17:47:24 2020
[08/07 17:47:24     75s] #
[08/07 17:47:24     75s] ### Time Record (Pre Callback) is installed.
[08/07 17:47:25     75s] ### Time Record (Pre Callback) is uninstalled.
[08/07 17:47:25     75s] ### Time Record (DB Import) is installed.
[08/07 17:47:25     75s] ### Time Record (Timing Data Generation) is installed.
[08/07 17:47:25     75s] ### Time Record (Timing Data Generation) is uninstalled.
[08/07 17:47:25     75s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[08/07 17:47:25     75s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[08/07 17:47:25     75s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/reset of net reset because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[08/07 17:47:25     75s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/io_instr[31] of net io_instr[31] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[08/07 17:47:25     75s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/io_instr[30] of net io_instr[30] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[08/07 17:47:25     75s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/io_instr[29] of net io_instr[29] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[08/07 17:47:25     75s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/io_instr[28] of net io_instr[28] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[08/07 17:47:25     75s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/io_instr[27] of net io_instr[27] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[08/07 17:47:25     75s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/io_instr[26] of net io_instr[26] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[08/07 17:47:25     75s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/io_instr[25] of net io_instr[25] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[08/07 17:47:25     75s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/io_instr[24] of net io_instr[24] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[08/07 17:47:25     75s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/io_instr[23] of net io_instr[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[08/07 17:47:25     75s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/io_instr[22] of net io_instr[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[08/07 17:47:25     75s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/io_instr[21] of net io_instr[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[08/07 17:47:25     75s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/io_instr[20] of net io_instr[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[08/07 17:47:25     75s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/io_instr[19] of net io_instr[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[08/07 17:47:25     75s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/io_instr[18] of net io_instr[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[08/07 17:47:25     75s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/io_instr[17] of net io_instr[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[08/07 17:47:25     75s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/io_instr[16] of net io_instr[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[08/07 17:47:25     75s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/io_instr[15] of net io_instr[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[08/07 17:47:25     75s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/io_instr[14] of net io_instr[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[08/07 17:47:25     75s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[08/07 17:47:25     75s] #To increase the message display limit, refer to the product command reference manual.
[08/07 17:47:25     76s] ### Net info: total nets: 36706
[08/07 17:47:25     76s] ### Net info: dirty nets: 104
[08/07 17:47:25     76s] ### Net info: marked as disconnected nets: 0
[08/07 17:47:25     76s] #num needed restored net=0
[08/07 17:47:25     76s] #need_extraction net=0 (total=36706)
[08/07 17:47:25     76s] ### Net info: fully routed nets: 0
[08/07 17:47:25     76s] ### Net info: trivial (< 2 pins) nets: 81
[08/07 17:47:25     76s] ### Net info: unrouted nets: 36625
[08/07 17:47:25     76s] ### Net info: re-extraction nets: 0
[08/07 17:47:25     76s] ### Net info: selected nets: 104
[08/07 17:47:25     76s] ### Net info: ignored nets: 0
[08/07 17:47:25     76s] ### Net info: skip routing nets: 0
[08/07 17:47:25     76s] ### Time Record (DB Import) is uninstalled.
[08/07 17:47:25     76s] #NanoRoute Version 19.15-s075_1 NR200630-1046/19_15-UB
[08/07 17:47:25     76s] #RTESIG:78da8d93cb4ec330104559f315a3b48b20d1c48fd8b1b72084ba015415c4ce4ae9340aa4
[08/07 17:47:25     76s] #       76719c4afc3d06b625aee5dd1cdd39bab267f397bb15645417542c06520b43e161c50891
[08/07 17:47:25     76s] #       9c2c28a96449b589a3e79bec72367f7c5a535ec1aee907847ce35c7f0de3801e060ca1b3
[08/07 17:47:25     76s] #       edd51fc3188178f3ce066cd19f663487e0c7a9984a31c8823bb8deb55f19e443f0717812
[08/07 17:47:25     76s] #       55154f5ae95ac5b8b83246a11df727214a78d28b722641b342919f03f9ae774df8879422
[08/07 17:47:25     76s] #       e945b94ecbd38ad66740ac86ac0cfb43d959eb8ee36002ee0f46f14a4be3bb23da2df67d
[08/07 17:47:25     76s] #       816f680bf73184266081dbd1f877df6d7b34cbcffb8d6ccac2b7bb0eededeb72ba752a28
[08/07 17:47:25     76s] #       87ecd76ab2535147ad234f84d59a259b5715033efdb022a3d339e28c5d42a61b57929e03
[08/07 17:47:25     76s] #       4dfe998b6f21cf15e5
[08/07 17:47:25     76s] #
[08/07 17:47:25     76s] #Skip comparing routing design signature in db-snapshot flow
[08/07 17:47:25     76s] #RTESIG:78da8d933d4fc330108699f915a7b4439068e2efd82b08a12e802a406c514aaf5120b58b
[08/07 17:47:25     76s] #       e354e2df63606128712d6ff7e8bd4777f66cfe7cb3828c9a82cac5402a5953b85b314214
[08/07 17:47:25     76s] #       270b4a842aa9a963e9e92a3b9fcdef1f1e2917b06dfa01215f3bd75fc238a0870143e86c
[08/07 17:47:25     76s] #       7bf1cb304620debcb3015bf4c719c321f8712a46680659707bd7bbf633837c083e168fa2
[08/07 17:47:25     76s] #       5af0a495a9748c8b2d6314da717714a28427bd28670a0c2b34f93e906f7bd7847f482593
[08/07 17:47:25     76s] #       5e949bb43c15b43a0162156465d8edcbce5a7718873ae06e5f6b2e8caa7d7740bbc1be2f
[08/07 17:47:25     76s] #       f0156de1de87d0042c7033d6fecd779b1eebe5c7ed5a3565e1db6d87f6fa65393d752a29
[08/07 17:47:25     76s] #       87ecc76a72a6b28a5a079e0853fc4fd8145819965c91160cf8f40b8c8c49e7c8137a4995
[08/07 17:47:25     76s] #       5e8d56f41468f2739d7d019b302296
[08/07 17:47:25     76s] #
[08/07 17:47:25     76s] ### Time Record (Global Routing) is installed.
[08/07 17:47:25     76s] ### Time Record (Global Routing) is uninstalled.
[08/07 17:47:25     76s] ### Time Record (Data Preparation) is installed.
[08/07 17:47:25     76s] #Start routing data preparation on Fri Aug  7 17:47:25 2020
[08/07 17:47:25     76s] #
[08/07 17:47:25     76s] #Minimum voltage of a net in the design = 0.000.
[08/07 17:47:25     76s] #Maximum voltage of a net in the design = 5.000.
[08/07 17:47:25     76s] #Voltage range [0.000 - 5.000] has 36703 nets.
[08/07 17:47:25     76s] #Voltage range [0.000 - 0.000] has 2 nets.
[08/07 17:47:25     76s] #Voltage range [5.000 - 5.000] has 1 net.
[08/07 17:47:25     76s] ### Time Record (Cell Pin Access) is installed.
[08/07 17:47:25     76s] ### Time Record (Cell Pin Access) is uninstalled.
[08/07 17:47:25     76s] # metal1       H   Track-Pitch = 3.0000    Line-2-Via Pitch = 1.9500
[08/07 17:47:25     76s] # metal2       V   Track-Pitch = 2.4000    Line-2-Via Pitch = 1.9500
[08/07 17:47:25     76s] # metal3       H   Track-Pitch = 3.0000    Line-2-Via Pitch = 2.5500
[08/07 17:47:26     76s] #Regenerating Ggrids automatically.
[08/07 17:47:26     76s] #Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.4000.
[08/07 17:47:26     76s] #Using automatically generated G-grids.
[08/07 17:47:26     76s] #Done routing data preparation.
[08/07 17:47:26     76s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 973.39 (MB), peak = 1007.24 (MB)
[08/07 17:47:26     76s] ### Time Record (Data Preparation) is uninstalled.
[08/07 17:47:26     76s] ### Time Record (Special Wire Merging) is installed.
[08/07 17:47:26     76s] #Merging special wires: starts on Fri Aug  7 17:47:26 2020 with memory = 973.47 (MB), peak = 1007.24 (MB)
[08/07 17:47:26     76s] #
[08/07 17:47:26     76s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:973.6 MB, peak:1007.2 MB
[08/07 17:47:26     76s] ### Time Record (Special Wire Merging) is uninstalled.
[08/07 17:47:26     76s] #reading routing guides ......
[08/07 17:47:26     76s] #
[08/07 17:47:26     76s] #Finished routing data preparation on Fri Aug  7 17:47:26 2020
[08/07 17:47:26     76s] #
[08/07 17:47:26     76s] #Cpu time = 00:00:00
[08/07 17:47:26     76s] #Elapsed time = 00:00:00
[08/07 17:47:26     76s] #Increased memory = 8.28 (MB)
[08/07 17:47:26     76s] #Total memory = 973.65 (MB)
[08/07 17:47:26     76s] #Peak memory = 1007.24 (MB)
[08/07 17:47:26     76s] #
[08/07 17:47:26     76s] ### Time Record (Global Routing) is installed.
[08/07 17:47:26     76s] #
[08/07 17:47:26     76s] #Start global routing on Fri Aug  7 17:47:26 2020
[08/07 17:47:26     76s] #
[08/07 17:47:26     76s] #
[08/07 17:47:26     76s] #Start global routing initialization on Fri Aug  7 17:47:26 2020
[08/07 17:47:26     76s] #
[08/07 17:47:26     76s] #Number of eco nets is 0
[08/07 17:47:26     76s] #
[08/07 17:47:26     76s] #Start global routing data preparation on Fri Aug  7 17:47:26 2020
[08/07 17:47:26     76s] #
[08/07 17:47:26     76s] ### build_merged_routing_blockage_rect_list starts on Fri Aug  7 17:47:26 2020 with memory = 973.80 (MB), peak = 1007.24 (MB)
[08/07 17:47:26     76s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:973.8 MB, peak:1007.2 MB
[08/07 17:47:26     76s] #Start routing resource analysis on Fri Aug  7 17:47:26 2020
[08/07 17:47:26     76s] #
[08/07 17:47:26     76s] ### init_is_bin_blocked starts on Fri Aug  7 17:47:26 2020 with memory = 973.83 (MB), peak = 1007.24 (MB)
[08/07 17:47:26     76s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:973.8 MB, peak:1007.2 MB
[08/07 17:47:26     76s] ### PDHT_Row_Thread::compute_flow_cap starts on Fri Aug  7 17:47:26 2020 with memory = 974.47 (MB), peak = 1007.24 (MB)
[08/07 17:47:26     77s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:974.5 MB, peak:1007.2 MB
[08/07 17:47:26     77s] ### adjust_flow_cap starts on Fri Aug  7 17:47:26 2020 with memory = 974.53 (MB), peak = 1007.24 (MB)
[08/07 17:47:26     77s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:974.5 MB, peak:1007.2 MB
[08/07 17:47:26     77s] ### adjust_partial_route_blockage starts on Fri Aug  7 17:47:26 2020 with memory = 974.53 (MB), peak = 1007.24 (MB)
[08/07 17:47:26     77s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:974.5 MB, peak:1007.2 MB
[08/07 17:47:26     77s] ### set_via_blocked starts on Fri Aug  7 17:47:26 2020 with memory = 974.53 (MB), peak = 1007.24 (MB)
[08/07 17:47:26     77s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:974.5 MB, peak:1007.2 MB
[08/07 17:47:26     77s] ### copy_flow starts on Fri Aug  7 17:47:26 2020 with memory = 974.53 (MB), peak = 1007.24 (MB)
[08/07 17:47:26     77s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:974.5 MB, peak:1007.2 MB
[08/07 17:47:26     77s] #Routing resource analysis is done on Fri Aug  7 17:47:26 2020
[08/07 17:47:26     77s] #
[08/07 17:47:26     77s] ### report_flow_cap starts on Fri Aug  7 17:47:26 2020 with memory = 974.54 (MB), peak = 1007.24 (MB)
[08/07 17:47:26     77s] #  Resource Analysis:
[08/07 17:47:26     77s] #
[08/07 17:47:26     77s] #               Routing  #Avail      #Track     #Total     %Gcell
[08/07 17:47:26     77s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[08/07 17:47:26     77s] #  --------------------------------------------------------------
[08/07 17:47:26     77s] #  metal1         H        1988          12       15625    46.38%
[08/07 17:47:26     77s] #  metal2         V        2472          28       15625     0.00%
[08/07 17:47:26     77s] #  metal3         H        2000           0       15625     0.00%
[08/07 17:47:26     77s] #  --------------------------------------------------------------
[08/07 17:47:26     77s] #  Total                   6460       0.57%       46875    15.46%
[08/07 17:47:26     77s] #
[08/07 17:47:26     77s] #
[08/07 17:47:26     77s] #
[08/07 17:47:26     77s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:974.5 MB, peak:1007.2 MB
[08/07 17:47:26     77s] ### analyze_m2_tracks starts on Fri Aug  7 17:47:26 2020 with memory = 974.54 (MB), peak = 1007.24 (MB)
[08/07 17:47:26     77s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:974.5 MB, peak:1007.2 MB
[08/07 17:47:26     77s] ### report_initial_resource starts on Fri Aug  7 17:47:26 2020 with memory = 974.54 (MB), peak = 1007.24 (MB)
[08/07 17:47:26     77s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:974.5 MB, peak:1007.2 MB
[08/07 17:47:26     77s] ### mark_pg_pins_accessibility starts on Fri Aug  7 17:47:26 2020 with memory = 974.55 (MB), peak = 1007.24 (MB)
[08/07 17:47:26     77s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:974.5 MB, peak:1007.2 MB
[08/07 17:47:26     77s] ### set_net_region starts on Fri Aug  7 17:47:26 2020 with memory = 974.55 (MB), peak = 1007.24 (MB)
[08/07 17:47:26     77s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:974.6 MB, peak:1007.2 MB
[08/07 17:47:26     77s] #
[08/07 17:47:26     77s] #Global routing data preparation is done on Fri Aug  7 17:47:26 2020
[08/07 17:47:26     77s] #
[08/07 17:47:26     77s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 974.56 (MB), peak = 1007.24 (MB)
[08/07 17:47:26     77s] #
[08/07 17:47:26     77s] ### prepare_level starts on Fri Aug  7 17:47:26 2020 with memory = 974.57 (MB), peak = 1007.24 (MB)
[08/07 17:47:26     77s] #Routing guide is on.
[08/07 17:47:26     77s] ### init level 1 starts on Fri Aug  7 17:47:26 2020 with memory = 974.58 (MB), peak = 1007.24 (MB)
[08/07 17:47:26     77s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:974.6 MB, peak:1007.2 MB
[08/07 17:47:26     77s] ### Level 1 hgrid = 125 X 125
[08/07 17:47:26     77s] ### prepare_level_flow starts on Fri Aug  7 17:47:26 2020 with memory = 974.61 (MB), peak = 1007.24 (MB)
[08/07 17:47:26     77s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:974.6 MB, peak:1007.2 MB
[08/07 17:47:26     77s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:974.6 MB, peak:1007.2 MB
[08/07 17:47:26     77s] #
[08/07 17:47:26     77s] #Global routing initialization is done on Fri Aug  7 17:47:26 2020
[08/07 17:47:26     77s] #
[08/07 17:47:26     77s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 974.61 (MB), peak = 1007.24 (MB)
[08/07 17:47:26     77s] #
[08/07 17:47:26     77s] #start global routing iteration 1...
[08/07 17:47:26     77s] ### init_flow_edge starts on Fri Aug  7 17:47:26 2020 with memory = 974.68 (MB), peak = 1007.24 (MB)
[08/07 17:47:26     77s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:976.7 MB, peak:1007.2 MB
[08/07 17:47:26     77s] ### routing at level 1 (topmost level) iter 0
[08/07 17:47:26     77s] ### measure_qor starts on Fri Aug  7 17:47:26 2020 with memory = 977.30 (MB), peak = 1007.24 (MB)
[08/07 17:47:26     77s] ### measure_congestion starts on Fri Aug  7 17:47:26 2020 with memory = 977.31 (MB), peak = 1007.24 (MB)
[08/07 17:47:26     77s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:977.3 MB, peak:1007.2 MB
[08/07 17:47:26     77s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:977.3 MB, peak:1007.2 MB
[08/07 17:47:26     77s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 977.31 (MB), peak = 1007.24 (MB)
[08/07 17:47:26     77s] #
[08/07 17:47:26     77s] #start global routing iteration 2...
[08/07 17:47:26     77s] ### routing at level 1 (topmost level) iter 1
[08/07 17:47:26     77s] ### measure_qor starts on Fri Aug  7 17:47:26 2020 with memory = 977.42 (MB), peak = 1007.24 (MB)
[08/07 17:47:26     77s] ### measure_congestion starts on Fri Aug  7 17:47:26 2020 with memory = 977.42 (MB), peak = 1007.24 (MB)
[08/07 17:47:26     77s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:977.4 MB, peak:1007.2 MB
[08/07 17:47:26     77s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:977.4 MB, peak:1007.2 MB
[08/07 17:47:26     77s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 977.42 (MB), peak = 1007.24 (MB)
[08/07 17:47:26     77s] #
[08/07 17:47:26     77s] #start global routing iteration 3...
[08/07 17:47:26     77s] ### routing at level 1 (topmost level) iter 2
[08/07 17:47:26     77s] ### measure_qor starts on Fri Aug  7 17:47:26 2020 with memory = 977.42 (MB), peak = 1007.24 (MB)
[08/07 17:47:26     77s] ### measure_congestion starts on Fri Aug  7 17:47:26 2020 with memory = 977.42 (MB), peak = 1007.24 (MB)
[08/07 17:47:26     77s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:977.4 MB, peak:1007.2 MB
[08/07 17:47:26     77s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:977.4 MB, peak:1007.2 MB
[08/07 17:47:26     77s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 977.42 (MB), peak = 1007.24 (MB)
[08/07 17:47:26     77s] #
[08/07 17:47:26     77s] ### route_end starts on Fri Aug  7 17:47:26 2020 with memory = 977.42 (MB), peak = 1007.24 (MB)
[08/07 17:47:26     77s] #
[08/07 17:47:26     77s] #Total number of trivial nets (e.g. < 2 pins) = 81 (skipped).
[08/07 17:47:26     77s] #Total number of selected nets for routing = 104.
[08/07 17:47:26     77s] #Total number of unselected nets (but routable) for routing = 36521 (skipped).
[08/07 17:47:26     77s] #Total number of nets in the design = 36706.
[08/07 17:47:26     77s] #
[08/07 17:47:26     77s] #36521 skipped nets do not have any wires.
[08/07 17:47:26     77s] #104 routable nets have only global wires.
[08/07 17:47:26     77s] #104 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[08/07 17:47:26     77s] #
[08/07 17:47:26     77s] #Routed net constraints summary:
[08/07 17:47:26     77s] #---------------------------------------------------------
[08/07 17:47:26     77s] #        Rules   Pref Layer   Avoid Detour   Unconstrained  
[08/07 17:47:26     77s] #---------------------------------------------------------
[08/07 17:47:26     77s] #      Default          104            104               0  
[08/07 17:47:26     77s] #---------------------------------------------------------
[08/07 17:47:26     77s] #        Total          104            104               0  
[08/07 17:47:26     77s] #---------------------------------------------------------
[08/07 17:47:26     77s] #
[08/07 17:47:26     77s] #Routing constraints summary of the whole design:
[08/07 17:47:26     77s] #---------------------------------------------------------
[08/07 17:47:26     77s] #        Rules   Pref Layer   Avoid Detour   Unconstrained  
[08/07 17:47:26     77s] #---------------------------------------------------------
[08/07 17:47:26     77s] #      Default          104            104           36521  
[08/07 17:47:26     77s] #---------------------------------------------------------
[08/07 17:47:26     77s] #        Total          104            104           36521  
[08/07 17:47:26     77s] #---------------------------------------------------------
[08/07 17:47:26     77s] #
[08/07 17:47:26     77s] ### cal_base_flow starts on Fri Aug  7 17:47:26 2020 with memory = 977.43 (MB), peak = 1007.24 (MB)
[08/07 17:47:26     77s] ### init_flow_edge starts on Fri Aug  7 17:47:26 2020 with memory = 977.43 (MB), peak = 1007.24 (MB)
[08/07 17:47:26     77s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:979.8 MB, peak:1007.2 MB
[08/07 17:47:26     77s] ### cal_flow starts on Fri Aug  7 17:47:26 2020 with memory = 979.75 (MB), peak = 1007.24 (MB)
[08/07 17:47:26     77s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:979.8 MB, peak:1007.2 MB
[08/07 17:47:26     77s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:979.8 MB, peak:1007.2 MB
[08/07 17:47:26     77s] ### report_overcon starts on Fri Aug  7 17:47:26 2020 with memory = 979.77 (MB), peak = 1007.24 (MB)
[08/07 17:47:26     77s] #
[08/07 17:47:26     77s] #  Congestion Analysis: (blocked Gcells are excluded)
[08/07 17:47:26     77s] #
[08/07 17:47:26     77s] #                 OverCon          
[08/07 17:47:26     77s] #                  #Gcell    %Gcell
[08/07 17:47:26     77s] #     Layer           (1)   OverCon  Flow/Cap
[08/07 17:47:26     77s] #  ----------------------------------------------
[08/07 17:47:26     77s] #  metal1        0(0.00%)   (0.00%)     0.60  
[08/07 17:47:26     77s] #  metal2        0(0.00%)   (0.00%)     0.06  
[08/07 17:47:26     77s] #  metal3        0(0.00%)   (0.00%)     0.01  
[08/07 17:47:26     77s] #  ----------------------------------------------
[08/07 17:47:26     77s] #     Total      0(0.00%)   (0.00%)
[08/07 17:47:26     77s] #
[08/07 17:47:26     77s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[08/07 17:47:26     77s] #  Overflow after GR: 0.00% H + 0.00% V
[08/07 17:47:26     77s] #
[08/07 17:47:26     77s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:979.8 MB, peak:1007.2 MB
[08/07 17:47:26     77s] ### cal_base_flow starts on Fri Aug  7 17:47:26 2020 with memory = 979.79 (MB), peak = 1007.24 (MB)
[08/07 17:47:26     77s] ### init_flow_edge starts on Fri Aug  7 17:47:26 2020 with memory = 979.79 (MB), peak = 1007.24 (MB)
[08/07 17:47:26     77s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:979.8 MB, peak:1007.2 MB
[08/07 17:47:26     77s] ### cal_flow starts on Fri Aug  7 17:47:26 2020 with memory = 979.79 (MB), peak = 1007.24 (MB)
[08/07 17:47:26     77s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:979.8 MB, peak:1007.2 MB
[08/07 17:47:26     77s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:979.8 MB, peak:1007.2 MB
[08/07 17:47:26     77s] ### export_cong_map starts on Fri Aug  7 17:47:26 2020 with memory = 979.79 (MB), peak = 1007.24 (MB)
[08/07 17:47:26     77s] ### PDZT_Export::export_cong_map starts on Fri Aug  7 17:47:26 2020 with memory = 979.92 (MB), peak = 1007.24 (MB)
[08/07 17:47:26     77s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:979.9 MB, peak:1007.2 MB
[08/07 17:47:26     77s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:979.9 MB, peak:1007.2 MB
[08/07 17:47:26     77s] ### import_cong_map starts on Fri Aug  7 17:47:26 2020 with memory = 979.92 (MB), peak = 1007.24 (MB)
[08/07 17:47:26     77s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:979.9 MB, peak:1007.2 MB
[08/07 17:47:26     77s] ### update starts on Fri Aug  7 17:47:26 2020 with memory = 979.92 (MB), peak = 1007.24 (MB)
[08/07 17:47:26     77s] #Complete Global Routing.
[08/07 17:47:26     77s] #Total wire length = 69936 um.
[08/07 17:47:26     77s] #Total half perimeter of net bounding box = 50099 um.
[08/07 17:47:26     77s] #Total wire length on LAYER metal1 = 0 um.
[08/07 17:47:26     77s] #Total wire length on LAYER metal2 = 33744 um.
[08/07 17:47:26     77s] #Total wire length on LAYER metal3 = 36192 um.
[08/07 17:47:26     77s] #Total number of vias = 2022
[08/07 17:47:26     77s] #Up-Via Summary (total 2022):
[08/07 17:47:26     77s] #           
[08/07 17:47:26     77s] #-----------------------
[08/07 17:47:26     77s] # metal1           1229
[08/07 17:47:26     77s] # metal2            793
[08/07 17:47:26     77s] #-----------------------
[08/07 17:47:26     77s] #                  2022 
[08/07 17:47:26     77s] #
[08/07 17:47:26     77s] #Total number of involved priority nets 103
[08/07 17:47:26     77s] #Maximum src to sink distance for priority net 2107.8
[08/07 17:47:26     77s] #Average of max src_to_sink distance for priority net 455.6
[08/07 17:47:26     77s] #Average of ave src_to_sink distance for priority net 291.4
[08/07 17:47:26     77s] ### update cpu:00:00:00, real:00:00:00, mem:980.4 MB, peak:1007.2 MB
[08/07 17:47:26     77s] ### report_overcon starts on Fri Aug  7 17:47:26 2020 with memory = 980.37 (MB), peak = 1007.24 (MB)
[08/07 17:47:26     77s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:980.4 MB, peak:1007.2 MB
[08/07 17:47:26     77s] ### report_overcon starts on Fri Aug  7 17:47:26 2020 with memory = 980.37 (MB), peak = 1007.24 (MB)
[08/07 17:47:26     77s] #Max overcon = 0 track.
[08/07 17:47:26     77s] #Total overcon = 0.00%.
[08/07 17:47:26     77s] #Worst layer Gcell overcon rate = 0.00%.
[08/07 17:47:26     77s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:980.4 MB, peak:1007.2 MB
[08/07 17:47:26     77s] ### route_end cpu:00:00:00, real:00:00:00, mem:980.4 MB, peak:1007.2 MB
[08/07 17:47:26     77s] #
[08/07 17:47:26     77s] #Global routing statistics:
[08/07 17:47:26     77s] #Cpu time = 00:00:01
[08/07 17:47:26     77s] #Elapsed time = 00:00:01
[08/07 17:47:26     77s] #Increased memory = 6.72 (MB)
[08/07 17:47:26     77s] #Total memory = 980.38 (MB)
[08/07 17:47:26     77s] #Peak memory = 1007.24 (MB)
[08/07 17:47:26     77s] #
[08/07 17:47:26     77s] #Finished global routing on Fri Aug  7 17:47:26 2020
[08/07 17:47:26     77s] #
[08/07 17:47:26     77s] #
[08/07 17:47:26     77s] ### Time Record (Global Routing) is uninstalled.
[08/07 17:47:26     77s] ### Time Record (Track Assignment) is installed.
[08/07 17:47:26     77s] #reading routing guides ......
[08/07 17:47:26     77s] ### Time Record (Track Assignment) is uninstalled.
[08/07 17:47:26     77s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 979.36 (MB), peak = 1007.24 (MB)
[08/07 17:47:26     77s] ### Time Record (Track Assignment) is installed.
[08/07 17:47:26     77s] #Start Track Assignment.
[08/07 17:47:27     77s] #Done with 555 horizontal wires in 1 hboxes and 527 vertical wires in 1 hboxes.
[08/07 17:47:27     77s] #Done with 540 horizontal wires in 1 hboxes and 510 vertical wires in 1 hboxes.
[08/07 17:47:27     77s] #Complete Track Assignment.
[08/07 17:47:27     77s] #Total wire length = 76362 um.
[08/07 17:47:27     77s] #Total half perimeter of net bounding box = 50099 um.
[08/07 17:47:27     77s] #Total wire length on LAYER metal1 = 5668 um.
[08/07 17:47:27     77s] #Total wire length on LAYER metal2 = 33197 um.
[08/07 17:47:27     77s] #Total wire length on LAYER metal3 = 37497 um.
[08/07 17:47:27     77s] #Total number of vias = 2022
[08/07 17:47:27     77s] #Up-Via Summary (total 2022):
[08/07 17:47:27     77s] #           
[08/07 17:47:27     77s] #-----------------------
[08/07 17:47:27     77s] # metal1           1229
[08/07 17:47:27     77s] # metal2            793
[08/07 17:47:27     77s] #-----------------------
[08/07 17:47:27     77s] #                  2022 
[08/07 17:47:27     77s] #
[08/07 17:47:27     77s] ### Time Record (Track Assignment) is uninstalled.
[08/07 17:47:27     77s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 989.96 (MB), peak = 1007.24 (MB)
[08/07 17:47:27     77s] #
[08/07 17:47:27     77s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[08/07 17:47:27     77s] #Cpu time = 00:00:02
[08/07 17:47:27     77s] #Elapsed time = 00:00:02
[08/07 17:47:27     77s] #Increased memory = 24.68 (MB)
[08/07 17:47:27     77s] #Total memory = 989.97 (MB)
[08/07 17:47:27     77s] #Peak memory = 1007.24 (MB)
[08/07 17:47:27     78s] ### Time Record (Detail Routing) is installed.
[08/07 17:47:27     78s] ### max drc and si pitch = 2700 (  2.7000 um) MT-safe pitch = 2700 (  2.7000 um) patch pitch = 39300 ( 39.3000 um)
[08/07 17:47:27     78s] #
[08/07 17:47:27     78s] #Start Detail Routing..
[08/07 17:47:27     78s] #start initial detail routing ...
[08/07 17:47:27     78s] ### Design has 2 dirty nets
[08/07 17:47:30     80s] # ECO: 0.7% of the total area was rechecked for DRC, and 20.6% required routing.
[08/07 17:47:30     80s] #   number of violations = 108
[08/07 17:47:30     80s] #
[08/07 17:47:30     80s] #    By Layer and Type :
[08/07 17:47:30     80s] #	         MetSpc    Short   CutSpc   Totals
[08/07 17:47:30     80s] #	metal1       31       62        1       94
[08/07 17:47:30     80s] #	metal2        0       14        0       14
[08/07 17:47:30     80s] #	Totals       31       76        1      108
[08/07 17:47:30     80s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1000.57 (MB), peak = 1007.24 (MB)
[08/07 17:47:30     80s] #start 1st optimization iteration ...
[08/07 17:47:31     81s] #   number of violations = 10
[08/07 17:47:31     81s] #
[08/07 17:47:31     81s] #    By Layer and Type :
[08/07 17:47:31     81s] #	         MetSpc    Short     Loop   CutInr   Totals
[08/07 17:47:31     81s] #	metal1        1        3        0        5        9
[08/07 17:47:31     81s] #	metal2        0        0        1        0        1
[08/07 17:47:31     81s] #	Totals        1        3        1        5       10
[08/07 17:47:31     81s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 997.11 (MB), peak = 1007.24 (MB)
[08/07 17:47:31     81s] #start 2nd optimization iteration ...
[08/07 17:47:31     81s] #   number of violations = 4
[08/07 17:47:31     81s] #
[08/07 17:47:31     81s] #    By Layer and Type :
[08/07 17:47:31     81s] #	           Loop   CutInr   Totals
[08/07 17:47:31     81s] #	metal1        0        3        3
[08/07 17:47:31     81s] #	metal2        1        0        1
[08/07 17:47:31     81s] #	Totals        1        3        4
[08/07 17:47:31     81s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 997.11 (MB), peak = 1007.24 (MB)
[08/07 17:47:31     81s] #start 3rd optimization iteration ...
[08/07 17:47:31     81s] #   number of violations = 3
[08/07 17:47:31     81s] #
[08/07 17:47:31     81s] #    By Layer and Type :
[08/07 17:47:31     81s] #	         CutInr   Totals
[08/07 17:47:31     81s] #	metal1        3        3
[08/07 17:47:31     81s] #	Totals        3        3
[08/07 17:47:31     81s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 997.11 (MB), peak = 1007.24 (MB)
[08/07 17:47:31     81s] #start 4th optimization iteration ...
[08/07 17:47:31     82s] #   number of violations = 1
[08/07 17:47:31     82s] #
[08/07 17:47:31     82s] #    By Layer and Type :
[08/07 17:47:31     82s] #	         CutInr   Totals
[08/07 17:47:31     82s] #	metal1        1        1
[08/07 17:47:31     82s] #	Totals        1        1
[08/07 17:47:31     82s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 997.12 (MB), peak = 1007.24 (MB)
[08/07 17:47:31     82s] #start 5th optimization iteration ...
[08/07 17:47:31     82s] #   number of violations = 1
[08/07 17:47:31     82s] #
[08/07 17:47:31     82s] #    By Layer and Type :
[08/07 17:47:31     82s] #	         CutInr   Totals
[08/07 17:47:31     82s] #	metal1        1        1
[08/07 17:47:31     82s] #	Totals        1        1
[08/07 17:47:31     82s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 997.12 (MB), peak = 1007.24 (MB)
[08/07 17:47:31     82s] #start 6th optimization iteration ...
[08/07 17:47:31     82s] #   number of violations = 1
[08/07 17:47:31     82s] #
[08/07 17:47:31     82s] #    By Layer and Type :
[08/07 17:47:31     82s] #	         CutInr   Totals
[08/07 17:47:31     82s] #	metal1        1        1
[08/07 17:47:31     82s] #	Totals        1        1
[08/07 17:47:31     82s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 997.43 (MB), peak = 1007.24 (MB)
[08/07 17:47:31     82s] #start 7th optimization iteration ...
[08/07 17:47:31     82s] #   number of violations = 1
[08/07 17:47:31     82s] #
[08/07 17:47:31     82s] #    By Layer and Type :
[08/07 17:47:31     82s] #	         CutInr   Totals
[08/07 17:47:31     82s] #	metal1        1        1
[08/07 17:47:31     82s] #	Totals        1        1
[08/07 17:47:31     82s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 997.43 (MB), peak = 1007.24 (MB)
[08/07 17:47:31     82s] #start 8th optimization iteration ...
[08/07 17:47:31     82s] #   number of violations = 1
[08/07 17:47:31     82s] #
[08/07 17:47:31     82s] #    By Layer and Type :
[08/07 17:47:31     82s] #	         CutInr   Totals
[08/07 17:47:31     82s] #	metal1        1        1
[08/07 17:47:31     82s] #	Totals        1        1
[08/07 17:47:31     82s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 997.43 (MB), peak = 1007.24 (MB)
[08/07 17:47:31     82s] #start 9th optimization iteration ...
[08/07 17:47:31     82s] #   number of violations = 1
[08/07 17:47:31     82s] #
[08/07 17:47:31     82s] #    By Layer and Type :
[08/07 17:47:31     82s] #	         CutInr   Totals
[08/07 17:47:31     82s] #	metal1        1        1
[08/07 17:47:31     82s] #	Totals        1        1
[08/07 17:47:31     82s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 997.43 (MB), peak = 1007.24 (MB)
[08/07 17:47:31     82s] #start 10th optimization iteration ...
[08/07 17:47:31     82s] #   number of violations = 1
[08/07 17:47:31     82s] #
[08/07 17:47:31     82s] #    By Layer and Type :
[08/07 17:47:31     82s] #	         CutInr   Totals
[08/07 17:47:31     82s] #	metal1        1        1
[08/07 17:47:31     82s] #	Totals        1        1
[08/07 17:47:31     82s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 997.43 (MB), peak = 1007.24 (MB)
[08/07 17:47:31     82s] #start 11th optimization iteration ...
[08/07 17:47:31     82s] #   number of violations = 1
[08/07 17:47:31     82s] #
[08/07 17:47:31     82s] #    By Layer and Type :
[08/07 17:47:31     82s] #	         CutInr   Totals
[08/07 17:47:31     82s] #	metal1        1        1
[08/07 17:47:31     82s] #	Totals        1        1
[08/07 17:47:31     82s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1006.04 (MB), peak = 1007.24 (MB)
[08/07 17:47:31     82s] #start 12th optimization iteration ...
[08/07 17:47:31     82s] #   number of violations = 1
[08/07 17:47:31     82s] #
[08/07 17:47:31     82s] #    By Layer and Type :
[08/07 17:47:31     82s] #	         CutInr   Totals
[08/07 17:47:31     82s] #	metal1        1        1
[08/07 17:47:31     82s] #	Totals        1        1
[08/07 17:47:31     82s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1006.05 (MB), peak = 1007.24 (MB)
[08/07 17:47:31     82s] #start 13th optimization iteration ...
[08/07 17:47:31     82s] #   number of violations = 1
[08/07 17:47:31     82s] #
[08/07 17:47:31     82s] #    By Layer and Type :
[08/07 17:47:31     82s] #	         CutInr   Totals
[08/07 17:47:31     82s] #	metal1        1        1
[08/07 17:47:31     82s] #	Totals        1        1
[08/07 17:47:31     82s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1006.05 (MB), peak = 1007.24 (MB)
[08/07 17:47:31     82s] #start 14th optimization iteration ...
[08/07 17:47:31     82s] #   number of violations = 1
[08/07 17:47:31     82s] #
[08/07 17:47:31     82s] #    By Layer and Type :
[08/07 17:47:31     82s] #	         CutInr   Totals
[08/07 17:47:31     82s] #	metal1        1        1
[08/07 17:47:31     82s] #	Totals        1        1
[08/07 17:47:31     82s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1006.05 (MB), peak = 1007.24 (MB)
[08/07 17:47:31     82s] #start 15th optimization iteration ...
[08/07 17:47:31     82s] #   number of violations = 0
[08/07 17:47:31     82s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1006.21 (MB), peak = 1007.24 (MB)
[08/07 17:47:31     82s] #Complete Detail Routing.
[08/07 17:47:31     82s] #Total wire length = 76233 um.
[08/07 17:47:31     82s] #Total half perimeter of net bounding box = 50099 um.
[08/07 17:47:31     82s] #Total wire length on LAYER metal1 = 125 um.
[08/07 17:47:31     82s] #Total wire length on LAYER metal2 = 37841 um.
[08/07 17:47:31     82s] #Total wire length on LAYER metal3 = 38266 um.
[08/07 17:47:31     82s] #Total number of vias = 2875
[08/07 17:47:31     82s] #Up-Via Summary (total 2875):
[08/07 17:47:31     82s] #           
[08/07 17:47:31     82s] #-----------------------
[08/07 17:47:31     82s] # metal1           1229
[08/07 17:47:31     82s] # metal2           1646
[08/07 17:47:31     82s] #-----------------------
[08/07 17:47:31     82s] #                  2875 
[08/07 17:47:31     82s] #
[08/07 17:47:31     82s] #Total number of DRC violations = 0
[08/07 17:47:31     82s] ### Time Record (Detail Routing) is uninstalled.
[08/07 17:47:31     82s] #Cpu time = 00:00:05
[08/07 17:47:31     82s] #Elapsed time = 00:00:05
[08/07 17:47:31     82s] #Increased memory = -5.65 (MB)
[08/07 17:47:31     82s] #Total memory = 984.33 (MB)
[08/07 17:47:31     82s] #Peak memory = 1007.24 (MB)
[08/07 17:47:31     82s] #detailRoute Statistics:
[08/07 17:47:31     82s] #Cpu time = 00:00:05
[08/07 17:47:31     82s] #Elapsed time = 00:00:05
[08/07 17:47:31     82s] #Increased memory = -5.63 (MB)
[08/07 17:47:31     82s] #Total memory = 984.34 (MB)
[08/07 17:47:31     82s] #Peak memory = 1007.24 (MB)
[08/07 17:47:31     82s] #Skip updating routing design signature in db-snapshot flow
[08/07 17:47:31     82s] ### Time Record (DB Export) is installed.
[08/07 17:47:31     82s] ### Time Record (DB Export) is uninstalled.
[08/07 17:47:31     82s] ### Time Record (Post Callback) is installed.
[08/07 17:47:31     82s] ### Time Record (Post Callback) is uninstalled.
[08/07 17:47:31     82s] #
[08/07 17:47:31     82s] #globalDetailRoute statistics:
[08/07 17:47:31     82s] #Cpu time = 00:00:07
[08/07 17:47:31     82s] #Elapsed time = 00:00:07
[08/07 17:47:31     82s] #Increased memory = 47.84 (MB)
[08/07 17:47:31     82s] #Total memory = 975.35 (MB)
[08/07 17:47:31     82s] #Peak memory = 1012.34 (MB)
[08/07 17:47:31     82s] #Number of warnings = 22
[08/07 17:47:31     82s] #Total number of warnings = 24
[08/07 17:47:31     82s] #Number of fails = 0
[08/07 17:47:31     82s] #Total number of fails = 0
[08/07 17:47:31     82s] #Complete globalDetailRoute on Fri Aug  7 17:47:31 2020
[08/07 17:47:31     82s] #
[08/07 17:47:31     82s] ### Time Record (globalDetailRoute) is uninstalled.
[08/07 17:47:31     82s] ### 
[08/07 17:47:31     82s] ###   Scalability Statistics
[08/07 17:47:31     82s] ### 
[08/07 17:47:31     82s] ### --------------------------------+----------------+----------------+----------------+
[08/07 17:47:31     82s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[08/07 17:47:31     82s] ### --------------------------------+----------------+----------------+----------------+
[08/07 17:47:31     82s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[08/07 17:47:31     82s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[08/07 17:47:31     82s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[08/07 17:47:31     82s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[08/07 17:47:31     82s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[08/07 17:47:31     82s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[08/07 17:47:31     82s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[08/07 17:47:31     82s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[08/07 17:47:31     82s] ###   Global Routing                |        00:00:01|        00:00:01|             1.0|
[08/07 17:47:31     82s] ###   Track Assignment              |        00:00:01|        00:00:01|             1.0|
[08/07 17:47:31     82s] ###   Detail Routing                |        00:00:04|        00:00:04|             1.0|
[08/07 17:47:31     82s] ###   Entire Command                |        00:00:07|        00:00:07|             1.0|
[08/07 17:47:31     82s] ### --------------------------------+----------------+----------------+----------------+
[08/07 17:47:31     82s] ### 
[08/07 17:47:31     82s] % End globalDetailRoute (date=08/07 17:47:31, total cpu=0:00:07.0, real=0:00:07.0, peak res=1012.3M, current mem=975.2M)
[08/07 17:47:31     82s]         NanoRoute done. (took cpu=0:00:07.0 real=0:00:07.0)
[08/07 17:47:31     82s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:47:31     82s] UM:*                                      NanoRoute
[08/07 17:47:31     82s]       Clock detailed routing done.
[08/07 17:47:31     82s] Checking guided vs. routed lengths for 104 nets...
[08/07 17:47:31     82s] 
[08/07 17:47:31     82s] **ERROR: (IMPCCOPT-5054):	Net clk is not completely connected after routing.
      
[08/07 17:47:31     82s]       Guided max path lengths
[08/07 17:47:31     82s]       =======================
[08/07 17:47:31     82s]       
[08/07 17:47:31     82s]       ----------------------------------------
[08/07 17:47:31     82s]       From (um)    To (um)     Number of paths
[08/07 17:47:31     82s]       ----------------------------------------
[08/07 17:47:31     82s]          0.000      500.000          89
[08/07 17:47:31     82s]        500.000     1000.000           8
[08/07 17:47:31     82s]       1000.000     1500.000           5
[08/07 17:47:31     82s]       1500.000     2000.000           1
[08/07 17:47:31     82s]       2000.000     2500.000           0
[08/07 17:47:31     82s]       2500.000     3000.000           0
[08/07 17:47:31     82s]       3000.000     3500.000           1
[08/07 17:47:31     82s]       ----------------------------------------
[08/07 17:47:31     82s]       
[08/07 17:47:31     82s]       Deviation of routing from guided max path lengths
[08/07 17:47:31     82s]       =================================================
[08/07 17:47:31     82s]       
[08/07 17:47:31     82s]       -------------------------------------
[08/07 17:47:31     82s]       From (%)    To (%)    Number of paths
[08/07 17:47:31     82s]       -------------------------------------
[08/07 17:47:31     82s]       below        0.000          41
[08/07 17:47:31     82s]         0.000     10.000          51
[08/07 17:47:31     82s]        10.000     20.000           6
[08/07 17:47:31     82s]        20.000     30.000           4
[08/07 17:47:31     82s]        30.000     40.000           0
[08/07 17:47:31     82s]        40.000     50.000           1
[08/07 17:47:31     82s]        50.000     60.000           0
[08/07 17:47:31     82s]        60.000     70.000           1
[08/07 17:47:31     82s]       -------------------------------------
[08/07 17:47:31     82s]       
[08/07 17:47:31     82s] 
[08/07 17:47:31     82s]     Top 10 notable deviations of routed length from guided length
[08/07 17:47:31     82s]     =============================================================
[08/07 17:47:31     82s] 
[08/07 17:47:31     82s]     Net clk (6 terminals)
[08/07 17:47:31     82s]     Guided length:  max path =  3432.601um, total =  4065.601um
[08/07 17:47:31     82s]     Routed length:  max path =     0.000um, total =     0.000um
[08/07 17:47:31     82s]     Deviation:      max path =   -100.000%,  total =   -100.000%
[08/07 17:47:31     82s] 
[08/07 17:47:31     82s]     Net CTS_96 (12 terminals)
[08/07 17:47:31     82s]     Guided length:  max path =   481.800um, total =   524.400um
[08/07 17:47:31     82s]     Routed length:  max path =   487.800um, total =   621.000um
[08/07 17:47:31     82s]     Deviation:      max path =     1.245%,  total =    18.421%
[08/07 17:47:31     82s] 
[08/07 17:47:31     82s]     Net CTS_13 (12 terminals)
[08/07 17:47:31     82s]     Guided length:  max path =   520.800um, total =   702.600um
[08/07 17:47:31     82s]     Routed length:  max path =   511.200um, total =   788.400um
[08/07 17:47:31     82s]     Deviation:      max path =    -1.843%,  total =    12.212%
[08/07 17:47:31     82s] 
[08/07 17:47:31     82s]     Net CTS_51 (11 terminals)
[08/07 17:47:31     82s]     Guided length:  max path =   636.600um, total =   688.200um
[08/07 17:47:31     82s]     Routed length:  max path =   646.200um, total =   768.000um
[08/07 17:47:31     82s]     Deviation:      max path =     1.508%,  total =    11.595%
[08/07 17:47:31     82s] 
[08/07 17:47:31     82s]     Net CTS_32 (13 terminals)
[08/07 17:47:31     82s]     Guided length:  max path =   627.600um, total =   740.400um
[08/07 17:47:31     82s]     Routed length:  max path =   642.000um, total =   819.000um
[08/07 17:47:31     82s]     Deviation:      max path =     2.294%,  total =    10.616%
[08/07 17:47:31     82s] 
[08/07 17:47:31     82s]     Net CTS_64 (13 terminals)
[08/07 17:47:31     82s]     Guided length:  max path =   515.400um, total =   638.400um
[08/07 17:47:31     82s]     Routed length:  max path =   478.200um, total =   705.600um
[08/07 17:47:31     82s]     Deviation:      max path =    -7.218%,  total =    10.526%
[08/07 17:47:31     82s] 
[08/07 17:47:31     82s]     Net CTS_34 (14 terminals)
[08/07 17:47:31     82s]     Guided length:  max path =   819.000um, total =  1848.000um
[08/07 17:47:31     82s]     Routed length:  max path =   775.200um, total =  1968.300um
[08/07 17:47:31     82s]     Deviation:      max path =    -5.348%,  total =     6.510%
[08/07 17:47:31     82s] 
[08/07 17:47:31     82s]     Net CTS_20 (11 terminals)
[08/07 17:47:31     82s]     Guided length:  max path =  1497.600um, total =  2568.000um
[08/07 17:47:31     82s]     Routed length:  max path =  1502.400um, total =  2672.400um
[08/07 17:47:31     82s]     Deviation:      max path =     0.321%,  total =     4.065%
[08/07 17:47:31     82s] 
[08/07 17:47:32     82s]     Net CTS_69 (11 terminals)
[08/07 17:47:32     82s]     Guided length:  max path =  1159.200um, total =  1637.400um
[08/07 17:47:32     82s]     Routed length:  max path =  1188.000um, total =  1700.400um
[08/07 17:47:32     82s]     Deviation:      max path =     2.484%,  total =     3.848%
[08/07 17:47:32     82s] 
[08/07 17:47:32     82s]     Net CTS_46 (12 terminals)
[08/07 17:47:32     82s]     Guided length:  max path =  1236.600um, total =  2304.000um
[08/07 17:47:32     82s]     Routed length:  max path =  1236.600um, total =  2368.800um
[08/07 17:47:32     82s]     Deviation:      max path =     0.000%,  total =     2.812%
[08/07 17:47:32     82s] 
[08/07 17:47:32     82s] Set FIXED routing status on 104 net(s)
[08/07 17:47:32     82s] Set FIXED placed status on 103 instance(s)
[08/07 17:47:32     82s]       Route Remaining Unrouted Nets...
[08/07 17:47:32     82s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[08/07 17:47:32     82s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1198.6M
[08/07 17:47:32     82s] All LLGs are deleted
[08/07 17:47:32     82s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1198.6M
[08/07 17:47:32     82s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.009, MEM:1196.7M
[08/07 17:47:32     82s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.009, MEM:1196.7M
[08/07 17:47:32     82s] ### Creating LA Mngr. totSessionCpu=0:01:23 mem=1196.7M
[08/07 17:47:32     82s] LayerId::1 widthSet size::1
[08/07 17:47:32     82s] LayerId::2 widthSet size::1
[08/07 17:47:32     82s] LayerId::3 widthSet size::1
[08/07 17:47:32     82s] Updating RC grid for preRoute extraction ...
[08/07 17:47:32     82s] Initializing multi-corner resistance tables ...
[08/07 17:47:32     82s] Preroute length aware model : LLS: 2-1 ; HLS: 4-3 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.939400 ; wcR: 1.000000 ; newSi: 0.097500 ; pMod: 77 ; 
[08/07 17:47:32     82s] ### Creating LA Mngr, finished. totSessionCpu=0:01:23 mem=1196.7M
[08/07 17:47:32     82s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1196.66 MB )
[08/07 17:47:32     82s] (I)       Started Loading and Dumping File ( Curr Mem: 1196.66 MB )
[08/07 17:47:32     82s] (I)       Reading DB...
[08/07 17:47:32     82s] (I)       Read data from FE... (mem=1196.7M)
[08/07 17:47:32     82s] (I)       Read nodes and places... (mem=1196.7M)
[08/07 17:47:32     82s] (I)       Done Read nodes and places (cpu=0.040s, mem=1211.5M)
[08/07 17:47:32     82s] (I)       Read nets... (mem=1211.5M)
[08/07 17:47:32     82s] (I)       Done Read nets (cpu=0.070s, mem=1220.5M)
[08/07 17:47:32     82s] (I)       Done Read data from FE (cpu=0.110s, mem=1220.5M)
[08/07 17:47:32     82s] (I)       before initializing RouteDB syMemory usage = 1220.5 MB
[08/07 17:47:32     82s] (I)       Honor MSV route constraint: false
[08/07 17:47:32     82s] (I)       Maximum routing layer  : 3
[08/07 17:47:32     82s] (I)       Minimum routing layer  : 2
[08/07 17:47:32     82s] (I)       Supply scale factor H  : 1.00
[08/07 17:47:32     82s] (I)       Supply scale factor V  : 1.00
[08/07 17:47:32     82s] (I)       Tracks used by clock wire: 0
[08/07 17:47:32     82s] (I)       Reverse direction      : 
[08/07 17:47:32     82s] (I)       Honor partition pin guides: true
[08/07 17:47:32     82s] (I)       Route selected nets only: false
[08/07 17:47:32     82s] (I)       Route secondary PG pins: false
[08/07 17:47:32     82s] (I)       Second PG max fanout   : 2147483647
[08/07 17:47:32     82s] (I)       Apply function for special wires: true
[08/07 17:47:32     82s] (I)       Layer by layer blockage reading: true
[08/07 17:47:32     82s] (I)       Offset calculation fix : true
[08/07 17:47:32     82s] (I)       Route stripe layer range: 
[08/07 17:47:32     82s] (I)       Honor partition fences : 
[08/07 17:47:32     82s] (I)       Honor partition pin    : 
[08/07 17:47:32     82s] (I)       Honor partition fences with feedthrough: 
[08/07 17:47:32     82s] (I)       Counted 1006 PG shapes. We will not process PG shapes layer by layer.
[08/07 17:47:32     82s] (I)       Use row-based GCell size
[08/07 17:47:32     82s] (I)       Use row-based GCell align
[08/07 17:47:32     82s] (I)       GCell unit size   : 30000
[08/07 17:47:32     82s] (I)       GCell multiplier  : 1
[08/07 17:47:32     82s] (I)       GCell row height  : 30000
[08/07 17:47:32     82s] (I)       Actual row height : 30000
[08/07 17:47:32     82s] (I)       GCell align ref   : 40800 42000
[08/07 17:47:32     82s] [NR-eGR] Track table information for default rule: 
[08/07 17:47:32     82s] [NR-eGR] metal1 has no routable track
[08/07 17:47:32     82s] [NR-eGR] metal2 has single uniform track structure
[08/07 17:47:32     82s] [NR-eGR] metal3 has single uniform track structure
[08/07 17:47:32     82s] (I)       ===========================================================================
[08/07 17:47:32     82s] (I)       == Report All Rule Vias ==
[08/07 17:47:32     82s] (I)       ===========================================================================
[08/07 17:47:32     82s] (I)        Via Rule : (Default)
[08/07 17:47:32     82s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/07 17:47:32     82s] (I)       ---------------------------------------------------------------------------
[08/07 17:47:32     82s] (I)        1    1 : M2_M1                       1 : M2_M1                    
[08/07 17:47:32     82s] (I)        2    2 : M3_M2                       2 : M3_M2                    
[08/07 17:47:32     82s] (I)        3    0 : ---                         0 : ---                      
[08/07 17:47:32     82s] (I)       ===========================================================================
[08/07 17:47:32     82s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1220.53 MB )
[08/07 17:47:32     82s] [NR-eGR] Read 408 PG shapes
[08/07 17:47:32     82s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1220.53 MB )
[08/07 17:47:32     82s] [NR-eGR] #Routing Blockages  : 0
[08/07 17:47:32     82s] [NR-eGR] #Instance Blockages : 2715
[08/07 17:47:32     82s] [NR-eGR] #PG Blockages       : 408
[08/07 17:47:32     82s] [NR-eGR] #Bump Blockages     : 0
[08/07 17:47:32     82s] [NR-eGR] #Boundary Blockages : 0
[08/07 17:47:32     82s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[08/07 17:47:32     82s] [NR-eGR] Num Prerouted Nets = 104  Num Prerouted Wires = 3744
[08/07 17:47:32     82s] (I)       readDataFromPlaceDB
[08/07 17:47:32     82s] (I)       Read net information..
[08/07 17:47:32     82s] [NR-eGR] Read numTotalNets=36625  numIgnoredNets=104
[08/07 17:47:32     82s] (I)       Read testcase time = 0.010 seconds
[08/07 17:47:32     82s] 
[08/07 17:47:32     82s] (I)       early_global_route_priority property id does not exist.
[08/07 17:47:32     82s] (I)       Start initializing grid graph
[08/07 17:47:32     82s] (I)       End initializing grid graph
[08/07 17:47:32     82s] (I)       Model blockages into capacity
[08/07 17:47:32     82s] (I)       Read Num Blocks=22330  Num Prerouted Wires=3744  Num CS=0
[08/07 17:47:32     82s] (I)       Started Modeling ( Curr Mem: 1228.62 MB )
[08/07 17:47:32     82s] (I)       Started Modeling Layer 1 ( Curr Mem: 1228.62 MB )
[08/07 17:47:32     82s] (I)       Started Modeling Layer 2 ( Curr Mem: 1228.62 MB )
[08/07 17:47:32     82s] (I)       Layer 1 (V) : #blockages 22330 : #preroutes 3149
[08/07 17:47:32     82s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1228.62 MB )
[08/07 17:47:32     82s] (I)       Started Modeling Layer 3 ( Curr Mem: 1228.62 MB )
[08/07 17:47:32     82s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 595
[08/07 17:47:32     82s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.62 MB )
[08/07 17:47:32     82s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1228.62 MB )
[08/07 17:47:32     82s] (I)       -- layer congestion ratio --
[08/07 17:47:32     82s] (I)       Layer 1 : 0.100000
[08/07 17:47:32     82s] (I)       Layer 2 : 0.700000
[08/07 17:47:32     82s] (I)       Layer 3 : 0.700000
[08/07 17:47:32     82s] (I)       ----------------------------
[08/07 17:47:32     82s] (I)       Number of ignored nets = 104
[08/07 17:47:32     82s] (I)       Number of fixed nets = 104.  Ignored: Yes
[08/07 17:47:32     82s] (I)       Number of clock nets = 104.  Ignored: No
[08/07 17:47:32     82s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/07 17:47:32     82s] (I)       Number of special nets = 0.  Ignored: Yes
[08/07 17:47:32     82s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/07 17:47:32     82s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[08/07 17:47:32     82s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/07 17:47:32     82s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/07 17:47:32     82s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/07 17:47:32     82s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1228.6 MB
[08/07 17:47:32     82s] (I)       Ndr track 0 does not exist
[08/07 17:47:32     82s] (I)       Layer1  viaCost=200.00
[08/07 17:47:32     82s] (I)       Layer2  viaCost=100.00
[08/07 17:47:32     82s] (I)       ---------------------Grid Graph Info--------------------
[08/07 17:47:32     82s] (I)       Routing area        : (0, 0) - (6000000, 6000000)
[08/07 17:47:32     82s] (I)       Core area           : (40800, 42000) - (5959200, 5958000)
[08/07 17:47:32     82s] (I)       Site width          :  2400  (dbu)
[08/07 17:47:32     82s] (I)       Row height          : 30000  (dbu)
[08/07 17:47:32     82s] (I)       GCell row height    : 30000  (dbu)
[08/07 17:47:32     82s] (I)       GCell width         : 30000  (dbu)
[08/07 17:47:32     82s] (I)       GCell height        : 30000  (dbu)
[08/07 17:47:32     82s] (I)       Grid                :   200   200     3
[08/07 17:47:32     82s] (I)       Layer numbers       :     1     2     3
[08/07 17:47:32     82s] (I)       Vertical capacity   :     0 30000     0
[08/07 17:47:32     82s] (I)       Horizontal capacity :     0     0 30000
[08/07 17:47:32     82s] (I)       Default wire width  :   900   900  1500
[08/07 17:47:32     82s] (I)       Default wire space  :   900   900   900
[08/07 17:47:32     82s] (I)       Default wire pitch  :  1800  1800  2400
[08/07 17:47:32     82s] (I)       Default pitch size  :  1800  2400  3000
[08/07 17:47:32     82s] (I)       First track coord   :     0  1200  1500
[08/07 17:47:32     82s] (I)       Num tracks per GCell: 16.67 12.50 10.00
[08/07 17:47:32     82s] (I)       Total num of tracks :     0  2500  2000
[08/07 17:47:32     82s] (I)       Num of masks        :     1     1     1
[08/07 17:47:32     82s] (I)       Num of trim masks   :     0     0     0
[08/07 17:47:32     82s] (I)       --------------------------------------------------------
[08/07 17:47:32     82s] 
[08/07 17:47:32     82s] [NR-eGR] ============ Routing rule table ============
[08/07 17:47:32     82s] [NR-eGR] Rule id: 0  Nets: 36521 
[08/07 17:47:32     82s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/07 17:47:32     82s] (I)       Pitch:  L1=1800  L2=2400  L3=3000
[08/07 17:47:32     82s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1
[08/07 17:47:32     82s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[08/07 17:47:32     82s] [NR-eGR] ========================================
[08/07 17:47:32     82s] [NR-eGR] 
[08/07 17:47:32     82s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/07 17:47:32     82s] (I)       blocked tracks on layer2 : = 21196 / 500000 (4.24%)
[08/07 17:47:32     82s] (I)       blocked tracks on layer3 : = 0 / 400000 (0.00%)
[08/07 17:47:32     82s] (I)       After initializing earlyGlobalRoute syMemory usage = 1228.6 MB
[08/07 17:47:32     82s] (I)       Finished Loading and Dumping File ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 1228.62 MB )
[08/07 17:47:32     82s] (I)       Started Global Routing ( Curr Mem: 1228.62 MB )
[08/07 17:47:32     82s] (I)       ============= Initialization =============
[08/07 17:47:32     82s] (I)       totalPins=100534  totalGlobalPin=84149 (83.70%)
[08/07 17:47:32     82s] (I)       Started Build MST ( Curr Mem: 1228.62 MB )
[08/07 17:47:32     82s] (I)       Generate topology with single threads
[08/07 17:47:32     82s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1228.62 MB )
[08/07 17:47:32     82s] (I)       total 2D Cap : 886332 = (400000 H, 486332 V)
[08/07 17:47:32     82s] [NR-eGR] Layer group 1: route 36521 net(s) in layer range [2, 3]
[08/07 17:47:32     82s] (I)       ============  Phase 1a Route ============
[08/07 17:47:32     82s] (I)       Started Phase 1a ( Curr Mem: 1228.62 MB )
[08/07 17:47:32     83s] (I)       Finished Phase 1a ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1228.62 MB )
[08/07 17:47:32     83s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1228.62 MB )
[08/07 17:47:32     83s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[08/07 17:47:32     83s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1228.62 MB )
[08/07 17:47:32     83s] (I)       Usage: 237735 = (129267 H, 108468 V) = (32.32% H, 22.30% V) = (3.878e+06um H, 3.254e+06um V)
[08/07 17:47:32     83s] (I)       
[08/07 17:47:32     83s] (I)       ============  Phase 1b Route ============
[08/07 17:47:32     83s] (I)       Started Phase 1b ( Curr Mem: 1228.62 MB )
[08/07 17:47:32     83s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1228.62 MB )
[08/07 17:47:32     83s] (I)       Usage: 237936 = (129329 H, 108607 V) = (32.33% H, 22.33% V) = (3.880e+06um H, 3.258e+06um V)
[08/07 17:47:32     83s] (I)       
[08/07 17:47:32     83s] (I)       earlyGlobalRoute overflow of layer group 1: 2.03% H + 0.20% V. EstWL: 7.138080e+06um
[08/07 17:47:32     83s] (I)       ============  Phase 1c Route ============
[08/07 17:47:32     83s] (I)       Started Phase 1c ( Curr Mem: 1228.62 MB )
[08/07 17:47:32     83s] (I)       Level2 Grid: 40 x 40
[08/07 17:47:32     83s] (I)       Started Two Level Routing ( Curr Mem: 1228.62 MB )
[08/07 17:47:32     83s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1228.62 MB )
[08/07 17:47:32     83s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.62 MB )
[08/07 17:47:32     83s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.62 MB )
[08/07 17:47:32     83s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1228.62 MB )
[08/07 17:47:32     83s] (I)       Usage: 237936 = (129329 H, 108607 V) = (32.33% H, 22.33% V) = (3.880e+06um H, 3.258e+06um V)
[08/07 17:47:32     83s] (I)       
[08/07 17:47:32     83s] (I)       ============  Phase 1d Route ============
[08/07 17:47:32     83s] (I)       Started Phase 1d ( Curr Mem: 1228.62 MB )
[08/07 17:47:32     83s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1228.62 MB )
[08/07 17:47:32     83s] (I)       Usage: 238004 = (129329 H, 108675 V) = (32.33% H, 22.35% V) = (3.880e+06um H, 3.260e+06um V)
[08/07 17:47:32     83s] (I)       
[08/07 17:47:32     83s] (I)       ============  Phase 1e Route ============
[08/07 17:47:32     83s] (I)       Started Phase 1e ( Curr Mem: 1228.62 MB )
[08/07 17:47:32     83s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.62 MB )
[08/07 17:47:32     83s] (I)       Usage: 238004 = (129329 H, 108675 V) = (32.33% H, 22.35% V) = (3.880e+06um H, 3.260e+06um V)
[08/07 17:47:32     83s] (I)       
[08/07 17:47:32     83s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 2.00% H + 0.20% V. EstWL: 7.140120e+06um
[08/07 17:47:32     83s] [NR-eGR] 
[08/07 17:47:32     83s] (I)       Current Phase 1l[Initialization] ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1228.62 MB )
[08/07 17:47:32     83s] (I)       Running layer assignment with 1 threads
[08/07 17:47:32     83s] (I)       Finished Phase 1l ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1228.62 MB )
[08/07 17:47:32     83s] (I)       ============  Phase 1l Route ============
[08/07 17:47:32     83s] (I)       
[08/07 17:47:32     83s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/07 17:47:32     83s] [NR-eGR]                        OverCon           OverCon           OverCon            
[08/07 17:47:32     83s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[08/07 17:47:32     83s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[08/07 17:47:32     83s] [NR-eGR] --------------------------------------------------------------------------------
[08/07 17:47:32     83s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/07 17:47:32     83s] [NR-eGR]  metal2  (2)        54( 0.14%)         8( 0.02%)         2( 0.01%)   ( 0.16%) 
[08/07 17:47:32     83s] [NR-eGR]  metal3  (3)       464( 1.17%)       101( 0.25%)        18( 0.05%)   ( 1.46%) 
[08/07 17:47:32     83s] [NR-eGR] --------------------------------------------------------------------------------
[08/07 17:47:32     83s] [NR-eGR] Total              518( 0.65%)       109( 0.14%)        20( 0.03%)   ( 0.81%) 
[08/07 17:47:32     83s] [NR-eGR] 
[08/07 17:47:32     83s] (I)       Finished Global Routing ( CPU: 0.18 sec, Real: 0.19 sec, Curr Mem: 1228.62 MB )
[08/07 17:47:32     83s] (I)       total 2D Cap : 887782 = (400000 H, 487782 V)
[08/07 17:47:32     83s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 1.46% H + 0.16% V
[08/07 17:47:32     83s] [NR-eGR] Overflow after earlyGlobalRoute 1.88% H + 0.19% V
[08/07 17:47:32     83s] (I)       ============= track Assignment ============
[08/07 17:47:32     83s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1228.62 MB )
[08/07 17:47:32     83s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1228.62 MB )
[08/07 17:47:32     83s] (I)       Started Greedy Track Assignment ( Curr Mem: 1228.62 MB )
[08/07 17:47:32     83s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[08/07 17:47:32     83s] (I)       Running track assignment with 1 threads
[08/07 17:47:32     83s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.62 MB )
[08/07 17:47:32     83s] (I)       Run Multi-thread track assignment
[08/07 17:47:32     83s] (I)       Finished Greedy Track Assignment ( CPU: 0.27 sec, Real: 0.27 sec, Curr Mem: 1228.62 MB )
[08/07 17:47:32     83s] [NR-eGR] --------------------------------------------------------------------------
[08/07 17:47:32     83s] [NR-eGR] metal1  (1F) length: 1.249500e+02um, number of vias: 101763
[08/07 17:47:32     83s] [NR-eGR] metal2  (2V) length: 3.614729e+06um, number of vias: 143341
[08/07 17:47:32     83s] [NR-eGR] metal3  (3H) length: 4.012479e+06um, number of vias: 0
[08/07 17:47:32     83s] [NR-eGR] Total length: 7.627333e+06um, number of vias: 245104
[08/07 17:47:32     83s] [NR-eGR] --------------------------------------------------------------------------
[08/07 17:47:32     83s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[08/07 17:47:32     83s] [NR-eGR] --------------------------------------------------------------------------
[08/07 17:47:32     83s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.84 sec, Real: 0.85 sec, Curr Mem: 1228.62 MB )
[08/07 17:47:32     83s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.9 real=0:00:00.9)
[08/07 17:47:32     83s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:47:32     83s] UM:*                                      Route Remaining Unrouted Nets
[08/07 17:47:32     83s]     Routing using NR in eGR->NR Step done.
[08/07 17:47:32     83s] Net route status summary:
[08/07 17:47:32     83s]   Clock:       104 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=104, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[08/07 17:47:32     83s]   Non-clock: 36602 (unrouted=81, trialRouted=36521, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=6, (crossesIlmBoundary AND tooFewTerms=0)])
[08/07 17:47:32     83s] 
[08/07 17:47:32     83s] CCOPT: Done with clock implementation routing.
[08/07 17:47:32     83s] 
[08/07 17:47:32     83s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:08.4 real=0:00:08.4)
[08/07 17:47:32     83s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:47:32     83s] UM:*                                      Leaving CCOpt scope - Routing Tools
[08/07 17:47:32     83s]   Clock implementation routing done.
[08/07 17:47:32     83s]   Leaving CCOpt scope - extractRC...
[08/07 17:47:32     83s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[08/07 17:47:32     83s] Extraction called for design 'riscv' of instances=35934 and nets=36706 using extraction engine 'preRoute' .
[08/07 17:47:32     83s] PreRoute RC Extraction called for design riscv.
[08/07 17:47:32     83s] RC Extraction called in multi-corner(1) mode.
[08/07 17:47:32     83s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/07 17:47:32     83s] Type 'man IMPEXT-6197' for more detail.
[08/07 17:47:32     83s] RCMode: PreRoute
[08/07 17:47:32     83s]       RC Corner Indexes            0   
[08/07 17:47:32     83s] Capacitance Scaling Factor   : 1.00000 
[08/07 17:47:32     83s] Resistance Scaling Factor    : 1.00000 
[08/07 17:47:32     83s] Clock Cap. Scaling Factor    : 1.00000 
[08/07 17:47:32     83s] Clock Res. Scaling Factor    : 1.00000 
[08/07 17:47:32     83s] Shrink Factor                : 1.00000
[08/07 17:47:32     83s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/07 17:47:33     83s] LayerId::1 widthSet size::1
[08/07 17:47:33     83s] LayerId::2 widthSet size::1
[08/07 17:47:33     83s] LayerId::3 widthSet size::1
[08/07 17:47:33     83s] Updating RC grid for preRoute extraction ...
[08/07 17:47:33     83s] Initializing multi-corner resistance tables ...
[08/07 17:47:33     83s] Preroute length aware model : LLS: 2-1 ; HLS: 4-3 ; rDens: 0.455861 ; uaWl: 1.000000 ; uaWlH: 1.000000 ; aWlH: 0.000000 ; Pmax: 0.939400 ; wcR: 1.000000 ; newSi: 0.097500 ; pMod: 77 ; 
[08/07 17:47:33     83s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1228.617M)
[08/07 17:47:33     83s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[08/07 17:47:33     83s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/07 17:47:33     83s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:47:33     83s] UM:*                                      Leaving CCOpt scope - extractRC
[08/07 17:47:33     83s]   Clock tree timing engine global stage delay update for corner_tt:setup.late...
[08/07 17:47:33     83s] End AAE Lib Interpolated Model. (MEM=1228.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/07 17:47:33     83s]   Clock tree timing engine global stage delay update for corner_tt:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/07 17:47:33     83s]   Clock DAG stats after routing clock trees:
[08/07 17:47:33     83s]     cell counts      : b=103, i=0, icg=0, nicg=0, l=0, total=103
[08/07 17:47:33     83s]     cell areas       : b=29376.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=29376.000um^2
[08/07 17:47:33     83s]     cell capacitance : b=2.511pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.511pF
[08/07 17:47:33     83s]     sink capacitance : count=1023, total=51.010pF, avg=0.050pF, sd=0.001pF, min=0.016pF, max=0.050pF
[08/07 17:47:33     83s]     wire capacitance : top=0.000pF, trunk=4.658pF, leaf=10.430pF, total=15.088pF
[08/07 17:47:33     83s]     wire lengths     : top=0.000um, trunk=23593.201um, leaf=52617.150um, total=76210.351um
[08/07 17:47:33     83s]     hp wire lengths  : top=0.000um, trunk=14214.000um, leaf=32214.000um, total=46428.000um
[08/07 17:47:33     83s]   Clock DAG net violations after routing clock trees:
[08/07 17:47:33     83s]     Remaining Transition : {count=2, worst=[0.013ns, 0.003ns]} avg=0.008ns sd=0.007ns sum=0.016ns
[08/07 17:47:33     83s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[08/07 17:47:33     83s]     Trunk : target=0.537ns count=13 avg=0.352ns sd=0.161ns min=0.077ns max=0.550ns {4 <= 0.322ns, 5 <= 0.430ns, 1 <= 0.483ns, 1 <= 0.510ns, 1 <= 0.537ns} {1 <= 0.564ns, 0 <= 0.591ns, 0 <= 0.644ns, 0 <= 0.805ns, 0 > 0.805ns}
[08/07 17:47:33     83s]     Leaf  : target=0.537ns count=91 avg=0.466ns sd=0.034ns min=0.369ns max=0.540ns {0 <= 0.322ns, 12 <= 0.430ns, 45 <= 0.483ns, 26 <= 0.510ns, 7 <= 0.537ns} {1 <= 0.564ns, 0 <= 0.591ns, 0 <= 0.644ns, 0 <= 0.805ns, 0 > 0.805ns}
[08/07 17:47:33     83s]   Clock DAG library cell distribution after routing clock trees {count}:
[08/07 17:47:33     83s]      Bufs: BUFX4: 99 BUFX2: 4 
[08/07 17:47:33     83s]   Primary reporting skew groups after routing clock trees:
[08/07 17:47:33     83s]     skew_group clk/setup_func_mode: insertion delay [min=1.111, max=1.401, avg=1.285, sd=0.081], skew [0.291 vs 0.278*], 98.7% {1.111, 1.389} (wid=0.132 ws=0.116) (gid=1.360 gs=0.351)
[08/07 17:47:33     83s]         min path sink: rf_reg[28][13]/CLK
[08/07 17:47:33     83s]         max path sink: rf_reg[31][2]/CLK
[08/07 17:47:33     83s]   Skew group summary after routing clock trees:
[08/07 17:47:33     83s]     skew_group clk/setup_func_mode: insertion delay [min=1.111, max=1.401, avg=1.285, sd=0.081], skew [0.291 vs 0.278*], 98.7% {1.111, 1.389} (wid=0.132 ws=0.116) (gid=1.360 gs=0.351)
[08/07 17:47:33     83s]   CCOpt::Phase::Routing done. (took cpu=0:00:08.7 real=0:00:08.7)
[08/07 17:47:33     84s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:47:33     84s] UM:*                                      CCOpt::Phase::Routing
[08/07 17:47:33     84s]   CCOpt::Phase::PostConditioning...
[08/07 17:47:33     84s]   Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
[08/07 17:47:33     84s] OPERPROF: Starting DPlace-Init at level 1, MEM:1257.2M
[08/07 17:47:33     84s] z: 2, totalTracks: 1
[08/07 17:47:33     84s] #spOpts: N=250 mergeVia=F 
[08/07 17:47:33     84s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1257.2M
[08/07 17:47:33     84s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1257.2M
[08/07 17:47:33     84s] Core basic site is core
[08/07 17:47:33     84s] SiteArray: non-trimmed site array dimensions = 197 x 2466
[08/07 17:47:33     84s] SiteArray: use 2,019,328 bytes
[08/07 17:47:33     84s] SiteArray: current memory after site array memory allocation 1259.2M
[08/07 17:47:33     84s] SiteArray: FP blocked sites are writable
[08/07 17:47:33     84s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/07 17:47:33     84s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1259.2M
[08/07 17:47:33     84s] Process 594 wires and vias for routing blockage and capacity analysis
[08/07 17:47:33     84s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1259.2M
[08/07 17:47:33     84s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.014, MEM:1259.2M
[08/07 17:47:33     84s] OPERPROF:     Starting CMU at level 3, MEM:1259.2M
[08/07 17:47:33     84s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:1259.2M
[08/07 17:47:33     84s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.024, MEM:1259.2M
[08/07 17:47:33     84s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1259.2MB).
[08/07 17:47:33     84s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.055, MEM:1259.2M
[08/07 17:47:33     84s]   Removing CTS place status from clock tree and sinks.
[08/07 17:47:33     84s]   Removed CTS place status from 103 clock cells (out of 105 ) and 0 clock sinks (out of 0 ).
[08/07 17:47:33     84s]   Switching to inst based legalization.
[08/07 17:47:33     84s]   PostConditioning...
[08/07 17:47:33     84s]     PostConditioning active optimizations:
[08/07 17:47:33     84s]      - DRV fixing with cell sizing and buffering
[08/07 17:47:33     84s]      - Skew fixing with cell sizing
[08/07 17:47:33     84s]     
[08/07 17:47:33     84s]     Currently running CTS, using active skew data
[08/07 17:47:33     84s]     Reset bufferability constraints...
[08/07 17:47:33     84s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[08/07 17:47:33     84s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 17:47:33     84s]     Upsizing to fix DRVs...
[08/07 17:47:33     84s]     Fixing clock tree DRVs with upsizing: **ERROR: (IMPCCOPT-2215):	The route/traversal graph for net 'clk' is not fully connected.
**WARN: (IMPCCOPT-2245):	Cannot perform post-route optimization on net driven by term 'clk'.
[08/07 17:47:33     84s] ...20% ...40% ...60% ...80% ...100% 
[08/07 17:47:33     84s]     CCOpt-PostConditioning: considered: 104, tested: 104, violation detected: 2, violation ignored (due to small violation): 0, cannot run: 1, attempted: 1, unsuccessful: 0, sized: 0
[08/07 17:47:33     84s]     
[08/07 17:47:33     84s]     PRO Statistics: Fix DRVs (initial upsizing):
[08/07 17:47:33     84s]     ============================================
[08/07 17:47:33     84s]     
[08/07 17:47:33     84s]     Cell changes by Net Type:
[08/07 17:47:33     84s]     
[08/07 17:47:33     84s]     -------------------------------------------------------------------------------------------------------------------
[08/07 17:47:33     84s]     Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[08/07 17:47:33     84s]     -------------------------------------------------------------------------------------------------------------------
[08/07 17:47:33     84s]     top                0                    0           0            0                    0                  0
[08/07 17:47:33     84s]     trunk              0                    0           0            0                    0                  0
[08/07 17:47:33     84s]     leaf               1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[08/07 17:47:33     84s]     -------------------------------------------------------------------------------------------------------------------
[08/07 17:47:33     84s]     Total              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[08/07 17:47:33     84s]     -------------------------------------------------------------------------------------------------------------------
[08/07 17:47:33     84s]     
[08/07 17:47:33     84s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
[08/07 17:47:33     84s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[08/07 17:47:33     84s]     
[08/07 17:47:33     84s]     Clock DAG stats PostConditioning after Upsizing to fix DRVs:
[08/07 17:47:33     84s]       cell counts      : b=103, i=0, icg=0, nicg=0, l=0, total=103
[08/07 17:47:33     84s]       cell areas       : b=29376.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=29376.000um^2
[08/07 17:47:33     84s]       cell capacitance : b=2.511pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.511pF
[08/07 17:47:33     84s]       sink capacitance : count=1023, total=51.010pF, avg=0.050pF, sd=0.001pF, min=0.016pF, max=0.050pF
[08/07 17:47:33     84s]       wire capacitance : top=0.000pF, trunk=4.658pF, leaf=10.430pF, total=15.088pF
[08/07 17:47:33     84s]       wire lengths     : top=0.000um, trunk=23593.201um, leaf=52617.150um, total=76210.351um
[08/07 17:47:33     84s]       hp wire lengths  : top=0.000um, trunk=14214.000um, leaf=32214.000um, total=46428.000um
[08/07 17:47:33     84s]     Clock DAG net violations PostConditioning after Upsizing to fix DRVs:
[08/07 17:47:33     84s]       Remaining Transition : {count=2, worst=[0.013ns, 0.003ns]} avg=0.008ns sd=0.007ns sum=0.016ns
[08/07 17:47:33     84s]     Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
[08/07 17:47:33     84s]       Trunk : target=0.537ns count=13 avg=0.352ns sd=0.161ns min=0.077ns max=0.550ns {4 <= 0.322ns, 5 <= 0.430ns, 1 <= 0.483ns, 1 <= 0.510ns, 1 <= 0.537ns} {1 <= 0.564ns, 0 <= 0.591ns, 0 <= 0.644ns, 0 <= 0.805ns, 0 > 0.805ns}
[08/07 17:47:33     84s]       Leaf  : target=0.537ns count=91 avg=0.466ns sd=0.034ns min=0.369ns max=0.540ns {0 <= 0.322ns, 12 <= 0.430ns, 45 <= 0.483ns, 26 <= 0.510ns, 7 <= 0.537ns} {1 <= 0.564ns, 0 <= 0.591ns, 0 <= 0.644ns, 0 <= 0.805ns, 0 > 0.805ns}
[08/07 17:47:33     84s]     Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
[08/07 17:47:33     84s]        Bufs: BUFX4: 99 BUFX2: 4 
[08/07 17:47:33     84s]     Primary reporting skew groups PostConditioning after Upsizing to fix DRVs:
[08/07 17:47:33     84s]       skew_group clk/setup_func_mode: insertion delay [min=1.111, max=1.401, avg=1.285, sd=0.081], skew [0.291 vs 0.278*], 98.7% {1.111, 1.389} (wid=0.132 ws=0.116) (gid=1.360 gs=0.351)
[08/07 17:47:33     84s]           min path sink: rf_reg[28][13]/CLK
[08/07 17:47:33     84s]           max path sink: rf_reg[31][2]/CLK
[08/07 17:47:33     84s]     Skew group summary PostConditioning after Upsizing to fix DRVs:
[08/07 17:47:33     84s]       skew_group clk/setup_func_mode: insertion delay [min=1.111, max=1.401, avg=1.285, sd=0.081], skew [0.291 vs 0.278*], 98.7% {1.111, 1.389} (wid=0.132 ws=0.116) (gid=1.360 gs=0.351)
[08/07 17:47:33     84s]     Upsizing to fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/07 17:47:33     84s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:47:33     84s] UM:*                                      Upsizing to fix DRVs
[08/07 17:47:33     84s]     Recomputing CTS skew targets...
[08/07 17:47:33     84s]     Resolving skew group constraints...
[08/07 17:47:33     84s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[08/07 17:47:33     84s]     Resolving skew group constraints done.
[08/07 17:47:33     84s]     Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/07 17:47:33     84s]     Fixing DRVs...
[08/07 17:47:33     84s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[08/07 17:47:33     84s]     CCOpt-PostConditioning: considered: 104, tested: 104, violation detected: 2, violation ignored (due to small violation): 0, cannot run: 1, attempted: 1, unsuccessful: 0, sized: 0
[08/07 17:47:33     84s]     
[08/07 17:47:33     84s]     PRO Statistics: Fix DRVs (cell sizing):
[08/07 17:47:33     84s]     =======================================
[08/07 17:47:33     84s]     
[08/07 17:47:33     84s]     Cell changes by Net Type:
[08/07 17:47:33     84s]     
[08/07 17:47:33     84s]     -------------------------------------------------------------------------------------------------------------------
[08/07 17:47:33     84s]     Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[08/07 17:47:33     84s]     -------------------------------------------------------------------------------------------------------------------
[08/07 17:47:33     84s]     top                0                    0           0            0                    0                  0
[08/07 17:47:33     84s]     trunk              0                    0           0            0                    0                  0
[08/07 17:47:33     84s]     leaf               1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[08/07 17:47:33     84s]     -------------------------------------------------------------------------------------------------------------------
[08/07 17:47:33     84s]     Total              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[08/07 17:47:33     84s]     -------------------------------------------------------------------------------------------------------------------
[08/07 17:47:33     84s]     
[08/07 17:47:33     84s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
[08/07 17:47:33     84s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[08/07 17:47:33     84s]     
[08/07 17:47:33     84s]     Clock DAG stats PostConditioning after DRV fixing:
[08/07 17:47:33     84s]       cell counts      : b=103, i=0, icg=0, nicg=0, l=0, total=103
[08/07 17:47:33     84s]       cell areas       : b=29376.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=29376.000um^2
[08/07 17:47:33     84s]       cell capacitance : b=2.511pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.511pF
[08/07 17:47:33     84s]       sink capacitance : count=1023, total=51.010pF, avg=0.050pF, sd=0.001pF, min=0.016pF, max=0.050pF
[08/07 17:47:33     84s]       wire capacitance : top=0.000pF, trunk=4.658pF, leaf=10.430pF, total=15.088pF
[08/07 17:47:33     84s]       wire lengths     : top=0.000um, trunk=23593.201um, leaf=52617.150um, total=76210.351um
[08/07 17:47:33     84s]       hp wire lengths  : top=0.000um, trunk=14214.000um, leaf=32214.000um, total=46428.000um
[08/07 17:47:33     84s]     Clock DAG net violations PostConditioning after DRV fixing:
[08/07 17:47:33     84s]       Remaining Transition : {count=2, worst=[0.013ns, 0.003ns]} avg=0.008ns sd=0.007ns sum=0.016ns
[08/07 17:47:33     84s]     Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
[08/07 17:47:33     84s]       Trunk : target=0.537ns count=13 avg=0.352ns sd=0.161ns min=0.077ns max=0.550ns {4 <= 0.322ns, 5 <= 0.430ns, 1 <= 0.483ns, 1 <= 0.510ns, 1 <= 0.537ns} {1 <= 0.564ns, 0 <= 0.591ns, 0 <= 0.644ns, 0 <= 0.805ns, 0 > 0.805ns}
[08/07 17:47:33     84s]       Leaf  : target=0.537ns count=91 avg=0.466ns sd=0.034ns min=0.369ns max=0.540ns {0 <= 0.322ns, 12 <= 0.430ns, 45 <= 0.483ns, 26 <= 0.510ns, 7 <= 0.537ns} {1 <= 0.564ns, 0 <= 0.591ns, 0 <= 0.644ns, 0 <= 0.805ns, 0 > 0.805ns}
[08/07 17:47:33     84s]     Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
[08/07 17:47:33     84s]        Bufs: BUFX4: 99 BUFX2: 4 
[08/07 17:47:33     84s]     Primary reporting skew groups PostConditioning after DRV fixing:
[08/07 17:47:33     84s]       skew_group clk/setup_func_mode: insertion delay [min=1.111, max=1.401, avg=1.285, sd=0.081], skew [0.291 vs 0.278*], 98.7% {1.111, 1.389} (wid=0.132 ws=0.116) (gid=1.360 gs=0.351)
[08/07 17:47:33     84s]           min path sink: rf_reg[28][13]/CLK
[08/07 17:47:33     84s]           max path sink: rf_reg[31][2]/CLK
[08/07 17:47:33     84s]     Skew group summary PostConditioning after DRV fixing:
[08/07 17:47:33     84s]       skew_group clk/setup_func_mode: insertion delay [min=1.111, max=1.401, avg=1.285, sd=0.081], skew [0.291 vs 0.278*], 98.7% {1.111, 1.389} (wid=0.132 ws=0.116) (gid=1.360 gs=0.351)
[08/07 17:47:33     84s]     Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 17:47:33     84s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:47:33     84s] UM:*                                      Fixing DRVs
[08/07 17:47:33     84s]     Buffering to fix DRVs...
[08/07 17:47:33     84s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[08/07 17:47:33     84s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[08/07 17:47:33     84s]     Inserted 1 buffers and inverters.
[08/07 17:47:33     84s]     success count. Default: 0, QS: 1, QD: 0, FS: 0, MQS: 0
[08/07 17:47:33     84s]     CCOpt-PostConditioning: nets considered: 104, nets tested: 104, nets violation detected: 2, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 2, nets unsuccessful: 1, buffered: 1
[08/07 17:47:33     84s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[08/07 17:47:33     84s]       cell counts      : b=104, i=0, icg=0, nicg=0, l=0, total=104
[08/07 17:47:33     84s]       cell areas       : b=29664.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=29664.000um^2
[08/07 17:47:33     84s]       cell capacitance : b=2.535pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.535pF
[08/07 17:47:33     84s]       sink capacitance : count=1023, total=51.010pF, avg=0.050pF, sd=0.001pF, min=0.016pF, max=0.050pF
[08/07 17:47:33     84s]       wire capacitance : top=0.000pF, trunk=4.662pF, leaf=10.430pF, total=15.092pF
[08/07 17:47:33     84s]       wire lengths     : top=0.000um, trunk=23593.201um, leaf=52617.150um, total=76210.351um
[08/07 17:47:33     84s]       hp wire lengths  : top=0.000um, trunk=14223.600um, leaf=32214.000um, total=46437.600um
[08/07 17:47:33     84s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing:
[08/07 17:47:33     84s]       Remaining Transition : {count=1, worst=[0.003ns]} avg=0.003ns sd=0.000ns sum=0.003ns
[08/07 17:47:33     84s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[08/07 17:47:33     84s]       Trunk : target=0.537ns count=14 avg=0.330ns sd=0.162ns min=0.077ns max=0.520ns {5 <= 0.322ns, 5 <= 0.430ns, 1 <= 0.483ns, 2 <= 0.510ns, 1 <= 0.537ns}
[08/07 17:47:33     84s]       Leaf  : target=0.537ns count=91 avg=0.466ns sd=0.034ns min=0.369ns max=0.540ns {0 <= 0.322ns, 12 <= 0.430ns, 45 <= 0.483ns, 26 <= 0.510ns, 7 <= 0.537ns} {1 <= 0.564ns, 0 <= 0.591ns, 0 <= 0.644ns, 0 <= 0.805ns, 0 > 0.805ns}
[08/07 17:47:33     84s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[08/07 17:47:33     84s]        Bufs: BUFX4: 100 BUFX2: 4 
[08/07 17:47:33     84s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[08/07 17:47:33     84s]       skew_group clk/setup_func_mode: insertion delay [min=1.111, max=1.401, avg=1.304, sd=0.066], skew [0.291 vs 0.278*], 98.7% {1.111, 1.389} (wid=0.129 ws=0.113) (gid=1.360 gs=0.347)
[08/07 17:47:33     84s]           min path sink: rf_reg[28][13]/CLK
[08/07 17:47:33     84s]           max path sink: rf_reg[31][2]/CLK
[08/07 17:47:33     84s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[08/07 17:47:33     84s]       skew_group clk/setup_func_mode: insertion delay [min=1.111, max=1.401, avg=1.304, sd=0.066], skew [0.291 vs 0.278*], 98.7% {1.111, 1.389} (wid=0.129 ws=0.113) (gid=1.360 gs=0.347)
[08/07 17:47:33     84s]     Buffering to fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/07 17:47:33     84s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:47:33     84s] UM:*                                      Buffering to fix DRVs
[08/07 17:47:33     84s]     
[08/07 17:47:33     84s]     Slew Diagnostics: After DRV fixing
[08/07 17:47:33     84s]     ==================================
[08/07 17:47:33     84s]     
[08/07 17:47:33     84s]     Global Causes:
[08/07 17:47:33     84s]     
[08/07 17:47:33     84s]     -----
[08/07 17:47:33     84s]     Cause
[08/07 17:47:33     84s]     -----
[08/07 17:47:33     84s]       (empty table)
[08/07 17:47:33     84s]     -----
[08/07 17:47:33     84s]     
[08/07 17:47:33     84s]     Top 5 overslews:
[08/07 17:47:33     84s]     
[08/07 17:47:33     84s]     ----------------------------------------------------------------------------
[08/07 17:47:33     84s]     Overslew    Causes                                     Driving Pin
[08/07 17:47:33     84s]     ----------------------------------------------------------------------------
[08/07 17:47:33     84s]     0.003ns     1. Inst already optimally sized (BUFX4)    CTS_ccl_a_buf_00440/Y
[08/07 17:47:33     84s]        -        2. Skew would be damaged                             -
[08/07 17:47:33     84s]     ----------------------------------------------------------------------------
[08/07 17:47:33     84s]     
[08/07 17:47:33     84s]     Slew diagnostics counts from the 1 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[08/07 17:47:33     84s]     
[08/07 17:47:33     84s]     ------------------------------------------
[08/07 17:47:33     84s]     Cause                           Occurences
[08/07 17:47:33     84s]     ------------------------------------------
[08/07 17:47:33     84s]     Inst already optimally sized        1
[08/07 17:47:33     84s]     Skew would be damaged               1
[08/07 17:47:33     84s]     ------------------------------------------
[08/07 17:47:33     84s]     
[08/07 17:47:33     84s]     Violation diagnostics counts from the 1 nodes that have violations:
[08/07 17:47:33     84s]     
[08/07 17:47:33     84s]     ------------------------------------------
[08/07 17:47:33     84s]     Cause                           Occurences
[08/07 17:47:33     84s]     ------------------------------------------
[08/07 17:47:33     84s]     Inst already optimally sized        1
[08/07 17:47:33     84s]     Skew would be damaged               1
[08/07 17:47:33     84s]     ------------------------------------------
[08/07 17:47:33     84s]     
[08/07 17:47:33     84s]     Fixing Skew by cell sizing...
[08/07 17:47:33     84s]     Path optimization required 0 stage delay updates 
[08/07 17:47:33     84s]     Resized 0 clock insts to decrease delay.
[08/07 17:47:33     84s]     Fixing short paths with downsize only
[08/07 17:47:33     84s]     Path optimization required 0 stage delay updates 
[08/07 17:47:33     84s]     Resized 0 clock insts to increase delay.
[08/07 17:47:33     84s]     
[08/07 17:47:33     84s]     PRO Statistics: Fix Skew (cell sizing):
[08/07 17:47:33     84s]     =======================================
[08/07 17:47:33     84s]     
[08/07 17:47:33     84s]     Cell changes by Net Type:
[08/07 17:47:33     84s]     
[08/07 17:47:33     84s]     -------------------------------------------------------------------------------------------------------------------
[08/07 17:47:33     84s]     Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[08/07 17:47:33     84s]     -------------------------------------------------------------------------------------------------------------------
[08/07 17:47:33     84s]     top                0                    0           0            0                    0                  0
[08/07 17:47:33     84s]     trunk              1 [33.3%]            0           0            0                    0 (0.0%)           1 (100.0%)
[08/07 17:47:33     84s]     leaf               2 [66.7%]            0           0            0                    0 (0.0%)           2 (100.0%)
[08/07 17:47:33     84s]     -------------------------------------------------------------------------------------------------------------------
[08/07 17:47:33     84s]     Total              3 [100.0%]           0           0            0                    0 (0.0%)           3 (100.0%)
[08/07 17:47:33     84s]     -------------------------------------------------------------------------------------------------------------------
[08/07 17:47:33     84s]     
[08/07 17:47:33     84s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 3, Area change: 0.000um^2 (0.000%)
[08/07 17:47:33     84s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[08/07 17:47:33     84s]     
[08/07 17:47:33     84s]     Clock DAG stats PostConditioning after skew fixing by cell sizing:
[08/07 17:47:33     84s]       cell counts      : b=104, i=0, icg=0, nicg=0, l=0, total=104
[08/07 17:47:33     84s]       cell areas       : b=29664.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=29664.000um^2
[08/07 17:47:33     84s]       cell capacitance : b=2.535pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.535pF
[08/07 17:47:33     84s]       sink capacitance : count=1023, total=51.010pF, avg=0.050pF, sd=0.001pF, min=0.016pF, max=0.050pF
[08/07 17:47:33     84s]       wire capacitance : top=0.000pF, trunk=4.662pF, leaf=10.430pF, total=15.092pF
[08/07 17:47:33     84s]       wire lengths     : top=0.000um, trunk=23593.201um, leaf=52617.150um, total=76210.351um
[08/07 17:47:33     84s]       hp wire lengths  : top=0.000um, trunk=14223.600um, leaf=32214.000um, total=46437.600um
[08/07 17:47:33     84s]     Clock DAG net violations PostConditioning after skew fixing by cell sizing:
[08/07 17:47:33     84s]       Remaining Transition : {count=1, worst=[0.003ns]} avg=0.003ns sd=0.000ns sum=0.003ns
[08/07 17:47:33     84s]     Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
[08/07 17:47:33     84s]       Trunk : target=0.537ns count=14 avg=0.330ns sd=0.162ns min=0.077ns max=0.520ns {5 <= 0.322ns, 5 <= 0.430ns, 1 <= 0.483ns, 2 <= 0.510ns, 1 <= 0.537ns}
[08/07 17:47:33     84s]       Leaf  : target=0.537ns count=91 avg=0.466ns sd=0.034ns min=0.369ns max=0.540ns {0 <= 0.322ns, 12 <= 0.430ns, 45 <= 0.483ns, 26 <= 0.510ns, 7 <= 0.537ns} {1 <= 0.564ns, 0 <= 0.591ns, 0 <= 0.644ns, 0 <= 0.805ns, 0 > 0.805ns}
[08/07 17:47:33     84s]     Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
[08/07 17:47:33     84s]        Bufs: BUFX4: 100 BUFX2: 4 
[08/07 17:47:33     84s]     Primary reporting skew groups PostConditioning after skew fixing by cell sizing:
[08/07 17:47:33     84s]       skew_group clk/setup_func_mode: insertion delay [min=1.111, max=1.401, avg=1.304, sd=0.066], skew [0.291 vs 0.278*], 98.7% {1.111, 1.389} (wid=0.129 ws=0.113) (gid=1.360 gs=0.347)
[08/07 17:47:33     84s]           min path sink: rf_reg[28][13]/CLK
[08/07 17:47:33     84s]           max path sink: rf_reg[31][2]/CLK
[08/07 17:47:33     84s]     Skew group summary PostConditioning after skew fixing by cell sizing:
[08/07 17:47:33     84s]       skew_group clk/setup_func_mode: insertion delay [min=1.111, max=1.401, avg=1.304, sd=0.066], skew [0.291 vs 0.278*], 98.7% {1.111, 1.389} (wid=0.129 ws=0.113) (gid=1.360 gs=0.347)
[08/07 17:47:33     84s]     Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 17:47:33     84s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:47:33     84s] UM:*                                      Fixing Skew by cell sizing
[08/07 17:47:33     84s]     Reconnecting optimized routes...
[08/07 17:47:33     84s]     Reset timing graph...
[08/07 17:47:33     84s] Ignoring AAE DB Resetting ...
[08/07 17:47:33     84s]     Reset timing graph done.
[08/07 17:47:33     84s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 17:47:33     84s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1249.6M
[08/07 17:47:33     84s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.050, REAL:0.055, MEM:1249.6M
[08/07 17:47:33     84s]     Leaving CCOpt scope - ClockRefiner...
[08/07 17:47:33     84s]     Assigned high priority to 1 cells.
[08/07 17:47:33     84s]     Performing Single Pass Refine Place.
[08/07 17:47:33     84s]     Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : FGC enabled, Datapath : FGC enabled
[08/07 17:47:33     84s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1249.6M
[08/07 17:47:33     84s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1249.6M
[08/07 17:47:33     84s] z: 2, totalTracks: 1
[08/07 17:47:33     84s] #spOpts: N=250 mergeVia=F 
[08/07 17:47:33     84s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1249.6M
[08/07 17:47:33     84s] Info: 104 insts are soft-fixed.
[08/07 17:47:33     84s] OPERPROF:       Starting CMU at level 4, MEM:1249.6M
[08/07 17:47:33     84s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1249.6M
[08/07 17:47:33     84s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.017, MEM:1249.6M
[08/07 17:47:33     84s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1249.6MB).
[08/07 17:47:33     84s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.049, MEM:1249.6M
[08/07 17:47:33     84s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.049, MEM:1249.6M
[08/07 17:47:33     84s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.83496.5
[08/07 17:47:33     84s] OPERPROF: Starting RefinePlace at level 1, MEM:1249.6M
[08/07 17:47:33     84s] *** Starting refinePlace (0:01:25 mem=1249.6M) ***
[08/07 17:47:33     84s] Total net bbox length = 8.013e+06 (4.302e+06 3.711e+06) (ext = 1.289e+06)
[08/07 17:47:33     84s] Info: 104 insts are soft-fixed.
[08/07 17:47:33     84s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 17:47:33     84s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 17:47:33     84s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1249.6M
[08/07 17:47:33     84s] Starting refinePlace ...
[08/07 17:47:34     84s]   Spread Effort: high, standalone mode, useDDP on.
[08/07 17:47:34     84s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:01.0, mem=1249.6MB) @(0:01:25 - 0:01:25).
[08/07 17:47:34     84s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 17:47:34     84s] wireLenOptFixPriorityInst 1023 inst fixed
[08/07 17:47:34     84s] 
[08/07 17:47:34     84s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[08/07 17:47:34     85s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 17:47:34     85s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:00.0, mem=1249.6MB) @(0:01:25 - 0:01:25).
[08/07 17:47:34     85s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 17:47:34     85s] 	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1249.6MB
[08/07 17:47:34     85s] Statistics of distance of Instance movement in refine placement:
[08/07 17:47:34     85s]   maximum (X+Y) =         0.00 um
[08/07 17:47:34     85s]   mean    (X+Y) =         0.00 um
[08/07 17:47:34     85s] Summary Report:
[08/07 17:47:34     85s] Instances move: 0 (out of 35935 movable)
[08/07 17:47:34     85s] Instances flipped: 0
[08/07 17:47:34     85s] Mean displacement: 0.00 um
[08/07 17:47:34     85s] Max displacement: 0.00 um 
[08/07 17:47:34     85s] Total instances moved : 0
[08/07 17:47:34     85s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.730, REAL:0.729, MEM:1249.6M
[08/07 17:47:34     85s] Total net bbox length = 8.013e+06 (4.302e+06 3.711e+06) (ext = 1.289e+06)
[08/07 17:47:34     85s] Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1249.6MB
[08/07 17:47:34     85s] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:01.0, mem=1249.6MB) @(0:01:25 - 0:01:25).
[08/07 17:47:34     85s] *** Finished refinePlace (0:01:25 mem=1249.6M) ***
[08/07 17:47:34     85s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.83496.5
[08/07 17:47:34     85s] OPERPROF: Finished RefinePlace at level 1, CPU:0.790, REAL:0.798, MEM:1249.6M
[08/07 17:47:34     85s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1249.6M
[08/07 17:47:34     85s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.050, REAL:0.054, MEM:1249.6M
[08/07 17:47:34     85s]     Moved 0, flipped 0 and cell swapped 0 of 1127 clock instance(s) during refinement.
[08/07 17:47:34     85s]     The largest move was 0 microns for .
[08/07 17:47:34     85s]     Moved 0 and flipped 0 of 104 clock instances (excluding sinks) during refinement
[08/07 17:47:34     85s]     The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[08/07 17:47:34     85s]     Moved 0 and flipped 0 of 1023 clock sinks during refinement.
[08/07 17:47:34     85s]     The largest move for clock sinks was 0 microns. The inst with this movement was 
[08/07 17:47:34     85s]     Revert refine place priority changes on 0 cells.
[08/07 17:47:34     85s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.9 real=0:00:00.9)
[08/07 17:47:34     85s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:47:34     85s] UM:*                                      Leaving CCOpt scope - ClockRefiner
[08/07 17:47:34     85s]     Set dirty flag on 7 insts, 14 nets
[08/07 17:47:34     85s]   PostConditioning done.
[08/07 17:47:34     85s] Net route status summary:
[08/07 17:47:34     85s]   Clock:       105 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=105, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[08/07 17:47:34     85s]   Non-clock: 36602 (unrouted=81, trialRouted=36521, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=6, (crossesIlmBoundary AND tooFewTerms=0)])
[08/07 17:47:34     85s]   Update timing and DAG stats after post-conditioning...
[08/07 17:47:34     85s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 17:47:34     85s]   Clock tree timing engine global stage delay update for corner_tt:setup.late...
[08/07 17:47:34     85s] End AAE Lib Interpolated Model. (MEM=1249.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/07 17:47:34     85s]   Clock tree timing engine global stage delay update for corner_tt:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/07 17:47:34     85s]   Clock DAG stats after post-conditioning:
[08/07 17:47:34     85s]     cell counts      : b=104, i=0, icg=0, nicg=0, l=0, total=104
[08/07 17:47:34     85s]     cell areas       : b=29664.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=29664.000um^2
[08/07 17:47:34     85s]     cell capacitance : b=2.535pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.535pF
[08/07 17:47:34     85s]     sink capacitance : count=1023, total=51.010pF, avg=0.050pF, sd=0.001pF, min=0.016pF, max=0.050pF
[08/07 17:47:34     85s]     wire capacitance : top=0.000pF, trunk=4.662pF, leaf=10.430pF, total=15.092pF
[08/07 17:47:34     85s]     wire lengths     : top=0.000um, trunk=23610.601um, leaf=52617.150um, total=76227.751um
[08/07 17:47:34     85s]     hp wire lengths  : top=0.000um, trunk=14223.600um, leaf=32214.000um, total=46437.600um
[08/07 17:47:34     85s]   Clock DAG net violations after post-conditioning:
[08/07 17:47:34     85s]     Remaining Transition : {count=1, worst=[0.003ns]} avg=0.003ns sd=0.000ns sum=0.003ns
[08/07 17:47:34     85s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[08/07 17:47:34     85s]     Trunk : target=0.537ns count=14 avg=0.330ns sd=0.162ns min=0.077ns max=0.520ns {5 <= 0.322ns, 5 <= 0.430ns, 1 <= 0.483ns, 2 <= 0.510ns, 1 <= 0.537ns}
[08/07 17:47:34     85s]     Leaf  : target=0.537ns count=91 avg=0.466ns sd=0.034ns min=0.369ns max=0.540ns {0 <= 0.322ns, 12 <= 0.430ns, 45 <= 0.483ns, 26 <= 0.510ns, 7 <= 0.537ns} {1 <= 0.564ns, 0 <= 0.591ns, 0 <= 0.644ns, 0 <= 0.805ns, 0 > 0.805ns}
[08/07 17:47:34     85s]   Clock DAG library cell distribution after post-conditioning {count}:
[08/07 17:47:34     85s]      Bufs: BUFX4: 100 BUFX2: 4 
[08/07 17:47:34     85s]   Primary reporting skew groups after post-conditioning:
[08/07 17:47:34     85s]     skew_group clk/setup_func_mode: insertion delay [min=1.111, max=1.401, avg=1.304, sd=0.066], skew [0.291 vs 0.278*], 98.7% {1.111, 1.389} (wid=0.129 ws=0.113) (gid=1.360 gs=0.347)
[08/07 17:47:34     85s]         min path sink: rf_reg[28][13]/CLK
[08/07 17:47:34     85s]         max path sink: rf_reg[31][2]/CLK
[08/07 17:47:34     85s]   Skew group summary after post-conditioning:
[08/07 17:47:34     85s]     skew_group clk/setup_func_mode: insertion delay [min=1.111, max=1.401, avg=1.304, sd=0.066], skew [0.291 vs 0.278*], 98.7% {1.111, 1.389} (wid=0.129 ws=0.113) (gid=1.360 gs=0.347)
[08/07 17:47:34     85s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:01.6 real=0:00:01.6)
[08/07 17:47:34     85s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:47:34     85s] UM:*                                      CCOpt::Phase::PostConditioning
[08/07 17:47:34     85s]   Setting CTS place status to fixed for clock tree and sinks.
[08/07 17:47:34     85s]   numClockCells = 106, numClockCellsFixed = 106, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[08/07 17:47:34     85s]   Post-balance tidy up or trial balance steps...
[08/07 17:47:34     85s]   
[08/07 17:47:34     85s]   Clock DAG stats at end of CTS:
[08/07 17:47:34     85s]   ==============================
[08/07 17:47:34     85s]   
[08/07 17:47:34     85s]   ---------------------------------------------------------------
[08/07 17:47:34     85s]   Cell type                     Count    Area         Capacitance
[08/07 17:47:34     85s]   ---------------------------------------------------------------
[08/07 17:47:34     85s]   Buffers                        104     29664.000       2.535
[08/07 17:47:34     85s]   Inverters                        0         0.000       0.000
[08/07 17:47:34     85s]   Integrated Clock Gates           0         0.000       0.000
[08/07 17:47:34     85s]   Non-Integrated Clock Gates       0         0.000       0.000
[08/07 17:47:34     85s]   Clock Logic                      0         0.000       0.000
[08/07 17:47:34     85s]   All                            104     29664.000       2.535
[08/07 17:47:34     85s]   ---------------------------------------------------------------
[08/07 17:47:34     85s]   
[08/07 17:47:34     85s]   
[08/07 17:47:34     85s]   Clock DAG wire lengths at end of CTS:
[08/07 17:47:34     85s]   =====================================
[08/07 17:47:34     85s]   
[08/07 17:47:34     85s]   --------------------
[08/07 17:47:34     85s]   Type     Wire Length
[08/07 17:47:34     85s]   --------------------
[08/07 17:47:34     85s]   Top           0.000
[08/07 17:47:34     85s]   Trunk     23610.601
[08/07 17:47:34     85s]   Leaf      52617.150
[08/07 17:47:34     85s]   Total     76227.751
[08/07 17:47:34     85s]   --------------------
[08/07 17:47:34     85s]   
[08/07 17:47:34     85s]   
[08/07 17:47:34     85s]   Clock DAG hp wire lengths at end of CTS:
[08/07 17:47:34     85s]   ========================================
[08/07 17:47:34     85s]   
[08/07 17:47:34     85s]   -----------------------
[08/07 17:47:34     85s]   Type     hp Wire Length
[08/07 17:47:34     85s]   -----------------------
[08/07 17:47:34     85s]   Top            0.000
[08/07 17:47:34     85s]   Trunk      14223.600
[08/07 17:47:34     85s]   Leaf       32214.000
[08/07 17:47:34     85s]   Total      46437.600
[08/07 17:47:34     85s]   -----------------------
[08/07 17:47:34     85s]   
[08/07 17:47:34     85s]   
[08/07 17:47:34     85s]   Clock DAG capacitances at end of CTS:
[08/07 17:47:34     85s]   =====================================
[08/07 17:47:34     85s]   
[08/07 17:47:34     85s]   -----------------------------------
[08/07 17:47:34     85s]   Type     Gate      Wire      Total
[08/07 17:47:34     85s]   -----------------------------------
[08/07 17:47:34     85s]   Top       0.000     0.000     0.000
[08/07 17:47:34     85s]   Trunk     2.535     4.662     7.197
[08/07 17:47:34     85s]   Leaf     51.010    10.430    61.440
[08/07 17:47:34     85s]   Total    53.545    15.092    68.637
[08/07 17:47:34     85s]   -----------------------------------
[08/07 17:47:34     85s]   
[08/07 17:47:34     85s]   
[08/07 17:47:34     85s]   Clock DAG sink capacitances at end of CTS:
[08/07 17:47:34     85s]   ==========================================
[08/07 17:47:34     85s]   
[08/07 17:47:34     85s]   ---------------------------------------------------------
[08/07 17:47:34     85s]   Count    Total     Average    Std. Dev.    Min      Max
[08/07 17:47:34     85s]   ---------------------------------------------------------
[08/07 17:47:34     85s]   1023     51.010     0.050       0.001      0.016    0.050
[08/07 17:47:34     85s]   ---------------------------------------------------------
[08/07 17:47:34     85s]   
[08/07 17:47:34     85s]   
[08/07 17:47:34     85s]   Clock DAG net violations at end of CTS:
[08/07 17:47:34     85s]   =======================================
[08/07 17:47:34     85s]   
[08/07 17:47:34     85s]   --------------------------------------------------------------------------------------------
[08/07 17:47:34     85s]   Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
[08/07 17:47:34     85s]   --------------------------------------------------------------------------------------------
[08/07 17:47:34     85s]   Remaining Transition    ns         1       0.003       0.000      0.003    [0.003]
[08/07 17:47:34     85s]   --------------------------------------------------------------------------------------------
[08/07 17:47:34     85s]   
[08/07 17:47:34     85s]   
[08/07 17:47:34     85s]   Clock DAG primary half-corner transition distribution at end of CTS:
[08/07 17:47:34     85s]   ====================================================================
[08/07 17:47:34     85s]   
[08/07 17:47:34     85s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[08/07 17:47:34     85s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                 Over Target
[08/07 17:47:34     85s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[08/07 17:47:34     85s]   Trunk       0.537      14       0.330       0.162      0.077    0.520    {5 <= 0.322ns, 5 <= 0.430ns, 1 <= 0.483ns, 2 <= 0.510ns, 1 <= 0.537ns}                                         -
[08/07 17:47:34     85s]   Leaf        0.537      91       0.466       0.034      0.369    0.540    {0 <= 0.322ns, 12 <= 0.430ns, 45 <= 0.483ns, 26 <= 0.510ns, 7 <= 0.537ns}    {1 <= 0.564ns, 0 <= 0.591ns, 0 <= 0.644ns, 0 <= 0.805ns, 0 > 0.805ns}
[08/07 17:47:34     85s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[08/07 17:47:34     85s]   
[08/07 17:47:34     85s]   
[08/07 17:47:34     85s]   Clock DAG library cell distribution at end of CTS:
[08/07 17:47:34     85s]   ==================================================
[08/07 17:47:34     85s]   
[08/07 17:47:34     85s]   --------------------------------------
[08/07 17:47:34     85s]   Name     Type      Inst     Inst Area 
[08/07 17:47:34     85s]                      Count    (um^2)
[08/07 17:47:34     85s]   --------------------------------------
[08/07 17:47:34     85s]   BUFX4    buffer     100     28800.000
[08/07 17:47:34     85s]   BUFX2    buffer       4       864.000
[08/07 17:47:34     85s]   --------------------------------------
[08/07 17:47:34     85s]   
[08/07 17:47:34     85s]   
[08/07 17:47:34     85s]   Primary reporting skew groups summary at end of CTS:
[08/07 17:47:34     85s]   ====================================================
[08/07 17:47:34     85s]   
[08/07 17:47:34     85s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[08/07 17:47:34     85s]   Half-corner             Skew Group             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[08/07 17:47:34     85s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[08/07 17:47:34     85s]   corner_tt:setup.late    clk/setup_func_mode    1.111     1.401     0.291    0.278*           0.113           0.021           1.304        0.066     98.7% {1.111, 1.389}
[08/07 17:47:34     85s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[08/07 17:47:34     85s]   
[08/07 17:47:34     85s]   
[08/07 17:47:34     85s]   Skew group summary at end of CTS:
[08/07 17:47:34     85s]   =================================
[08/07 17:47:34     85s]   
[08/07 17:47:34     85s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[08/07 17:47:34     85s]   Half-corner             Skew Group             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[08/07 17:47:34     85s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[08/07 17:47:34     85s]   corner_tt:setup.late    clk/setup_func_mode    1.111     1.401     0.291    0.278*           0.113           0.021           1.304        0.066     98.7% {1.111, 1.389}
[08/07 17:47:34     85s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[08/07 17:47:34     85s]   
[08/07 17:47:34     85s]   
[08/07 17:47:34     85s]   Min/max skew group path pins for unmet skew targets:
[08/07 17:47:34     85s]   ====================================================
[08/07 17:47:34     85s]   
[08/07 17:47:34     85s]   -------------------------------------------------------------------------------------
[08/07 17:47:34     85s]   Half-corner             Skew Group             Min/Max    Delay    Pin
[08/07 17:47:34     85s]   -------------------------------------------------------------------------------------
[08/07 17:47:34     85s]   corner_tt:setup.late    clk/setup_func_mode    Min        1.111    rf_reg[28][13]/CLK
[08/07 17:47:34     85s]   corner_tt:setup.late    clk/setup_func_mode    Max        1.401    rf_reg[31][2]/CLK
[08/07 17:47:34     85s]   -------------------------------------------------------------------------------------
[08/07 17:47:34     85s]   
[08/07 17:47:34     85s]   
[08/07 17:47:34     85s]   Found a total of 14 clock tree pins with a slew violation.
[08/07 17:47:34     85s]   
[08/07 17:47:34     85s]   Slew violation summary across all clock trees - Top 10 violating pins:
[08/07 17:47:34     85s]   ======================================================================
[08/07 17:47:34     85s]   
[08/07 17:47:34     85s]   Target and measured clock slews (in ns):
[08/07 17:47:34     85s]   
[08/07 17:47:34     85s]   --------------------------------------------------------------------------------------------------
[08/07 17:47:34     85s]   Half corner           Violation  Slew    Slew      Dont   Ideal  Target         Pin
[08/07 17:47:34     85s]                         amount     target  achieved  touch  net?   source         
[08/07 17:47:34     85s]                                                      net?                         
[08/07 17:47:34     85s]   --------------------------------------------------------------------------------------------------
[08/07 17:47:34     85s]   corner_tt:setup.late    0.003    0.537    0.540    N      N      auto computed  rf_reg[23][28]/CLK
[08/07 17:47:34     85s]   corner_tt:setup.late    0.003    0.537    0.540    N      N      auto computed  rf_reg[16][28]/CLK
[08/07 17:47:34     85s]   corner_tt:setup.late    0.003    0.537    0.540    N      N      auto computed  rf_reg[23][12]/CLK
[08/07 17:47:34     85s]   corner_tt:setup.late    0.003    0.537    0.540    N      N      auto computed  rf_reg[16][12]/CLK
[08/07 17:47:34     85s]   corner_tt:setup.late    0.003    0.537    0.540    N      N      auto computed  rf_reg[23][5]/CLK
[08/07 17:47:34     85s]   corner_tt:setup.late    0.003    0.537    0.540    N      N      auto computed  rf_reg[7][5]/CLK
[08/07 17:47:34     85s]   corner_tt:setup.late    0.003    0.537    0.540    N      N      auto computed  rf_reg[1][5]/CLK
[08/07 17:47:34     85s]   corner_tt:setup.late    0.003    0.537    0.540    N      N      auto computed  rf_reg[20][12]/CLK
[08/07 17:47:34     85s]   corner_tt:setup.late    0.003    0.537    0.540    N      N      auto computed  rf_reg[2][12]/CLK
[08/07 17:47:34     85s]   corner_tt:setup.late    0.003    0.537    0.540    N      N      auto computed  rf_reg[31][2]/CLK
[08/07 17:47:34     85s]   --------------------------------------------------------------------------------------------------
[08/07 17:47:34     85s]   
[08/07 17:47:34     85s]   Target sources:
[08/07 17:47:34     85s]   auto extracted - target was extracted from SDC.
[08/07 17:47:34     85s]   auto computed - target was computed when balancing trees.
[08/07 17:47:34     85s]   explicit - target is explicitly set via target_max_trans property.
[08/07 17:47:34     85s]   pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
[08/07 17:47:34     85s]   liberty explicit - target is explicitly set via max_transition from liberty library.
[08/07 17:47:34     85s]   
[08/07 17:47:34     85s]   Found 0 pins on nets marked dont_touch that have slew violations.
[08/07 17:47:34     85s]   Found 0 pins on nets marked dont_touch that do not have slew violations.
[08/07 17:47:34     85s]   Found 0 pins on nets marked ideal_network that have slew violations.
[08/07 17:47:34     85s]   Found 0 pins on nets marked ideal_network that do not have slew violations.
[08/07 17:47:34     85s]   
[08/07 17:47:34     85s]   
[08/07 17:47:34     85s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 17:47:34     85s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:47:34     85s] UM:*                                      Post-balance tidy up or trial balance steps
[08/07 17:47:34     85s] Synthesizing clock trees done.
[08/07 17:47:34     85s] Tidy Up And Update Timing...
[08/07 17:47:34     85s] External - Set all clocks to propagated mode...
[08/07 17:47:34     85s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[08/07 17:47:34     85s]  * The following are in propagated mode:
[08/07 17:47:34     85s]    - SDC clock clk in view setup_func
[08/07 17:47:34     85s]    - SDC clock clk in view hold_func
[08/07 17:47:34     85s] 
[08/07 17:47:34     85s] Setting all clocks to propagated mode.
[08/07 17:47:35     86s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.7 real=0:00:00.7)
[08/07 17:47:35     86s] Clock DAG stats after update timingGraph:
[08/07 17:47:35     86s]   cell counts      : b=104, i=0, icg=0, nicg=0, l=0, total=104
[08/07 17:47:35     86s]   cell areas       : b=29664.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=29664.000um^2
[08/07 17:47:35     86s]   cell capacitance : b=2.535pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.535pF
[08/07 17:47:35     86s]   sink capacitance : count=1023, total=51.010pF, avg=0.050pF, sd=0.001pF, min=0.016pF, max=0.050pF
[08/07 17:47:35     86s]   wire capacitance : top=0.000pF, trunk=4.662pF, leaf=10.430pF, total=15.092pF
[08/07 17:47:35     86s]   wire lengths     : top=0.000um, trunk=23610.601um, leaf=52617.150um, total=76227.751um
[08/07 17:47:35     86s]   hp wire lengths  : top=0.000um, trunk=14223.600um, leaf=32214.000um, total=46437.600um
[08/07 17:47:35     86s] Clock DAG net violations after update timingGraph:
[08/07 17:47:35     86s]   Remaining Transition : {count=1, worst=[0.003ns]} avg=0.003ns sd=0.000ns sum=0.003ns
[08/07 17:47:35     86s] Clock DAG primary half-corner transition distribution after update timingGraph:
[08/07 17:47:35     86s]   Trunk : target=0.537ns count=14 avg=0.330ns sd=0.162ns min=0.077ns max=0.520ns {5 <= 0.322ns, 5 <= 0.430ns, 1 <= 0.483ns, 2 <= 0.510ns, 1 <= 0.537ns}
[08/07 17:47:35     86s]   Leaf  : target=0.537ns count=91 avg=0.466ns sd=0.034ns min=0.369ns max=0.540ns {0 <= 0.322ns, 12 <= 0.430ns, 45 <= 0.483ns, 26 <= 0.510ns, 7 <= 0.537ns} {1 <= 0.564ns, 0 <= 0.591ns, 0 <= 0.644ns, 0 <= 0.805ns, 0 > 0.805ns}
[08/07 17:47:35     86s] Clock DAG library cell distribution after update timingGraph {count}:
[08/07 17:47:35     86s]    Bufs: BUFX4: 100 BUFX2: 4 
[08/07 17:47:35     86s] Primary reporting skew groups after update timingGraph:
[08/07 17:47:35     86s]   skew_group clk/setup_func_mode: insertion delay [min=1.111, max=1.401, avg=1.304, sd=0.066], skew [0.291 vs 0.278*], 98.7% {1.111, 1.389} (wid=0.129 ws=0.113) (gid=1.360 gs=0.347)
[08/07 17:47:35     86s]       min path sink: rf_reg[28][13]/CLK
[08/07 17:47:35     86s]       max path sink: rf_reg[31][2]/CLK
[08/07 17:47:35     86s] Skew group summary after update timingGraph:
[08/07 17:47:35     86s]   skew_group clk/setup_func_mode: insertion delay [min=1.111, max=1.401, avg=1.304, sd=0.066], skew [0.291 vs 0.278*], 98.7% {1.111, 1.389} (wid=0.129 ws=0.113) (gid=1.360 gs=0.347)
[08/07 17:47:35     86s] Logging CTS constraint violations...
[08/07 17:47:35     86s]   Clock tree clk has 1 slew violation.
[08/07 17:47:35     86s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 14 slew violations below cell CTS_ccl_a_buf_00440 (a lib_cell BUFX4) at (5016.000,4332.000), in power domain auto-default with half corner corner_tt:setup.late. The worst violation was at the pin rf_reg[1][5]/CLK with a slew time target of 0.537ns. Achieved a slew time of 0.540ns.
[08/07 17:47:35     86s] 
[08/07 17:47:35     86s] Type 'man IMPCCOPT-1007' for more detail.
[08/07 17:47:35     86s] **WARN: (IMPCCOPT-1023):	Did not meet the skew target of 0.278ns for skew group clk/setup_func_mode in half corner corner_tt:setup.late. Achieved skew of 0.291ns.
[08/07 17:47:35     86s] Type 'man IMPCCOPT-1023' for more detail.
[08/07 17:47:35     86s] Logging CTS constraint violations done.
[08/07 17:47:35     86s] Tidy Up And Update Timing done. (took cpu=0:00:00.8 real=0:00:00.8)
[08/07 17:47:35     86s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:47:35     86s] UM:*                                      Tidy Up And Update Timing
[08/07 17:47:35     86s] Runtime done. (took cpu=0:01:10 real=0:01:11)
[08/07 17:47:35     86s] Runtime Report Coverage % = 99.4
[08/07 17:47:35     86s] Runtime Summary
[08/07 17:47:35     86s] ===============
[08/07 17:47:35     86s] Clock Runtime:  (22%) Core CTS          15.88 (Init 4.23, Construction 4.24, Implementation 5.32, eGRPC 0.97, PostConditioning 0.70, Other 0.44)
[08/07 17:47:35     86s] Clock Runtime:  (18%) CTS services      13.21 (RefinePlace 3.98, EarlyGlobalClock 1.76, NanoRoute 7.01, ExtractRC 0.46, TimingAnalysis 0.00)
[08/07 17:47:35     86s] Clock Runtime:  (58%) Other CTS         41.18 (Init 1.27, CongRepair/EGR-DP 39.17, TimingUpdate 0.73, Other 0.00)
[08/07 17:47:35     86s] Clock Runtime: (100%) Total             70.27
[08/07 17:47:35     86s] 
[08/07 17:47:35     86s] 
[08/07 17:47:35     86s] Runtime Summary:
[08/07 17:47:35     86s] ================
[08/07 17:47:35     86s] 
[08/07 17:47:35     86s] --------------------------------------------------------------------------------------------------------------------
[08/07 17:47:35     86s] wall   % time  children  called  name
[08/07 17:47:35     86s] --------------------------------------------------------------------------------------------------------------------
[08/07 17:47:35     86s] 70.68  100.00   70.68      0       
[08/07 17:47:35     86s] 70.68  100.00   70.27      1     Runtime
[08/07 17:47:35     86s]  1.80    2.55    1.78      1     CCOpt::Phase::Initialization
[08/07 17:47:35     86s]  1.78    2.52    1.72      1       Check Prerequisites
[08/07 17:47:35     86s]  0.26    0.37    0.00      1         Leaving CCOpt scope - CheckPlace
[08/07 17:47:35     86s]  1.46    2.07    0.00      1         Validating CTS configuration
[08/07 17:47:35     86s]  0.00    0.00    0.00      1           Checking module port directions
[08/07 17:47:35     86s]  0.00    0.00    0.00      1         External - Set all clocks to propagated mode
[08/07 17:47:35     86s]  3.43    4.86    2.51      1     CCOpt::Phase::PreparingToBalance
[08/07 17:47:35     86s]  0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[08/07 17:47:35     86s]  1.01    1.43    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[08/07 17:47:35     86s]  0.11    0.16    0.00      1       Legalization setup
[08/07 17:47:35     86s]  1.39    1.96    0.00      1       Validating CTS configuration
[08/07 17:47:35     86s]  0.00    0.00    0.00      1         Checking module port directions
[08/07 17:47:35     86s]  0.26    0.37    0.00      1     Preparing To Balance
[08/07 17:47:35     86s] 45.59   64.50   45.49      1     CCOpt::Phase::Construction
[08/07 17:47:35     86s] 43.26   61.20   43.18      1       Stage::Clustering
[08/07 17:47:35     86s]  3.50    4.94    3.34      1         Clustering
[08/07 17:47:35     86s]  0.03    0.05    0.00      1           Initialize for clustering
[08/07 17:47:35     86s]  1.14    1.62    0.05      1           Bottom-up phase
[08/07 17:47:35     86s]  0.05    0.08    0.00      1             Clock tree timing engine global stage delay update for corner_tt:setup.late
[08/07 17:47:35     86s]  2.17    3.06    1.94      1           Legalizing clock trees
[08/07 17:47:35     86s]  1.89    2.67    0.00      1             Leaving CCOpt scope - ClockRefiner
[08/07 17:47:35     86s]  0.06    0.08    0.00      1             Clock tree timing engine global stage delay update for corner_tt:setup.late
[08/07 17:47:35     86s] 39.69   56.15   39.55      1         CongRepair After Initial Clustering
[08/07 17:47:35     86s] 39.31   55.62   39.04      1           Leaving CCOpt scope - Early Global Route
[08/07 17:47:35     86s]  0.75    1.06    0.00      1             Early Global Route - eGR->NR step
[08/07 17:47:35     86s] 38.29   54.17    0.00      1             Congestion Repair
[08/07 17:47:35     86s]  0.15    0.21    0.00      1           Leaving CCOpt scope - extractRC
[08/07 17:47:35     86s]  0.09    0.12    0.00      1           Clock tree timing engine global stage delay update for corner_tt:setup.late
[08/07 17:47:35     86s]  0.17    0.25    0.11      1       Stage::DRV Fixing
[08/07 17:47:35     86s]  0.07    0.10    0.00      1         Fixing clock tree slew time and max cap violations
[08/07 17:47:35     86s]  0.04    0.06    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[08/07 17:47:35     86s]  2.06    2.92    1.89      1       Stage::Insertion Delay Reduction
[08/07 17:47:35     86s]  0.02    0.02    0.00      1         Removing unnecessary root buffering
[08/07 17:47:35     86s]  0.02    0.02    0.00      1         Removing unconstrained drivers
[08/07 17:47:35     86s]  0.04    0.06    0.00      1         Reducing insertion delay 1
[08/07 17:47:35     86s]  0.28    0.39    0.00      1         Removing longest path buffering
[08/07 17:47:35     86s]  1.54    2.18    0.00      1         Reducing insertion delay 2
[08/07 17:47:35     86s]  5.57    7.89    5.42      1     CCOpt::Phase::Implementation
[08/07 17:47:35     86s]  1.81    2.56    1.69      1       Stage::Reducing Power
[08/07 17:47:35     86s]  0.07    0.10    0.00      1         Improving clock tree routing
[08/07 17:47:35     86s]  0.18    0.25    0.01      1         Reducing clock tree power 1
[08/07 17:47:35     86s]  0.01    0.01    0.00      1           Legalizing clock trees
[08/07 17:47:35     86s]  1.44    2.04    0.00      1         Reducing clock tree power 2
[08/07 17:47:35     86s]  1.04    1.48    0.83      1       Stage::Balancing
[08/07 17:47:35     86s]  0.57    0.81    0.37      1         Approximately balancing fragments step
[08/07 17:47:35     86s]  0.09    0.13    0.00      1           Resolve constraints - Approximately balancing fragments
[08/07 17:47:35     86s]  0.04    0.06    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[08/07 17:47:35     86s]  0.02    0.03    0.00      1           Moving gates to improve sub-tree skew
[08/07 17:47:35     86s]  0.09    0.13    0.00      1           Approximately balancing fragments bottom up
[08/07 17:47:35     86s]  0.13    0.18    0.00      1           Approximately balancing fragments, wire and cell delays
[08/07 17:47:35     86s]  0.03    0.05    0.00      1         Improving fragments clock skew
[08/07 17:47:35     86s]  0.17    0.24    0.08      1         Approximately balancing step
[08/07 17:47:35     86s]  0.05    0.07    0.00      1           Resolve constraints - Approximately balancing
[08/07 17:47:35     86s]  0.03    0.04    0.00      1           Approximately balancing, wire and cell delays
[08/07 17:47:35     86s]  0.02    0.03    0.00      1         Fixing clock tree overload
[08/07 17:47:35     86s]  0.03    0.05    0.00      1         Approximately balancing paths
[08/07 17:47:35     86s]  2.15    3.04    1.96      1       Stage::Polishing
[08/07 17:47:35     86s]  0.12    0.16    0.05      1         Merging balancing drivers for power
[08/07 17:47:35     86s]  0.05    0.07    0.00      1           Clock tree timing engine global stage delay update for corner_tt:setup.late
[08/07 17:47:35     86s]  0.03    0.05    0.00      1         Improving clock skew
[08/07 17:47:35     86s]  0.19    0.27    0.01      1         Reducing clock tree power 3
[08/07 17:47:35     86s]  0.01    0.01    0.00      1           Legalizing clock trees
[08/07 17:47:35     86s]  0.03    0.04    0.00      1         Improving insertion delay
[08/07 17:47:35     86s]  1.59    2.25    1.42      1         Wire Opt OverFix
[08/07 17:47:35     86s]  1.33    1.89    1.30      1           Wire Reduction extra effort
[08/07 17:47:35     86s]  0.01    0.02    0.00      1             Artificially removing short and long paths
[08/07 17:47:35     86s]  0.05    0.07    0.00      1             Global shorten wires A0
[08/07 17:47:35     86s]  0.92    1.30    0.00      2             Move For Wirelength - core
[08/07 17:47:35     86s]  0.03    0.04    0.00      1             Global shorten wires A1
[08/07 17:47:35     86s]  0.22    0.31    0.00      1             Global shorten wires B
[08/07 17:47:35     86s]  0.07    0.10    0.00      1             Move For Wirelength - branch
[08/07 17:47:35     86s]  0.09    0.12    0.05      1           Optimizing orientation
[08/07 17:47:35     86s]  0.05    0.07    0.00      1             FlipOpt
[08/07 17:47:35     86s]  0.42    0.60    0.25      1       Stage::Updating netlist
[08/07 17:47:35     86s]  0.25    0.36    0.00      1         Leaving CCOpt scope - ClockRefiner
[08/07 17:47:35     86s]  2.49    3.52    1.95      1     CCOpt::Phase::eGRPC
[08/07 17:47:35     86s]  0.51    0.72    0.42      1       Leaving CCOpt scope - Routing Tools
[08/07 17:47:35     86s]  0.42    0.60    0.00      1         Early Global Route - eGR->NR step
[08/07 17:47:35     86s]  0.16    0.23    0.00      1       Leaving CCOpt scope - extractRC
[08/07 17:47:35     86s]  0.06    0.09    0.06      1       Reset bufferability constraints
[08/07 17:47:35     86s]  0.06    0.09    0.00      1         Clock tree timing engine global stage delay update for corner_tt:setup.late
[08/07 17:47:35     86s]  0.11    0.15    0.01      1       Moving buffers
[08/07 17:47:35     86s]  0.01    0.02    0.00      1         Violation analysis
[08/07 17:47:35     86s]  0.10    0.14    0.00      1       Initial Pass of Downsizing Clock Tree Cells
[08/07 17:47:35     86s]  0.00    0.01    0.00      1         Artificially removing long paths
[08/07 17:47:35     86s]  0.04    0.06    0.00      1       Fixing DRVs
[08/07 17:47:35     86s]  0.01    0.02    0.00      1       Reconnecting optimized routes
[08/07 17:47:35     86s]  0.02    0.03    0.00      1       Violation analysis
[08/07 17:47:35     86s]  0.94    1.33    0.00      1       Leaving CCOpt scope - ClockRefiner
[08/07 17:47:35     86s]  8.70   12.31    8.58      1     CCOpt::Phase::Routing
[08/07 17:47:35     86s]  8.37   11.84    8.21      1       Leaving CCOpt scope - Routing Tools
[08/07 17:47:35     86s]  0.31    0.44    0.00      1         Early Global Route - eGR->NR step
[08/07 17:47:35     86s]  7.01    9.92    0.00      1         NanoRoute
[08/07 17:47:35     86s]  0.88    1.25    0.00      1         Route Remaining Unrouted Nets
[08/07 17:47:35     86s]  0.14    0.20    0.00      1       Leaving CCOpt scope - extractRC
[08/07 17:47:35     86s]  0.06    0.09    0.00      1       Clock tree timing engine global stage delay update for corner_tt:setup.late
[08/07 17:47:35     86s]  1.60    2.26    1.25      1     CCOpt::Phase::PostConditioning
[08/07 17:47:35     86s]  0.00    0.00    0.00      1       Reset bufferability constraints
[08/07 17:47:35     86s]  0.05    0.07    0.00      1       Upsizing to fix DRVs
[08/07 17:47:35     86s]  0.06    0.08    0.00      1       Recomputing CTS skew targets
[08/07 17:47:35     86s]  0.04    0.05    0.00      1       Fixing DRVs
[08/07 17:47:35     86s]  0.09    0.13    0.00      1       Buffering to fix DRVs
[08/07 17:47:35     86s]  0.04    0.05    0.00      1       Fixing Skew by cell sizing
[08/07 17:47:35     86s]  0.01    0.02    0.00      1       Reconnecting optimized routes
[08/07 17:47:35     86s]  0.90    1.28    0.00      1       Leaving CCOpt scope - ClockRefiner
[08/07 17:47:35     86s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[08/07 17:47:35     86s]  0.06    0.09    0.00      1       Clock tree timing engine global stage delay update for corner_tt:setup.late
[08/07 17:47:35     86s]  0.04    0.06    0.00      1     Post-balance tidy up or trial balance steps
[08/07 17:47:35     86s]  0.78    1.11    0.73      1     Tidy Up And Update Timing
[08/07 17:47:35     86s]  0.73    1.04    0.00      1       External - Set all clocks to propagated mode
[08/07 17:47:35     86s] --------------------------------------------------------------------------------------------------------------------
[08/07 17:47:35     86s] 
[08/07 17:47:35     86s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[08/07 17:47:35     86s] Synthesizing clock trees with CCOpt done.
[08/07 17:47:35     86s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 17:47:35     86s] UM:*                                      cts
[08/07 17:47:35     86s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[08/07 17:47:35     86s] Type 'man IMPSP-9025' for more detail.
[08/07 17:47:35     86s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 978.1M, totSessionCpu=0:01:27 **
[08/07 17:47:35     86s] **WARN: (IMPOPT-576):	162 nets have unplaced terms. 
[08/07 17:47:35     86s] Type 'man IMPOPT-576' for more detail.
[08/07 17:47:35     86s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[08/07 17:47:35     86s] Need call spDPlaceInit before registerPrioInstLoc.
[08/07 17:47:35     86s] GigaOpt running with 1 threads.
[08/07 17:47:35     86s] Info: 1 threads available for lower-level modules during optimization.
[08/07 17:47:35     86s] OPERPROF: Starting DPlace-Init at level 1, MEM:1205.7M
[08/07 17:47:35     86s] z: 2, totalTracks: 1
[08/07 17:47:35     86s] #spOpts: N=250 mergeVia=F 
[08/07 17:47:35     86s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1205.7M
[08/07 17:47:35     86s] OPERPROF:     Starting CMU at level 3, MEM:1205.7M
[08/07 17:47:35     86s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1205.7M
[08/07 17:47:35     86s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.025, MEM:1205.7M
[08/07 17:47:35     86s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1205.7MB).
[08/07 17:47:35     86s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.058, MEM:1205.7M
[08/07 17:47:35     86s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1205.7M
[08/07 17:47:36     86s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.055, MEM:1205.7M
[08/07 17:47:36     86s] 
[08/07 17:47:36     86s] Creating Lib Analyzer ...
[08/07 17:47:36     86s] Total number of usable buffers from Lib Analyzer: 3 ( BUFX2 BUFX4 CLKBUF1)
[08/07 17:47:36     86s] Total number of usable inverters from Lib Analyzer: 4 ( INVX2 INVX1 INVX4 INVX8)
[08/07 17:47:36     86s] Total number of usable delay cells from Lib Analyzer: 2 ( CLKBUF2 CLKBUF3)
[08/07 17:47:36     86s] 
[08/07 17:47:36     86s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:27 mem=1227.7M
[08/07 17:47:36     86s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:27 mem=1227.7M
[08/07 17:47:36     86s] Creating Lib Analyzer, finished. 
[08/07 17:47:36     86s] **WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
[08/07 17:47:36     86s] Type 'man IMPOPT-665' for more detail.
[08/07 17:47:36     86s] **WARN: (IMPOPT-665):	reset : Net has unplaced terms or is connected to uplaced instances in design. 
[08/07 17:47:36     86s] Type 'man IMPOPT-665' for more detail.
[08/07 17:47:36     86s] **WARN: (IMPOPT-665):	io_instr[31] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/07 17:47:36     86s] Type 'man IMPOPT-665' for more detail.
[08/07 17:47:36     86s] **WARN: (IMPOPT-665):	io_instr[30] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/07 17:47:36     86s] Type 'man IMPOPT-665' for more detail.
[08/07 17:47:36     86s] **WARN: (IMPOPT-665):	io_instr[29] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/07 17:47:36     86s] Type 'man IMPOPT-665' for more detail.
[08/07 17:47:36     86s] **WARN: (IMPOPT-665):	io_instr[28] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/07 17:47:36     86s] Type 'man IMPOPT-665' for more detail.
[08/07 17:47:36     86s] **WARN: (IMPOPT-665):	io_instr[27] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/07 17:47:36     86s] Type 'man IMPOPT-665' for more detail.
[08/07 17:47:36     86s] **WARN: (IMPOPT-665):	io_instr[26] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/07 17:47:36     86s] Type 'man IMPOPT-665' for more detail.
[08/07 17:47:36     86s] **WARN: (IMPOPT-665):	io_instr[25] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/07 17:47:36     86s] Type 'man IMPOPT-665' for more detail.
[08/07 17:47:36     86s] **WARN: (IMPOPT-665):	io_instr[24] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/07 17:47:36     86s] Type 'man IMPOPT-665' for more detail.
[08/07 17:47:36     86s] **WARN: (IMPOPT-665):	io_instr[23] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/07 17:47:36     86s] Type 'man IMPOPT-665' for more detail.
[08/07 17:47:36     86s] **WARN: (IMPOPT-665):	io_instr[22] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/07 17:47:36     86s] Type 'man IMPOPT-665' for more detail.
[08/07 17:47:36     86s] **WARN: (IMPOPT-665):	io_instr[21] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/07 17:47:36     86s] Type 'man IMPOPT-665' for more detail.
[08/07 17:47:36     86s] **WARN: (IMPOPT-665):	io_instr[20] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/07 17:47:36     86s] Type 'man IMPOPT-665' for more detail.
[08/07 17:47:36     86s] **WARN: (IMPOPT-665):	io_instr[19] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/07 17:47:36     86s] Type 'man IMPOPT-665' for more detail.
[08/07 17:47:36     86s] **WARN: (IMPOPT-665):	io_instr[18] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/07 17:47:36     86s] Type 'man IMPOPT-665' for more detail.
[08/07 17:47:36     86s] **WARN: (IMPOPT-665):	io_instr[17] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/07 17:47:36     86s] Type 'man IMPOPT-665' for more detail.
[08/07 17:47:36     86s] **WARN: (IMPOPT-665):	io_instr[16] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/07 17:47:36     86s] Type 'man IMPOPT-665' for more detail.
[08/07 17:47:36     86s] **WARN: (IMPOPT-665):	io_instr[15] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/07 17:47:36     86s] Type 'man IMPOPT-665' for more detail.
[08/07 17:47:36     86s] **WARN: (IMPOPT-665):	io_instr[14] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/07 17:47:36     86s] Type 'man IMPOPT-665' for more detail.
[08/07 17:47:36     86s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[08/07 17:47:36     86s] To increase the message display limit, refer to the product command reference manual.
[08/07 17:47:36     87s] Effort level <high> specified for reg2reg path_group
[08/07 17:47:36     87s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[08/07 17:47:36     87s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[08/07 17:47:36     87s] 			Cell PADVDD is dont_touch but not dont_use
[08/07 17:47:36     87s] 			Cell PADNC is dont_touch but not dont_use
[08/07 17:47:36     87s] 			Cell PADGND is dont_touch but not dont_use
[08/07 17:47:36     87s] 			Cell PADFC is dont_touch but not dont_use
[08/07 17:47:36     87s] 	...
[08/07 17:47:36     87s] 	Reporting only the 20 first cells found...
[08/07 17:47:36     87s] 
[08/07 17:47:36     87s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 981.3M, totSessionCpu=0:01:27 **
[08/07 17:47:36     87s] *** optDesign -postCTS ***
[08/07 17:47:36     87s] DRC Margin: user margin 0.0; extra margin 0.2
[08/07 17:47:36     87s] Hold Target Slack: user slack 0
[08/07 17:47:36     87s] Setup Target Slack: user slack 0; extra slack 0.0
[08/07 17:47:36     87s] setUsefulSkewMode -ecoRoute false
[08/07 17:47:36     87s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1229.7M
[08/07 17:47:36     87s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.013, MEM:1229.7M
[08/07 17:47:36     87s] Deleting Cell Server ...
[08/07 17:47:36     87s] Deleting Lib Analyzer.
[08/07 17:47:36     87s] Multi-VT timing optimization disabled based on library information.
[08/07 17:47:36     87s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[08/07 17:47:36     87s] Creating Cell Server ...(0, 0, 0, 0)
[08/07 17:47:36     87s] Summary for sequential cells identification: 
[08/07 17:47:36     87s]   Identified SBFF number: 3
[08/07 17:47:36     87s]   Identified MBFF number: 0
[08/07 17:47:36     87s]   Identified SB Latch number: 0
[08/07 17:47:36     87s]   Identified MB Latch number: 0
[08/07 17:47:36     87s]   Not identified SBFF number: 0
[08/07 17:47:36     87s]   Not identified MBFF number: 0
[08/07 17:47:36     87s]   Not identified SB Latch number: 0
[08/07 17:47:36     87s]   Not identified MB Latch number: 0
[08/07 17:47:36     87s]   Number of sequential cells which are not FFs: 1
[08/07 17:47:36     87s]  Visiting view : setup_func
[08/07 17:47:36     87s]    : PowerDomain = none : Weighted F : unweighted  = 92.80 (1.000) with rcCorner = 0
[08/07 17:47:36     87s]    : PowerDomain = none : Weighted F : unweighted  = 65.60 (1.000) with rcCorner = -1
[08/07 17:47:36     87s]  Visiting view : hold_func
[08/07 17:47:36     87s]    : PowerDomain = none : Weighted F : unweighted  = 92.80 (1.000) with rcCorner = 0
[08/07 17:47:36     87s]    : PowerDomain = none : Weighted F : unweighted  = 65.60 (1.000) with rcCorner = -1
[08/07 17:47:36     87s]  Setting StdDelay to 92.80
[08/07 17:47:36     87s] Creating Cell Server, finished. 
[08/07 17:47:36     87s] 
[08/07 17:47:36     87s] Deleting Cell Server ...
[08/07 17:47:36     87s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1229.7M
[08/07 17:47:36     87s] All LLGs are deleted
[08/07 17:47:36     87s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1229.7M
[08/07 17:47:36     87s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1227.7M
[08/07 17:47:36     87s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1227.7M
[08/07 17:47:36     87s] Start to check current routing status for nets...
[08/07 17:47:36     87s] All nets are already routed correctly.
[08/07 17:47:36     87s] End to check current routing status for nets (mem=1227.7M)
[08/07 17:47:36     87s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1227.7M
[08/07 17:47:36     87s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1227.7M
[08/07 17:47:36     87s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1229.7M
[08/07 17:47:36     87s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1229.7M
[08/07 17:47:36     87s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.014, MEM:1229.7M
[08/07 17:47:36     87s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.021, MEM:1229.7M
[08/07 17:47:36     87s] Starting delay calculation for Setup views
[08/07 17:47:36     87s] #################################################################################
[08/07 17:47:36     87s] # Design Stage: PreRoute
[08/07 17:47:36     87s] # Design Name: riscv
[08/07 17:47:36     87s] # Design Mode: 250nm
[08/07 17:47:36     87s] # Analysis Mode: MMMC OCV 
[08/07 17:47:36     87s] # Parasitics Mode: No SPEF/RCDB
[08/07 17:47:36     87s] # Signoff Settings: SI Off 
[08/07 17:47:36     87s] #################################################################################
[08/07 17:47:37     88s] Calculate early delays in OCV mode...
[08/07 17:47:37     88s] Calculate late delays in OCV mode...
[08/07 17:47:37     88s] Topological Sorting (REAL = 0:00:00.0, MEM = 1235.2M, InitMEM = 1229.7M)
[08/07 17:47:37     88s] Start delay calculation (fullDC) (1 T). (MEM=1235.16)
[08/07 17:47:37     88s] End AAE Lib Interpolated Model. (MEM=1254.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/07 17:47:37     88s] First Iteration Infinite Tw... 
[08/07 17:47:45     95s] Total number of fetched objects 36726
[08/07 17:47:45     95s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/07 17:47:45     95s] End delay calculation. (MEM=1274.57 CPU=0:00:06.3 REAL=0:00:07.0)
[08/07 17:47:45     96s] End delay calculation (fullDC). (MEM=1257.04 CPU=0:00:07.9 REAL=0:00:08.0)
[08/07 17:47:45     96s] *** CDM Built up (cpu=0:00:08.4  real=0:00:09.0  mem= 1257.0M) ***
[08/07 17:47:45     96s] *** Done Building Timing Graph (cpu=0:00:08.9 real=0:00:09.0 totSessionCpu=0:01:37 mem=1257.0M)
[08/07 17:47:46     97s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 setup_func 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -15.966 | -14.002 | -15.966 |
|           TNS (ns):|-12663.8 |-10707.8 |-12663.8 |
|    Violating Paths:|   996   |   996   |   996   |
|          All Paths:|  1119   |  1023   |  1119   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      9 (9)       |   -2.193   |      9 (9)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 28.414%
------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1025.4M, totSessionCpu=0:01:38 **
[08/07 17:47:46     97s] ** INFO : this run is activating low effort ccoptDesign flow
[08/07 17:47:46     97s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/07 17:47:46     97s] ### Creating PhyDesignMc. totSessionCpu=0:01:38 mem=1227.3M
[08/07 17:47:46     97s] OPERPROF: Starting DPlace-Init at level 1, MEM:1227.3M
[08/07 17:47:46     97s] z: 2, totalTracks: 1
[08/07 17:47:46     97s] #spOpts: N=250 mergeVia=F 
[08/07 17:47:46     97s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1227.3M
[08/07 17:47:46     97s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.013, MEM:1227.3M
[08/07 17:47:46     97s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1227.3MB).
[08/07 17:47:46     97s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.047, MEM:1227.3M
[08/07 17:47:46     97s] TotalInstCnt at PhyDesignMc Initialization: 35,935
[08/07 17:47:46     97s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:38 mem=1227.3M
[08/07 17:47:46     97s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1227.3M
[08/07 17:47:47     97s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.056, MEM:1227.3M
[08/07 17:47:47     97s] TotalInstCnt at PhyDesignMc Destruction: 35,935
[08/07 17:47:47     97s] #optDebug: fT-E <X 2 0 0 1>
[08/07 17:47:47     98s] *** Starting optimizing excluded clock nets MEM= 1229.3M) ***
[08/07 17:47:47     98s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1229.3M) ***
[08/07 17:47:47     98s] *** Starting optimizing excluded clock nets MEM= 1229.3M) ***
[08/07 17:47:47     98s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1229.3M) ***
[08/07 17:47:47     98s] Info: Done creating the CCOpt slew target map.
[08/07 17:47:47     98s] Begin: GigaOpt high fanout net optimization
[08/07 17:47:47     98s] GigaOpt HFN: use maxLocalDensity 1.2
[08/07 17:47:47     98s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[08/07 17:47:47     98s] Info: 105 nets with fixed/cover wires excluded.
[08/07 17:47:47     98s] Info: 105 clock nets excluded from IPO operation.
[08/07 17:47:47     98s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:38.7/0:01:39.7 (1.0), mem = 1229.3M
[08/07 17:47:48     98s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.83496.1
[08/07 17:47:48     98s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/07 17:47:48     98s] ### Creating PhyDesignMc. totSessionCpu=0:01:39 mem=1237.3M
[08/07 17:47:48     98s] OPERPROF: Starting DPlace-Init at level 1, MEM:1237.3M
[08/07 17:47:48     98s] z: 2, totalTracks: 1
[08/07 17:47:48     98s] #spOpts: N=250 mergeVia=F 
[08/07 17:47:48     98s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1237.3M
[08/07 17:47:48     98s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.014, MEM:1237.3M
[08/07 17:47:48     98s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1237.3MB).
[08/07 17:47:48     98s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.047, MEM:1237.3M
[08/07 17:47:48     99s] TotalInstCnt at PhyDesignMc Initialization: 35,935
[08/07 17:47:48     99s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:39 mem=1237.3M
[08/07 17:47:48     99s] ### Creating TopoMgr, started
[08/07 17:47:48     99s] ### Creating TopoMgr, finished
[08/07 17:47:48     99s] 
[08/07 17:47:48     99s] Footprint cell information for calculating maxBufDist
[08/07 17:47:48     99s] Creating Cell Server ...(0, 0, 0, 0)
[08/07 17:47:48     99s] Summary for sequential cells identification: 
[08/07 17:47:48     99s]   Identified SBFF number: 3
[08/07 17:47:48     99s]   Identified MBFF number: 0
[08/07 17:47:48     99s]   Identified SB Latch number: 0
[08/07 17:47:48     99s]   Identified MB Latch number: 0
[08/07 17:47:48     99s]   Not identified SBFF number: 0
[08/07 17:47:48     99s]   Not identified MBFF number: 0
[08/07 17:47:48     99s]   Not identified SB Latch number: 0
[08/07 17:47:48     99s]   Not identified MB Latch number: 0
[08/07 17:47:48     99s]   Number of sequential cells which are not FFs: 1
[08/07 17:47:48     99s]  Visiting view : setup_func
[08/07 17:47:48     99s]    : PowerDomain = none : Weighted F : unweighted  = 92.80 (1.000) with rcCorner = 0
[08/07 17:47:48     99s]    : PowerDomain = none : Weighted F : unweighted  = 65.60 (1.000) with rcCorner = -1
[08/07 17:47:48     99s]  Visiting view : hold_func
[08/07 17:47:48     99s]    : PowerDomain = none : Weighted F : unweighted  = 92.80 (1.000) with rcCorner = 0
[08/07 17:47:48     99s]    : PowerDomain = none : Weighted F : unweighted  = 65.60 (1.000) with rcCorner = -1
[08/07 17:47:48     99s]  Setting StdDelay to 92.80
[08/07 17:47:48     99s] Creating Cell Server, finished. 
[08/07 17:47:48     99s] 
[08/07 17:47:48     99s] *info: There are 3 candidate Buffer cells
[08/07 17:47:48     99s] *info: There are 4 candidate Inverter cells
[08/07 17:47:48     99s] 
[08/07 17:47:48     99s] ### Creating RouteCongInterface, started
[08/07 17:47:48     99s] ### Creating LA Mngr. totSessionCpu=0:01:40 mem=1284.2M
[08/07 17:47:49     99s] ### Creating LA Mngr, finished. totSessionCpu=0:01:40 mem=1300.2M
[08/07 17:47:49     99s] 
[08/07 17:47:49     99s] Creating Lib Analyzer ...
[08/07 17:47:49     99s] Total number of usable buffers from Lib Analyzer: 3 ( BUFX2 BUFX4 CLKBUF1)
[08/07 17:47:49     99s] Total number of usable inverters from Lib Analyzer: 4 ( INVX2 INVX1 INVX4 INVX8)
[08/07 17:47:49     99s] Total number of usable delay cells from Lib Analyzer: 2 ( CLKBUF2 CLKBUF3)
[08/07 17:47:49     99s] 
[08/07 17:47:49    100s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:40 mem=1300.2M
[08/07 17:47:49    100s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:40 mem=1300.2M
[08/07 17:47:49    100s] Creating Lib Analyzer, finished. 
[08/07 17:47:49    100s] 
[08/07 17:47:49    100s] #optDebug: {2, 0.429, 0.7481} {3, 0.429, 0.7481} 
[08/07 17:47:49    100s] 
[08/07 17:47:49    100s] #optDebug: {0, 1.200}
[08/07 17:47:49    100s] ### Creating RouteCongInterface, finished
[08/07 17:47:49    100s] ### Creating LA Mngr. totSessionCpu=0:01:40 mem=1300.2M
[08/07 17:47:49    100s] ### Creating LA Mngr, finished. totSessionCpu=0:01:40 mem=1300.2M
[08/07 17:47:51    102s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/07 17:47:51    102s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1300.2M
[08/07 17:47:51    102s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.055, MEM:1300.2M
[08/07 17:47:51    102s] TotalInstCnt at PhyDesignMc Destruction: 35,935
[08/07 17:47:51    102s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.83496.1
[08/07 17:47:51    102s] *** DrvOpt [finish] : cpu/real = 0:00:03.6/0:00:03.6 (1.0), totSession cpu/real = 0:01:42.2/0:01:43.2 (1.0), mem = 1300.2M
[08/07 17:47:51    102s] 
[08/07 17:47:51    102s] =============================================================================================
[08/07 17:47:51    102s]  Step TAT Report for DrvOpt #1
[08/07 17:47:51    102s] =============================================================================================
[08/07 17:47:51    102s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/07 17:47:51    102s] ---------------------------------------------------------------------------------------------
[08/07 17:47:51    102s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 17:47:51    102s] [ LibAnalyzerInit        ]      2   0:00:00.5  (  13.3 % )     0:00:00.5 /  0:00:00.5    1.0
[08/07 17:47:51    102s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 17:47:51    102s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   6.2 % )     0:00:00.2 /  0:00:00.2    1.0
[08/07 17:47:51    102s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.2 % )     0:00:00.6 /  0:00:00.6    1.0
[08/07 17:47:51    102s] [ SteinerInterfaceInit   ]      1   0:00:00.5  (  13.3 % )     0:00:00.5 /  0:00:00.5    1.0
[08/07 17:47:51    102s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.5
[08/07 17:47:51    102s] [ MISC                   ]          0:00:02.4  (  64.7 % )     0:00:02.4 /  0:00:02.4    1.0
[08/07 17:47:51    102s] ---------------------------------------------------------------------------------------------
[08/07 17:47:51    102s]  DrvOpt #1 TOTAL                    0:00:03.7  ( 100.0 % )     0:00:03.7 /  0:00:03.7    1.0
[08/07 17:47:51    102s] ---------------------------------------------------------------------------------------------
[08/07 17:47:51    102s] 
[08/07 17:47:51    102s] GigaOpt HFN: restore maxLocalDensity to 0.98
[08/07 17:47:51    102s] End: GigaOpt high fanout net optimization
[08/07 17:47:52    102s] Deleting Lib Analyzer.
[08/07 17:47:52    102s] Begin: GigaOpt DRV Optimization
[08/07 17:47:52    102s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[08/07 17:47:52    102s] Info: 105 nets with fixed/cover wires excluded.
[08/07 17:47:52    102s] Info: 105 clock nets excluded from IPO operation.
[08/07 17:47:52    102s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:42.9/0:01:44.0 (1.0), mem = 1300.2M
[08/07 17:47:52    102s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.83496.2
[08/07 17:47:52    102s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/07 17:47:52    102s] ### Creating PhyDesignMc. totSessionCpu=0:01:43 mem=1300.2M
[08/07 17:47:52    102s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/07 17:47:52    102s] OPERPROF: Starting DPlace-Init at level 1, MEM:1300.2M
[08/07 17:47:52    102s] z: 2, totalTracks: 1
[08/07 17:47:52    102s] #spOpts: N=250 mergeVia=F 
[08/07 17:47:52    102s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1300.2M
[08/07 17:47:52    102s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.014, MEM:1300.2M
[08/07 17:47:52    102s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1300.2MB).
[08/07 17:47:52    102s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.048, MEM:1300.2M
[08/07 17:47:52    103s] TotalInstCnt at PhyDesignMc Initialization: 35,935
[08/07 17:47:52    103s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:43 mem=1300.2M
[08/07 17:47:52    103s] ### Creating RouteCongInterface, started
[08/07 17:47:52    103s] 
[08/07 17:47:52    103s] Creating Lib Analyzer ...
[08/07 17:47:52    103s] Total number of usable buffers from Lib Analyzer: 3 ( BUFX2 BUFX4 CLKBUF1)
[08/07 17:47:52    103s] Total number of usable inverters from Lib Analyzer: 4 ( INVX2 INVX1 INVX4 INVX8)
[08/07 17:47:52    103s] Total number of usable delay cells from Lib Analyzer: 2 ( CLKBUF2 CLKBUF3)
[08/07 17:47:52    103s] 
[08/07 17:47:52    103s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:43 mem=1300.2M
[08/07 17:47:52    103s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:43 mem=1300.2M
[08/07 17:47:52    103s] Creating Lib Analyzer, finished. 
[08/07 17:47:52    103s] 
[08/07 17:47:52    103s] #optDebug: {2, 0.429, 0.7481} {3, 0.429, 0.7481} 
[08/07 17:47:52    103s] 
[08/07 17:47:52    103s] #optDebug: {0, 1.200}
[08/07 17:47:52    103s] ### Creating RouteCongInterface, finished
[08/07 17:47:52    103s] ### Creating LA Mngr. totSessionCpu=0:01:43 mem=1300.2M
[08/07 17:47:52    103s] ### Creating LA Mngr, finished. totSessionCpu=0:01:43 mem=1300.2M
[08/07 17:47:53    104s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1319.3M
[08/07 17:47:53    104s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1319.3M
[08/07 17:47:53    104s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/07 17:47:53    104s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[08/07 17:47:53    104s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/07 17:47:53    104s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[08/07 17:47:53    104s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/07 17:47:54    104s] Info: violation cost 10.108286 (cap = 10.108286, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/07 17:47:54    104s] |     0|     0|     0.00|    47|    47|    -2.37|     0|     0|     0|     0|   -15.97|-12663.78|       0|       0|       0|  28.41|          |         |
[08/07 17:47:56    107s] Info: violation cost 3.827499 (cap = 3.827499, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/07 17:47:56    107s] |     0|     0|     0.00|     6|     6|    -2.37|     0|     0|     0|     0|   -15.83|-12521.67|      32|       0|      14|  28.44| 0:00:02.0|  1365.4M|
[08/07 17:47:56    107s] Info: violation cost 3.827499 (cap = 3.827499, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/07 17:47:56    107s] |     0|     0|     0.00|     6|     6|    -2.37|     0|     0|     0|     0|   -15.83|-12521.67|       0|       0|       0|  28.44| 0:00:00.0|  1365.4M|
[08/07 17:47:56    107s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/07 17:47:56    107s] 
[08/07 17:47:56    107s] ###############################################################################
[08/07 17:47:56    107s] #
[08/07 17:47:56    107s] #  Large fanout net report:  
[08/07 17:47:56    107s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[08/07 17:47:56    107s] #     - current density: 28.44
[08/07 17:47:56    107s] #
[08/07 17:47:56    107s] #  List of high fanout nets:
[08/07 17:47:56    107s] #
[08/07 17:47:56    107s] ###############################################################################
[08/07 17:47:56    107s] 
[08/07 17:47:56    107s] 
[08/07 17:47:56    107s] =======================================================================
[08/07 17:47:56    107s]                 Reasons for remaining drv violations
[08/07 17:47:56    107s] =======================================================================
[08/07 17:47:56    107s] *info: Total 6 net(s) have violations which can't be fixed by DRV optimization.
[08/07 17:47:56    107s] 
[08/07 17:47:56    107s] MultiBuffering failure reasons
[08/07 17:47:56    107s] ------------------------------------------------
[08/07 17:47:56    107s] *info:     6 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[08/07 17:47:56    107s] 
[08/07 17:47:56    107s] 
[08/07 17:47:56    107s] *** Finish DRV Fixing (cpu=0:00:02.9 real=0:00:03.0 mem=1365.4M) ***
[08/07 17:47:56    107s] 
[08/07 17:47:56    107s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1365.4M
[08/07 17:47:56    107s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.058, MEM:1365.4M
[08/07 17:47:56    107s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1365.4M
[08/07 17:47:56    107s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1365.4M
[08/07 17:47:56    107s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1365.4M
[08/07 17:47:56    107s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.023, MEM:1365.4M
[08/07 17:47:56    107s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1365.4M
[08/07 17:47:56    107s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1365.4M
[08/07 17:47:56    107s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.056, MEM:1365.4M
[08/07 17:47:56    107s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.056, MEM:1365.4M
[08/07 17:47:56    107s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.83496.6
[08/07 17:47:56    107s] OPERPROF: Starting RefinePlace at level 1, MEM:1365.4M
[08/07 17:47:56    107s] *** Starting refinePlace (0:01:47 mem=1365.4M) ***
[08/07 17:47:56    107s] Total net bbox length = 8.015e+06 (4.302e+06 3.713e+06) (ext = 1.289e+06)
[08/07 17:47:56    107s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 17:47:56    107s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1365.4M
[08/07 17:47:56    107s] Starting refinePlace ...
[08/07 17:47:56    107s]   Spread Effort: high, standalone mode, useDDP on.
[08/07 17:47:56    107s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=1365.4MB) @(0:01:47 - 0:01:48).
[08/07 17:47:56    107s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 17:47:56    107s] wireLenOptFixPriorityInst 1023 inst fixed
[08/07 17:47:57    107s] 
[08/07 17:47:57    107s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[08/07 17:47:57    108s] Move report: legalization moves 71 insts, mean move: 10.58 um, max move: 45.60 um
[08/07 17:47:57    108s] 	Max move on inst (FE_RC_9420_0): (3446.40, 2412.00) --> (3492.00, 2412.00)
[08/07 17:47:57    108s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:01.0, mem=1365.4MB) @(0:01:48 - 0:01:48).
[08/07 17:47:57    108s] Move report: Detail placement moves 71 insts, mean move: 10.58 um, max move: 45.60 um
[08/07 17:47:57    108s] 	Max move on inst (FE_RC_9420_0): (3446.40, 2412.00) --> (3492.00, 2412.00)
[08/07 17:47:57    108s] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1365.4MB
[08/07 17:47:57    108s] Statistics of distance of Instance movement in refine placement:
[08/07 17:47:57    108s]   maximum (X+Y) =        45.60 um
[08/07 17:47:57    108s]   inst (FE_RC_9420_0) with max move: (3446.4, 2412) -> (3492, 2412)
[08/07 17:47:57    108s]   mean    (X+Y) =        10.58 um
[08/07 17:47:57    108s] Summary Report:
[08/07 17:47:57    108s] Instances move: 71 (out of 35863 movable)
[08/07 17:47:57    108s] Instances flipped: 0
[08/07 17:47:57    108s] Mean displacement: 10.58 um
[08/07 17:47:57    108s] Max displacement: 45.60 um (Instance: FE_RC_9420_0) (3446.4, 2412) -> (3492, 2412)
[08/07 17:47:57    108s] 	Length: 2 sites, height: 1 rows, site name: core, cell type: INVX2
[08/07 17:47:57    108s] Total instances moved : 71
[08/07 17:47:57    108s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.940, REAL:0.939, MEM:1365.4M
[08/07 17:47:57    108s] Total net bbox length = 8.016e+06 (4.303e+06 3.713e+06) (ext = 1.289e+06)
[08/07 17:47:57    108s] Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1365.4MB
[08/07 17:47:57    108s] [CPU] RefinePlace/total (cpu=0:00:01.0, real=0:00:01.0, mem=1365.4MB) @(0:01:47 - 0:01:48).
[08/07 17:47:57    108s] *** Finished refinePlace (0:01:48 mem=1365.4M) ***
[08/07 17:47:57    108s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.83496.6
[08/07 17:47:57    108s] OPERPROF: Finished RefinePlace at level 1, CPU:1.000, REAL:1.004, MEM:1365.4M
[08/07 17:47:57    108s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1365.4M
[08/07 17:47:57    108s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.056, MEM:1365.4M
[08/07 17:47:57    108s] *** maximum move = 45.60 um ***
[08/07 17:47:57    108s] *** Finished re-routing un-routed nets (1365.4M) ***
[08/07 17:47:57    108s] OPERPROF: Starting DPlace-Init at level 1, MEM:1365.4M
[08/07 17:47:57    108s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1365.4M
[08/07 17:47:57    108s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.022, MEM:1365.4M
[08/07 17:47:57    108s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1365.4M
[08/07 17:47:57    108s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1365.4M
[08/07 17:47:57    108s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.056, MEM:1365.4M
[08/07 17:47:58    108s] 
[08/07 17:47:58    108s] *** Finish Physical Update (cpu=0:00:01.6 real=0:00:02.0 mem=1365.4M) ***
[08/07 17:47:58    108s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1346.3M
[08/07 17:47:58    108s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.057, MEM:1346.3M
[08/07 17:47:58    108s] TotalInstCnt at PhyDesignMc Destruction: 35,967
[08/07 17:47:58    108s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.83496.2
[08/07 17:47:58    108s] *** DrvOpt [finish] : cpu/real = 0:00:05.9/0:00:06.0 (1.0), totSession cpu/real = 0:01:48.8/0:01:49.9 (1.0), mem = 1346.3M
[08/07 17:47:58    108s] 
[08/07 17:47:58    108s] =============================================================================================
[08/07 17:47:58    108s]  Step TAT Report for DrvOpt #2
[08/07 17:47:58    108s] =============================================================================================
[08/07 17:47:58    108s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/07 17:47:58    108s] ---------------------------------------------------------------------------------------------
[08/07 17:47:58    108s] [ RefinePlace            ]      1   0:00:01.6  (  27.1 % )     0:00:01.7 /  0:00:01.6    1.0
[08/07 17:47:58    108s] [ SlackTraversorInit     ]      1   0:00:00.2  (   2.7 % )     0:00:00.2 /  0:00:00.2    1.0
[08/07 17:47:58    108s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   2.6 % )     0:00:00.2 /  0:00:00.2    1.0
[08/07 17:47:58    108s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 17:47:58    108s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   3.8 % )     0:00:00.2 /  0:00:00.2    1.0
[08/07 17:47:58    108s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.1 % )     0:00:00.2 /  0:00:00.2    1.0
[08/07 17:47:58    108s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 17:47:58    108s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.0 % )     0:00:02.1 /  0:00:02.1    1.0
[08/07 17:47:58    108s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 17:47:58    108s] [ OptEval                ]      4   0:00:00.9  (  15.0 % )     0:00:00.9 /  0:00:00.9    1.0
[08/07 17:47:58    108s] [ OptCommit              ]      4   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.6
[08/07 17:47:58    108s] [ IncrTimingUpdate       ]      3   0:00:00.9  (  15.0 % )     0:00:00.9 /  0:00:00.9    1.0
[08/07 17:47:58    108s] [ PostCommitDelayUpdate  ]      4   0:00:00.0  (   0.4 % )     0:00:00.3 /  0:00:00.2    0.9
[08/07 17:47:58    108s] [ IncrDelayCalc          ]     24   0:00:00.2  (   3.8 % )     0:00:00.2 /  0:00:00.2    1.0
[08/07 17:47:58    108s] [ DrvFindVioNets         ]      3   0:00:00.4  (   7.4 % )     0:00:00.4 /  0:00:00.4    1.0
[08/07 17:47:58    108s] [ DrvComputeSummary      ]      3   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    0.9
[08/07 17:47:58    108s] [ MISC                   ]          0:00:01.1  (  18.7 % )     0:00:01.1 /  0:00:01.1    1.0
[08/07 17:47:58    108s] ---------------------------------------------------------------------------------------------
[08/07 17:47:58    108s]  DrvOpt #2 TOTAL                    0:00:06.0  ( 100.0 % )     0:00:06.0 /  0:00:06.0    1.0
[08/07 17:47:58    108s] ---------------------------------------------------------------------------------------------
[08/07 17:47:58    108s] 
[08/07 17:47:58    108s] End: GigaOpt DRV Optimization
[08/07 17:47:58    108s] GigaOpt DRV: restore maxLocalDensity to 0.98
[08/07 17:47:58    108s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1283.3M
[08/07 17:47:58    108s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.015, MEM:1283.3M
[08/07 17:47:59    109s] 
------------------------------------------------------------
     Summary (cpu=0.10min real=0.10min mem=1283.3M)                             
------------------------------------------------------------

Setup views included:
 setup_func 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -15.827 | -13.899 | -15.827 |
|           TNS (ns):|-12521.7 |-10601.4 |-12521.7 |
|    Violating Paths:|   996   |   996   |   996   |
|          All Paths:|  1119   |  1023   |  1119   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -2.193   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 28.435%
Routing Overflow: 1.88% H and 0.19% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:23, real = 0:00:24, mem = 1071.2M, totSessionCpu=0:01:50 **
[08/07 17:47:59    109s] *** Timing NOT met, worst failing slack is -15.827
[08/07 17:47:59    109s] *** Check timing (0:00:00.0)
[08/07 17:47:59    109s] Deleting Lib Analyzer.
[08/07 17:47:59    109s] Begin: GigaOpt Optimization in TNS mode
[08/07 17:47:59    109s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -lowEffort -ftns -integratedAreaOpt -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[08/07 17:47:59    109s] Info: 105 nets with fixed/cover wires excluded.
[08/07 17:47:59    110s] Info: 105 clock nets excluded from IPO operation.
[08/07 17:47:59    110s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:50.0/0:01:51.1 (1.0), mem = 1283.4M
[08/07 17:47:59    110s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.83496.3
[08/07 17:47:59    110s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/07 17:47:59    110s] ### Creating PhyDesignMc. totSessionCpu=0:01:50 mem=1283.4M
[08/07 17:47:59    110s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/07 17:47:59    110s] OPERPROF: Starting DPlace-Init at level 1, MEM:1283.4M
[08/07 17:47:59    110s] z: 2, totalTracks: 1
[08/07 17:47:59    110s] #spOpts: N=250 mergeVia=F 
[08/07 17:47:59    110s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1283.4M
[08/07 17:47:59    110s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.014, MEM:1283.4M
[08/07 17:47:59    110s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1283.4MB).
[08/07 17:47:59    110s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.049, MEM:1283.4M
[08/07 17:47:59    110s] TotalInstCnt at PhyDesignMc Initialization: 35,967
[08/07 17:47:59    110s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:50 mem=1283.4M
[08/07 17:47:59    110s] ### Creating RouteCongInterface, started
[08/07 17:47:59    110s] 
[08/07 17:47:59    110s] Creating Lib Analyzer ...
[08/07 17:47:59    110s] Total number of usable buffers from Lib Analyzer: 3 ( BUFX2 BUFX4 CLKBUF1)
[08/07 17:47:59    110s] Total number of usable inverters from Lib Analyzer: 4 ( INVX2 INVX1 INVX4 INVX8)
[08/07 17:47:59    110s] Total number of usable delay cells from Lib Analyzer: 2 ( CLKBUF2 CLKBUF3)
[08/07 17:47:59    110s] 
[08/07 17:47:59    110s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:50 mem=1283.4M
[08/07 17:47:59    110s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:50 mem=1283.4M
[08/07 17:47:59    110s] Creating Lib Analyzer, finished. 
[08/07 17:47:59    110s] 
[08/07 17:47:59    110s] #optDebug: {2, 0.429, 0.8500} {3, 0.429, 0.8500} 
[08/07 17:47:59    110s] 
[08/07 17:47:59    110s] #optDebug: {0, 1.200}
[08/07 17:47:59    110s] ### Creating RouteCongInterface, finished
[08/07 17:47:59    110s] ### Creating LA Mngr. totSessionCpu=0:01:50 mem=1283.4M
[08/07 17:47:59    110s] ### Creating LA Mngr, finished. totSessionCpu=0:01:50 mem=1283.4M
[08/07 17:48:00    111s] *info: 105 clock nets excluded
[08/07 17:48:00    111s] *info: 2 special nets excluded.
[08/07 17:48:00    111s] *info: 4 no-driver nets excluded.
[08/07 17:48:00    111s] *info: 105 nets with fixed/cover wires excluded.
[08/07 17:48:01    111s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.83496.1
[08/07 17:48:01    111s] PathGroup :  reg2reg  TargetSlack : 0 
[08/07 17:48:01    112s] ** GigaOpt Optimizer WNS Slack -15.827 TNS Slack -12521.675 Density 28.44
[08/07 17:48:01    112s] Optimizer TNS Opt
[08/07 17:48:01    112s] OptDebug: Start of Optimizer TNS Pass:
+----------+-------+----------+
|Path Group|    WNS|       TNS|
+----------+-------+----------+
|default   |-15.827|-12521.675|
|reg2reg   |-13.899|-10601.386|
|HEPG      |-13.899|-10601.386|
|All Paths |-15.827|-12521.675|
+----------+-------+----------+

[08/07 17:48:01    112s] CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -13.899ns TNS -10601.387ns; HEPG WNS -13.899ns TNS -10601.387ns; all paths WNS -15.827ns TNS -12521.676ns; Real time 0:01:36
[08/07 17:48:01    112s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1303.4M
[08/07 17:48:01    112s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.001, MEM:1303.4M
[08/07 17:48:01    112s] Active Path Group: reg2reg  
[08/07 17:48:01    112s] +--------+---------+----------+----------+----------+------------+--------+----------+---------+---------------------+
[08/07 17:48:01    112s] |  WNS   | All WNS |   TNS    | All TNS  | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
[08/07 17:48:01    112s] +--------+---------+----------+----------+----------+------------+--------+----------+---------+---------------------+
[08/07 17:48:01    112s] | -13.899|  -15.827|-10601.386|-12521.675|    28.44%|   0:00:00.0| 1305.4M|setup_func|  reg2reg| rf_reg[23][0]/D     |
[08/07 17:48:02    113s] | -13.802|  -15.827|-10504.074|-12521.675|    28.44%|   0:00:01.0| 1348.1M|setup_func|  reg2reg| rf_reg[23][0]/D     |
[08/07 17:48:03    114s] | -13.682|  -15.707|-10683.550|-12701.150|    28.44%|   0:00:01.0| 1349.1M|setup_func|  reg2reg| rf_reg[23][0]/D     |
[08/07 17:48:03    114s] | -13.620|  -15.646|-10787.998|-12805.599|    28.43%|   0:00:00.0| 1349.1M|setup_func|  reg2reg| rf_reg[23][0]/D     |
[08/07 17:48:04    115s] | -13.421|  -15.446|-10787.688|-12805.288|    28.44%|   0:00:01.0| 1349.1M|setup_func|  reg2reg| rf_reg[23][0]/D     |
[08/07 17:48:05    115s] | -13.287|  -15.434|-10581.306|-12719.618|    28.44%|   0:00:01.0| 1349.1M|setup_func|  reg2reg| rf_reg[8][10]/D     |
[08/07 17:48:05    116s] | -13.219|  -15.366|-10513.778|-12652.091|    28.44%|   0:00:00.0| 1349.1M|setup_func|  reg2reg| rf_reg[8][10]/D     |
[08/07 17:48:06    117s] | -13.183|  -15.366|-10474.997|-12648.968|    28.44%|   0:00:01.0| 1349.1M|setup_func|  reg2reg| rf_reg[8][10]/D     |
[08/07 17:48:06    117s] | -12.940|  -15.123|-10497.689|-12671.660|    28.44%|   0:00:00.0| 1349.1M|setup_func|  reg2reg| rf_reg[23][0]/D     |
[08/07 17:48:09    119s] | -12.863|  -15.109|-10425.359|-12662.374|    28.44%|   0:00:03.0| 1361.1M|setup_func|  reg2reg| rf_reg[23][0]/D     |
[08/07 17:48:10    120s] | -12.773|  -15.090|-10350.812|-12658.839|    28.44%|   0:00:01.0| 1361.1M|setup_func|  reg2reg| rf_reg[23][0]/D     |
[08/07 17:48:10    121s] | -12.691|  -15.090|-10268.938|-12658.839|    28.44%|   0:00:00.0| 1361.1M|setup_func|  reg2reg| rf_reg[23][0]/D     |
[08/07 17:48:11    122s] | -12.601|  -15.027|-10246.026|-12661.823|    28.44%|   0:00:01.0| 1361.1M|setup_func|  reg2reg| rf_reg[23][0]/D     |
[08/07 17:48:12    123s] | -12.554|  -14.993|-10135.917|-12565.556|    28.44%|   0:00:01.0| 1361.1M|setup_func|  reg2reg| rf_reg[23][0]/D     |
[08/07 17:48:13    124s] | -12.519|  -14.958|-10116.645|-12546.277|    28.44%|   0:00:01.0| 1361.1M|setup_func|  reg2reg| rf_reg[23][0]/D     |
[08/07 17:48:15    126s] | -12.468|  -14.950|-10065.457|-12537.620|    28.42%|   0:00:02.0| 1361.1M|setup_func|  reg2reg| rf_reg[23][0]/D     |
[08/07 17:48:16    126s] | -12.441|  -14.950|-10038.665|-12537.620|    28.42%|   0:00:01.0| 1361.1M|setup_func|  reg2reg| rf_reg[23][0]/D     |
[08/07 17:48:17    128s] | -12.394|  -14.931|-10026.104|-12553.445|    28.42%|   0:00:01.0| 1361.1M|setup_func|  reg2reg| rf_reg[23][0]/D     |
[08/07 17:48:17    128s] | -12.359|  -14.931| -9972.952|-12535.055|    28.42%|   0:00:00.0| 1361.1M|setup_func|  reg2reg| rf_reg[23][0]/D     |
[08/07 17:48:18    129s] | -12.314|  -14.919| -9941.928|-12536.896|    28.42%|   0:00:01.0| 1361.1M|setup_func|  reg2reg| rf_reg[23][0]/D     |
[08/07 17:48:20    130s] | -12.280|  -14.891| -9938.928|-12539.273|    28.42%|   0:00:02.0| 1361.1M|setup_func|  reg2reg| rf_reg[23][0]/D     |
[08/07 17:48:20    131s] | -12.256|  -14.891| -9929.783|-12554.533|    28.41%|   0:00:00.0| 1361.1M|setup_func|  reg2reg| rf_reg[23][0]/D     |
[08/07 17:48:21    132s] | -12.230|  -14.891| -9904.087|-12554.533|    28.41%|   0:00:01.0| 1361.1M|setup_func|  reg2reg| rf_reg[23][0]/D     |
[08/07 17:48:22    133s] | -12.170|  -14.851| -9858.055|-12528.523|    28.41%|   0:00:01.0| 1361.1M|setup_func|  reg2reg| rf_reg[23][0]/D     |
[08/07 17:48:24    134s] | -12.109|  -14.825| -9799.589|-12504.522|    28.42%|   0:00:02.0| 1361.1M|setup_func|  reg2reg| rf_reg[23][0]/D     |
[08/07 17:48:25    135s] | -12.082|  -14.821| -9776.519|-12504.462|    28.42%|   0:00:01.0| 1361.1M|setup_func|  reg2reg| rf_reg[23][0]/D     |
[08/07 17:48:25    136s] | -12.056|  -14.821| -9750.922|-12504.462|    28.42%|   0:00:00.0| 1361.1M|setup_func|  reg2reg| rf_reg[23][0]/D     |
[08/07 17:48:26    137s] | -12.042|  -14.796| -9733.852|-12476.040|    28.42%|   0:00:01.0| 1361.1M|setup_func|  reg2reg| rf_reg[23][0]/D     |
[08/07 17:48:27    137s] | -12.031|  -14.784| -9733.656|-12475.845|    28.42%|   0:00:01.0| 1361.1M|setup_func|  reg2reg| rf_reg[23][0]/D     |
[08/07 17:48:27    138s] | -12.009|  -14.762| -9751.131|-12493.319|    28.41%|   0:00:00.0| 1361.1M|setup_func|  reg2reg| rf_reg[23][0]/D     |
[08/07 17:48:28    139s] | -12.002|  -14.756| -9760.564|-12502.753|    28.41%|   0:00:01.0| 1361.1M|setup_func|  reg2reg| rf_reg[23][0]/D     |
[08/07 17:48:28    139s] | -12.002|  -14.756| -9760.320|-12502.508|    28.41%|   0:00:00.0| 1361.1M|setup_func|  reg2reg| rf_reg[23][0]/D     |
[08/07 17:48:31    141s] | -12.002|  -14.756| -9760.026|-12502.215|    28.40%|   0:00:03.0| 1361.1M|setup_func|  reg2reg| rf_reg[20][26]/D    |
[08/07 17:48:33    143s] | -12.002|  -14.756| -9764.989|-12507.177|    28.41%|   0:00:02.0| 1362.1M|setup_func|  reg2reg| rf_reg[28][31]/D    |
[08/07 17:48:33    144s] | -12.002|  -14.756| -9751.754|-12493.941|    28.41%|   0:00:00.0| 1362.1M|setup_func|  reg2reg| rf_reg[6][3]/D      |
[08/07 17:48:35    146s] | -12.002|  -14.756| -9756.429|-12498.617|    28.42%|   0:00:02.0| 1362.1M|setup_func|  reg2reg| rf_reg[19][1]/D     |
[08/07 17:48:37    147s] | -12.002|  -14.756| -9776.032|-12518.221|    28.42%|   0:00:02.0| 1362.1M|setup_func|  reg2reg| rf_reg[5][0]/D      |
[08/07 17:48:39    150s] | -12.002|  -14.756| -9778.628|-12520.816|    28.43%|   0:00:02.0| 1363.1M|setup_func|  reg2reg| rf_reg[6][0]/D      |
[08/07 17:48:42    152s] | -12.002|  -14.756| -9781.873|-12524.061|    28.45%|   0:00:03.0| 1363.1M|setup_func|  reg2reg| rf_reg[26][11]/D    |
[08/07 17:48:43    153s] | -12.002|  -14.756| -9766.607|-12508.795|    28.45%|   0:00:01.0| 1363.1M|setup_func|  reg2reg| rf_reg[24][2]/D     |
[08/07 17:48:44    154s] | -12.002|  -14.756| -9766.129|-12508.316|    28.46%|   0:00:01.0| 1363.1M|setup_func|  reg2reg| rf_reg[24][26]/D    |
[08/07 17:48:44    154s] | -12.002|  -14.756| -9763.921|-12506.108|    28.46%|   0:00:00.0| 1363.1M|setup_func|  reg2reg| rf_reg[24][26]/D    |
[08/07 17:48:44    155s] | -12.002|  -14.756| -9763.245|-12505.433|    28.46%|   0:00:00.0| 1363.1M|setup_func|  reg2reg| rf_reg[24][26]/D    |
[08/07 17:48:44    155s] | -12.002|  -14.756| -9758.828|-12501.016|    28.46%|   0:00:00.0| 1363.1M|setup_func|  reg2reg| rf_reg[16][31]/D    |
[08/07 17:48:45    156s] | -12.002|  -14.756| -9757.620|-12499.808|    28.46%|   0:00:01.0| 1363.1M|setup_func|  reg2reg| rf_reg[29][26]/D    |
[08/07 17:48:46    156s] | -12.002|  -14.756| -9752.188|-12494.376|    28.47%|   0:00:01.0| 1363.1M|setup_func|  reg2reg| rf_reg[31][28]/D    |
[08/07 17:48:46    157s] | -12.002|  -14.756| -9751.868|-12494.057|    28.47%|   0:00:00.0| 1363.1M|setup_func|  reg2reg| rf_reg[31][28]/D    |
[08/07 17:48:47    157s] | -12.002|  -14.756| -9750.841|-12493.028|    28.47%|   0:00:01.0| 1363.1M|setup_func|  reg2reg| rf_reg[8][15]/D     |
[08/07 17:48:47    158s] | -12.002|  -14.756| -9742.810|-12484.997|    28.47%|   0:00:00.0| 1363.1M|setup_func|  reg2reg| rf_reg[8][5]/D      |
[08/07 17:48:48    158s] | -12.002|  -14.756| -9741.483|-12483.671|    28.47%|   0:00:01.0| 1363.1M|setup_func|  reg2reg| rf_reg[14][26]/D    |
[08/07 17:48:49    159s] | -12.002|  -14.756| -9737.679|-12479.866|    28.48%|   0:00:01.0| 1363.1M|setup_func|  reg2reg| rf_reg[12][1]/D     |
[08/07 17:48:49    159s] | -12.002|  -14.756| -9736.945|-12479.134|    28.48%|   0:00:00.0| 1363.1M|setup_func|  reg2reg| rf_reg[12][1]/D     |
[08/07 17:48:49    160s] | -12.002|  -14.756| -9730.368|-12472.556|    28.48%|   0:00:00.0| 1363.1M|setup_func|  reg2reg| rf_reg[19][24]/D    |
[08/07 17:48:50    161s] | -12.002|  -14.756| -9725.970|-12468.157|    28.49%|   0:00:01.0| 1363.1M|setup_func|  reg2reg| rf_reg[10][11]/D    |
[08/07 17:48:51    161s] | -12.002|  -14.756| -9725.624|-12467.812|    28.49%|   0:00:01.0| 1363.1M|setup_func|  reg2reg| rf_reg[1][4]/D      |
[08/07 17:48:51    162s] | -12.002|  -14.756| -9721.439|-12463.627|    28.49%|   0:00:00.0| 1363.1M|setup_func|  reg2reg| rf_reg[18][22]/D    |
[08/07 17:48:51    162s] | -12.002|  -14.756| -9721.232|-12463.420|    28.49%|   0:00:00.0| 1363.1M|setup_func|  reg2reg| rf_reg[18][22]/D    |
[08/07 17:48:52    163s] | -12.002|  -14.756| -9720.696|-12462.884|    28.49%|   0:00:01.0| 1363.1M|setup_func|  reg2reg| rf_reg[12][28]/D    |
[08/07 17:48:53    163s] | -12.002|  -14.756| -9720.567|-12462.755|    28.49%|   0:00:01.0| 1363.1M|setup_func|  reg2reg| rf_reg[12][28]/D    |
[08/07 17:48:54    165s] | -12.002|  -14.756| -9722.367|-12464.556|    28.49%|   0:00:01.0| 1363.1M|setup_func|  reg2reg| rf_reg[25][22]/D    |
[08/07 17:48:55    165s] | -12.002|  -14.756| -9722.362|-12464.551|    28.49%|   0:00:01.0| 1363.1M|setup_func|  reg2reg| rf_reg[25][22]/D    |
[08/07 17:48:55    166s] | -12.002|  -14.756| -9721.909|-12464.098|    28.49%|   0:00:00.0| 1363.1M|setup_func|  reg2reg| rf_reg[1][12]/D     |
[08/07 17:48:56    166s] | -12.002|  -14.756| -9721.343|-12463.531|    28.49%|   0:00:01.0| 1363.1M|setup_func|  reg2reg| rf_reg[1][12]/D     |
[08/07 17:48:56    167s] | -12.002|  -14.756| -9718.835|-12461.023|    28.50%|   0:00:00.0| 1363.1M|setup_func|  reg2reg| rf_reg[8][25]/D     |
[08/07 17:48:57    167s] | -12.002|  -14.756| -9714.350|-12456.537|    28.50%|   0:00:01.0| 1363.1M|setup_func|  reg2reg| rf_reg[8][21]/D     |
[08/07 17:48:57    167s] | -12.002|  -14.756| -9713.128|-12455.316|    28.50%|   0:00:00.0| 1363.1M|setup_func|  reg2reg| rf_reg[8][21]/D     |
[08/07 17:48:57    168s] | -12.002|  -14.756| -9712.779|-12454.967|    28.51%|   0:00:00.0| 1363.1M|setup_func|  reg2reg| rf_reg[8][25]/D     |
[08/07 17:48:58    168s] | -12.002|  -14.756| -9712.757|-12454.944|    28.51%|   0:00:01.0| 1363.1M|setup_func|  reg2reg| rf_reg[11][0]/D     |
[08/07 17:48:58    169s] | -12.002|  -14.756| -9712.436|-12454.623|    28.51%|   0:00:00.0| 1363.1M|setup_func|  reg2reg| rf_reg[11][0]/D     |
[08/07 17:48:59    169s] | -12.002|  -14.756| -9712.014|-12454.201|    28.51%|   0:00:01.0| 1363.1M|setup_func|  reg2reg| rf_reg[29][1]/D     |
[08/07 17:48:59    170s] | -12.002|  -14.756| -9711.827|-12454.016|    28.51%|   0:00:00.0| 1363.1M|setup_func|  reg2reg| rf_reg[31][0]/D     |
[08/07 17:49:00    170s] | -12.002|  -14.756| -9711.139|-12453.326|    28.51%|   0:00:01.0| 1363.1M|setup_func|  reg2reg| rf_reg[12][30]/D    |
[08/07 17:49:00    171s] | -12.002|  -14.756| -9706.232|-12448.420|    28.51%|   0:00:00.0| 1363.1M|setup_func|  reg2reg| rf_reg[31][27]/D    |
[08/07 17:49:01    172s] | -12.002|  -14.756| -9710.669|-12452.856|    28.51%|   0:00:01.0| 1363.1M|setup_func|  reg2reg| rf_reg[13][10]/D    |
[08/07 17:49:02    172s] | -12.002|  -14.756| -9707.924|-12450.111|    28.51%|   0:00:01.0| 1363.1M|setup_func|  reg2reg| rf_reg[22][10]/D    |
[08/07 17:49:02    172s] | -12.002|  -14.756| -9707.874|-12450.062|    28.51%|   0:00:00.0| 1363.1M|setup_func|  reg2reg| rf_reg[25][7]/D     |
[08/07 17:49:03    173s] | -12.002|  -14.756| -9707.165|-12449.354|    28.52%|   0:00:01.0| 1363.1M|setup_func|  reg2reg| rf_reg[23][3]/D     |
[08/07 17:49:03    174s] | -11.627|  -14.380| -9706.257|-12448.445|    28.52%|   0:00:00.0| 1363.1M|setup_func|  reg2reg| rf_reg[1][3]/D      |
[08/07 17:49:04    174s] | -11.612|  -14.365| -9700.130|-12442.317|    28.52%|   0:00:01.0| 1363.1M|setup_func|  reg2reg| rf_reg[1][3]/D      |
[08/07 17:49:04    174s] | -11.612|  -14.365| -9699.997|-12442.185|    28.52%|   0:00:00.0| 1363.1M|setup_func|  reg2reg| rf_reg[16][3]/D     |
[08/07 17:49:04    175s] | -11.612|  -14.365| -9699.972|-12442.159|    28.52%|   0:00:00.0| 1363.1M|setup_func|  reg2reg| rf_reg[24][13]/D    |
[08/07 17:49:04    175s] | -11.612|  -14.365| -9699.949|-12442.138|    28.52%|   0:00:00.0| 1363.1M|setup_func|  reg2reg| rf_reg[24][13]/D    |
[08/07 17:49:04    175s] | -11.612|  -14.365| -9699.928|-12442.115|    28.52%|   0:00:00.0| 1363.1M|setup_func|  reg2reg| rf_reg[28][13]/D    |
[08/07 17:49:05    175s] | -11.612|  -14.365| -9699.716|-12441.904|    28.52%|   0:00:01.0| 1363.1M|setup_func|  reg2reg| rf_reg[23][14]/D    |
[08/07 17:49:05    176s] | -11.612|  -14.365| -9699.668|-12441.855|    28.52%|   0:00:00.0| 1363.1M|setup_func|  reg2reg| rf_reg[20][17]/D    |
[08/07 17:49:06    177s] | -11.612|  -14.365| -9699.667|-12441.855|    28.52%|   0:00:01.0| 1363.1M|setup_func|  reg2reg| rf_reg[2][16]/D     |
[08/07 17:49:06    177s] +--------+---------+----------+----------+----------+------------+--------+----------+---------+---------------------+
[08/07 17:49:06    177s] 
[08/07 17:49:06    177s] *** Finish Core Optimize Step (cpu=0:01:05 real=0:01:05 mem=1363.1M) ***
[08/07 17:49:06    177s] 
[08/07 17:49:06    177s] *** Finished Optimize Step Cumulative (cpu=0:01:05 real=0:01:05 mem=1363.1M) ***
[08/07 17:49:06    177s] OptDebug: End of Optimizer TNS Pass:
+----------+-------+----------+
|Path Group|    WNS|       TNS|
+----------+-------+----------+
|default   |-14.365|-12441.855|
|reg2reg   |-11.612| -9699.667|
|HEPG      |-11.612| -9699.667|
|All Paths |-14.365|-12441.855|
+----------+-------+----------+

[08/07 17:49:06    177s] CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -11.612ns TNS -9699.681ns; HEPG WNS -11.612ns TNS -9699.681ns; all paths WNS -14.365ns TNS -12441.869ns; Real time 0:02:41
[08/07 17:49:06    177s] ** GigaOpt Optimizer WNS Slack -14.365 TNS Slack -12441.855 Density 28.52
[08/07 17:49:06    177s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.83496.1
[08/07 17:49:06    177s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1363.1M
[08/07 17:49:06    177s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.060, MEM:1363.1M
[08/07 17:49:06    177s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1363.1M
[08/07 17:49:06    177s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1363.1M
[08/07 17:49:06    177s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1363.1M
[08/07 17:49:06    177s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.022, MEM:1363.1M
[08/07 17:49:06    177s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.056, MEM:1363.1M
[08/07 17:49:06    177s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.056, MEM:1363.1M
[08/07 17:49:06    177s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.83496.7
[08/07 17:49:06    177s] OPERPROF: Starting RefinePlace at level 1, MEM:1363.1M
[08/07 17:49:06    177s] *** Starting refinePlace (0:02:57 mem=1363.1M) ***
[08/07 17:49:06    177s] Total net bbox length = 8.083e+06 (4.339e+06 3.744e+06) (ext = 1.289e+06)
[08/07 17:49:06    177s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 17:49:06    177s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1363.1M
[08/07 17:49:06    177s] Starting refinePlace ...
[08/07 17:49:07    177s] ** Cut row section cpu time 0:00:00.0.
[08/07 17:49:07    177s]    Spread Effort: high, standalone mode, useDDP on.
[08/07 17:49:07    178s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.9, real=0:00:01.0, mem=1372.3MB) @(0:02:57 - 0:02:58).
[08/07 17:49:07    178s] Move report: preRPlace moves 920 insts, mean move: 4.77 um, max move: 30.00 um
[08/07 17:49:07    178s] 	Max move on inst (U6843_dup): (2258.40, 882.00) --> (2258.40, 852.00)
[08/07 17:49:07    178s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: NOR2X1
[08/07 17:49:07    178s] wireLenOptFixPriorityInst 1023 inst fixed
[08/07 17:49:07    178s] 
[08/07 17:49:07    178s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[08/07 17:49:08    178s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 17:49:08    178s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:01.0, mem=1372.3MB) @(0:02:58 - 0:02:59).
[08/07 17:49:08    178s] Move report: Detail placement moves 920 insts, mean move: 4.77 um, max move: 30.00 um
[08/07 17:49:08    178s] 	Max move on inst (U6843_dup): (2258.40, 882.00) --> (2258.40, 852.00)
[08/07 17:49:08    178s] 	Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 1372.3MB
[08/07 17:49:08    178s] Statistics of distance of Instance movement in refine placement:
[08/07 17:49:08    178s]   maximum (X+Y) =        30.00 um
[08/07 17:49:08    178s]   inst (U6843_dup) with max move: (2258.4, 882) -> (2258.4, 852)
[08/07 17:49:08    178s]   mean    (X+Y) =         4.77 um
[08/07 17:49:08    178s] Summary Report:
[08/07 17:49:08    178s] Instances move: 920 (out of 36019 movable)
[08/07 17:49:08    178s] Instances flipped: 0
[08/07 17:49:08    178s] Mean displacement: 4.77 um
[08/07 17:49:08    178s] Max displacement: 30.00 um (Instance: U6843_dup) (2258.4, 882) -> (2258.4, 852)
[08/07 17:49:08    178s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: NOR2X1
[08/07 17:49:08    178s] Total instances moved : 920
[08/07 17:49:08    178s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.610, REAL:1.578, MEM:1372.3M
[08/07 17:49:08    178s] Total net bbox length = 8.086e+06 (4.342e+06 3.744e+06) (ext = 1.289e+06)
[08/07 17:49:08    178s] Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 1372.3MB
[08/07 17:49:08    178s] [CPU] RefinePlace/total (cpu=0:00:01.7, real=0:00:02.0, mem=1372.3MB) @(0:02:57 - 0:02:59).
[08/07 17:49:08    178s] *** Finished refinePlace (0:02:59 mem=1372.3M) ***
[08/07 17:49:08    178s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.83496.7
[08/07 17:49:08    178s] OPERPROF: Finished RefinePlace at level 1, CPU:1.670, REAL:1.642, MEM:1372.3M
[08/07 17:49:08    179s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1372.3M
[08/07 17:49:08    179s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.056, MEM:1372.3M
[08/07 17:49:08    179s] *** maximum move = 30.00 um ***
[08/07 17:49:08    179s] *** Finished re-routing un-routed nets (1372.3M) ***
[08/07 17:49:08    179s] OPERPROF: Starting DPlace-Init at level 1, MEM:1372.3M
[08/07 17:49:08    179s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1372.3M
[08/07 17:49:08    179s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.021, MEM:1372.3M
[08/07 17:49:08    179s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.053, MEM:1372.3M
[08/07 17:49:08    179s] 
[08/07 17:49:08    179s] *** Finish Physical Update (cpu=0:00:02.3 real=0:00:02.0 mem=1372.3M) ***
[08/07 17:49:08    179s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.83496.1
[08/07 17:49:09    179s] ** GigaOpt Optimizer WNS Slack -14.365 TNS Slack -12441.855 Density 28.52
[08/07 17:49:09    179s] OptDebug: End of Setup Fixing:
+----------+-------+----------+
|Path Group|    WNS|       TNS|
+----------+-------+----------+
|default   |-14.365|-12441.855|
|reg2reg   |-11.612| -9699.667|
|HEPG      |-11.612| -9699.667|
|All Paths |-14.365|-12441.855|
+----------+-------+----------+

[08/07 17:49:09    179s] 
[08/07 17:49:09    179s] *** Finish post-CTS Setup Fixing (cpu=0:01:08 real=0:01:08 mem=1372.3M) ***
[08/07 17:49:09    179s] 
[08/07 17:49:09    179s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.83496.1
[08/07 17:49:09    179s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1353.3M
[08/07 17:49:09    179s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.056, MEM:1353.3M
[08/07 17:49:09    179s] TotalInstCnt at PhyDesignMc Destruction: 36,123
[08/07 17:49:09    179s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.83496.3
[08/07 17:49:09    179s] *** SetupOpt [finish] : cpu/real = 0:01:09.6/0:01:09.9 (1.0), totSession cpu/real = 0:02:59.6/0:03:01.0 (1.0), mem = 1353.3M
[08/07 17:49:09    179s] 
[08/07 17:49:09    179s] =============================================================================================
[08/07 17:49:09    179s]  Step TAT Report for TnsOpt #1
[08/07 17:49:09    179s] =============================================================================================
[08/07 17:49:09    179s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/07 17:49:09    179s] ---------------------------------------------------------------------------------------------
[08/07 17:49:09    179s] [ RefinePlace            ]      1   0:00:02.3  (   3.2 % )     0:00:02.3 /  0:00:02.3    1.0
[08/07 17:49:09    179s] [ SlackTraversorInit     ]      2   0:00:00.3  (   0.5 % )     0:00:00.3 /  0:00:00.4    1.0
[08/07 17:49:09    179s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[08/07 17:49:09    179s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 17:49:09    179s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.0
[08/07 17:49:09    179s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[08/07 17:49:09    179s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 17:49:09    179s] [ TransformInit          ]      1   0:00:01.5  (   2.1 % )     0:00:01.5 /  0:00:01.5    1.0
[08/07 17:49:09    179s] [ OptSingleIteration     ]    244   0:00:00.2  (   0.3 % )     0:00:55.1 /  0:00:54.8    1.0
[08/07 17:49:09    179s] [ OptGetWeight           ]    244   0:00:01.4  (   2.1 % )     0:00:01.4 /  0:00:01.5    1.0
[08/07 17:49:09    179s] [ OptEval                ]    244   0:00:31.3  (  44.7 % )     0:00:31.3 /  0:00:31.3    1.0
[08/07 17:49:09    179s] [ OptCommit              ]    244   0:00:00.4  (   0.6 % )     0:00:00.4 /  0:00:00.4    1.0
[08/07 17:49:09    179s] [ IncrTimingUpdate       ]    190   0:00:14.5  (  20.7 % )     0:00:14.5 /  0:00:14.5    1.0
[08/07 17:49:09    179s] [ PostCommitDelayUpdate  ]    245   0:00:00.2  (   0.3 % )     0:00:01.8 /  0:00:01.7    0.9
[08/07 17:49:09    179s] [ IncrDelayCalc          ]    640   0:00:01.6  (   2.2 % )     0:00:01.6 /  0:00:01.6    1.0
[08/07 17:49:09    179s] [ SetupOptGetWorkingSet  ]    710   0:00:03.0  (   4.3 % )     0:00:03.0 /  0:00:02.8    0.9
[08/07 17:49:09    179s] [ SetupOptGetActiveNode  ]    710   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.1
[08/07 17:49:09    179s] [ SetupOptSlackGraph     ]    244   0:00:02.5  (   3.6 % )     0:00:02.5 /  0:00:02.5    1.0
[08/07 17:49:09    179s] [ MISC                   ]          0:00:10.3  (  14.7 % )     0:00:10.3 /  0:00:10.2    1.0
[08/07 17:49:09    179s] ---------------------------------------------------------------------------------------------
[08/07 17:49:09    179s]  TnsOpt #1 TOTAL                    0:01:09.9  ( 100.0 % )     0:01:09.9 /  0:01:09.6    1.0
[08/07 17:49:09    179s] ---------------------------------------------------------------------------------------------
[08/07 17:49:09    179s] 
[08/07 17:49:09    179s] End: GigaOpt Optimization in TNS mode
[08/07 17:49:09    179s] Deleting Lib Analyzer.
[08/07 17:49:09    179s] Begin: GigaOpt Optimization in WNS mode
[08/07 17:49:09    179s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew
[08/07 17:49:09    179s] Info: 105 nets with fixed/cover wires excluded.
[08/07 17:49:09    179s] Info: 105 clock nets excluded from IPO operation.
[08/07 17:49:09    179s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:59.8/0:03:01.2 (1.0), mem = 1303.3M
[08/07 17:49:09    179s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.83496.4
[08/07 17:49:09    179s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/07 17:49:09    179s] ### Creating PhyDesignMc. totSessionCpu=0:03:00 mem=1303.3M
[08/07 17:49:09    179s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/07 17:49:09    179s] OPERPROF: Starting DPlace-Init at level 1, MEM:1303.3M
[08/07 17:49:09    179s] z: 2, totalTracks: 1
[08/07 17:49:09    179s] #spOpts: N=250 mergeVia=F 
[08/07 17:49:09    179s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1303.3M
[08/07 17:49:09    179s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.014, MEM:1303.3M
[08/07 17:49:09    179s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1303.3MB).
[08/07 17:49:09    179s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.047, MEM:1303.3M
[08/07 17:49:09    180s] TotalInstCnt at PhyDesignMc Initialization: 36,123
[08/07 17:49:09    180s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:00 mem=1303.3M
[08/07 17:49:09    180s] ### Creating RouteCongInterface, started
[08/07 17:49:09    180s] 
[08/07 17:49:09    180s] Creating Lib Analyzer ...
[08/07 17:49:09    180s] Total number of usable buffers from Lib Analyzer: 3 ( BUFX2 BUFX4 CLKBUF1)
[08/07 17:49:09    180s] Total number of usable inverters from Lib Analyzer: 4 ( INVX2 INVX1 INVX4 INVX8)
[08/07 17:49:09    180s] Total number of usable delay cells from Lib Analyzer: 2 ( CLKBUF2 CLKBUF3)
[08/07 17:49:09    180s] 
[08/07 17:49:09    180s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:00 mem=1305.3M
[08/07 17:49:09    180s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:00 mem=1305.3M
[08/07 17:49:09    180s] Creating Lib Analyzer, finished. 
[08/07 17:49:09    180s] 
[08/07 17:49:09    180s] #optDebug: {2, 0.429, 0.8500} {3, 0.429, 0.8500} 
[08/07 17:49:09    180s] 
[08/07 17:49:09    180s] #optDebug: {0, 1.200}
[08/07 17:49:09    180s] ### Creating RouteCongInterface, finished
[08/07 17:49:09    180s] ### Creating LA Mngr. totSessionCpu=0:03:00 mem=1305.3M
[08/07 17:49:09    180s] ### Creating LA Mngr, finished. totSessionCpu=0:03:00 mem=1305.3M
[08/07 17:49:10    181s] *info: 105 clock nets excluded
[08/07 17:49:10    181s] *info: 2 special nets excluded.
[08/07 17:49:10    181s] *info: 4 no-driver nets excluded.
[08/07 17:49:10    181s] *info: 105 nets with fixed/cover wires excluded.
[08/07 17:49:11    181s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.83496.2
[08/07 17:49:11    181s] PathGroup :  reg2reg  TargetSlack : 0.0928 
[08/07 17:49:11    181s] ** GigaOpt Optimizer WNS Slack -14.365 TNS Slack -12441.855 Density 28.52
[08/07 17:49:11    181s] Optimizer WNS Pass 0
[08/07 17:49:11    181s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+-------+----------+
|Path Group|    WNS|       TNS|
+----------+-------+----------+
|default   |-14.365|-12441.855|
|reg2reg   |-11.612| -9699.667|
|HEPG      |-11.612| -9699.667|
|All Paths |-14.365|-12441.855|
+----------+-------+----------+

[08/07 17:49:11    181s] CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -11.612ns TNS -9699.681ns; HEPG WNS -11.612ns TNS -9699.681ns; all paths WNS -14.365ns TNS -12441.869ns; Real time 0:02:46
[08/07 17:49:11    181s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1324.4M
[08/07 17:49:11    181s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1324.4M
[08/07 17:49:11    181s] Active Path Group: reg2reg  
[08/07 17:49:11    182s] +--------+---------+---------+----------+----------+------------+--------+----------+---------+---------------------+
[08/07 17:49:11    182s] |  WNS   | All WNS |   TNS   | All TNS  | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
[08/07 17:49:11    182s] +--------+---------+---------+----------+----------+------------+--------+----------+---------+---------------------+
[08/07 17:49:11    182s] | -11.612|  -14.365|-9699.667|-12441.855|    28.52%|   0:00:00.0| 1324.4M|setup_func|  reg2reg| rf_reg[2][16]/D     |
[08/07 17:49:17    187s] | -11.515|  -14.309|-9624.794|-12407.018|    28.53%|   0:00:06.0| 1362.5M|setup_func|  reg2reg| rf_reg[2][16]/D     |
[08/07 17:49:20    191s] | -11.443|  -14.239|-9564.021|-12348.739|    28.53%|   0:00:03.0| 1363.5M|setup_func|  reg2reg| rf_reg[2][16]/D     |
[08/07 17:49:22    192s] | -11.379|  -14.180|-9497.352|-12286.450|    28.54%|   0:00:02.0| 1363.5M|setup_func|  reg2reg| rf_reg[2][16]/D     |
[08/07 17:49:31    201s] | -11.317|  -14.125|-9454.197|-12250.469|    28.54%|   0:00:09.0| 1364.5M|setup_func|  reg2reg| rf_reg[2][16]/D     |
[08/07 17:49:34    204s] | -11.265|  -14.073|-9413.137|-12209.809|    28.54%|   0:00:03.0| 1364.5M|setup_func|  reg2reg| rf_reg[12][31]/D    |
[08/07 17:49:36    206s] | -11.238|  -14.046|-9413.646|-12210.315|    28.54%|   0:00:02.0| 1364.5M|setup_func|  reg2reg| rf_reg[2][16]/D     |
[08/07 17:49:41    211s] | -11.192|  -13.995|-9460.538|-12252.729|    28.55%|   0:00:05.0| 1375.5M|setup_func|  reg2reg| rf_reg[12][31]/D    |
[08/07 17:49:44    214s] | -11.133|  -13.938|-9427.468|-12221.355|    28.55%|   0:00:03.0| 1375.5M|setup_func|  reg2reg| rf_reg[12][31]/D    |
[08/07 17:49:48    218s] | -11.120|  -13.926|-9346.173|-12141.349|    28.55%|   0:00:04.0| 1375.5M|setup_func|  reg2reg| rf_reg[12][31]/D    |
[08/07 17:49:51    221s] | -11.078|  -13.884|-9324.953|-12120.129|    28.56%|   0:00:03.0| 1375.5M|setup_func|  reg2reg| rf_reg[12][31]/D    |
[08/07 17:49:53    223s] | -10.982|  -13.790|-9265.921|-12062.595|    28.58%|   0:00:02.0| 1375.5M|setup_func|  reg2reg| rf_reg[6][3]/D      |
[08/07 17:49:55    225s] | -10.896|  -13.703|-9231.018|-12027.690|    28.60%|   0:00:02.0| 1375.5M|setup_func|  reg2reg| rf_reg[8][10]/D     |
[08/07 17:49:59    230s] | -10.848|  -13.681|-9191.906|-12013.473|    28.64%|   0:00:04.0| 1375.5M|setup_func|  reg2reg| rf_reg[20][7]/D     |
[08/07 17:50:02    232s] | -10.810|  -13.643|-9165.020|-11986.595|    28.67%|   0:00:03.0| 1375.5M|setup_func|  reg2reg| rf_reg[20][7]/D     |
[08/07 17:50:09    239s] | -10.786|  -13.582|-9143.671|-11928.489|    28.75%|   0:00:07.0| 1375.5M|setup_func|  reg2reg| rf_reg[20][7]/D     |
[08/07 17:50:13    243s] | -10.770|  -13.579|-9127.914|-11926.478|    28.80%|   0:00:04.0| 1375.5M|setup_func|  reg2reg| rf_reg[20][7]/D     |
[08/07 17:50:16    246s] | -10.748|  -13.565|-9107.152|-11912.487|    28.82%|   0:00:03.0| 1375.5M|setup_func|  reg2reg| rf_reg[7][31]/D     |
[08/07 17:50:18    248s] | -10.726|  -13.543|-9101.583|-11906.920|    28.85%|   0:00:02.0| 1375.5M|setup_func|  reg2reg| rf_reg[28][31]/D    |
[08/07 17:50:20    250s] | -10.687|  -13.504|-9095.740|-11901.080|    28.86%|   0:00:02.0| 1375.5M|setup_func|  reg2reg| rf_reg[28][31]/D    |
[08/07 17:50:28    258s] | -10.617|  -13.471|-9061.345|-11903.336|    28.89%|   0:00:08.0| 1375.5M|setup_func|  reg2reg| rf_reg[20][7]/D     |
[08/07 17:50:36    266s] | -10.591|  -13.441|-9017.001|-11855.706|    28.94%|   0:00:08.0| 1395.6M|setup_func|  reg2reg| rf_reg[24][1]/D     |
[08/07 17:50:43    273s] | -10.545|  -13.379|-9011.780|-11834.450|    28.96%|   0:00:07.0| 1412.7M|setup_func|  reg2reg| rf_reg[8][10]/D     |
[08/07 17:50:54    284s] | -10.496|  -13.337|-9012.817|-11842.559|    28.99%|   0:00:11.0| 1387.2M|setup_func|  reg2reg| rf_reg[2][4]/D      |
[08/07 17:50:58    289s] | -10.472|  -13.313|-8982.284|-11812.021|    29.02%|   0:00:04.0| 1387.2M|setup_func|  reg2reg| rf_reg[24][1]/D     |
[08/07 17:51:00    290s] | -10.453|  -13.294|-8980.469|-11810.209|    29.04%|   0:00:02.0| 1387.2M|setup_func|  reg2reg| rf_reg[5][30]/D     |
[08/07 17:51:06    296s] | -10.546|  -13.387|-8971.771|-11801.504|    29.07%|   0:00:06.0| 1426.3M|setup_func|  reg2reg| rf_reg[15][29]/D    |
[08/07 17:51:07    297s] | -10.408|  -13.249|-8966.517|-11796.249|    29.07%|   0:00:01.0| 1426.3M|setup_func|  reg2reg| rf_reg[28][31]/D    |
[08/07 17:51:12    302s] | -10.386|  -13.241|-8941.832|-11784.919|    29.09%|   0:00:05.0| 1426.3M|setup_func|  reg2reg| rf_reg[24][1]/D     |
[08/07 17:51:16    306s] | -10.365|  -13.226|-8944.967|-11794.427|    29.11%|   0:00:04.0| 1426.3M|setup_func|  reg2reg| rf_reg[28][31]/D    |
[08/07 17:51:18    309s] | -10.321|  -13.200|-8892.048|-11759.034|    29.12%|   0:00:02.0| 1426.3M|setup_func|  reg2reg| rf_reg[18][10]/D    |
[08/07 17:51:21    311s] | -10.354|  -13.231|-8879.220|-11744.912|    29.14%|   0:00:03.0| 1426.3M|setup_func|  reg2reg| rf_reg[28][4]/D     |
[08/07 17:51:22    313s] | -10.333|  -13.210|-8879.196|-11744.889|    29.15%|   0:00:01.0| 1426.3M|setup_func|  reg2reg| rf_reg[28][4]/D     |
[08/07 17:51:23    313s] | -10.295|  -13.172|-8876.695|-11742.388|    29.15%|   0:00:01.0| 1426.3M|setup_func|  reg2reg| rf_reg[11][24]/D    |
[08/07 17:51:31    321s] | -10.235|  -13.131|-8844.778|-11728.900|    29.17%|   0:00:08.0| 1458.5M|setup_func|  reg2reg| rf_reg[4][26]/D     |
[08/07 17:51:34    325s] | -10.194|  -13.092|-8819.077|-11704.992|    29.19%|   0:00:03.0| 1458.5M|setup_func|  reg2reg| rf_reg[3][1]/D      |
[08/07 17:51:37    327s] | -10.242|  -13.139|-8796.373|-11682.284|    29.20%|   0:00:03.0| 1458.5M|setup_func|  reg2reg| rf_reg[19][1]/D     |
[08/07 17:51:38    329s] | -10.145|  -13.042|-8792.912|-11678.824|    29.21%|   0:00:01.0| 1458.5M|setup_func|  reg2reg| rf_reg[21][3]/D     |
[08/07 17:51:42    332s] | -10.502|  -13.399|-8775.984|-11661.895|    29.22%|   0:00:04.0| 1458.5M|setup_func|  reg2reg| rf_reg[12][22]/D    |
[08/07 17:51:42    332s] | -10.418|  -13.316|-8802.321|-11688.232|    29.22%|   0:00:00.0| 1458.5M|setup_func|  reg2reg| rf_reg[12][22]/D    |
[08/07 17:51:43    333s] | -10.368|  -13.265|-8800.837|-11686.748|    29.22%|   0:00:01.0| 1458.5M|setup_func|  reg2reg| rf_reg[12][22]/D    |
[08/07 17:51:45    335s] | -10.304|  -13.202|-8824.402|-11710.313|    29.24%|   0:00:02.0| 1423.0M|setup_func|  reg2reg| rf_reg[21][3]/D     |
[08/07 17:52:05    355s] | -10.248|  -13.144|-8913.679|-11797.697|    29.50%|   0:00:20.0| 1425.0M|setup_func|  reg2reg| rf_reg[28][7]/D     |
[08/07 17:52:08    359s] | -10.335|  -13.231|-8888.877|-11772.897|    29.50%|   0:00:03.0| 1425.0M|setup_func|  reg2reg| rf_reg[28][26]/D    |
[08/07 17:52:08    359s] Starting generalSmallTnsOpt
[08/07 17:52:09    360s] | -10.227|  -13.122|-8883.306|-11767.325|    29.51%|   0:00:01.0| 1425.0M|setup_func|  default| rf_reg[15][16]/Q    |
[08/07 17:52:10    361s] | -10.221|  -13.116|-8897.241|-11781.261|    29.51%|   0:00:01.0| 1425.0M|setup_func|  default| rf_reg[15][16]/Q    |
[08/07 17:52:11    361s] | -10.171|  -13.067|-8884.223|-11768.241|    29.51%|   0:00:01.0| 1425.0M|setup_func|  default| rf_reg[15][16]/Q    |
[08/07 17:52:12    362s] | -10.603|  -13.499|-8873.149|-11757.168|    29.52%|   0:00:01.0| 1425.0M|setup_func|  default| rf_reg[15][16]/Q    |
[08/07 17:52:12    363s] | -10.499|  -13.394|-8913.854|-11797.872|    29.52%|   0:00:00.0| 1425.0M|setup_func|  default| rf_reg[15][16]/Q    |
[08/07 17:52:13    363s] | -10.462|  -13.358|-8914.412|-11798.431|    29.52%|   0:00:01.0| 1425.0M|setup_func|  default| rf_reg[15][16]/Q    |
[08/07 17:52:14    364s] | -10.433|  -13.328|-8919.577|-11803.600|    29.53%|   0:00:01.0| 1425.0M|setup_func|  default| rf_reg[15][16]/Q    |
[08/07 17:52:15    365s] | -10.417|  -13.312|-8922.185|-11806.205|    29.53%|   0:00:01.0| 1425.0M|setup_func|  default| rf_reg[15][16]/Q    |
[08/07 17:52:16    366s] | -10.409|  -13.304|-8921.436|-11805.454|    29.53%|   0:00:01.0| 1425.0M|setup_func|  default| rf_reg[15][16]/Q    |
[08/07 17:52:16    366s] | -10.409|  -13.304|-8920.835|-11804.854|    29.53%|   0:00:00.0| 1425.0M|setup_func|  default| rf_reg[15][16]/Q    |
[08/07 17:52:16    366s] Ending generalSmallTnsOpt End
[08/07 17:52:16    366s] +--------+---------+---------+----------+----------+------------+--------+----------+---------+---------------------+
[08/07 17:52:16    366s] **INFO: Starting Blocking QThread with 1 CPU
[08/07 17:52:16    366s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[08/07 17:52:16    366s] *** QThread Job [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 1.0M
[08/07 17:52:16    366s] #################################################################################
[08/07 17:52:16    366s] # Design Stage: PreRoute
[08/07 17:52:16    366s] # Design Name: riscv
[08/07 17:52:16    366s] # Design Mode: 250nm
[08/07 17:52:16    366s] # Analysis Mode: MMMC OCV 
[08/07 17:52:16    366s] # Parasitics Mode: No SPEF/RCDB
[08/07 17:52:16    366s] # Signoff Settings: SI Off 
[08/07 17:52:16    366s] #################################################################################
[08/07 17:52:16    366s] AAE_INFO: 1 threads acquired from CTE.
[08/07 17:52:16    366s] Calculate late delays in OCV mode...
[08/07 17:52:16    366s] Calculate early delays in OCV mode...
[08/07 17:52:16    366s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[08/07 17:52:16    366s] Start delay calculation (fullDC) (1 T). (MEM=0)
[08/07 17:52:16    366s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/07 17:52:16    366s] Total number of fetched objects 38558
[08/07 17:52:16    366s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/07 17:52:16    366s] End delay calculation. (MEM=0 CPU=0:00:06.6 REAL=0:00:07.0)
[08/07 17:52:16    366s] End delay calculation (fullDC). (MEM=0 CPU=0:00:08.5 REAL=0:00:09.0)
[08/07 17:52:16    366s] *** CDM Built up (cpu=0:00:09.6  real=0:00:10.0  mem= 0.0M) ***
[08/07 17:52:16    366s] Design Initial Hold Timing WNS  -0.363  TNS -89.874 VIO 602
[08/07 17:52:16    366s] *** QThread Job [finish] : cpu/real = 0:00:10.6/0:00:10.6 (1.0), mem = 0.0M
[08/07 17:52:27    376s]  
_______________________________________________________________________
[08/07 17:52:37    386s] skewClock has inserted FE_USKC18142_CTS_48 (BUFX2)
[08/07 17:52:37    386s] skewClock has inserted FE_USKC18143_CTS_20 (BUFX2)
[08/07 17:52:37    386s] skewClock has inserted FE_USKC18144_CTS_6 (BUFX4)
[08/07 17:52:37    386s] skewClock has inserted FE_USKC18145_CTS_59 (BUFX4)
[08/07 17:52:37    386s] skewClock has inserted FE_USKC18146_CTS_5 (CLKBUF1)
[08/07 17:52:37    386s] skewClock has inserted FE_USKC18147_CTS_4 (INVX4)
[08/07 17:52:37    386s] skewClock has inserted FE_USKC18148_CTS_4 (INVX4)
[08/07 17:52:37    386s] skewClock has inserted FE_USKC18149_CTS_21 (BUFX4)
[08/07 17:52:37    386s] skewClock has inserted FE_USKC18150_CTS_93 (BUFX4)
[08/07 17:52:37    386s] skewClock sized 0 and inserted 9 insts
[08/07 17:52:37    387s] +--------+---------+---------+----------+----------+------------+--------+----------+---------+---------------------+
[08/07 17:52:37    387s] |  WNS   | All WNS |   TNS   | All TNS  | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
[08/07 17:52:37    387s] +--------+---------+---------+----------+----------+------------+--------+----------+---------+---------------------+
[08/07 17:52:38    388s] | -10.383|  -13.278|-8883.202|-11767.221|    29.53%|   0:00:22.0| 1468.5M|setup_func|  reg2reg| rf_reg[29][4]/D     |
[08/07 17:52:41    390s] | -10.339|  -13.235|-8880.860|-11764.879|    29.54%|   0:00:03.0| 1468.5M|setup_func|  reg2reg| rf_reg[29][4]/D     |
[08/07 17:52:42    391s] | -10.319|  -13.215|-8869.497|-11753.514|    29.54%|   0:00:01.0| 1468.5M|setup_func|  reg2reg| rf_reg[29][4]/D     |
[08/07 17:52:43    393s] | -10.289|  -13.184|-8872.333|-11756.352|    29.55%|   0:00:01.0| 1468.5M|setup_func|  reg2reg| rf_reg[17][31]/D    |
[08/07 17:52:44    394s] | -10.261|  -13.157|-8856.836|-11740.852|    29.56%|   0:00:01.0| 1468.5M|setup_func|  reg2reg| rf_reg[29][4]/D     |
[08/07 17:52:46    396s] | -10.231|  -13.127|-8857.620|-11741.639|    29.57%|   0:00:02.0| 1468.5M|setup_func|  reg2reg| rf_reg[30][31]/D    |
[08/07 17:52:47    397s] | -10.162|  -13.057|-8813.282|-11697.299|    29.57%|   0:00:01.0| 1468.5M|setup_func|  reg2reg| rf_reg[13][7]/D     |
[08/07 17:52:48    397s] | -10.100|  -12.996|-8781.059|-11665.076|    29.56%|   0:00:01.0| 1468.5M|setup_func|  reg2reg| rf_reg[24][15]/D    |
[08/07 17:52:53    402s] | -10.044|  -12.866|-8745.222|-11555.434|    29.55%|   0:00:05.0| 1468.5M|setup_func|  reg2reg| rf_reg[4][0]/D      |
[08/07 17:52:54    403s] |  -9.989|  -12.817|-8747.213|-11564.299|    29.56%|   0:00:01.0| 1468.5M|setup_func|  reg2reg| rf_reg[6][27]/D     |
[08/07 17:52:57    406s] |  -9.960|  -12.797|-8704.303|-11530.751|    29.57%|   0:00:03.0| 1468.5M|setup_func|  reg2reg| rf_reg[4][26]/D     |
[08/07 17:53:00    409s] |  -9.919|  -12.753|-8684.250|-11507.508|    29.60%|   0:00:03.0| 1468.5M|setup_func|  reg2reg| rf_reg[29][4]/D     |
[08/07 17:53:02    411s] |  -9.904|  -12.744|-8675.622|-11504.358|    29.60%|   0:00:02.0| 1468.5M|setup_func|  reg2reg| rf_reg[5][28]/D     |
[08/07 17:53:05    414s] |  -9.851|  -12.691|-8655.366|-11484.104|    29.61%|   0:00:03.0| 1468.5M|setup_func|  reg2reg| rf_reg[4][10]/D     |
[08/07 17:53:07    417s] |  -9.838|  -12.679|-8650.512|-11479.947|    29.62%|   0:00:02.0| 1468.5M|setup_func|  reg2reg| rf_reg[4][0]/D      |
[08/07 17:53:13    422s] |  -9.815|  -12.669|-8632.374|-11474.763|    29.64%|   0:00:06.0| 1506.7M|setup_func|  reg2reg| rf_reg[4][0]/D      |
[08/07 17:53:33    443s] |  -9.778|  -12.638|-8611.920|-11460.682|    29.65%|   0:00:20.0| 1531.7M|setup_func|  reg2reg| rf_reg[17][26]/D    |
[08/07 17:53:43    453s] |  -9.745|  -12.605|-8604.792|-11453.556|    29.66%|   0:00:10.0| 1531.7M|setup_func|  reg2reg| rf_reg[23][7]/D     |
[08/07 17:53:47    456s] |  -9.704|  -12.564|-8578.644|-11427.406|    29.66%|   0:00:04.0| 1531.7M|setup_func|  reg2reg| rf_reg[26][3]/D     |
[08/07 17:53:51    460s] |  -9.698|  -12.558|-8550.797|-11399.460|    29.66%|   0:00:04.0| 1531.7M|setup_func|  reg2reg| rf_reg[5][0]/D      |
[08/07 17:53:52    461s] |  -9.675|  -12.535|-8544.533|-11393.196|    29.66%|   0:00:01.0| 1531.7M|setup_func|  reg2reg| rf_reg[17][26]/D    |
[08/07 17:53:53    462s] |  -9.646|  -12.506|-8531.820|-11380.484|    29.66%|   0:00:01.0| 1531.7M|setup_func|  reg2reg| rf_reg[20][15]/D    |
[08/07 17:53:55    464s] |  -9.620|  -12.480|-8528.497|-11377.160|    29.67%|   0:00:02.0| 1531.7M|setup_func|  reg2reg| rf_reg[20][0]/D     |
[08/07 17:53:57    466s] |  -9.608|  -12.468|-8533.279|-11381.941|    29.66%|   0:00:02.0| 1529.7M|setup_func|  reg2reg| rf_reg[13][16]/D    |
[08/07 17:53:58    467s] |  -9.584|  -12.444|-8544.834|-11393.496|    29.66%|   0:00:01.0| 1529.7M|setup_func|  reg2reg| rf_reg[23][30]/D    |
[08/07 17:53:59    468s] |  -9.578|  -12.439|-8533.262|-11381.925|    29.66%|   0:00:01.0| 1529.7M|setup_func|  reg2reg| rf_reg[20][15]/D    |
[08/07 17:54:02    471s] |  -9.526|  -12.386|-8528.542|-11377.205|    29.65%|   0:00:03.0| 1529.7M|setup_func|  reg2reg| rf_reg[16][7]/D     |
[08/07 17:54:05    474s] |  -9.505|  -12.365|-8526.498|-11375.161|    29.66%|   0:00:03.0| 1529.7M|setup_func|  reg2reg| rf_reg[29][4]/D     |
[08/07 17:54:17    487s] |  -9.512|  -12.372|-8493.210|-11341.873|    29.67%|   0:00:12.0| 1529.7M|setup_func|  reg2reg| rf_reg[5][23]/D     |
[08/07 17:54:18    488s] |  -9.460|  -12.320|-8488.045|-11336.708|    29.67%|   0:00:01.0| 1529.7M|setup_func|  reg2reg| rf_reg[25][31]/D    |
[08/07 17:54:23    493s] |  -9.482|  -12.342|-8471.229|-11319.892|    29.67%|   0:00:05.0| 1529.7M|setup_func|  reg2reg| rf_reg[11][28]/D    |
[08/07 17:54:25    494s] |  -9.476|  -12.336|-8469.021|-11317.683|    29.68%|   0:00:02.0| 1529.7M|setup_func|  reg2reg| rf_reg[11][5]/D     |
[08/07 17:54:25    495s] |  -9.433|  -12.293|-8471.621|-11320.284|    29.68%|   0:00:00.0| 1529.7M|setup_func|  reg2reg| rf_reg[24][15]/D    |
[08/07 17:54:28    497s] |  -9.427|  -12.287|-8445.953|-11294.615|    29.67%|   0:00:03.0| 1529.7M|setup_func|  reg2reg| rf_reg[4][5]/D      |
[08/07 17:54:30    499s] |  -9.383|  -12.243|-8455.078|-11303.739|    29.67%|   0:00:02.0| 1529.7M|setup_func|  reg2reg| rf_reg[10][24]/D    |
[08/07 17:54:32    501s] |  -9.369|  -12.229|-8458.721|-11307.383|    29.67%|   0:00:02.0| 1529.7M|setup_func|  reg2reg| rf_reg[26][26]/D    |
[08/07 17:54:34    503s] |  -9.368|  -12.229|-8454.283|-11302.945|    29.68%|   0:00:02.0| 1529.7M|setup_func|  reg2reg| rf_reg[26][26]/D    |
[08/07 17:54:34    504s] |  -9.363|  -12.223|-8456.705|-11305.368|    29.68%|   0:00:00.0| 1529.7M|setup_func|  reg2reg| rf_reg[22][27]/D    |
[08/07 17:54:35    504s] |  -9.327|  -12.187|-8457.788|-11306.450|    29.69%|   0:00:01.0| 1529.7M|setup_func|  reg2reg| rf_reg[30][31]/D    |
[08/07 17:54:37    507s] |  -9.305|  -12.165|-8450.186|-11298.848|    29.69%|   0:00:02.0| 1529.7M|setup_func|  reg2reg| rf_reg[3][2]/D      |
[08/07 17:54:39    508s] |  -9.283|  -12.143|-8451.460|-11300.122|    29.70%|   0:00:02.0| 1529.7M|setup_func|  reg2reg| rf_reg[8][3]/D      |
[08/07 17:54:41    510s] |  -9.277|  -12.137|-8443.987|-11292.649|    29.70%|   0:00:02.0| 1529.7M|setup_func|  reg2reg| rf_reg[5][2]/D      |
[08/07 17:54:43    512s] |  -9.251|  -12.111|-8442.772|-11291.435|    29.71%|   0:00:02.0| 1529.7M|setup_func|  reg2reg| rf_reg[24][26]/D    |
[08/07 17:54:46    516s] |  -9.251|  -12.111|-8421.475|-11270.137|    29.72%|   0:00:03.0| 1529.7M|setup_func|  reg2reg| rf_reg[24][26]/D    |
[08/07 17:54:47    516s] |  -9.251|  -12.111|-8414.172|-11262.834|    29.73%|   0:00:01.0| 1529.7M|setup_func|  reg2reg| rf_reg[24][26]/D    |
[08/07 17:54:47    516s] |  -9.227|  -12.087|-8413.677|-11262.340|    29.73%|   0:00:00.0| 1529.7M|setup_func|  reg2reg| rf_reg[25][26]/D    |
[08/07 17:54:49    518s] |  -9.227|  -12.087|-8405.797|-11254.459|    29.73%|   0:00:02.0| 1529.7M|setup_func|  reg2reg| rf_reg[25][26]/D    |
[08/07 17:54:49    519s] |  -9.205|  -12.065|-8398.044|-11246.706|    29.74%|   0:00:00.0| 1529.7M|setup_func|  reg2reg| rf_reg[3][26]/D     |
[08/07 17:54:51    520s] |  -9.290|  -12.150|-8378.436|-11227.098|    29.75%|   0:00:02.0| 1529.7M|setup_func|  reg2reg| rf_reg[18][15]/D    |
[08/07 17:54:51    520s] |  -9.192|  -12.052|-8377.635|-11226.297|    29.75%|   0:00:00.0| 1529.7M|setup_func|  reg2reg| rf_reg[25][27]/D    |
[08/07 17:54:52    521s] |  -9.151|  -12.011|-8376.423|-11225.086|    29.75%|   0:00:01.0| 1529.7M|setup_func|  reg2reg| rf_reg[21][0]/D     |
[08/07 17:54:55    525s] |  -9.148|  -12.008|-8367.427|-11216.089|    29.77%|   0:00:03.0| 1529.7M|setup_func|  reg2reg| rf_reg[6][16]/D     |
[08/07 17:54:57    526s] |  -9.146|  -12.006|-8366.411|-11215.074|    29.78%|   0:00:02.0| 1529.7M|setup_func|  reg2reg| rf_reg[10][0]/D     |
[08/07 17:54:57    527s] |  -9.134|  -11.994|-8362.508|-11211.171|    29.78%|   0:00:00.0| 1529.7M|setup_func|  reg2reg| rf_reg[31][24]/D    |
[08/07 17:54:58    527s] |  -9.093|  -11.953|-8361.479|-11210.141|    29.79%|   0:00:01.0| 1529.7M|setup_func|  reg2reg| rf_reg[23][2]/D     |
[08/07 17:54:59    529s] |  -9.085|  -11.945|-8359.619|-11208.281|    29.79%|   0:00:01.0| 1529.7M|setup_func|  reg2reg| rf_reg[31][24]/D    |
[08/07 17:55:00    530s] |  -9.171|  -12.031|-8354.485|-11203.147|    29.79%|   0:00:01.0| 1529.7M|setup_func|  reg2reg| rf_reg[31][24]/D    |
[08/07 17:55:01    530s] |  -9.094|  -11.954|-8355.135|-11203.797|    29.79%|   0:00:01.0| 1529.7M|setup_func|  reg2reg| rf_reg[31][24]/D    |
[08/07 17:55:01    530s] |  -9.094|  -11.954|-8354.052|-11202.714|    29.79%|   0:00:00.0| 1529.7M|setup_func|  reg2reg| rf_reg[31][24]/D    |
[08/07 17:55:27    557s] |  -9.035|  -11.891|-8337.905|-11182.483|    30.12%|   0:00:26.0| 1498.4M|setup_func|  reg2reg| rf_reg[24][5]/D     |
[08/07 17:55:29    559s] |  -9.093|  -11.949|-8328.532|-11173.110|    30.13%|   0:00:02.0| 1498.4M|setup_func|  reg2reg| rf_reg[11][26]/D    |
[08/07 17:55:30    559s] |  -9.033|  -11.889|-8327.849|-11172.427|    30.13%|   0:00:01.0| 1498.4M|setup_func|  reg2reg| rf_reg[10][5]/D     |
[08/07 17:55:30    560s] |  -9.005|  -11.861|-8319.429|-11164.007|    30.13%|   0:00:00.0| 1498.4M|setup_func|  reg2reg| rf_reg[1][12]/D     |
[08/07 17:55:32    561s] |  -8.982|  -11.838|-8318.600|-11163.178|    30.13%|   0:00:02.0| 1498.4M|setup_func|  reg2reg| rf_reg[14][7]/D     |
[08/07 17:55:34    563s] |  -8.950|  -11.806|-8309.970|-11154.548|    30.13%|   0:00:02.0| 1517.4M|setup_func|  reg2reg| rf_reg[31][28]/D    |
[08/07 17:55:35    564s] |  -8.910|  -11.766|-8276.940|-11121.520|    30.12%|   0:00:01.0| 1517.4M|setup_func|  reg2reg| rf_reg[26][28]/D    |
[08/07 17:55:37    566s] |  -8.882|  -11.738|-8263.434|-11108.012|    30.13%|   0:00:02.0| 1517.4M|setup_func|  reg2reg| rf_reg[30][2]/D     |
[08/07 17:55:37    566s] |  -8.852|  -11.708|-8258.290|-11102.868|    30.12%|   0:00:00.0| 1517.4M|setup_func|  reg2reg| rf_reg[11][8]/D     |
[08/07 17:55:39    568s] |  -8.835|  -11.691|-8249.940|-11094.519|    30.12%|   0:00:02.0| 1517.4M|setup_func|  reg2reg| rf_reg[11][26]/D    |
[08/07 17:55:40    570s] |  -8.813|  -11.669|-8241.088|-11085.666|    30.12%|   0:00:01.0| 1517.4M|setup_func|  reg2reg| rf_reg[23][2]/D     |
[08/07 17:55:42    571s] |  -8.813|  -11.669|-8228.489|-11073.067|    30.12%|   0:00:02.0| 1517.4M|setup_func|  reg2reg| rf_reg[23][2]/D     |
[08/07 17:55:43    572s] |  -8.804|  -11.660|-8226.405|-11070.983|    30.12%|   0:00:01.0| 1517.4M|setup_func|  reg2reg| rf_reg[12][2]/D     |
[08/07 17:55:47    576s] |  -8.781|  -11.637|-8228.013|-11072.591|    30.12%|   0:00:04.0| 1517.4M|setup_func|  reg2reg| rf_reg[3][16]/D     |
[08/07 17:55:48    577s] |  -8.781|  -11.637|-8207.743|-11052.321|    30.11%|   0:00:01.0| 1517.4M|setup_func|  reg2reg| rf_reg[3][16]/D     |
[08/07 17:55:49    578s] |  -8.825|  -11.681|-8206.399|-11050.978|    30.11%|   0:00:01.0| 1517.4M|setup_func|  reg2reg| rf_reg[3][3]/D      |
[08/07 17:55:49    578s] |  -8.743|  -11.599|-8205.648|-11050.227|    30.11%|   0:00:00.0| 1517.4M|setup_func|  reg2reg| rf_reg[18][16]/D    |
[08/07 17:55:50    579s] |  -8.710|  -11.566|-8192.493|-11037.071|    30.12%|   0:00:01.0| 1517.4M|setup_func|  reg2reg| rf_reg[13][30]/D    |
[08/07 17:55:52    581s] |  -9.150|  -12.006|-8179.942|-11024.521|    30.13%|   0:00:02.0| 1517.4M|setup_func|  reg2reg| rf_reg[7][22]/D     |
[08/07 17:55:52    582s] |  -8.954|  -11.810|-8181.176|-11025.753|    30.13%|   0:00:00.0| 1517.4M|setup_func|  reg2reg| rf_reg[16][22]/D    |
[08/07 17:55:53    582s] |  -8.850|  -11.706|-8179.879|-11024.457|    30.13%|   0:00:01.0| 1517.4M|setup_func|  reg2reg| rf_reg[16][22]/D    |
[08/07 17:55:58    587s] |  -8.736|  -11.592|-8175.400|-11019.978|    30.12%|   0:00:05.0| 1496.9M|setup_func|  reg2reg| rf_reg[2][22]/D     |
[08/07 17:56:14    603s] |  -8.705|  -11.561|-8161.235|-11005.812|    30.13%|   0:00:16.0| 1496.9M|setup_func|  reg2reg| rf_reg[6][16]/D     |
[08/07 17:56:15    604s] |  -8.683|  -11.539|-8148.129|-10992.707|    30.12%|   0:00:01.0| 1496.9M|setup_func|  reg2reg| rf_reg[31][24]/D    |
[08/07 17:56:16    605s] |  -8.651|  -11.507|-8144.474|-10989.051|    30.13%|   0:00:01.0| 1496.9M|setup_func|  reg2reg| rf_reg[13][30]/D    |
[08/07 17:56:18    607s] |  -8.613|  -11.469|-8139.660|-10984.237|    30.13%|   0:00:02.0| 1496.9M|setup_func|  reg2reg| rf_reg[23][26]/D    |
[08/07 17:56:19    608s] |  -8.578|  -11.434|-8135.583|-10980.161|    30.14%|   0:00:01.0| 1496.9M|setup_func|  reg2reg| rf_reg[21][2]/D     |
[08/07 17:56:20    609s] |  -8.566|  -11.422|-8128.638|-10973.216|    30.15%|   0:00:01.0| 1496.9M|setup_func|  reg2reg| rf_reg[11][29]/D    |
[08/07 17:56:21    611s] |  -8.535|  -11.391|-8124.195|-10968.772|    30.16%|   0:00:01.0| 1496.9M|setup_func|  reg2reg| rf_reg[11][29]/D    |
[08/07 17:56:24    613s] |  -8.506|  -11.362|-8109.475|-10954.052|    30.17%|   0:00:03.0| 1496.9M|setup_func|  reg2reg| rf_reg[17][2]/D     |
[08/07 17:56:32    621s] |  -8.496|  -11.352|-8090.434|-10935.012|    30.19%|   0:00:08.0| 1496.9M|setup_func|  reg2reg| rf_reg[10][5]/D     |
[08/07 17:56:33    622s] |  -8.496|  -11.352|-8086.573|-10931.150|    30.19%|   0:00:01.0| 1496.9M|setup_func|  reg2reg| rf_reg[10][5]/D     |
[08/07 17:56:33    622s] |  -8.449|  -11.305|-8086.164|-10930.741|    30.19%|   0:00:00.0| 1496.9M|setup_func|  reg2reg| rf_reg[19][24]/D    |
[08/07 17:56:36    625s] |  -8.437|  -11.293|-8058.617|-10903.194|    30.19%|   0:00:03.0| 1496.9M|setup_func|  reg2reg| rf_reg[30][5]/D     |
[08/07 17:56:38    627s] |  -8.434|  -11.290|-8040.283|-10884.859|    30.19%|   0:00:02.0| 1496.9M|setup_func|  reg2reg| rf_reg[27][26]/D    |
[08/07 17:56:39    628s] |  -8.415|  -11.271|-8033.292|-10877.869|    30.19%|   0:00:01.0| 1496.9M|setup_func|  reg2reg| rf_reg[27][12]/D    |
[08/07 17:56:41    630s] |  -8.410|  -11.266|-8029.339|-10873.916|    30.19%|   0:00:02.0| 1496.9M|setup_func|  reg2reg| rf_reg[16][26]/D    |
[08/07 17:56:42    631s] |  -8.405|  -11.261|-8020.796|-10865.373|    30.19%|   0:00:01.0| 1496.9M|setup_func|  reg2reg| rf_reg[23][26]/D    |
[08/07 17:56:43    632s] |  -8.381|  -11.237|-8018.298|-10862.875|    30.20%|   0:00:01.0| 1496.9M|setup_func|  reg2reg| rf_reg[9][26]/D     |
[08/07 17:56:45    634s] |  -8.381|  -11.237|-8008.547|-10853.124|    30.20%|   0:00:02.0| 1496.9M|setup_func|  reg2reg| rf_reg[9][26]/D     |
[08/07 17:56:46    635s] |  -8.378|  -11.234|-8005.067|-10849.645|    30.21%|   0:00:01.0| 1496.9M|setup_func|  reg2reg| rf_reg[17][26]/D    |
[08/07 17:56:46    635s] |  -8.378|  -11.234|-8004.382|-10848.959|    30.21%|   0:00:00.0| 1496.9M|setup_func|  reg2reg| rf_reg[17][26]/D    |
[08/07 17:56:46    636s] |  -8.376|  -11.232|-8004.185|-10848.763|    30.21%|   0:00:00.0| 1496.9M|setup_func|  reg2reg| rf_reg[18][26]/D    |
[08/07 17:56:47    636s] |  -8.369|  -11.225|-8002.561|-10847.138|    30.21%|   0:00:01.0| 1496.9M|setup_func|  reg2reg| rf_reg[19][26]/D    |
[08/07 17:56:48    638s] |  -8.368|  -11.224|-8003.711|-10848.288|    30.21%|   0:00:01.0| 1496.9M|setup_func|  reg2reg| rf_reg[13][26]/D    |
[08/07 17:56:49    638s] |  -8.364|  -11.220|-8003.657|-10848.233|    30.21%|   0:00:01.0| 1496.9M|setup_func|  reg2reg| rf_reg[13][26]/D    |
[08/07 17:56:50    639s] |  -8.364|  -11.220|-8000.939|-10845.516|    30.21%|   0:00:01.0| 1496.9M|setup_func|  reg2reg| rf_reg[13][26]/D    |
[08/07 17:57:03    652s] |  -8.364|  -11.339|-7979.657|-10943.556|    30.35%|   0:00:13.0| 1498.0M|setup_func|  reg2reg| rf_reg[13][26]/D    |
[08/07 17:57:11    660s] |  -8.363|  -11.339|-7977.476|-10941.373|    30.43%|   0:00:08.0| 1498.0M|setup_func|  reg2reg| rf_reg[13][26]/D    |
[08/07 17:57:12    661s] |  -8.349|  -11.325|-7962.513|-10926.411|    30.43%|   0:00:01.0| 1498.0M|setup_func|  reg2reg| rf_reg[13][26]/D    |
[08/07 17:57:14    663s] |  -8.342|  -11.318|-7957.972|-10921.869|    30.43%|   0:00:02.0| 1498.0M|setup_func|  reg2reg| rf_reg[13][26]/D    |
[08/07 17:57:15    664s] |  -8.336|  -11.312|-7953.871|-10917.769|    30.43%|   0:00:01.0| 1498.0M|setup_func|  reg2reg| rf_reg[13][26]/D    |
[08/07 17:57:18    667s] |  -8.323|  -11.299|-7953.119|-10917.017|    30.43%|   0:00:03.0| 1498.0M|setup_func|  reg2reg| rf_reg[13][26]/D    |
[08/07 17:57:19    668s] |  -8.323|  -11.299|-7950.269|-10914.166|    30.43%|   0:00:01.0| 1498.0M|setup_func|  reg2reg| rf_reg[13][26]/D    |
[08/07 17:57:52    701s] |  -8.387|  -11.361|-7938.161|-10900.166|    30.50%|   0:00:33.0| 1499.5M|setup_func|  reg2reg| rf_reg[12][28]/D    |
[08/07 17:57:58    707s] |  -8.332|  -11.306|-7924.324|-10886.329|    30.54%|   0:00:06.0| 1499.5M|setup_func|  reg2reg| rf_reg[12][5]/D     |
[08/07 17:58:00    709s] |  -8.317|  -11.291|-7923.839|-10885.844|    30.54%|   0:00:02.0| 1499.5M|setup_func|  reg2reg| rf_reg[13][26]/D    |
[08/07 17:58:01    710s] |  -8.316|  -11.290|-7922.861|-10884.865|    30.54%|   0:00:01.0| 1499.5M|setup_func|  reg2reg| rf_reg[13][26]/D    |
[08/07 17:58:06    716s] |  -8.316|  -11.289|-7922.490|-10884.495|    30.58%|   0:00:05.0| 1515.0M|setup_func|  reg2reg| rf_reg[13][26]/D    |
[08/07 17:58:09    718s] |  -8.295|  -11.269|-7922.163|-10884.168|    30.60%|   0:00:03.0| 1515.0M|setup_func|  reg2reg| rf_reg[21][26]/D    |
[08/07 17:58:09    719s] |  -8.281|  -11.255|-7922.147|-10884.151|    30.60%|   0:00:00.0| 1515.0M|setup_func|  reg2reg| rf_reg[17][2]/D     |
[08/07 17:58:11    720s] |  -8.271|  -11.245|-7916.578|-10878.583|    30.59%|   0:00:02.0| 1515.0M|setup_func|  reg2reg| rf_reg[1][26]/D     |
[08/07 17:58:13    722s] |  -8.246|  -11.220|-7911.518|-10873.522|    30.58%|   0:00:02.0| 1515.0M|setup_func|  reg2reg| rf_reg[1][26]/D     |
[08/07 17:58:17    726s] |  -8.225|  -11.199|-7895.180|-10857.184|    30.58%|   0:00:04.0| 1515.0M|setup_func|  reg2reg| rf_reg[23][26]/D    |
[08/07 17:58:19    729s] |  -8.212|  -11.186|-7891.139|-10853.145|    30.58%|   0:00:02.0| 1515.0M|setup_func|  reg2reg| rf_reg[6][25]/D     |
[08/07 17:58:22    731s] |  -8.215|  -11.189|-7888.559|-10850.563|    30.59%|   0:00:03.0| 1515.0M|setup_func|  reg2reg| rf_reg[31][25]/D    |
[08/07 17:58:23    732s] |  -8.210|  -11.184|-7887.062|-10849.066|    30.59%|   0:00:01.0| 1515.0M|setup_func|  reg2reg| rf_reg[13][26]/D    |
[08/07 17:58:24    733s] |  -8.210|  -11.184|-7886.591|-10848.596|    30.59%|   0:00:01.0| 1515.0M|setup_func|  reg2reg| rf_reg[13][26]/D    |
[08/07 17:58:34    743s] |  -8.210|  -11.184|-7873.884|-10835.890|    30.66%|   0:00:10.0| 1515.0M|setup_func|  reg2reg| rf_reg[13][26]/D    |
[08/07 17:58:40    749s] |  -8.210|  -11.184|-7867.582|-10829.587|    30.68%|   0:00:06.0| 1515.0M|setup_func|  reg2reg| rf_reg[13][26]/D    |
[08/07 17:58:40    749s] |  -8.210|  -11.184|-7867.533|-10829.538|    30.68%|   0:00:00.0| 1515.0M|setup_func|  reg2reg| rf_reg[13][26]/D    |
[08/07 17:58:40    749s] Starting generalSmallTnsOpt
[08/07 17:58:41    750s] Ending generalSmallTnsOpt End
[08/07 17:58:41    750s] +--------+---------+---------+----------+----------+------------+--------+----------+---------+---------------------+
[08/07 17:58:51    760s] skewClock has inserted FE_USKC20152_CTS_6 (BUFX2)
[08/07 17:58:51    760s] skewClock has inserted FE_USKC20153_CTS_6 (BUFX2)
[08/07 17:58:51    760s] skewClock has inserted FE_USKC20154_CTS_42 (BUFX4)
[08/07 17:58:51    760s] skewClock has inserted FE_USKC20155_CTS_7 (BUFX4)
[08/07 17:58:51    760s] skewClock has inserted FE_USKC20156_CTS_6 (BUFX2)
[08/07 17:58:51    760s] skewClock has inserted FE_USKC20157_CTS_20 (BUFX2)
[08/07 17:58:51    760s] skewClock has inserted FE_USKC20158_CTS_4 (BUFX2)
[08/07 17:58:51    760s] skewClock sized 0 and inserted 7 insts
[08/07 17:58:52    761s] +--------+---------+---------+----------+----------+------------+--------+----------+---------+---------------------+
[08/07 17:58:52    761s] |  WNS   | All WNS |   TNS   | All TNS  | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
[08/07 17:58:52    761s] +--------+---------+---------+----------+----------+------------+--------+----------+---------+---------------------+
[08/07 17:58:52    761s] |  -8.231|  -11.205|-7849.624|-10811.629|    30.69%|   0:00:12.0| 1496.0M|setup_func|  reg2reg| rf_reg[9][26]/D     |
[08/07 17:58:53    762s] |  -8.206|  -11.180|-7843.685|-10805.689|    30.69%|   0:00:01.0| 1496.0M|setup_func|  reg2reg| rf_reg[22][26]/D    |
[08/07 17:58:55    764s] |  -8.193|  -11.167|-7846.571|-10808.576|    30.69%|   0:00:02.0| 1496.0M|setup_func|  reg2reg| rf_reg[4][27]/D     |
[08/07 17:58:57    766s] |  -8.182|  -11.156|-7840.067|-10802.072|    30.69%|   0:00:02.0| 1496.0M|setup_func|  reg2reg| rf_reg[4][21]/D     |
[08/07 17:58:58    767s] |  -8.177|  -11.151|-7837.918|-10799.924|    30.69%|   0:00:01.0| 1496.0M|setup_func|  reg2reg| rf_reg[26][26]/D    |
[08/07 17:58:59    768s] |  -8.177|  -11.151|-7836.813|-10798.818|    30.69%|   0:00:01.0| 1496.0M|setup_func|  reg2reg| rf_reg[26][26]/D    |
[08/07 17:59:05    774s] |  -8.177|  -11.151|-7829.018|-10791.022|    30.74%|   0:00:06.0| 1497.0M|setup_func|  reg2reg| rf_reg[26][26]/D    |
[08/07 17:59:09    778s] Starting generalSmallTnsOpt
[08/07 17:59:09    778s] Ending generalSmallTnsOpt End
[08/07 17:59:12    781s] |  -8.177|  -11.143|-7830.575|-10784.115|    30.79%|   0:00:07.0| 1496.5M|setup_func|  reg2reg| rf_reg[26][26]/D    |
[08/07 17:59:12    781s] +--------+---------+---------+----------+----------+------------+--------+----------+---------+---------------------+
[08/07 17:59:12    781s] 
[08/07 17:59:12    781s] *** Finish Core Optimize Step (cpu=0:10:00 real=0:10:01 mem=1496.5M) ***
[08/07 17:59:12    781s] Active Path Group: default 
[08/07 17:59:12    781s] +--------+---------+----------+----------+----------+------------+--------+----------+---------+---------------------+
[08/07 17:59:12    781s] |  WNS   | All WNS |   TNS    | All TNS  | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
[08/07 17:59:12    781s] +--------+---------+----------+----------+----------+------------+--------+----------+---------+---------------------+
[08/07 17:59:12    781s] | -11.143|  -11.143|-10784.115|-10784.115|    30.79%|   0:00:00.0| 1496.5M|setup_func|  default| rf_reg[26][26]/D    |
[08/07 17:59:14    783s] | -10.935|  -10.935|-10576.946|-10576.946|    30.79%|   0:00:02.0| 1496.5M|setup_func|  default| rf_reg[26][26]/D    |
[08/07 17:59:14    783s] | -10.794|  -10.794|-10436.411|-10436.411|    30.79%|   0:00:00.0| 1496.5M|setup_func|  default| rf_reg[26][26]/D    |
[08/07 17:59:19    787s] | -10.670|  -10.670|-10311.431|-10311.431|    30.79%|   0:00:05.0| 1496.5M|setup_func|  default| rf_reg[19][19]/D    |
[08/07 17:59:35    804s] | -10.634|  -10.634|-10264.784|-10264.784|    30.79%|   0:00:16.0| 1496.5M|setup_func|  default| rf_reg[17][19]/D    |
[08/07 17:59:36    805s] | -10.606|  -10.606|-10236.697|-10236.697|    30.79%|   0:00:01.0| 1496.5M|setup_func|  default| rf_reg[17][19]/D    |
[08/07 17:59:37    806s] |  -9.885|   -9.885| -9518.083| -9518.083|    30.79%|   0:00:01.0| 1496.5M|setup_func|  default| rf_reg[17][19]/D    |
[08/07 17:59:38    807s] |  -9.476|   -9.476| -9111.417| -9111.417|    30.80%|   0:00:01.0| 1496.5M|setup_func|  default| rf_reg[17][19]/D    |
[08/07 17:59:38    807s] |  -9.333|   -9.333| -8968.391| -8968.391|    30.80%|   0:00:00.0| 1496.5M|setup_func|  default| rf_reg[17][19]/D    |
[08/07 17:59:39    807s] |  -9.187|   -9.187| -8823.174| -8823.174|    30.80%|   0:00:01.0| 1496.5M|setup_func|  default| rf_reg[17][19]/D    |
[08/07 17:59:39    808s] |  -9.113|   -9.113| -8749.471| -8749.471|    30.80%|   0:00:00.0| 1496.5M|setup_func|  default| rf_reg[17][19]/D    |
[08/07 17:59:41    810s] |  -9.016|   -9.016| -8686.160| -8686.160|    30.81%|   0:00:02.0| 1496.5M|setup_func|  default| rf_reg[9][2]/D      |
[08/07 17:59:46    815s] |  -8.957|   -8.957| -8627.838| -8627.838|    30.83%|   0:00:05.0| 1496.5M|setup_func|  default| rf_reg[17][19]/D    |
[08/07 17:59:53    822s] |  -8.952|   -8.952| -8626.153| -8626.153|    30.85%|   0:00:07.0| 1494.5M|setup_func|  default| rf_reg[17][19]/D    |
[08/07 17:59:55    823s] |  -8.908|   -8.908| -8575.867| -8575.867|    30.86%|   0:00:02.0| 1494.5M|setup_func|  default| rf_reg[17][19]/D    |
[08/07 18:00:02    831s] |  -8.906|   -8.906| -8579.091| -8579.091|    30.88%|   0:00:07.0| 1494.5M|setup_func|  default| rf_reg[17][19]/D    |
[08/07 18:00:03    832s] |  -8.875|   -8.875| -8546.547| -8546.547|    30.88%|   0:00:01.0| 1494.5M|setup_func|  default| rf_reg[17][19]/D    |
[08/07 18:00:06    835s] |  -8.837|   -8.837| -8508.005| -8508.005|    30.89%|   0:00:03.0| 1494.5M|setup_func|  default| rf_reg[17][19]/D    |
[08/07 18:00:08    837s] |  -8.779|   -8.779| -8451.651| -8451.651|    30.90%|   0:00:02.0| 1494.5M|setup_func|  default| rf_reg[17][19]/D    |
[08/07 18:00:13    842s] |  -8.742|   -8.742| -8414.569| -8414.569|    30.91%|   0:00:05.0| 1494.5M|setup_func|  default| rf_reg[17][19]/D    |
[08/07 18:00:19    848s] |  -8.722|   -8.722| -8388.160| -8388.160|    30.93%|   0:00:06.0| 1494.5M|setup_func|  default| rf_reg[17][19]/D    |
[08/07 18:00:22    851s] |  -8.705|   -8.705| -8393.642| -8393.642|    30.94%|   0:00:03.0| 1494.5M|setup_func|  default| rf_reg[12][28]/D    |
[08/07 18:00:35    864s] |  -8.695|   -8.695| -8377.699| -8377.699|    30.94%|   0:00:13.0| 1494.6M|setup_func|  default| rf_reg[12][28]/D    |
[08/07 18:00:37    866s] |  -8.673|   -8.673| -8355.161| -8355.161|    30.94%|   0:00:02.0| 1494.6M|setup_func|  default| rf_reg[12][28]/D    |
[08/07 18:00:43    872s] |  -8.638|   -8.638| -8326.139| -8326.139|    30.94%|   0:00:06.0| 1494.6M|setup_func|  default| rf_reg[12][28]/D    |
[08/07 18:00:53    881s] |  -8.622|   -8.622| -8321.313| -8321.313|    30.95%|   0:00:10.0| 1513.7M|setup_func|  default| rf_reg[10][31]/D    |
[08/07 18:01:07    896s] |  -8.583|   -8.583| -8283.019| -8283.019|    30.96%|   0:00:14.0| 1513.8M|setup_func|  default| rf_reg[12][28]/D    |
[08/07 18:01:17    906s] |  -8.540|   -8.540| -8239.618| -8239.618|    30.96%|   0:00:10.0| 1513.8M|setup_func|  default| rf_reg[10][31]/D    |
[08/07 18:01:25    914s] |  -8.514|   -8.514| -8215.012| -8215.012|    30.98%|   0:00:08.0| 1513.8M|setup_func|  default| rf_reg[9][2]/D      |
[08/07 18:01:36    924s] |  -8.496|   -8.496| -8197.397| -8197.397|    30.98%|   0:00:11.0| 1513.8M|setup_func|  default| rf_reg[12][28]/D    |
[08/07 18:01:45    934s] |  -8.470|   -8.470| -8172.566| -8172.566|    31.00%|   0:00:09.0| 1513.8M|setup_func|  default| rf_reg[1][31]/D     |
[08/07 18:01:49    938s] |  -8.439|   -8.439| -8145.614| -8145.614|    31.01%|   0:00:04.0| 1513.8M|setup_func|  default| rf_reg[18][25]/D    |
[08/07 18:01:57    945s] |  -8.422|   -8.422| -8136.650| -8136.650|    31.01%|   0:00:08.0| 1513.8M|setup_func|  default| rf_reg[15][23]/D    |
[08/07 18:02:01    950s] |  -8.409|   -8.409| -8124.783| -8124.783|    31.01%|   0:00:04.0| 1513.8M|setup_func|  default| rf_reg[22][30]/D    |
[08/07 18:02:08    957s] |  -8.398|   -8.398| -8101.979| -8101.979|    31.02%|   0:00:07.0| 1513.8M|setup_func|  default| rf_reg[14][2]/D     |
[08/07 18:02:11    959s] |  -8.354|   -8.354| -8083.231| -8083.231|    31.03%|   0:00:03.0| 1513.8M|setup_func|  default| rf_reg[24][26]/D    |
[08/07 18:02:20    968s] |  -8.337|   -8.337| -8069.357| -8069.357|    31.05%|   0:00:09.0| 1513.8M|setup_func|  default| rf_reg[1][28]/D     |
[08/07 18:02:29    978s] |  -8.314|   -8.314| -8042.586| -8042.586|    31.08%|   0:00:09.0| 1513.8M|setup_func|  default| rf_reg[18][22]/D    |
[08/07 18:02:35    984s] |  -8.296|   -8.296| -8029.150| -8029.150|    31.08%|   0:00:06.0| 1513.8M|setup_func|  default| rf_reg[3][23]/D     |
[08/07 18:02:42    991s] |  -8.275|   -8.275| -8008.531| -8008.531|    31.09%|   0:00:07.0| 1513.8M|setup_func|  default| rf_reg[18][22]/D    |
[08/07 18:02:47    996s] |  -8.264|   -8.264| -7997.312| -7997.312|    31.09%|   0:00:05.0| 1513.9M|setup_func|  default| rf_reg[18][22]/D    |
[08/07 18:02:57   1005s] |  -8.257|   -8.257| -7986.404| -7986.404|    31.11%|   0:00:10.0| 1552.1M|setup_func|  default| rf_reg[18][22]/D    |
[08/07 18:03:01   1010s] |  -8.245|   -8.245| -7974.362| -7974.362|    31.10%|   0:00:04.0| 1552.1M|setup_func|  default| rf_reg[18][22]/D    |
[08/07 18:03:04   1012s] |  -8.227|   -8.227| -7956.733| -7956.733|    31.11%|   0:00:03.0| 1552.1M|setup_func|  default| rf_reg[18][22]/D    |
[08/07 18:03:07   1016s] |  -8.219|   -8.219| -7949.363| -7949.363|    31.12%|   0:00:03.0| 1552.1M|setup_func|  default| rf_reg[18][22]/D    |
[08/07 18:03:09   1018s] |  -8.205|   -8.205| -7935.419| -7935.419|    31.12%|   0:00:02.0| 1552.1M|setup_func|  default| rf_reg[18][22]/D    |
[08/07 18:03:15   1024s] |  -8.198|   -8.198| -7928.048| -7928.048|    31.11%|   0:00:06.0| 1552.1M|setup_func|  default| rf_reg[18][22]/D    |
[08/07 18:03:19   1028s] |  -8.183|   -8.183| -7907.535| -7907.535|    31.11%|   0:00:04.0| 1552.1M|setup_func|  default| rf_reg[18][22]/D    |
[08/07 18:03:23   1032s] |  -8.181|   -8.181| -7904.987| -7904.987|    31.13%|   0:00:04.0| 1552.1M|setup_func|  default| rf_reg[18][22]/D    |
[08/07 18:04:24   1093s] |  -8.186|   -8.186| -7899.126| -7899.126|    31.42%|   0:01:01.0| 1517.7M|setup_func|  default| rf_reg[18][22]/D    |
[08/07 18:04:24   1093s] Starting generalSmallTnsOpt
[08/07 18:04:25   1094s] |  -8.181|   -8.181| -7893.350| -7893.350|    31.42%|   0:00:01.0| 1517.7M|setup_func|  default| rf_reg[18][22]/D    |
[08/07 18:04:26   1095s] Ending generalSmallTnsOpt End
[08/07 18:04:27   1095s] |  -8.181|   -8.181| -7893.350| -7893.350|    31.43%|   0:00:02.0| 1517.7M|setup_func|  default| rf_reg[18][22]/D    |
[08/07 18:04:38   1106s] |  -8.178|   -8.178| -7889.511| -7889.511|    31.51%|   0:00:11.0| 1500.2M|setup_func|  default| rf_reg[18][22]/D    |
[08/07 18:04:43   1112s] |  -8.162|   -8.162| -7872.920| -7872.920|    31.55%|   0:00:05.0| 1500.2M|setup_func|  default| rf_reg[18][22]/D    |
[08/07 18:04:46   1115s] |  -8.156|   -8.156| -7867.542| -7867.542|    31.55%|   0:00:03.0| 1500.2M|setup_func|  default| rf_reg[18][22]/D    |
[08/07 18:04:50   1118s] |  -8.154|   -8.154| -7865.151| -7865.151|    31.53%|   0:00:04.0| 1500.2M|setup_func|  default| rf_reg[18][22]/D    |
[08/07 18:04:52   1121s] |  -8.153|   -8.153| -7863.657| -7863.657|    31.52%|   0:00:02.0| 1538.3M|setup_func|  default| rf_reg[18][22]/D    |
[08/07 18:04:58   1127s] |  -8.153|   -8.153| -7863.605| -7863.605|    31.57%|   0:00:06.0| 1538.3M|setup_func|  default| rf_reg[18][22]/D    |
[08/07 18:05:00   1129s] |  -8.153|   -8.153| -7863.589| -7863.589|    31.59%|   0:00:02.0| 1499.8M|setup_func|  default| rf_reg[18][22]/D    |
[08/07 18:05:00   1129s] Starting generalSmallTnsOpt
[08/07 18:05:01   1129s] Ending generalSmallTnsOpt End
[08/07 18:05:03   1132s] |  -8.152|   -8.152| -7863.590| -7863.590|    31.60%|   0:00:03.0| 1499.8M|setup_func|  default| rf_reg[18][22]/D    |
[08/07 18:05:03   1132s] +--------+---------+----------+----------+----------+------------+--------+----------+---------+---------------------+
[08/07 18:05:03   1132s] 
[08/07 18:05:03   1132s] *** Finish Core Optimize Step (cpu=0:05:50 real=0:05:51 mem=1499.8M) ***
[08/07 18:05:03   1132s] 
[08/07 18:05:03   1132s] *** Finished Optimize Step Cumulative (cpu=0:15:50 real=0:15:52 mem=1499.8M) ***
[08/07 18:05:03   1132s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-8.152|-7863.590|
|reg2reg   |-7.866|-7578.534|
|HEPG      |-7.866|-7578.534|
|All Paths |-8.152|-7863.590|
+----------+------+---------+

[08/07 18:05:03   1132s] CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -7.866ns TNS -7578.546ns; HEPG WNS -7.866ns TNS -7578.546ns; all paths WNS -8.153ns TNS -7863.605ns; Real time 0:18:38
[08/07 18:05:03   1132s] ** GigaOpt Optimizer WNS Slack -8.152 TNS Slack -7863.590 Density 31.60
[08/07 18:05:03   1132s] Placement Snapshot: Density distribution:
[08/07 18:05:03   1132s] [1.00 -  +++]: 128 (32.00%)
[08/07 18:05:03   1132s] [0.95 - 1.00]: 6 (1.50%)
[08/07 18:05:03   1132s] [0.90 - 0.95]: 7 (1.75%)
[08/07 18:05:03   1132s] [0.85 - 0.90]: 8 (2.00%)
[08/07 18:05:03   1132s] [0.80 - 0.85]: 14 (3.50%)
[08/07 18:05:03   1132s] [0.75 - 0.80]: 11 (2.75%)
[08/07 18:05:03   1132s] [0.70 - 0.75]: 22 (5.50%)
[08/07 18:05:03   1132s] [0.65 - 0.70]: 28 (7.00%)
[08/07 18:05:03   1132s] [0.60 - 0.65]: 31 (7.75%)
[08/07 18:05:03   1132s] [0.55 - 0.60]: 34 (8.50%)
[08/07 18:05:03   1132s] [0.50 - 0.55]: 23 (5.75%)
[08/07 18:05:03   1132s] [0.45 - 0.50]: 31 (7.75%)
[08/07 18:05:03   1132s] [0.40 - 0.45]: 24 (6.00%)
[08/07 18:05:03   1132s] [0.35 - 0.40]: 20 (5.00%)
[08/07 18:05:03   1132s] [0.30 - 0.35]: 6 (1.50%)
[08/07 18:05:03   1132s] [0.25 - 0.30]: 6 (1.50%)
[08/07 18:05:03   1132s] [0.20 - 0.25]: 1 (0.25%)
[08/07 18:05:03   1132s] [0.15 - 0.20]: 0 (0.00%)
[08/07 18:05:03   1132s] [0.10 - 0.15]: 0 (0.00%)
[08/07 18:05:03   1132s] [0.05 - 0.10]: 0 (0.00%)
[08/07 18:05:03   1132s] [0.00 - 0.05]: 0 (0.00%)
[08/07 18:05:03   1132s] Begin: Area Reclaim Optimization
[08/07 18:05:03   1132s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:18:52.2/0:18:55.3 (1.0), mem = 1499.8M
[08/07 18:05:03   1132s] Usable buffer cells for single buffer setup transform:
[08/07 18:05:03   1132s] BUFX2 BUFX4 CLKBUF1 
[08/07 18:05:03   1132s] Number of usable buffer cells above: 3
[08/07 18:05:03   1132s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1499.8M
[08/07 18:05:03   1132s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1499.8M
[08/07 18:05:03   1132s] Reclaim Optimization WNS Slack -8.152  TNS Slack -7863.590 Density 31.60
[08/07 18:05:03   1132s] +----------+---------+--------+---------+------------+--------+
[08/07 18:05:03   1132s] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[08/07 18:05:03   1132s] +----------+---------+--------+---------+------------+--------+
[08/07 18:05:03   1132s] |    31.60%|        -|  -8.152|-7863.590|   0:00:00.0| 1499.8M|
[08/07 18:05:03   1132s] #optDebug: <stH: 30.0000 MiSeL: 323.9250>
[08/07 18:05:07   1136s] |    31.43%|      265|  -8.152|-7865.051|   0:00:04.0| 1499.8M|
[08/07 18:05:07   1136s] |    31.43%|        1|  -8.152|-7865.051|   0:00:00.0| 1499.8M|
[08/07 18:05:08   1136s] |    31.43%|        0|  -8.152|-7865.051|   0:00:01.0| 1499.8M|
[08/07 18:05:08   1136s] +----------+---------+--------+---------+------------+--------+
[08/07 18:05:08   1136s] Reclaim Optimization End WNS Slack -8.152  TNS Slack -7865.051 Density 31.43
[08/07 18:05:08   1136s] 
[08/07 18:05:08   1136s] ** Summary: Restruct = 0 Buffer Deletion = 238 Declone = 45 Resize = 1 **
[08/07 18:05:08   1136s] --------------------------------------------------------------
[08/07 18:05:08   1136s] |                                   | Total     | Sequential |
[08/07 18:05:08   1136s] --------------------------------------------------------------
[08/07 18:05:08   1136s] | Num insts resized                 |       1  |       0    |
[08/07 18:05:08   1136s] | Num insts undone                  |       0  |       0    |
[08/07 18:05:08   1136s] | Num insts Downsized               |       1  |       0    |
[08/07 18:05:08   1136s] | Num insts Samesized               |       0  |       0    |
[08/07 18:05:08   1136s] | Num insts Upsized                 |       0  |       0    |
[08/07 18:05:08   1136s] | Num multiple commits+uncommits    |       0  |       -    |
[08/07 18:05:08   1136s] --------------------------------------------------------------
[08/07 18:05:08   1136s] End: Core Area Reclaim Optimization (cpu = 0:00:04.5) (real = 0:00:05.0) **
[08/07 18:05:08   1136s] *** AreaOpt [finish] : cpu/real = 0:00:04.5/0:00:04.6 (1.0), totSession cpu/real = 0:18:56.7/0:18:59.8 (1.0), mem = 1499.8M
[08/07 18:05:08   1136s] 
[08/07 18:05:08   1136s] =============================================================================================
[08/07 18:05:08   1136s]  Step TAT Report for AreaOpt #1
[08/07 18:05:08   1136s] =============================================================================================
[08/07 18:05:08   1136s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/07 18:05:08   1136s] ---------------------------------------------------------------------------------------------
[08/07 18:05:08   1136s] [ SlackTraversorInit     ]      1   0:00:00.2  (   4.1 % )     0:00:00.2 /  0:00:00.2    1.0
[08/07 18:05:08   1136s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 18:05:08   1136s] [ OptSingleIteration     ]      3   0:00:00.1  (   1.6 % )     0:00:03.8 /  0:00:03.8    1.0
[08/07 18:05:08   1136s] [ OptGetWeight           ]    303   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 18:05:08   1136s] [ OptEval                ]    303   0:00:02.3  (  49.2 % )     0:00:02.3 /  0:00:02.3    1.0
[08/07 18:05:08   1136s] [ OptCommit              ]    303   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.1    0.7
[08/07 18:05:08   1136s] [ IncrTimingUpdate       ]     82   0:00:01.1  (  23.0 % )     0:00:01.1 /  0:00:01.1    1.0
[08/07 18:05:08   1136s] [ PostCommitDelayUpdate  ]    303   0:00:00.1  (   1.2 % )     0:00:00.3 /  0:00:00.3    1.1
[08/07 18:05:08   1136s] [ IncrDelayCalc          ]    219   0:00:00.3  (   5.7 % )     0:00:00.3 /  0:00:00.3    1.3
[08/07 18:05:08   1136s] [ MISC                   ]          0:00:00.6  (  12.2 % )     0:00:00.6 /  0:00:00.5    1.0
[08/07 18:05:08   1136s] ---------------------------------------------------------------------------------------------
[08/07 18:05:08   1136s]  AreaOpt #1 TOTAL                   0:00:04.6  ( 100.0 % )     0:00:04.6 /  0:00:04.5    1.0
[08/07 18:05:08   1136s] ---------------------------------------------------------------------------------------------
[08/07 18:05:08   1136s] 
[08/07 18:05:08   1136s] End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:05, mem=1497.82M, totSessionCpu=0:18:57).
[08/07 18:05:08   1136s] Placement Snapshot: Density distribution:
[08/07 18:05:08   1136s] [1.00 -  +++]: 128 (32.00%)
[08/07 18:05:08   1136s] [0.95 - 1.00]: 7 (1.75%)
[08/07 18:05:08   1136s] [0.90 - 0.95]: 6 (1.50%)
[08/07 18:05:08   1136s] [0.85 - 0.90]: 8 (2.00%)
[08/07 18:05:08   1136s] [0.80 - 0.85]: 14 (3.50%)
[08/07 18:05:08   1136s] [0.75 - 0.80]: 12 (3.00%)
[08/07 18:05:08   1136s] [0.70 - 0.75]: 22 (5.50%)
[08/07 18:05:08   1136s] [0.65 - 0.70]: 29 (7.25%)
[08/07 18:05:08   1136s] [0.60 - 0.65]: 34 (8.50%)
[08/07 18:05:08   1136s] [0.55 - 0.60]: 29 (7.25%)
[08/07 18:05:08   1136s] [0.50 - 0.55]: 25 (6.25%)
[08/07 18:05:08   1136s] [0.45 - 0.50]: 31 (7.75%)
[08/07 18:05:08   1136s] [0.40 - 0.45]: 23 (5.75%)
[08/07 18:05:08   1136s] [0.35 - 0.40]: 19 (4.75%)
[08/07 18:05:08   1136s] [0.30 - 0.35]: 6 (1.50%)
[08/07 18:05:08   1136s] [0.25 - 0.30]: 6 (1.50%)
[08/07 18:05:08   1136s] [0.20 - 0.25]: 1 (0.25%)
[08/07 18:05:08   1136s] [0.15 - 0.20]: 0 (0.00%)
[08/07 18:05:08   1136s] [0.10 - 0.15]: 0 (0.00%)
[08/07 18:05:08   1136s] [0.05 - 0.10]: 0 (0.00%)
[08/07 18:05:08   1136s] [0.00 - 0.05]: 0 (0.00%)
[08/07 18:05:08   1136s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.83496.2
[08/07 18:05:08   1136s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1497.8M
[08/07 18:05:08   1136s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.072, MEM:1497.8M
[08/07 18:05:08   1136s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1497.8M
[08/07 18:05:08   1136s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1497.8M
[08/07 18:05:08   1136s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1497.8M
[08/07 18:05:08   1136s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.026, MEM:1497.8M
[08/07 18:05:08   1136s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.069, MEM:1497.8M
[08/07 18:05:08   1136s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.069, MEM:1497.8M
[08/07 18:05:08   1136s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.83496.8
[08/07 18:05:08   1136s] OPERPROF: Starting RefinePlace at level 1, MEM:1497.8M
[08/07 18:05:08   1136s] *** Starting refinePlace (0:18:57 mem=1497.8M) ***
[08/07 18:05:08   1136s] Total net bbox length = 8.465e+06 (4.549e+06 3.916e+06) (ext = 1.289e+06)
[08/07 18:05:08   1136s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 18:05:08   1136s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1497.8M
[08/07 18:05:08   1136s] Starting refinePlace ...
[08/07 18:05:08   1137s] ** Cut row section cpu time 0:00:00.0.
[08/07 18:05:08   1137s]    Spread Effort: high, standalone mode, useDDP on.
[08/07 18:05:09   1138s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.1, real=0:00:01.0, mem=1503.1MB) @(0:18:57 - 0:18:58).
[08/07 18:05:09   1138s] Move report: preRPlace moves 16753 insts, mean move: 6.13 um, max move: 56.40 um
[08/07 18:05:09   1138s] 	Max move on inst (FE_RC_13232_0_dup): (4161.60, 2082.00) --> (4188.00, 2052.00)
[08/07 18:05:09   1138s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: NAND2X1
[08/07 18:05:09   1138s] Move report: Detail placement moves 16753 insts, mean move: 6.13 um, max move: 56.40 um
[08/07 18:05:09   1138s] 	Max move on inst (FE_RC_13232_0_dup): (4161.60, 2082.00) --> (4188.00, 2052.00)
[08/07 18:05:09   1138s] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 1503.1MB
[08/07 18:05:09   1138s] Statistics of distance of Instance movement in refine placement:
[08/07 18:05:09   1138s]   maximum (X+Y) =        56.40 um
[08/07 18:05:09   1138s]   inst (FE_RC_13232_0_dup) with max move: (4161.6, 2082) -> (4188, 2052)
[08/07 18:05:09   1138s]   mean    (X+Y) =         6.13 um
[08/07 18:05:09   1138s] Summary Report:
[08/07 18:05:09   1138s] Instances move: 16753 (out of 40586 movable)
[08/07 18:05:09   1138s] Instances flipped: 0
[08/07 18:05:09   1138s] Mean displacement: 6.13 um
[08/07 18:05:09   1138s] Max displacement: 56.40 um (Instance: FE_RC_13232_0_dup) (4161.6, 2082) -> (4188, 2052)
[08/07 18:05:09   1138s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: NAND2X1
[08/07 18:05:09   1138s] Total instances moved : 16753
[08/07 18:05:09   1138s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.080, REAL:1.058, MEM:1503.1M
[08/07 18:05:09   1138s] Total net bbox length = 8.525e+06 (4.599e+06 3.926e+06) (ext = 1.289e+06)
[08/07 18:05:09   1138s] Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 1503.1MB
[08/07 18:05:09   1138s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:01.0, mem=1503.1MB) @(0:18:57 - 0:18:58).
[08/07 18:05:09   1138s] *** Finished refinePlace (0:18:58 mem=1503.1M) ***
[08/07 18:05:09   1138s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.83496.8
[08/07 18:05:09   1138s] OPERPROF: Finished RefinePlace at level 1, CPU:1.160, REAL:1.142, MEM:1503.1M
[08/07 18:05:09   1138s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1503.1M
[08/07 18:05:09   1138s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.067, MEM:1503.1M
[08/07 18:05:09   1138s] *** maximum move = 56.40 um ***
[08/07 18:05:09   1138s] *** Finished re-routing un-routed nets (1503.1M) ***
[08/07 18:05:09   1138s] OPERPROF: Starting DPlace-Init at level 1, MEM:1503.1M
[08/07 18:05:09   1138s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1503.1M
[08/07 18:05:09   1138s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.015, MEM:1503.1M
[08/07 18:05:09   1138s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.057, MEM:1503.1M
[08/07 18:05:09   1138s] 
[08/07 18:05:09   1138s] *** Finish Physical Update (cpu=0:00:01.9 real=0:00:01.0 mem=1503.1M) ***
[08/07 18:05:09   1138s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.83496.2
[08/07 18:05:10   1138s] ** GigaOpt Optimizer WNS Slack -8.152 TNS Slack -7865.051 Density 31.44
[08/07 18:05:10   1138s] Optimizer WNS Pass 1
[08/07 18:05:10   1138s] OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-8.152|-7865.051|
|reg2reg   |-7.870|-7583.980|
|HEPG      |-7.870|-7583.980|
|All Paths |-8.152|-7865.051|
+----------+------+---------+

[08/07 18:05:10   1138s] CCOptDebug: Start of Optimizer WNS Pass 1: reg2reg* WNS -7.870ns TNS -7583.996ns; HEPG WNS -7.870ns TNS -7583.996ns; all paths WNS -8.152ns TNS -7865.066ns; Real time 0:18:45
[08/07 18:05:10   1138s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1503.1M
[08/07 18:05:10   1138s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1503.1M
[08/07 18:05:10   1138s] Active Path Group: reg2reg  
[08/07 18:05:10   1139s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 18:05:10   1139s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
[08/07 18:05:10   1139s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 18:05:10   1139s] |  -7.870|   -8.152|-7583.980|-7865.051|    31.44%|   0:00:00.0| 1503.1M|setup_func|  reg2reg| rf_reg[18][22]/D    |
[08/07 18:05:34   1162s] |  -7.818|   -8.151|-7541.809|-7873.676|    31.44%|   0:00:24.0| 1541.2M|setup_func|  reg2reg| rf_reg[26][29]/D    |
[08/07 18:05:52   1180s] |  -7.788|   -8.129|-7515.412|-7854.948|    31.43%|   0:00:18.0| 1541.2M|setup_func|  reg2reg| rf_reg[9][26]/D     |
[08/07 18:06:16   1204s] |  -7.789|   -8.193|-7506.826|-7908.812|    31.42%|   0:00:24.0| 1541.2M|setup_func|  reg2reg| rf_reg[9][26]/D     |
[08/07 18:06:22   1211s] |  -7.741|   -8.150|-7464.479|-7872.341|    31.42%|   0:00:06.0| 1541.2M|setup_func|  reg2reg| rf_reg[4][27]/D     |
[08/07 18:07:06   1254s] |  -7.703|   -8.225|-7433.812|-7953.426|    31.42%|   0:00:44.0| 1541.2M|setup_func|  reg2reg| rf_reg[17][2]/D     |
[08/07 18:07:20   1269s] |  -7.664|   -8.212|-7391.535|-7937.145|    31.42%|   0:00:14.0| 1541.2M|setup_func|  reg2reg| rf_reg[17][2]/D     |
[08/07 18:07:43   1292s] |  -7.664|   -8.169|-7382.208|-7885.586|    31.42%|   0:00:23.0| 1541.2M|setup_func|  reg2reg| rf_reg[17][2]/D     |
[08/07 18:09:23   1392s] |  -7.651|   -8.157|-7356.042|-7859.720|    31.33%|   0:01:40.0| 1541.2M|setup_func|  reg2reg| rf_reg[17][2]/D     |
[08/07 18:09:53   1422s] |  -7.651|   -8.157|-7354.066|-7857.744|    31.36%|   0:00:30.0| 1541.2M|setup_func|  reg2reg| rf_reg[17][2]/D     |
[08/07 18:10:03   1431s] |  -7.651|   -8.155|-7354.686|-7857.167|    31.38%|   0:00:10.0| 1541.2M|setup_func|  reg2reg| rf_reg[17][2]/D     |
[08/07 18:10:06   1434s] |  -7.651|   -8.155|-7354.684|-7857.167|    31.38%|   0:00:03.0| 1541.2M|setup_func|  reg2reg| rf_reg[17][2]/D     |
[08/07 18:10:06   1434s] Starting generalSmallTnsOpt
[08/07 18:10:07   1435s] |  -7.651|   -8.155|-7354.584|-7857.066|    31.38%|   0:00:01.0| 1541.2M|setup_func|  reg2reg| rf_reg[19][31]/D    |
[08/07 18:10:07   1435s] |  -7.651|   -8.155|-7354.461|-7856.944|    31.38%|   0:00:00.0| 1541.2M|setup_func|  reg2reg| rf_reg[19][31]/D    |
[08/07 18:10:07   1436s] Ending generalSmallTnsOpt End
[08/07 18:10:07   1436s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 18:10:16   1445s] skewClock has inserted FE_USKC21743_CTS_2 (BUFX2)
[08/07 18:10:16   1445s] skewClock has inserted FE_USKC21744_CTS_84 (BUFX2)
[08/07 18:10:16   1445s] skewClock has inserted FE_USKC21745_CTS_4 (BUFX2)
[08/07 18:10:16   1445s] skewClock sized 0 and inserted 3 insts
[08/07 18:10:16   1445s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 18:10:16   1445s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
[08/07 18:10:16   1445s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 18:10:17   1446s] |  -7.685|   -8.189|-7352.030|-7854.512|    31.38%|   0:00:10.0| 1541.2M|setup_func|  reg2reg| rf_reg[22][22]/D    |
[08/07 18:10:23   1452s] |  -7.685|   -8.202|-7351.435|-7866.666|    31.38%|   0:00:06.0| 1541.2M|setup_func|  reg2reg| rf_reg[22][22]/D    |
[08/07 18:10:26   1455s] |  -7.684|   -8.202|-7352.435|-7867.667|    31.38%|   0:00:03.0| 1541.2M|setup_func|  reg2reg| rf_reg[22][22]/D    |
[08/07 18:10:26   1455s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 18:10:26   1455s] 
[08/07 18:10:26   1455s] *** Finish Core Optimize Step (cpu=0:05:16 real=0:05:16 mem=1541.2M) ***
[08/07 18:10:26   1455s] Active Path Group: default 
[08/07 18:10:26   1455s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 18:10:26   1455s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
[08/07 18:10:26   1455s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 18:10:26   1455s] |  -8.202|   -8.202|-7867.667|-7867.667|    31.38%|   0:00:00.0| 1541.2M|setup_func|  default| rf_reg[22][22]/D    |
[08/07 18:10:35   1464s] |  -8.137|   -8.137|-7820.814|-7820.814|    31.38%|   0:00:09.0| 1541.2M|setup_func|  default| rf_reg[22][22]/D    |
[08/07 18:10:38   1466s] |  -8.085|   -8.085|-7771.177|-7771.177|    31.39%|   0:00:03.0| 1541.2M|setup_func|  default| rf_reg[22][22]/D    |
[08/07 18:10:56   1484s] |  -8.035|   -8.035|-7753.439|-7753.439|    31.37%|   0:00:18.0| 1539.2M|setup_func|  default| rf_reg[2][22]/D     |
[08/07 18:11:21   1509s] |  -8.031|   -8.031|-7746.037|-7746.037|    31.36%|   0:00:25.0| 1539.2M|setup_func|  default| rf_reg[14][2]/D     |
[08/07 18:11:27   1516s] |  -7.984|   -7.984|-7707.164|-7707.164|    31.35%|   0:00:06.0| 1539.2M|setup_func|  default| rf_reg[25][22]/D    |
[08/07 18:12:15   1563s] |  -7.968|   -7.968|-7690.614|-7690.614|    31.34%|   0:00:48.0| 1561.5M|setup_func|  default| rf_reg[25][22]/D    |
[08/07 18:12:24   1573s] |  -7.940|   -7.940|-7662.300|-7662.300|    31.34%|   0:00:09.0| 1561.5M|setup_func|  default| rf_reg[25][22]/D    |
[08/07 18:12:42   1590s] |  -7.920|   -7.920|-7642.298|-7642.298|    31.34%|   0:00:18.0| 1561.5M|setup_func|  default| rf_reg[25][22]/D    |
[08/07 18:12:55   1603s] |  -7.893|   -7.893|-7617.023|-7617.023|    31.30%|   0:00:13.0| 1561.5M|setup_func|  default| rf_reg[25][22]/D    |
[08/07 18:13:09   1617s] |  -7.893|   -7.893|-7616.346|-7616.346|    31.30%|   0:00:14.0| 1580.6M|setup_func|  default| rf_reg[25][22]/D    |
[08/07 18:15:17   1745s] |  -7.894|   -7.894|-7613.993|-7613.993|    31.27%|   0:02:08.0| 1580.6M|setup_func|  default| rf_reg[25][22]/D    |
[08/07 18:15:17   1745s] Starting generalSmallTnsOpt
[08/07 18:15:18   1747s] |  -7.894|   -7.894|-7613.285|-7613.285|    31.27%|   0:00:01.0| 1580.6M|setup_func|  default| rf_reg[25][22]/D    |
[08/07 18:15:19   1747s] |  -7.894|   -7.894|-7613.104|-7613.104|    31.27%|   0:00:01.0| 1580.6M|setup_func|  default| rf_reg[25][22]/D    |
[08/07 18:15:19   1748s] Ending generalSmallTnsOpt End
[08/07 18:15:20   1748s] |  -7.884|   -7.884|-7603.228|-7603.228|    31.27%|   0:00:01.0| 1580.6M|setup_func|  default| rf_reg[25][22]/D    |
[08/07 18:15:27   1756s] |  -7.880|   -7.880|-7599.593|-7599.593|    31.28%|   0:00:07.0| 1585.6M|setup_func|  default| rf_reg[25][22]/D    |
[08/07 18:15:29   1758s] |  -7.880|   -7.880|-7599.392|-7599.392|    31.27%|   0:00:02.0| 1585.6M|setup_func|  default| rf_reg[25][22]/D    |
[08/07 18:16:14   1803s] |  -7.880|   -7.880|-7600.807|-7600.807|    31.41%|   0:00:45.0| 1582.8M|setup_func|  default| rf_reg[25][22]/D    |
[08/07 18:16:28   1816s] Starting generalSmallTnsOpt
[08/07 18:16:28   1817s] Ending generalSmallTnsOpt End
[08/07 18:16:40   1829s] |  -7.881|   -7.881|-7601.902|-7601.902|    31.56%|   0:00:26.0| 1542.8M|setup_func|  default| rf_reg[25][22]/D    |
[08/07 18:16:40   1829s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 18:16:40   1829s] 
[08/07 18:16:40   1829s] *** Finish Core Optimize Step (cpu=0:06:14 real=0:06:14 mem=1542.8M) ***
[08/07 18:16:40   1829s] 
[08/07 18:16:40   1829s] *** Finished Optimize Step Cumulative (cpu=0:11:30 real=0:11:30 mem=1542.8M) ***
[08/07 18:16:40   1829s] OptDebug: End of Optimizer WNS Pass 1:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-7.881|-7601.902|
|reg2reg   |-7.591|-7313.659|
|HEPG      |-7.591|-7313.659|
|All Paths |-7.881|-7601.902|
+----------+------+---------+

[08/07 18:16:40   1829s] CCOptDebug: End of Optimizer WNS Pass 1: reg2reg* WNS -7.592ns TNS -7313.682ns; HEPG WNS -7.592ns TNS -7313.682ns; all paths WNS -7.881ns TNS -7601.928ns; Real time 0:30:15
[08/07 18:16:40   1829s] ** GigaOpt Optimizer WNS Slack -7.881 TNS Slack -7601.902 Density 31.56
[08/07 18:16:40   1829s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.83496.3
[08/07 18:16:40   1829s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1542.8M
[08/07 18:16:41   1829s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.073, MEM:1542.8M
[08/07 18:16:41   1829s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1542.8M
[08/07 18:16:41   1829s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1542.8M
[08/07 18:16:41   1829s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1542.8M
[08/07 18:16:41   1829s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.026, MEM:1542.8M
[08/07 18:16:41   1829s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.070, MEM:1542.8M
[08/07 18:16:41   1829s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.070, MEM:1542.8M
[08/07 18:16:41   1829s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.83496.9
[08/07 18:16:41   1829s] OPERPROF: Starting RefinePlace at level 1, MEM:1542.8M
[08/07 18:16:41   1829s] *** Starting refinePlace (0:30:30 mem=1542.8M) ***
[08/07 18:16:41   1829s] Total net bbox length = 8.668e+06 (4.677e+06 3.990e+06) (ext = 1.289e+06)
[08/07 18:16:41   1829s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 18:16:41   1829s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1542.8M
[08/07 18:16:41   1829s] Starting refinePlace ...
[08/07 18:16:41   1829s] ** Cut row section cpu time 0:00:00.0.
[08/07 18:16:41   1829s]    Spread Effort: high, standalone mode, useDDP on.
[08/07 18:16:42   1830s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.0, real=0:00:01.0, mem=1548.1MB) @(0:30:30 - 0:30:31).
[08/07 18:16:42   1830s] Move report: preRPlace moves 7361 insts, mean move: 4.95 um, max move: 51.60 um
[08/07 18:16:42   1830s] 	Max move on inst (FE_OCPC2189_FE_RN_836_0): (1634.40, 1452.00) --> (1612.80, 1422.00)
[08/07 18:16:42   1830s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVX4
[08/07 18:16:42   1830s] Move report: Detail placement moves 7361 insts, mean move: 4.95 um, max move: 51.60 um
[08/07 18:16:42   1830s] 	Max move on inst (FE_OCPC2189_FE_RN_836_0): (1634.40, 1452.00) --> (1612.80, 1422.00)
[08/07 18:16:42   1830s] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1548.1MB
[08/07 18:16:42   1830s] Statistics of distance of Instance movement in refine placement:
[08/07 18:16:42   1830s]   maximum (X+Y) =        51.60 um
[08/07 18:16:42   1830s]   inst (FE_OCPC2189_FE_RN_836_0) with max move: (1634.4, 1452) -> (1612.8, 1422)
[08/07 18:16:42   1830s]   mean    (X+Y) =         4.95 um
[08/07 18:16:42   1830s] Summary Report:
[08/07 18:16:42   1830s] Instances move: 7361 (out of 40832 movable)
[08/07 18:16:42   1830s] Instances flipped: 0
[08/07 18:16:42   1830s] Mean displacement: 4.95 um
[08/07 18:16:42   1830s] Max displacement: 51.60 um (Instance: FE_OCPC2189_FE_RN_836_0) (1634.4, 1452) -> (1612.8, 1422)
[08/07 18:16:42   1830s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVX4
[08/07 18:16:42   1830s] Total instances moved : 7361
[08/07 18:16:42   1830s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.060, REAL:1.058, MEM:1548.1M
[08/07 18:16:42   1830s] Total net bbox length = 8.687e+06 (4.695e+06 3.992e+06) (ext = 1.289e+06)
[08/07 18:16:42   1830s] Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 1548.1MB
[08/07 18:16:42   1830s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:01.0, mem=1548.1MB) @(0:30:30 - 0:30:31).
[08/07 18:16:42   1830s] *** Finished refinePlace (0:30:31 mem=1548.1M) ***
[08/07 18:16:42   1830s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.83496.9
[08/07 18:16:42   1830s] OPERPROF: Finished RefinePlace at level 1, CPU:1.130, REAL:1.142, MEM:1548.1M
[08/07 18:16:42   1830s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1548.1M
[08/07 18:16:42   1830s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.068, MEM:1548.1M
[08/07 18:16:42   1830s] *** maximum move = 51.60 um ***
[08/07 18:16:42   1830s] *** Finished re-routing un-routed nets (1548.1M) ***
[08/07 18:16:42   1830s] OPERPROF: Starting DPlace-Init at level 1, MEM:1548.1M
[08/07 18:16:42   1831s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1548.1M
[08/07 18:16:42   1831s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.015, MEM:1548.1M
[08/07 18:16:42   1831s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.059, MEM:1548.1M
[08/07 18:16:42   1831s] 
[08/07 18:16:42   1831s] *** Finish Physical Update (cpu=0:00:01.9 real=0:00:02.0 mem=1548.1M) ***
[08/07 18:16:42   1831s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.83496.3
[08/07 18:16:42   1831s] ** GigaOpt Optimizer WNS Slack -7.881 TNS Slack -7601.902 Density 31.56
[08/07 18:16:42   1831s] Optimizer WNS Pass 2
[08/07 18:16:42   1831s] OptDebug: Start of Optimizer WNS Pass 2:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-7.881|-7601.902|
|reg2reg   |-7.591|-7313.659|
|HEPG      |-7.591|-7313.659|
|All Paths |-7.881|-7601.902|
+----------+------+---------+

[08/07 18:16:42   1831s] CCOptDebug: Start of Optimizer WNS Pass 2: reg2reg* WNS -7.592ns TNS -7313.682ns; HEPG WNS -7.592ns TNS -7313.682ns; all paths WNS -7.881ns TNS -7601.928ns; Real time 0:30:17
[08/07 18:16:42   1831s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1548.1M
[08/07 18:16:43   1831s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1548.1M
[08/07 18:16:43   1831s] Active Path Group: reg2reg  
[08/07 18:16:43   1831s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 18:16:43   1831s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
[08/07 18:16:43   1831s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 18:16:43   1831s] |  -7.591|   -7.881|-7313.659|-7601.902|    31.56%|   0:00:00.0| 1548.1M|setup_func|  reg2reg| rf_reg[25][22]/D    |
[08/07 18:17:04   1852s] |  -7.580|   -7.898|-7310.696|-7626.826|    31.56%|   0:00:21.0| 1586.2M|setup_func|  reg2reg| rf_reg[2][22]/D     |
[08/07 18:17:14   1862s] |  -7.558|   -7.872|-7292.131|-7605.174|    31.56%|   0:00:10.0| 1586.2M|setup_func|  reg2reg| rf_reg[5][22]/D     |
[08/07 18:17:50   1899s] |  -7.548|   -7.878|-7276.637|-7605.417|    31.55%|   0:00:36.0| 1586.2M|setup_func|  reg2reg| rf_reg[2][22]/D     |
[08/07 18:18:28   1937s] |  -7.539|   -7.862|-7271.212|-7592.521|    31.56%|   0:00:38.0| 1586.2M|setup_func|  reg2reg| rf_reg[5][22]/D     |
[08/07 18:18:38   1946s] |  -7.528|   -7.851|-7264.451|-7585.761|    31.56%|   0:00:10.0| 1586.2M|setup_func|  reg2reg| rf_reg[5][22]/D     |
[08/07 18:18:42   1951s] |  -7.528|   -7.850|-7259.218|-7580.528|    31.56%|   0:00:04.0| 1586.2M|setup_func|  reg2reg| rf_reg[5][22]/D     |
[08/07 18:18:45   1954s] |  -7.528|   -7.850|-7255.041|-7576.350|    31.56%|   0:00:03.0| 1586.2M|setup_func|  reg2reg| rf_reg[5][22]/D     |
[08/07 18:18:46   1954s] |  -7.528|   -7.850|-7251.277|-7572.587|    31.56%|   0:00:01.0| 1586.2M|setup_func|  reg2reg| rf_reg[5][22]/D     |
[08/07 18:20:15   2044s] |  -7.523|   -7.857|-7244.433|-7576.500|    31.54%|   0:01:29.0| 1586.2M|setup_func|  reg2reg| rf_reg[5][22]/D     |
[08/07 18:20:35   2063s] Starting generalSmallTnsOpt
[08/07 18:20:36   2064s] Ending generalSmallTnsOpt End
[08/07 18:20:36   2064s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 18:20:45   2073s] skewClock has inserted FE_USKC22307_CTS_3 (BUFX2)
[08/07 18:20:45   2073s] skewClock has inserted FE_USKC22308_CTS_95 (BUFX2)
[08/07 18:20:45   2073s] skewClock sized 0 and inserted 2 insts
[08/07 18:20:45   2074s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 18:20:45   2074s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
[08/07 18:20:45   2074s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 18:20:47   2075s] |  -7.501|   -7.876|-7246.518|-7620.217|    31.57%|   0:00:32.0| 1586.2M|setup_func|  reg2reg| rf_reg[11][30]/D    |
[08/07 18:20:49   2077s] |  -7.499|   -7.874|-7246.185|-7619.884|    31.57%|   0:00:02.0| 1586.2M|setup_func|  reg2reg| rf_reg[26][29]/D    |
[08/07 18:20:51   2079s] |  -7.496|   -7.871|-7246.553|-7620.252|    31.57%|   0:00:02.0| 1586.2M|setup_func|  reg2reg| rf_reg[22][22]/D    |
[08/07 18:21:12   2101s] |  -7.496|   -7.871|-7243.077|-7616.776|    31.58%|   0:00:21.0| 1586.2M|setup_func|  reg2reg| rf_reg[22][22]/D    |
[08/07 18:21:22   2110s] Starting generalSmallTnsOpt
[08/07 18:21:23   2111s] Ending generalSmallTnsOpt End
[08/07 18:21:23   2111s] |  -7.496|   -7.871|-7244.449|-7618.148|    31.58%|   0:00:11.0| 1586.2M|setup_func|  reg2reg| rf_reg[22][22]/D    |
[08/07 18:22:02   2151s] |  -7.496|   -7.871|-7244.717|-7618.417|    31.68%|   0:00:39.0| 1545.2M|setup_func|  reg2reg| rf_reg[22][22]/D    |
[08/07 18:22:12   2160s] |  -7.496|   -7.871|-7243.343|-7617.042|    31.74%|   0:00:10.0| 1545.2M|setup_func|  reg2reg| rf_reg[22][22]/D    |
[08/07 18:22:12   2161s] |  -7.496|   -7.871|-7243.343|-7617.042|    31.74%|   0:00:00.0| 1545.2M|setup_func|  reg2reg| rf_reg[22][22]/D    |
[08/07 18:22:12   2161s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 18:22:12   2161s] 
[08/07 18:22:12   2161s] *** Finish Core Optimize Step (cpu=0:05:30 real=0:05:29 mem=1545.2M) ***
[08/07 18:22:12   2161s] Active Path Group: default 
[08/07 18:22:13   2161s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 18:22:13   2161s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
[08/07 18:22:13   2161s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 18:22:13   2161s] |  -7.871|   -7.871|-7617.042|-7617.042|    31.74%|   0:00:01.0| 1545.2M|setup_func|  default| rf_reg[22][22]/D    |
[08/07 18:22:18   2166s] |  -7.788|   -7.788|-7535.537|-7535.537|    31.74%|   0:00:05.0| 1554.8M|setup_func|  default| rf_reg[22][30]/D    |
[08/07 18:22:38   2186s] |  -7.763|   -7.763|-7517.534|-7517.534|    31.74%|   0:00:20.0| 1612.0M|setup_func|  default| rf_reg[22][22]/D    |
[08/07 18:22:46   2194s] |  -7.749|   -7.749|-7500.665|-7500.665|    31.73%|   0:00:08.0| 1612.0M|setup_func|  default| rf_reg[22][22]/D    |
[08/07 18:22:51   2199s] |  -7.722|   -7.722|-7475.254|-7475.254|    31.73%|   0:00:05.0| 1612.0M|setup_func|  default| rf_reg[22][22]/D    |
[08/07 18:23:15   2224s] |  -7.710|   -7.710|-7466.207|-7466.207|    31.74%|   0:00:24.0| 1612.0M|setup_func|  default| rf_reg[9][26]/D     |
[08/07 18:23:37   2246s] |  -7.702|   -7.702|-7457.560|-7457.560|    31.74%|   0:00:22.0| 1612.0M|setup_func|  default| rf_reg[9][26]/D     |
[08/07 18:23:40   2248s] |  -7.650|   -7.650|-7408.617|-7408.617|    31.74%|   0:00:03.0| 1612.0M|setup_func|  default| rf_reg[9][26]/D     |
[08/07 18:24:29   2297s] |  -7.647|   -7.647|-7404.829|-7404.829|    31.74%|   0:00:49.0| 1612.0M|setup_func|  default| rf_reg[26][29]/D    |
[08/07 18:24:41   2310s] |  -7.645|   -7.645|-7401.354|-7401.354|    31.75%|   0:00:12.0| 1612.0M|setup_func|  default| rf_reg[26][29]/D    |
[08/07 18:24:55   2323s] |  -7.622|   -7.622|-7379.963|-7379.963|    31.75%|   0:00:14.0| 1612.0M|setup_func|  default| rf_reg[26][29]/D    |
[08/07 18:25:03   2332s] |  -7.620|   -7.620|-7377.833|-7377.833|    31.76%|   0:00:08.0| 1612.0M|setup_func|  default| rf_reg[26][29]/D    |
[08/07 18:25:05   2334s] |  -7.620|   -7.620|-7377.396|-7377.396|    31.76%|   0:00:02.0| 1612.0M|setup_func|  default| rf_reg[26][29]/D    |
[08/07 18:26:57   2445s] |  -7.619|   -7.619|-7364.843|-7364.843|    31.71%|   0:01:52.0| 1612.0M|setup_func|  default| rf_reg[26][29]/D    |
[08/07 18:27:12   2460s] |  -7.614|   -7.614|-7364.778|-7364.778|    31.74%|   0:00:15.0| 1612.0M|setup_func|  default| rf_reg[14][2]/D     |
[08/07 18:27:21   2469s] |  -7.609|   -7.609|-7351.355|-7351.355|    31.74%|   0:00:09.0| 1612.0M|setup_func|  default| rf_reg[22][30]/D    |
[08/07 18:27:27   2476s] |  -7.602|   -7.602|-7343.111|-7343.111|    31.74%|   0:00:06.0| 1612.0M|setup_func|  default| rf_reg[14][2]/D     |
[08/07 18:27:33   2482s] |  -7.600|   -7.600|-7341.033|-7341.033|    31.75%|   0:00:06.0| 1612.0M|setup_func|  default| rf_reg[22][30]/D    |
[08/07 18:28:16   2524s] |  -7.600|   -7.600|-7341.400|-7341.400|    31.84%|   0:00:43.0| 1557.0M|setup_func|  default| rf_reg[22][30]/D    |
[08/07 18:28:26   2535s] |  -7.600|   -7.600|-7343.340|-7343.340|    31.89%|   0:00:10.0| 1557.0M|setup_func|  default| rf_reg[22][30]/D    |
[08/07 18:28:34   2542s] |  -7.600|   -7.600|-7343.185|-7343.185|    31.91%|   0:00:08.0| 1557.0M|setup_func|  default| rf_reg[22][30]/D    |
[08/07 18:28:37   2546s] |  -7.599|   -7.599|-7343.269|-7343.269|    31.92%|   0:00:03.0| 1557.0M|setup_func|  default| rf_reg[22][30]/D    |
[08/07 18:28:38   2546s] Starting generalSmallTnsOpt
[08/07 18:28:38   2546s] Ending generalSmallTnsOpt End
[08/07 18:28:40   2548s] |  -7.599|   -7.599|-7343.253|-7343.253|    31.93%|   0:00:03.0| 1557.0M|setup_func|  default| rf_reg[22][30]/D    |
[08/07 18:28:41   2550s] |  -7.599|   -7.599|-7343.227|-7343.227|    31.94%|   0:00:01.0| 1557.0M|setup_func|  default| rf_reg[22][30]/D    |
[08/07 18:28:41   2550s] |  -7.599|   -7.599|-7343.226|-7343.226|    31.94%|   0:00:00.0| 1557.0M|setup_func|  default| rf_reg[22][30]/D    |
[08/07 18:28:41   2550s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 18:28:41   2550s] 
[08/07 18:28:41   2550s] *** Finish Core Optimize Step (cpu=0:06:29 real=0:06:29 mem=1557.0M) ***
[08/07 18:28:42   2550s] 
[08/07 18:28:42   2550s] *** Finished Optimize Step Cumulative (cpu=0:11:59 real=0:11:59 mem=1557.0M) ***
[08/07 18:28:42   2550s] OptDebug: End of Optimizer WNS Pass 2:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-7.599|-7343.226|
|reg2reg   |-7.313|-7058.370|
|HEPG      |-7.313|-7058.370|
|All Paths |-7.599|-7343.226|
+----------+------+---------+

[08/07 18:28:42   2550s] CCOptDebug: End of Optimizer WNS Pass 2: reg2reg* WNS -7.313ns TNS -7058.377ns; HEPG WNS -7.313ns TNS -7058.377ns; all paths WNS -7.599ns TNS -7343.233ns; Real time 0:42:17
[08/07 18:28:42   2550s] ** GigaOpt Optimizer WNS Slack -7.599 TNS Slack -7343.226 Density 31.94
[08/07 18:28:42   2550s] Placement Snapshot: Density distribution:
[08/07 18:28:42   2550s] [1.00 -  +++]: 129 (32.25%)
[08/07 18:28:42   2550s] [0.95 - 1.00]: 6 (1.50%)
[08/07 18:28:42   2550s] [0.90 - 0.95]: 5 (1.25%)
[08/07 18:28:42   2550s] [0.85 - 0.90]: 9 (2.25%)
[08/07 18:28:42   2550s] [0.80 - 0.85]: 12 (3.00%)
[08/07 18:28:42   2550s] [0.75 - 0.80]: 12 (3.00%)
[08/07 18:28:42   2550s] [0.70 - 0.75]: 21 (5.25%)
[08/07 18:28:42   2550s] [0.65 - 0.70]: 35 (8.75%)
[08/07 18:28:42   2550s] [0.60 - 0.65]: 22 (5.50%)
[08/07 18:28:42   2550s] [0.55 - 0.60]: 33 (8.25%)
[08/07 18:28:42   2550s] [0.50 - 0.55]: 26 (6.50%)
[08/07 18:28:42   2550s] [0.45 - 0.50]: 31 (7.75%)
[08/07 18:28:42   2550s] [0.40 - 0.45]: 23 (5.75%)
[08/07 18:28:42   2550s] [0.35 - 0.40]: 19 (4.75%)
[08/07 18:28:42   2550s] [0.30 - 0.35]: 11 (2.75%)
[08/07 18:28:42   2550s] [0.25 - 0.30]: 3 (0.75%)
[08/07 18:28:42   2550s] [0.20 - 0.25]: 3 (0.75%)
[08/07 18:28:42   2550s] [0.15 - 0.20]: 0 (0.00%)
[08/07 18:28:42   2550s] [0.10 - 0.15]: 0 (0.00%)
[08/07 18:28:42   2550s] [0.05 - 0.10]: 0 (0.00%)
[08/07 18:28:42   2550s] [0.00 - 0.05]: 0 (0.00%)
[08/07 18:28:42   2550s] Begin: Area Reclaim Optimization
[08/07 18:28:42   2550s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:42:30.4/0:42:33.9 (1.0), mem = 1557.0M
[08/07 18:28:42   2550s] Usable buffer cells for single buffer setup transform:
[08/07 18:28:42   2550s] BUFX2 BUFX4 CLKBUF1 
[08/07 18:28:42   2550s] Number of usable buffer cells above: 3
[08/07 18:28:42   2550s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1557.0M
[08/07 18:28:42   2550s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1557.0M
[08/07 18:28:42   2550s] Reclaim Optimization WNS Slack -7.599  TNS Slack -7343.226 Density 31.94
[08/07 18:28:42   2550s] +----------+---------+--------+---------+------------+--------+
[08/07 18:28:42   2550s] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[08/07 18:28:42   2550s] +----------+---------+--------+---------+------------+--------+
[08/07 18:28:42   2550s] |    31.94%|        -|  -7.599|-7343.226|   0:00:00.0| 1557.0M|
[08/07 18:28:42   2550s] #optDebug: <stH: 30.0000 MiSeL: 323.9250>
[08/07 18:28:45   2553s] |    31.87%|      105|  -7.599|-7343.244|   0:00:03.0| 1557.0M|
[08/07 18:28:45   2554s] |    31.87%|        8|  -7.600|-7343.742|   0:00:00.0| 1557.0M|
[08/07 18:28:45   2554s] |    31.87%|        0|  -7.600|-7343.742|   0:00:00.0| 1557.0M|
[08/07 18:28:45   2554s] +----------+---------+--------+---------+------------+--------+
[08/07 18:28:45   2554s] Reclaim Optimization End WNS Slack -7.600  TNS Slack -7343.742 Density 31.87
[08/07 18:28:45   2554s] 
[08/07 18:28:45   2554s] ** Summary: Restruct = 0 Buffer Deletion = 70 Declone = 44 Resize = 2 **
[08/07 18:28:45   2554s] --------------------------------------------------------------
[08/07 18:28:45   2554s] |                                   | Total     | Sequential |
[08/07 18:28:45   2554s] --------------------------------------------------------------
[08/07 18:28:45   2554s] | Num insts resized                 |       2  |       0    |
[08/07 18:28:45   2554s] | Num insts undone                  |       6  |       0    |
[08/07 18:28:45   2554s] | Num insts Downsized               |       2  |       0    |
[08/07 18:28:45   2554s] | Num insts Samesized               |       0  |       0    |
[08/07 18:28:45   2554s] | Num insts Upsized                 |       0  |       0    |
[08/07 18:28:45   2554s] | Num multiple commits+uncommits    |       0  |       -    |
[08/07 18:28:45   2554s] --------------------------------------------------------------
[08/07 18:28:45   2554s] End: Core Area Reclaim Optimization (cpu = 0:00:03.8) (real = 0:00:03.0) **
[08/07 18:28:45   2554s] *** AreaOpt [finish] : cpu/real = 0:00:03.8/0:00:03.8 (1.0), totSession cpu/real = 0:42:34.2/0:42:37.7 (1.0), mem = 1557.0M
[08/07 18:28:45   2554s] 
[08/07 18:28:45   2554s] =============================================================================================
[08/07 18:28:45   2554s]  Step TAT Report for AreaOpt #2
[08/07 18:28:45   2554s] =============================================================================================
[08/07 18:28:45   2554s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/07 18:28:45   2554s] ---------------------------------------------------------------------------------------------
[08/07 18:28:45   2554s] [ SlackTraversorInit     ]      1   0:00:00.2  (   5.1 % )     0:00:00.2 /  0:00:00.2    1.0
[08/07 18:28:45   2554s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 18:28:45   2554s] [ OptSingleIteration     ]      3   0:00:00.1  (   1.6 % )     0:00:03.0 /  0:00:03.0    1.0
[08/07 18:28:45   2554s] [ OptGetWeight           ]    280   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[08/07 18:28:45   2554s] [ OptEval                ]    280   0:00:02.1  (  55.2 % )     0:00:02.1 /  0:00:02.1    1.0
[08/07 18:28:45   2554s] [ OptCommit              ]    280   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.0    0.5
[08/07 18:28:45   2554s] [ IncrTimingUpdate       ]     57   0:00:00.6  (  14.4 % )     0:00:00.6 /  0:00:00.5    0.9
[08/07 18:28:45   2554s] [ PostCommitDelayUpdate  ]    285   0:00:00.0  (   1.2 % )     0:00:00.2 /  0:00:00.3    1.1
[08/07 18:28:45   2554s] [ IncrDelayCalc          ]    194   0:00:00.2  (   5.0 % )     0:00:00.2 /  0:00:00.3    1.4
[08/07 18:28:45   2554s] [ MISC                   ]          0:00:00.6  (  15.6 % )     0:00:00.6 /  0:00:00.6    1.0
[08/07 18:28:45   2554s] ---------------------------------------------------------------------------------------------
[08/07 18:28:45   2554s]  AreaOpt #2 TOTAL                   0:00:03.8  ( 100.0 % )     0:00:03.8 /  0:00:03.8    1.0
[08/07 18:28:45   2554s] ---------------------------------------------------------------------------------------------
[08/07 18:28:45   2554s] 
[08/07 18:28:45   2554s] End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:03, mem=1557.03M, totSessionCpu=0:42:34).
[08/07 18:28:45   2554s] Placement Snapshot: Density distribution:
[08/07 18:28:45   2554s] [1.00 -  +++]: 129 (32.25%)
[08/07 18:28:45   2554s] [0.95 - 1.00]: 6 (1.50%)
[08/07 18:28:45   2554s] [0.90 - 0.95]: 5 (1.25%)
[08/07 18:28:45   2554s] [0.85 - 0.90]: 10 (2.50%)
[08/07 18:28:45   2554s] [0.80 - 0.85]: 11 (2.75%)
[08/07 18:28:45   2554s] [0.75 - 0.80]: 12 (3.00%)
[08/07 18:28:45   2554s] [0.70 - 0.75]: 21 (5.25%)
[08/07 18:28:45   2554s] [0.65 - 0.70]: 35 (8.75%)
[08/07 18:28:45   2554s] [0.60 - 0.65]: 24 (6.00%)
[08/07 18:28:45   2554s] [0.55 - 0.60]: 31 (7.75%)
[08/07 18:28:45   2554s] [0.50 - 0.55]: 26 (6.50%)
[08/07 18:28:45   2554s] [0.45 - 0.50]: 31 (7.75%)
[08/07 18:28:45   2554s] [0.40 - 0.45]: 24 (6.00%)
[08/07 18:28:45   2554s] [0.35 - 0.40]: 18 (4.50%)
[08/07 18:28:45   2554s] [0.30 - 0.35]: 11 (2.75%)
[08/07 18:28:45   2554s] [0.25 - 0.30]: 4 (1.00%)
[08/07 18:28:45   2554s] [0.20 - 0.25]: 2 (0.50%)
[08/07 18:28:45   2554s] [0.15 - 0.20]: 0 (0.00%)
[08/07 18:28:45   2554s] [0.10 - 0.15]: 0 (0.00%)
[08/07 18:28:45   2554s] [0.05 - 0.10]: 0 (0.00%)
[08/07 18:28:45   2554s] [0.00 - 0.05]: 0 (0.00%)
[08/07 18:28:45   2554s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.83496.4
[08/07 18:28:46   2554s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1557.0M
[08/07 18:28:46   2554s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.072, MEM:1557.0M
[08/07 18:28:46   2554s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1557.0M
[08/07 18:28:46   2554s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1557.0M
[08/07 18:28:46   2554s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1557.0M
[08/07 18:28:46   2554s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.028, MEM:1557.0M
[08/07 18:28:46   2554s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.073, MEM:1557.0M
[08/07 18:28:46   2554s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.074, MEM:1557.0M
[08/07 18:28:46   2554s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.83496.10
[08/07 18:28:46   2554s] OPERPROF: Starting RefinePlace at level 1, MEM:1557.0M
[08/07 18:28:46   2554s] *** Starting refinePlace (0:42:34 mem=1557.0M) ***
[08/07 18:28:46   2554s] Total net bbox length = 8.765e+06 (4.734e+06 4.031e+06) (ext = 1.289e+06)
[08/07 18:28:46   2554s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 18:28:46   2554s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1557.0M
[08/07 18:28:46   2554s] Starting refinePlace ...
[08/07 18:28:46   2554s] ** Cut row section cpu time 0:00:00.0.
[08/07 18:28:46   2554s]    Spread Effort: high, standalone mode, useDDP on.
[08/07 18:28:47   2555s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.0, real=0:00:01.0, mem=1562.4MB) @(0:42:35 - 0:42:36).
[08/07 18:28:47   2555s] Move report: preRPlace moves 7100 insts, mean move: 4.90 um, max move: 49.20 um
[08/07 18:28:47   2555s] 	Max move on inst (FE_RC_8877_0): (1087.20, 3192.00) --> (1068.00, 3222.00)
[08/07 18:28:47   2555s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: NAND2X1
[08/07 18:28:47   2555s] Move report: Detail placement moves 7100 insts, mean move: 4.90 um, max move: 49.20 um
[08/07 18:28:47   2555s] 	Max move on inst (FE_RC_8877_0): (1087.20, 3192.00) --> (1068.00, 3222.00)
[08/07 18:28:47   2555s] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 1562.4MB
[08/07 18:28:47   2555s] Statistics of distance of Instance movement in refine placement:
[08/07 18:28:47   2555s]   maximum (X+Y) =        49.20 um
[08/07 18:28:47   2555s]   inst (FE_RC_8877_0) with max move: (1087.2, 3192) -> (1068, 3222)
[08/07 18:28:47   2555s]   mean    (X+Y) =         4.90 um
[08/07 18:28:47   2555s] Summary Report:
[08/07 18:28:47   2555s] Instances move: 7100 (out of 41298 movable)
[08/07 18:28:47   2555s] Instances flipped: 0
[08/07 18:28:47   2555s] Mean displacement: 4.90 um
[08/07 18:28:47   2555s] Max displacement: 49.20 um (Instance: FE_RC_8877_0) (1087.2, 3192) -> (1068, 3222)
[08/07 18:28:47   2555s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: NAND2X1
[08/07 18:28:47   2555s] Total instances moved : 7100
[08/07 18:28:47   2555s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.070, REAL:1.076, MEM:1562.4M
[08/07 18:28:47   2555s] Total net bbox length = 8.784e+06 (4.751e+06 4.033e+06) (ext = 1.289e+06)
[08/07 18:28:47   2555s] Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 1562.4MB
[08/07 18:28:47   2555s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:01.0, mem=1562.4MB) @(0:42:34 - 0:42:36).
[08/07 18:28:47   2555s] *** Finished refinePlace (0:42:36 mem=1562.4M) ***
[08/07 18:28:47   2555s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.83496.10
[08/07 18:28:47   2555s] OPERPROF: Finished RefinePlace at level 1, CPU:1.160, REAL:1.164, MEM:1562.4M
[08/07 18:28:47   2555s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1562.4M
[08/07 18:28:47   2555s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.072, MEM:1562.4M
[08/07 18:28:47   2555s] *** maximum move = 49.20 um ***
[08/07 18:28:47   2555s] *** Finished re-routing un-routed nets (1562.4M) ***
[08/07 18:28:47   2555s] OPERPROF: Starting DPlace-Init at level 1, MEM:1562.4M
[08/07 18:28:47   2555s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1562.4M
[08/07 18:28:47   2555s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.015, MEM:1562.4M
[08/07 18:28:47   2555s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.062, MEM:1562.4M
[08/07 18:28:47   2556s] 
[08/07 18:28:47   2556s] *** Finish Physical Update (cpu=0:00:02.0 real=0:00:02.0 mem=1562.4M) ***
[08/07 18:28:47   2556s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.83496.4
[08/07 18:28:48   2556s] ** GigaOpt Optimizer WNS Slack -7.600 TNS Slack -7343.742 Density 31.87
[08/07 18:28:48   2556s] Optimizer WNS Pass 3
[08/07 18:28:48   2556s] OptDebug: Start of Optimizer WNS Pass 3:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-7.600|-7343.742|
|reg2reg   |-7.314|-7058.886|
|HEPG      |-7.314|-7058.886|
|All Paths |-7.600|-7343.742|
+----------+------+---------+

[08/07 18:28:48   2556s] CCOptDebug: Start of Optimizer WNS Pass 3: reg2reg* WNS -7.314ns TNS -7058.892ns; HEPG WNS -7.314ns TNS -7058.892ns; all paths WNS -7.600ns TNS -7343.748ns; Real time 0:42:23
[08/07 18:28:48   2556s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1562.4M
[08/07 18:28:48   2556s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1562.4M
[08/07 18:28:48   2556s] Active Path Group: reg2reg  
[08/07 18:28:48   2556s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 18:28:48   2556s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
[08/07 18:28:48   2556s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 18:28:48   2556s] |  -7.314|   -7.600|-7058.886|-7343.742|    31.87%|   0:00:00.0| 1562.4M|setup_func|  reg2reg| rf_reg[22][30]/D    |
[08/07 18:30:11   2639s] |  -7.301|   -7.624|-7057.359|-7378.370|    31.88%|   0:01:23.0| 1600.5M|setup_func|  reg2reg| rf_reg[26][29]/D    |
[08/07 18:30:38   2666s] |  -7.302|   -7.634|-7051.028|-7382.099|    31.88%|   0:00:27.0| 1600.5M|setup_func|  reg2reg| rf_reg[22][30]/D    |
[08/07 18:30:49   2678s] |  -7.287|   -7.613|-7040.606|-7365.004|    31.88%|   0:00:11.0| 1600.5M|setup_func|  reg2reg| rf_reg[26][29]/D    |
[08/07 18:31:06   2694s] |  -7.284|   -7.610|-7047.254|-7371.651|    31.88%|   0:00:17.0| 1600.5M|setup_func|  reg2reg| rf_reg[26][4]/D     |
[08/07 18:31:14   2702s] |  -7.280|   -7.606|-7037.453|-7361.850|    31.88%|   0:00:08.0| 1600.5M|setup_func|  reg2reg| rf_reg[26][29]/D    |
[08/07 18:31:21   2709s] |  -7.280|   -7.606|-7030.266|-7354.663|    31.88%|   0:00:07.0| 1600.5M|setup_func|  reg2reg| rf_reg[26][29]/D    |
[08/07 18:31:22   2710s] |  -7.280|   -7.606|-7029.674|-7354.072|    31.88%|   0:00:01.0| 1600.5M|setup_func|  reg2reg| rf_reg[26][29]/D    |
[08/07 18:33:03   2811s] |  -7.280|   -7.768|-7021.674|-7507.822|    31.87%|   0:01:41.0| 1600.5M|setup_func|  reg2reg| rf_reg[26][29]/D    |
[08/07 18:33:24   2832s] |  -7.275|   -7.763|-7018.423|-7504.632|    31.90%|   0:00:21.0| 1600.5M|setup_func|  reg2reg| rf_reg[26][29]/D    |
[08/07 18:33:39   2847s] |  -7.275|   -7.763|-7018.364|-7504.574|    31.90%|   0:00:15.0| 1600.5M|setup_func|  reg2reg| rf_reg[26][29]/D    |
[08/07 18:33:43   2851s] |  -7.275|   -7.763|-7018.312|-7504.521|    31.90%|   0:00:04.0| 1600.5M|setup_func|  reg2reg| rf_reg[26][29]/D    |
[08/07 18:33:43   2852s] Starting generalSmallTnsOpt
[08/07 18:33:47   2855s] |  -7.275|   -7.763|-7018.565|-7504.763|    31.91%|   0:00:04.0| 1600.5M|setup_func|  default| rf_reg[26][29]/Q    |
[08/07 18:33:47   2855s] Ending generalSmallTnsOpt End
[08/07 18:33:50   2858s] |  -7.275|   -7.763|-7018.455|-7504.652|    31.91%|   0:00:03.0| 1600.5M|setup_func|  reg2reg| rf_reg[26][29]/D    |
[08/07 18:33:50   2858s] |  -7.275|   -7.763|-7018.455|-7504.652|    31.91%|   0:00:00.0| 1600.5M|setup_func|  reg2reg| rf_reg[26][29]/D    |
[08/07 18:33:50   2858s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 18:33:50   2858s] 
[08/07 18:33:50   2858s] *** Finish Core Optimize Step (cpu=0:05:02 real=0:05:02 mem=1600.5M) ***
[08/07 18:33:50   2858s] Active Path Group: default 
[08/07 18:33:50   2858s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 18:33:50   2858s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
[08/07 18:33:50   2858s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 18:33:50   2858s] |  -7.763|   -7.763|-7504.652|-7504.652|    31.91%|   0:00:00.0| 1600.5M|setup_func|  default| rf_reg[26][29]/D    |
[08/07 18:33:53   2862s] |  -7.692|   -7.692|-7433.836|-7433.836|    31.91%|   0:00:03.0| 1600.5M|setup_func|  default| rf_reg[26][29]/D    |
[08/07 18:34:20   2888s] |  -7.624|   -7.624|-7368.454|-7368.454|    31.91%|   0:00:27.0| 1600.5M|setup_func|  default| rf_reg[26][29]/D    |
[08/07 18:34:30   2898s] |  -7.581|   -7.581|-7327.246|-7327.246|    31.90%|   0:00:10.0| 1600.5M|setup_func|  default| rf_reg[26][29]/D    |
[08/07 18:34:45   2913s] |  -7.568|   -7.568|-7326.010|-7326.010|    31.91%|   0:00:15.0| 1600.5M|setup_func|  default| rf_reg[26][29]/D    |
[08/07 18:35:32   2961s] |  -7.551|   -7.551|-7303.134|-7303.134|    31.91%|   0:00:47.0| 1600.5M|setup_func|  default| rf_reg[26][29]/D    |
[08/07 18:35:41   2969s] |  -7.547|   -7.547|-7303.007|-7303.007|    31.91%|   0:00:09.0| 1600.5M|setup_func|  default| rf_reg[26][29]/D    |
[08/07 18:35:47   2975s] |  -7.547|   -7.547|-7302.324|-7302.324|    31.91%|   0:00:06.0| 1600.5M|setup_func|  default| rf_reg[26][29]/D    |
[08/07 18:37:46   3094s] |  -7.549|   -7.549|-7301.585|-7301.585|    31.89%|   0:01:59.0| 1598.5M|setup_func|  default| rf_reg[26][29]/D    |
[08/07 18:38:00   3108s] |  -7.551|   -7.551|-7299.969|-7299.969|    31.90%|   0:00:14.0| 1598.5M|setup_func|  default| rf_reg[26][29]/D    |
[08/07 18:38:05   3113s] |  -7.551|   -7.551|-7299.574|-7299.574|    31.90%|   0:00:05.0| 1598.5M|setup_func|  default| rf_reg[26][29]/D    |
[08/07 18:38:05   3113s] Starting generalSmallTnsOpt
[08/07 18:38:06   3114s] Ending generalSmallTnsOpt End
[08/07 18:38:10   3118s] |  -7.551|   -7.551|-7299.411|-7299.411|    31.90%|   0:00:05.0| 1598.5M|setup_func|  default| rf_reg[26][29]/D    |
[08/07 18:38:12   3120s] |  -7.551|   -7.551|-7299.622|-7299.622|    31.90%|   0:00:02.0| 1598.5M|setup_func|  default| rf_reg[26][29]/D    |
[08/07 18:38:12   3120s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 18:38:12   3120s] 
[08/07 18:38:12   3120s] *** Finish Core Optimize Step (cpu=0:04:22 real=0:04:22 mem=1598.5M) ***
[08/07 18:38:12   3121s] 
[08/07 18:38:12   3121s] *** Finished Optimize Step Cumulative (cpu=0:09:25 real=0:09:24 mem=1598.5M) ***
[08/07 18:38:12   3121s] OptDebug: End of Optimizer WNS Pass 3:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-7.551|-7299.622|
|reg2reg   |-7.225|-6974.926|
|HEPG      |-7.225|-6974.926|
|All Paths |-7.551|-7299.622|
+----------+------+---------+

[08/07 18:38:12   3121s] CCOptDebug: End of Optimizer WNS Pass 3: reg2reg* WNS -7.225ns TNS -6974.929ns; HEPG WNS -7.225ns TNS -6974.929ns; all paths WNS -7.551ns TNS -7299.630ns; Real time 0:51:47
[08/07 18:38:12   3121s] ** GigaOpt Optimizer WNS Slack -7.551 TNS Slack -7299.622 Density 31.90
[08/07 18:38:12   3121s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.83496.5
[08/07 18:38:12   3121s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1598.5M
[08/07 18:38:13   3121s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.072, MEM:1598.5M
[08/07 18:38:13   3121s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1598.5M
[08/07 18:38:13   3121s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1598.5M
[08/07 18:38:13   3121s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1598.5M
[08/07 18:38:13   3121s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.027, MEM:1598.5M
[08/07 18:38:13   3121s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.080, REAL:0.072, MEM:1598.5M
[08/07 18:38:13   3121s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.080, REAL:0.072, MEM:1598.5M
[08/07 18:38:13   3121s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.83496.11
[08/07 18:38:13   3121s] OPERPROF: Starting RefinePlace at level 1, MEM:1598.5M
[08/07 18:38:13   3121s] *** Starting refinePlace (0:52:01 mem=1598.5M) ***
[08/07 18:38:13   3121s] Total net bbox length = 8.830e+06 (4.777e+06 4.053e+06) (ext = 1.289e+06)
[08/07 18:38:13   3121s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 18:38:13   3121s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1598.5M
[08/07 18:38:13   3121s] Starting refinePlace ...
[08/07 18:38:13   3121s] ** Cut row section cpu time 0:00:00.0.
[08/07 18:38:13   3121s]    Spread Effort: high, standalone mode, useDDP on.
[08/07 18:38:14   3122s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.1, real=0:00:01.0, mem=1598.5MB) @(0:52:01 - 0:52:02).
[08/07 18:38:14   3122s] Move report: preRPlace moves 3758 insts, mean move: 4.58 um, max move: 44.40 um
[08/07 18:38:14   3122s] 	Max move on inst (FE_OCPC11086_n20980): (1260.00, 3072.00) --> (1274.40, 3042.00)
[08/07 18:38:14   3122s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: BUFX2
[08/07 18:38:14   3122s] Move report: Detail placement moves 3758 insts, mean move: 4.58 um, max move: 44.40 um
[08/07 18:38:14   3122s] 	Max move on inst (FE_OCPC11086_n20980): (1260.00, 3072.00) --> (1274.40, 3042.00)
[08/07 18:38:14   3122s] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 1598.5MB
[08/07 18:38:14   3122s] Statistics of distance of Instance movement in refine placement:
[08/07 18:38:14   3122s]   maximum (X+Y) =        44.40 um
[08/07 18:38:14   3122s]   inst (FE_OCPC11086_n20980) with max move: (1260, 3072) -> (1274.4, 3042)
[08/07 18:38:14   3122s]   mean    (X+Y) =         4.58 um
[08/07 18:38:14   3122s] Summary Report:
[08/07 18:38:14   3122s] Instances move: 3758 (out of 41325 movable)
[08/07 18:38:14   3122s] Instances flipped: 0
[08/07 18:38:14   3122s] Mean displacement: 4.58 um
[08/07 18:38:14   3122s] Max displacement: 44.40 um (Instance: FE_OCPC11086_n20980) (1260, 3072) -> (1274.4, 3042)
[08/07 18:38:14   3122s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: BUFX2
[08/07 18:38:14   3122s] Total instances moved : 3758
[08/07 18:38:14   3122s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.070, REAL:1.070, MEM:1598.5M
[08/07 18:38:14   3122s] Total net bbox length = 8.837e+06 (4.784e+06 4.053e+06) (ext = 1.289e+06)
[08/07 18:38:14   3122s] Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 1598.5MB
[08/07 18:38:14   3122s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:01.0, mem=1598.5MB) @(0:52:01 - 0:52:02).
[08/07 18:38:14   3122s] *** Finished refinePlace (0:52:02 mem=1598.5M) ***
[08/07 18:38:14   3122s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.83496.11
[08/07 18:38:14   3122s] OPERPROF: Finished RefinePlace at level 1, CPU:1.150, REAL:1.156, MEM:1598.5M
[08/07 18:38:14   3122s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1598.5M
[08/07 18:38:14   3122s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.073, MEM:1598.5M
[08/07 18:38:14   3122s] *** maximum move = 44.40 um ***
[08/07 18:38:14   3122s] *** Finished re-routing un-routed nets (1598.5M) ***
[08/07 18:38:14   3122s] OPERPROF: Starting DPlace-Init at level 1, MEM:1598.5M
[08/07 18:38:14   3122s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1598.5M
[08/07 18:38:14   3122s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.015, MEM:1598.5M
[08/07 18:38:14   3122s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.063, MEM:1598.5M
[08/07 18:38:14   3123s] 
[08/07 18:38:14   3123s] *** Finish Physical Update (cpu=0:00:02.0 real=0:00:02.0 mem=1598.5M) ***
[08/07 18:38:14   3123s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.83496.5
[08/07 18:38:15   3123s] ** GigaOpt Optimizer WNS Slack -7.551 TNS Slack -7299.622 Density 31.90
[08/07 18:38:15   3123s] Optimizer WNS Pass 4
[08/07 18:38:15   3123s] OptDebug: Start of Optimizer WNS Pass 4:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-7.551|-7299.622|
|reg2reg   |-7.225|-6974.926|
|HEPG      |-7.225|-6974.926|
|All Paths |-7.551|-7299.622|
+----------+------+---------+

[08/07 18:38:15   3123s] CCOptDebug: Start of Optimizer WNS Pass 4: reg2reg* WNS -7.225ns TNS -6974.929ns; HEPG WNS -7.225ns TNS -6974.929ns; all paths WNS -7.551ns TNS -7299.630ns; Real time 0:51:50
[08/07 18:38:15   3123s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1598.5M
[08/07 18:38:15   3123s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1598.5M
[08/07 18:38:15   3123s] Active Path Group: reg2reg  
[08/07 18:38:15   3123s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 18:38:15   3123s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
[08/07 18:38:15   3123s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 18:38:15   3123s] |  -7.225|   -7.551|-6974.926|-7299.622|    31.90%|   0:00:00.0| 1598.5M|setup_func|  reg2reg| rf_reg[26][29]/D    |
[08/07 18:38:50   3159s] |  -7.222|   -7.577|-6967.172|-7321.449|    31.90%|   0:00:35.0| 1617.6M|setup_func|  reg2reg| rf_reg[18][25]/D    |
[08/07 18:38:56   3164s] |  -7.200|   -7.556|-6950.707|-7304.984|    31.90%|   0:00:06.0| 1617.6M|setup_func|  reg2reg| rf_reg[18][25]/D    |
[08/07 18:39:32   3200s] |  -7.181|   -7.559|-6938.245|-7314.633|    31.90%|   0:00:36.0| 1598.8M|setup_func|  reg2reg| rf_reg[12][22]/D    |
[08/07 18:39:56   3224s] |  -7.171|   -7.556|-6924.743|-7308.103|    31.91%|   0:00:24.0| 1598.8M|setup_func|  reg2reg| rf_reg[18][25]/D    |
[08/07 18:40:06   3234s] |  -7.167|   -7.569|-6920.772|-7320.666|    31.91%|   0:00:10.0| 1598.8M|setup_func|  reg2reg| rf_reg[18][25]/D    |
[08/07 18:40:27   3255s] |  -7.162|   -7.564|-6922.740|-7322.634|    31.92%|   0:00:21.0| 1598.8M|setup_func|  reg2reg| rf_reg[18][25]/D    |
[08/07 18:40:42   3270s] |  -7.156|   -7.558|-6915.373|-7315.267|    31.93%|   0:00:15.0| 1598.8M|setup_func|  reg2reg| rf_reg[18][25]/D    |
[08/07 18:40:49   3277s] |  -7.153|   -7.555|-6912.385|-7312.279|    31.93%|   0:00:07.0| 1598.8M|setup_func|  reg2reg| rf_reg[18][25]/D    |
[08/07 18:42:39   3387s] |  -7.153|   -7.594|-6905.624|-7345.258|    31.92%|   0:01:50.0| 1598.8M|setup_func|  reg2reg| rf_reg[18][25]/D    |
[08/07 18:42:58   3406s] |  -7.153|   -7.594|-6902.445|-7342.079|    31.93%|   0:00:19.0| 1598.8M|setup_func|  reg2reg| rf_reg[18][25]/D    |
[08/07 18:43:03   3411s] Starting generalSmallTnsOpt
[08/07 18:43:04   3413s] Ending generalSmallTnsOpt End
[08/07 18:43:10   3418s] |  -7.153|   -7.594|-6901.888|-7341.522|    31.94%|   0:00:12.0| 1598.8M|setup_func|  reg2reg| rf_reg[18][25]/D    |
[08/07 18:43:13   3421s] |  -7.153|   -7.594|-6901.871|-7341.505|    31.94%|   0:00:03.0| 1598.8M|setup_func|  reg2reg| rf_reg[18][25]/D    |
[08/07 18:43:13   3421s] |  -7.153|   -7.594|-6901.871|-7341.505|    31.94%|   0:00:00.0| 1598.8M|setup_func|  reg2reg| rf_reg[18][25]/D    |
[08/07 18:43:13   3421s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 18:43:13   3421s] 
[08/07 18:43:13   3421s] *** Finish Core Optimize Step (cpu=0:04:59 real=0:04:58 mem=1598.8M) ***
[08/07 18:43:13   3422s] Active Path Group: default 
[08/07 18:43:13   3422s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 18:43:13   3422s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
[08/07 18:43:13   3422s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 18:43:13   3422s] |  -7.594|   -7.594|-7341.505|-7341.505|    31.94%|   0:00:00.0| 1598.8M|setup_func|  default| rf_reg[18][25]/D    |
[08/07 18:43:33   3441s] |  -7.561|   -7.561|-7304.933|-7304.933|    31.94%|   0:00:20.0| 1598.8M|setup_func|  default| rf_reg[18][25]/D    |
[08/07 18:43:40   3449s] |  -7.512|   -7.512|-7262.125|-7262.125|    31.94%|   0:00:07.0| 1559.8M|setup_func|  default| rf_reg[18][25]/D    |
[08/07 18:43:51   3459s] |  -7.502|   -7.502|-7246.818|-7246.818|    31.94%|   0:00:11.0| 1578.9M|setup_func|  default| rf_reg[18][25]/D    |
[08/07 18:44:00   3468s] |  -7.502|   -7.502|-7246.799|-7246.799|    31.94%|   0:00:09.0| 1578.9M|setup_func|  default| rf_reg[18][25]/D    |
[08/07 18:44:05   3473s] |  -7.483|   -7.483|-7233.592|-7233.592|    31.94%|   0:00:05.0| 1578.9M|setup_func|  default| rf_reg[18][25]/D    |
[08/07 18:45:42   3570s] |  -7.481|   -7.481|-7228.706|-7228.706|    31.93%|   0:01:37.0| 1636.1M|setup_func|  default| rf_reg[18][25]/D    |
[08/07 18:46:03   3591s] |  -7.458|   -7.458|-7201.875|-7201.875|    31.95%|   0:00:21.0| 1636.1M|setup_func|  default| rf_reg[18][25]/D    |
[08/07 18:46:33   3621s] |  -7.438|   -7.438|-7187.694|-7187.694|    31.94%|   0:00:30.0| 1598.2M|setup_func|  default| rf_reg[18][25]/D    |
[08/07 18:46:49   3637s] |  -7.434|   -7.434|-7181.898|-7181.898|    31.95%|   0:00:16.0| 1598.2M|setup_func|  default| rf_reg[18][25]/D    |
[08/07 18:47:01   3649s] |  -7.410|   -7.410|-7156.691|-7156.691|    31.95%|   0:00:12.0| 1598.2M|setup_func|  default| rf_reg[18][25]/D    |
[08/07 18:47:12   3660s] |  -7.393|   -7.393|-7145.443|-7145.443|    31.95%|   0:00:11.0| 1598.2M|setup_func|  default| rf_reg[18][25]/D    |
[08/07 18:47:31   3680s] |  -7.392|   -7.392|-7138.240|-7138.240|    31.96%|   0:00:19.0| 1598.2M|setup_func|  default| rf_reg[18][25]/D    |
[08/07 18:47:37   3685s] |  -7.382|   -7.382|-7127.572|-7127.572|    31.96%|   0:00:06.0| 1598.2M|setup_func|  default| rf_reg[18][25]/D    |
[08/07 18:47:43   3691s] |  -7.378|   -7.378|-7124.864|-7124.864|    31.97%|   0:00:06.0| 1598.2M|setup_func|  default| rf_reg[18][25]/D    |
[08/07 18:47:48   3696s] |  -7.377|   -7.377|-7123.634|-7123.634|    31.97%|   0:00:05.0| 1598.2M|setup_func|  default| rf_reg[18][25]/D    |
[08/07 18:47:58   3707s] |  -7.374|   -7.374|-7123.118|-7123.118|    31.99%|   0:00:10.0| 1598.2M|setup_func|  default| rf_reg[18][25]/D    |
[08/07 18:49:09   3777s] Starting generalSmallTnsOpt
[08/07 18:49:11   3779s] Ending generalSmallTnsOpt End
[08/07 18:49:23   3791s] |  -7.376|   -7.376|-7130.042|-7130.042|    32.26%|   0:01:25.0| 1565.0M|setup_func|  default| rf_reg[18][25]/D    |
[08/07 18:49:26   3794s] |  -7.376|   -7.376|-7130.010|-7130.010|    32.27%|   0:00:03.0| 1565.0M|setup_func|  default| rf_reg[18][25]/D    |
[08/07 18:49:28   3796s] |  -7.376|   -7.376|-7130.160|-7130.160|    32.28%|   0:00:02.0| 1565.0M|setup_func|  default| rf_reg[18][25]/D    |
[08/07 18:49:28   3796s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 18:49:28   3796s] 
[08/07 18:49:28   3796s] *** Finish Core Optimize Step (cpu=0:06:14 real=0:06:15 mem=1565.0M) ***
[08/07 18:49:28   3796s] 
[08/07 18:49:28   3796s] *** Finished Optimize Step Cumulative (cpu=0:11:13 real=0:11:13 mem=1565.0M) ***
[08/07 18:49:28   3796s] OptDebug: End of Optimizer WNS Pass 4:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-7.376|-7130.160|
|reg2reg   |-7.049|-6804.069|
|HEPG      |-7.049|-6804.069|
|All Paths |-7.376|-7130.160|
+----------+------+---------+

[08/07 18:49:28   3796s] CCOptDebug: End of Optimizer WNS Pass 4: reg2reg* WNS -7.049ns TNS -6804.066ns; HEPG WNS -7.049ns TNS -6804.066ns; all paths WNS -7.376ns TNS -7130.153ns; Real time 1:03:03
[08/07 18:49:28   3796s] ** GigaOpt Optimizer WNS Slack -7.376 TNS Slack -7130.160 Density 32.28
[08/07 18:49:28   3796s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.83496.6
[08/07 18:49:28   3796s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1565.0M
[08/07 18:49:28   3796s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.075, MEM:1565.0M
[08/07 18:49:28   3796s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1565.0M
[08/07 18:49:28   3796s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1565.0M
[08/07 18:49:28   3796s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1565.0M
[08/07 18:49:28   3796s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.027, MEM:1565.0M
[08/07 18:49:28   3796s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.073, MEM:1565.0M
[08/07 18:49:28   3796s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.073, MEM:1565.0M
[08/07 18:49:28   3796s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.83496.12
[08/07 18:49:28   3796s] OPERPROF: Starting RefinePlace at level 1, MEM:1565.0M
[08/07 18:49:28   3796s] *** Starting refinePlace (1:03:16 mem=1565.0M) ***
[08/07 18:49:28   3796s] Total net bbox length = 8.921e+06 (4.833e+06 4.088e+06) (ext = 1.289e+06)
[08/07 18:49:28   3796s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 18:49:28   3796s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1565.0M
[08/07 18:49:28   3796s] Starting refinePlace ...
[08/07 18:49:28   3796s] ** Cut row section cpu time 0:00:00.0.
[08/07 18:49:28   3796s]    Spread Effort: high, standalone mode, useDDP on.
[08/07 18:49:29   3797s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.0, real=0:00:01.0, mem=1571.4MB) @(1:03:16 - 1:03:17).
[08/07 18:49:29   3797s] Move report: preRPlace moves 7158 insts, mean move: 5.04 um, max move: 44.40 um
[08/07 18:49:29   3797s] 	Max move on inst (FE_RC_1588_0): (4348.80, 2232.00) --> (4363.20, 2202.00)
[08/07 18:49:29   3797s] 	Length: 2 sites, height: 1 rows, site name: core, cell type: INVX2
[08/07 18:49:29   3797s] Move report: Detail placement moves 7158 insts, mean move: 5.04 um, max move: 44.40 um
[08/07 18:49:29   3797s] 	Max move on inst (FE_RC_1588_0): (4348.80, 2232.00) --> (4363.20, 2202.00)
[08/07 18:49:29   3797s] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 1571.4MB
[08/07 18:49:29   3797s] Statistics of distance of Instance movement in refine placement:
[08/07 18:49:29   3797s]   maximum (X+Y) =        44.40 um
[08/07 18:49:29   3797s]   inst (FE_RC_1588_0) with max move: (4348.8, 2232) -> (4363.2, 2202)
[08/07 18:49:29   3797s]   mean    (X+Y) =         5.04 um
[08/07 18:49:29   3797s] Summary Report:
[08/07 18:49:29   3797s] Instances move: 7158 (out of 41911 movable)
[08/07 18:49:29   3797s] Instances flipped: 0
[08/07 18:49:29   3797s] Mean displacement: 5.04 um
[08/07 18:49:29   3797s] Max displacement: 44.40 um (Instance: FE_RC_1588_0) (4348.8, 2232) -> (4363.2, 2202)
[08/07 18:49:29   3797s] 	Length: 2 sites, height: 1 rows, site name: core, cell type: INVX2
[08/07 18:49:29   3797s] Total instances moved : 7158
[08/07 18:49:29   3797s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.070, REAL:1.067, MEM:1571.4M
[08/07 18:49:29   3797s] Total net bbox length = 8.940e+06 (4.850e+06 4.090e+06) (ext = 1.289e+06)
[08/07 18:49:29   3797s] Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 1571.4MB
[08/07 18:49:29   3797s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:01.0, mem=1571.4MB) @(1:03:16 - 1:03:17).
[08/07 18:49:29   3797s] *** Finished refinePlace (1:03:18 mem=1571.4M) ***
[08/07 18:49:29   3797s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.83496.12
[08/07 18:49:29   3797s] OPERPROF: Finished RefinePlace at level 1, CPU:1.160, REAL:1.154, MEM:1571.4M
[08/07 18:49:29   3797s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1571.4M
[08/07 18:49:29   3797s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.072, MEM:1571.4M
[08/07 18:49:29   3797s] *** maximum move = 44.40 um ***
[08/07 18:49:29   3797s] *** Finished re-routing un-routed nets (1571.4M) ***
[08/07 18:49:29   3797s] OPERPROF: Starting DPlace-Init at level 1, MEM:1571.4M
[08/07 18:49:29   3797s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1571.4M
[08/07 18:49:29   3797s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.015, MEM:1571.4M
[08/07 18:49:29   3797s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.062, MEM:1571.4M
[08/07 18:49:30   3798s] 
[08/07 18:49:30   3798s] *** Finish Physical Update (cpu=0:00:01.9 real=0:00:02.0 mem=1571.4M) ***
[08/07 18:49:30   3798s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.83496.6
[08/07 18:49:30   3798s] ** GigaOpt Optimizer WNS Slack -7.376 TNS Slack -7130.160 Density 32.28
[08/07 18:49:30   3798s] Optimizer WNS Pass 5
[08/07 18:49:30   3798s] OptDebug: Start of Optimizer WNS Pass 5:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-7.376|-7130.160|
|reg2reg   |-7.049|-6804.069|
|HEPG      |-7.049|-6804.069|
|All Paths |-7.376|-7130.160|
+----------+------+---------+

[08/07 18:49:30   3798s] CCOptDebug: Start of Optimizer WNS Pass 5: reg2reg* WNS -7.049ns TNS -6804.066ns; HEPG WNS -7.049ns TNS -6804.066ns; all paths WNS -7.376ns TNS -7130.153ns; Real time 1:03:05
[08/07 18:49:30   3798s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1571.4M
[08/07 18:49:30   3798s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1571.4M
[08/07 18:49:30   3798s] Active Path Group: reg2reg  
[08/07 18:49:30   3798s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 18:49:30   3798s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
[08/07 18:49:30   3798s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 18:49:30   3798s] |  -7.049|   -7.376|-6804.069|-7130.160|    32.28%|   0:00:00.0| 1571.4M|setup_func|  reg2reg| rf_reg[18][25]/D    |
[08/07 18:49:59   3827s] |  -7.012|   -7.357|-6771.102|-7114.622|    32.28%|   0:00:29.0| 1571.4M|setup_func|  reg2reg| rf_reg[18][25]/D    |
[08/07 18:51:09   3897s] |  -7.012|   -7.380|-6770.166|-7136.395|    32.29%|   0:01:10.0| 1628.7M|setup_func|  reg2reg| rf_reg[18][25]/D    |
[08/07 18:51:21   3909s] |  -7.003|   -7.376|-6764.113|-7135.422|    32.29%|   0:00:12.0| 1628.7M|setup_func|  reg2reg| rf_reg[18][25]/D    |
[08/07 18:51:36   3924s] |  -6.997|   -7.351|-6757.339|-7109.524|    32.29%|   0:00:15.0| 1628.7M|setup_func|  reg2reg| rf_reg[18][25]/D    |
[08/07 18:51:49   3937s] |  -6.994|   -7.344|-6752.654|-7101.652|    32.29%|   0:00:13.0| 1625.7M|setup_func|  reg2reg| rf_reg[18][25]/D    |
[08/07 18:52:04   3952s] |  -6.994|   -7.344|-6751.882|-7100.835|    32.29%|   0:00:15.0| 1625.7M|setup_func|  reg2reg| rf_reg[18][25]/D    |
[08/07 18:52:07   3955s] |  -6.989|   -7.343|-6746.662|-7098.766|    32.29%|   0:00:03.0| 1625.7M|setup_func|  reg2reg| rf_reg[18][25]/D    |
[08/07 18:52:11   3959s] |  -6.986|   -7.338|-6744.185|-7094.592|    32.29%|   0:00:04.0| 1625.7M|setup_func|  reg2reg| rf_reg[18][25]/D    |
[08/07 18:54:04   4072s] |  -6.986|   -7.458|-6737.810|-7207.343|    32.28%|   0:01:53.0| 1625.7M|setup_func|  reg2reg| rf_reg[18][25]/D    |
[08/07 18:54:20   4088s] |  -6.986|   -7.462|-6738.048|-7211.674|    32.30%|   0:00:16.0| 1620.7M|setup_func|  reg2reg| rf_reg[18][25]/D    |
[08/07 18:54:23   4091s] |  -6.984|   -7.460|-6751.112|-7224.859|    32.30%|   0:00:03.0| 1620.7M|setup_func|  reg2reg| rf_reg[18][25]/D    |
[08/07 18:54:23   4091s] Starting generalSmallTnsOpt
[08/07 18:54:24   4092s] |  -6.984|   -7.460|-6737.240|-7210.868|    32.30%|   0:00:01.0| 1620.7M|setup_func|  default| rf_reg[22][31]/Q    |
[08/07 18:54:25   4093s] |  -6.984|   -7.460|-6737.233|-7210.860|    32.30%|   0:00:01.0| 1620.7M|setup_func|  default| rf_reg[22][31]/Q    |
[08/07 18:54:25   4093s] |  -6.984|   -7.460|-6735.451|-7209.078|    32.30%|   0:00:00.0| 1620.7M|setup_func|  reg2reg| rf_reg[9][31]/D     |
[08/07 18:54:26   4094s] |  -6.984|   -7.460|-6735.436|-7209.063|    32.30%|   0:00:01.0| 1620.7M|setup_func|  reg2reg| rf_reg[9][31]/D     |
[08/07 18:54:26   4094s] Ending generalSmallTnsOpt End
[08/07 18:54:32   4100s] |  -6.984|   -7.507|-6734.480|-7255.517|    32.30%|   0:00:06.0| 1620.7M|setup_func|  reg2reg| rf_reg[18][25]/D    |
[08/07 18:54:34   4102s] |  -6.984|   -7.533|-6734.478|-7280.912|    32.30%|   0:00:02.0| 1620.7M|setup_func|  reg2reg| rf_reg[18][25]/D    |
[08/07 18:54:36   4103s] |  -6.984|   -7.533|-6734.478|-7280.912|    32.30%|   0:00:02.0| 1620.7M|setup_func|  reg2reg| rf_reg[18][25]/D    |
[08/07 18:54:36   4103s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 18:54:36   4103s] 
[08/07 18:54:36   4103s] *** Finish Core Optimize Step (cpu=0:05:06 real=0:05:06 mem=1620.7M) ***
[08/07 18:54:36   4104s] Active Path Group: default 
[08/07 18:54:36   4104s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 18:54:36   4104s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
[08/07 18:54:36   4104s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 18:54:36   4104s] |  -7.533|   -7.533|-7280.912|-7280.912|    32.30%|   0:00:00.0| 1620.7M|setup_func|  default| rf_reg[18][25]/D    |
[08/07 18:54:38   4106s] |  -7.463|   -7.463|-7210.894|-7210.894|    32.30%|   0:00:02.0| 1620.7M|setup_func|  default| rf_reg[18][25]/D    |
[08/07 18:54:43   4111s] |  -7.434|   -7.434|-7181.677|-7181.677|    32.30%|   0:00:05.0| 1620.7M|setup_func|  default| rf_reg[18][25]/D    |
[08/07 18:54:58   4126s] |  -7.386|   -7.386|-7141.158|-7141.158|    32.30%|   0:00:15.0| 1620.7M|setup_func|  default| rf_reg[18][25]/D    |
[08/07 18:55:25   4153s] |  -7.337|   -7.337|-7091.239|-7091.239|    32.29%|   0:00:27.0| 1620.7M|setup_func|  default| rf_reg[18][25]/D    |
[08/07 18:56:29   4217s] |  -7.325|   -7.325|-7079.053|-7079.053|    32.30%|   0:01:04.0| 1625.7M|setup_func|  default| rf_reg[18][25]/D    |
[08/07 18:56:38   4226s] |  -7.317|   -7.317|-7072.891|-7072.891|    32.30%|   0:00:09.0| 1625.7M|setup_func|  default| rf_reg[18][25]/D    |
[08/07 18:56:55   4243s] |  -7.313|   -7.313|-7067.554|-7067.554|    32.29%|   0:00:17.0| 1625.7M|setup_func|  default| rf_reg[18][25]/D    |
[08/07 18:57:02   4250s] |  -7.313|   -7.313|-7065.142|-7065.142|    32.29%|   0:00:07.0| 1625.7M|setup_func|  default| rf_reg[18][25]/D    |
[08/07 18:57:04   4252s] |  -7.313|   -7.313|-7065.014|-7065.014|    32.29%|   0:00:02.0| 1625.7M|setup_func|  default| rf_reg[18][25]/D    |
[08/07 18:57:04   4252s] |  -7.313|   -7.313|-7064.726|-7064.726|    32.29%|   0:00:00.0| 1625.7M|setup_func|  default| rf_reg[18][25]/D    |
[08/07 18:59:20   4388s] Starting generalSmallTnsOpt
[08/07 18:59:21   4389s] Ending generalSmallTnsOpt End
[08/07 18:59:26   4394s] |  -7.314|   -7.314|-7065.213|-7065.213|    32.28%|   0:02:22.0| 1625.7M|setup_func|  default| rf_reg[18][25]/D    |
[08/07 18:59:26   4394s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 18:59:26   4394s] 
[08/07 18:59:26   4394s] *** Finish Core Optimize Step (cpu=0:04:51 real=0:04:50 mem=1625.7M) ***
[08/07 18:59:26   4394s] 
[08/07 18:59:26   4394s] *** Finished Optimize Step Cumulative (cpu=0:09:56 real=0:09:56 mem=1625.7M) ***
[08/07 18:59:26   4394s] OptDebug: End of Optimizer WNS Pass 5:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-7.314|-7065.213|
|reg2reg   |-6.948|-6700.776|
|HEPG      |-6.948|-6700.776|
|All Paths |-7.314|-7065.213|
+----------+------+---------+

[08/07 18:59:26   4394s] CCOptDebug: End of Optimizer WNS Pass 5: reg2reg* WNS -6.948ns TNS -6700.768ns; HEPG WNS -6.948ns TNS -6700.768ns; all paths WNS -7.314ns TNS -7065.203ns; Real time 1:13:01
[08/07 18:59:26   4394s] ** GigaOpt Optimizer WNS Slack -7.314 TNS Slack -7065.213 Density 32.28
[08/07 18:59:26   4394s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.83496.7
[08/07 18:59:26   4394s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1625.7M
[08/07 18:59:26   4394s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.076, MEM:1625.7M
[08/07 18:59:26   4394s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1625.7M
[08/07 18:59:26   4394s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1625.7M
[08/07 18:59:26   4394s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1625.7M
[08/07 18:59:26   4394s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.028, MEM:1625.7M
[08/07 18:59:26   4394s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.080, REAL:0.076, MEM:1625.7M
[08/07 18:59:26   4394s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.080, REAL:0.077, MEM:1625.7M
[08/07 18:59:26   4394s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.83496.13
[08/07 18:59:26   4394s] OPERPROF: Starting RefinePlace at level 1, MEM:1625.7M
[08/07 18:59:26   4394s] *** Starting refinePlace (1:13:15 mem=1625.7M) ***
[08/07 18:59:26   4394s] Total net bbox length = 8.985e+06 (4.873e+06 4.112e+06) (ext = 1.289e+06)
[08/07 18:59:27   4394s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 18:59:27   4394s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1625.7M
[08/07 18:59:27   4394s] Starting refinePlace ...
[08/07 18:59:27   4395s] ** Cut row section cpu time 0:00:00.0.
[08/07 18:59:27   4395s]    Spread Effort: high, standalone mode, useDDP on.
[08/07 18:59:28   4396s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.1, real=0:00:01.0, mem=1625.7MB) @(1:13:15 - 1:13:16).
[08/07 18:59:28   4396s] Move report: preRPlace moves 4456 insts, mean move: 4.65 um, max move: 42.00 um
[08/07 18:59:28   4396s] 	Max move on inst (FE_OCPC2635_FE_RN_953): (2311.20, 732.00) --> (2323.20, 702.00)
[08/07 18:59:28   4396s] 	Length: 2 sites, height: 1 rows, site name: core, cell type: INVX2
[08/07 18:59:28   4396s] Move report: Detail placement moves 4456 insts, mean move: 4.65 um, max move: 42.00 um
[08/07 18:59:28   4396s] 	Max move on inst (FE_OCPC2635_FE_RN_953): (2311.20, 732.00) --> (2323.20, 702.00)
[08/07 18:59:28   4396s] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 1625.7MB
[08/07 18:59:28   4396s] Statistics of distance of Instance movement in refine placement:
[08/07 18:59:28   4396s]   maximum (X+Y) =        42.00 um
[08/07 18:59:28   4396s]   inst (FE_OCPC2635_FE_RN_953) with max move: (2311.2, 732) -> (2323.2, 702)
[08/07 18:59:28   4396s]   mean    (X+Y) =         4.65 um
[08/07 18:59:28   4396s] Summary Report:
[08/07 18:59:28   4396s] Instances move: 4456 (out of 41911 movable)
[08/07 18:59:28   4396s] Instances flipped: 0
[08/07 18:59:28   4396s] Mean displacement: 4.65 um
[08/07 18:59:28   4396s] Max displacement: 42.00 um (Instance: FE_OCPC2635_FE_RN_953) (2311.2, 732) -> (2323.2, 702)
[08/07 18:59:28   4396s] 	Length: 2 sites, height: 1 rows, site name: core, cell type: INVX2
[08/07 18:59:28   4396s] Total instances moved : 4456
[08/07 18:59:28   4396s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.070, REAL:1.068, MEM:1625.7M
[08/07 18:59:28   4396s] Total net bbox length = 8.995e+06 (4.882e+06 4.113e+06) (ext = 1.289e+06)
[08/07 18:59:28   4396s] Runtime: CPU: 0:00:01.1 REAL: 0:00:02.0 MEM: 1625.7MB
[08/07 18:59:28   4396s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:02.0, mem=1625.7MB) @(1:13:15 - 1:13:16).
[08/07 18:59:28   4396s] *** Finished refinePlace (1:13:16 mem=1625.7M) ***
[08/07 18:59:28   4396s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.83496.13
[08/07 18:59:28   4396s] OPERPROF: Finished RefinePlace at level 1, CPU:1.150, REAL:1.156, MEM:1625.7M
[08/07 18:59:28   4396s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1625.7M
[08/07 18:59:28   4396s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.076, MEM:1625.7M
[08/07 18:59:28   4396s] *** maximum move = 42.00 um ***
[08/07 18:59:28   4396s] *** Finished re-routing un-routed nets (1625.7M) ***
[08/07 18:59:28   4396s] OPERPROF: Starting DPlace-Init at level 1, MEM:1625.7M
[08/07 18:59:28   4396s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1625.7M
[08/07 18:59:28   4396s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.015, MEM:1625.7M
[08/07 18:59:28   4396s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.064, MEM:1625.7M
[08/07 18:59:28   4396s] 
[08/07 18:59:28   4396s] *** Finish Physical Update (cpu=0:00:02.0 real=0:00:02.0 mem=1625.7M) ***
[08/07 18:59:28   4396s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.83496.7
[08/07 18:59:28   4396s] ** GigaOpt Optimizer WNS Slack -7.314 TNS Slack -7065.213 Density 32.28
[08/07 18:59:28   4396s] Optimizer WNS Pass 6
[08/07 18:59:28   4396s] OptDebug: Start of Optimizer WNS Pass 6:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-7.314|-7065.213|
|reg2reg   |-6.948|-6700.776|
|HEPG      |-6.948|-6700.776|
|All Paths |-7.314|-7065.213|
+----------+------+---------+

[08/07 18:59:28   4396s] CCOptDebug: Start of Optimizer WNS Pass 6: reg2reg* WNS -6.948ns TNS -6700.768ns; HEPG WNS -6.948ns TNS -6700.768ns; all paths WNS -7.314ns TNS -7065.203ns; Real time 1:13:03
[08/07 18:59:28   4396s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1625.7M
[08/07 18:59:28   4396s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1625.7M
[08/07 18:59:29   4396s] Active Path Group: reg2reg  
[08/07 18:59:29   4397s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 18:59:29   4397s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
[08/07 18:59:29   4397s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 18:59:29   4397s] |  -6.948|   -7.314|-6700.776|-7065.213|    32.28%|   0:00:00.0| 1625.7M|setup_func|  reg2reg| rf_reg[18][25]/D    |
[08/07 19:00:47   4475s] |  -6.935|   -7.305|-6687.188|-7055.211|    32.28%|   0:01:18.0| 1660.9M|setup_func|  reg2reg| rf_reg[18][25]/D    |
[08/07 19:01:12   4500s] |  -6.928|   -7.298|-6680.543|-7048.565|    32.29%|   0:00:25.0| 1660.9M|setup_func|  reg2reg| rf_reg[18][25]/D    |
[08/07 19:03:22   4630s] |  -6.928|   -7.298|-6682.056|-7050.178|    32.30%|   0:02:10.0| 1658.9M|setup_func|  reg2reg| rf_reg[18][25]/D    |
[08/07 19:03:34   4642s] |  -6.928|   -7.359|-6681.589|-7110.168|    32.32%|   0:00:12.0| 1658.9M|setup_func|  reg2reg| rf_reg[18][25]/D    |
[08/07 19:03:35   4643s] |  -6.928|   -7.359|-6681.501|-7110.080|    32.32%|   0:00:01.0| 1658.9M|setup_func|  reg2reg| rf_reg[18][25]/D    |
[08/07 19:03:35   4643s] Starting generalSmallTnsOpt
[08/07 19:03:36   4644s] Ending generalSmallTnsOpt End
[08/07 19:03:40   4648s] |  -6.928|   -7.359|-6681.590|-7110.168|    32.32%|   0:00:05.0| 1658.9M|setup_func|  reg2reg| rf_reg[18][25]/D    |
[08/07 19:03:40   4648s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 19:03:40   4648s] 
[08/07 19:03:40   4648s] *** Finish Core Optimize Step (cpu=0:04:12 real=0:04:11 mem=1658.9M) ***
[08/07 19:03:41   4648s] Active Path Group: default 
[08/07 19:03:41   4648s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 19:03:41   4648s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
[08/07 19:03:41   4648s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 19:03:41   4648s] |  -7.359|   -7.359|-7110.168|-7110.168|    32.32%|   0:00:00.0| 1658.9M|setup_func|  default| rf_reg[18][25]/D    |
[08/07 19:03:49   4657s] |  -7.289|   -7.289|-7045.328|-7045.328|    32.32%|   0:00:08.0| 1658.9M|setup_func|  default| rf_reg[18][25]/D    |
[08/07 19:05:10   4738s] |  -7.272|   -7.272|-7026.541|-7026.541|    32.31%|   0:01:21.0| 1650.9M|setup_func|  default| rf_reg[18][25]/D    |
[08/07 19:05:35   4763s] |  -7.276|   -7.276|-7025.912|-7025.912|    32.32%|   0:00:25.0| 1650.9M|setup_func|  default| rf_reg[18][25]/D    |
[08/07 19:05:40   4768s] |  -7.266|   -7.266|-7016.333|-7016.333|    32.32%|   0:00:05.0| 1650.9M|setup_func|  default| rf_reg[18][25]/D    |
[08/07 19:05:49   4777s] |  -7.266|   -7.266|-7015.427|-7015.427|    32.33%|   0:00:09.0| 1648.9M|setup_func|  default| rf_reg[18][25]/D    |
[08/07 19:05:50   4778s] |  -7.266|   -7.266|-7015.255|-7015.255|    32.33%|   0:00:01.0| 1648.9M|setup_func|  default| rf_reg[18][25]/D    |
[08/07 19:07:56   4904s] |  -7.262|   -7.262|-7014.667|-7014.667|    32.34%|   0:02:06.0| 1635.9M|setup_func|  default| rf_reg[18][25]/D    |
[08/07 19:08:14   4922s] |  -7.260|   -7.260|-7011.550|-7011.550|    32.35%|   0:00:18.0| 1635.9M|setup_func|  default| rf_reg[18][25]/D    |
[08/07 19:08:30   4938s] |  -7.259|   -7.259|-7011.255|-7011.255|    32.35%|   0:00:16.0| 1635.9M|setup_func|  default| rf_reg[18][25]/D    |
[08/07 19:08:35   4943s] Starting generalSmallTnsOpt
[08/07 19:08:37   4945s] |  -7.259|   -7.259|-7012.121|-7012.121|    32.36%|   0:00:07.0| 1635.9M|setup_func|  default| rf_reg[18][25]/D    |
[08/07 19:08:37   4945s] Ending generalSmallTnsOpt End
[08/07 19:08:38   4946s] |  -7.259|   -7.259|-7011.255|-7011.255|    32.36%|   0:00:01.0| 1635.9M|setup_func|  default| rf_reg[18][25]/D    |
[08/07 19:08:42   4950s] |  -7.259|   -7.259|-7012.120|-7012.120|    32.36%|   0:00:04.0| 1635.9M|setup_func|  default| rf_reg[18][25]/D    |
[08/07 19:08:42   4950s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 19:08:42   4950s] 
[08/07 19:08:42   4950s] *** Finish Core Optimize Step (cpu=0:05:01 real=0:05:01 mem=1635.9M) ***
[08/07 19:08:42   4950s] 
[08/07 19:08:42   4950s] *** Finished Optimize Step Cumulative (cpu=0:09:13 real=0:09:13 mem=1635.9M) ***
[08/07 19:08:42   4950s] OptDebug: End of Optimizer WNS Pass 6:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-7.259|-7012.120|
|reg2reg   |-6.901|-6655.154|
|HEPG      |-6.901|-6655.154|
|All Paths |-7.259|-7012.120|
+----------+------+---------+

[08/07 19:08:42   4950s] CCOptDebug: End of Optimizer WNS Pass 6: reg2reg* WNS -6.901ns TNS -6655.150ns; HEPG WNS -6.901ns TNS -6655.150ns; all paths WNS -7.259ns TNS -7012.117ns; Real time 1:22:17
[08/07 19:08:42   4950s] ** GigaOpt Optimizer WNS Slack -7.259 TNS Slack -7012.120 Density 32.36
[08/07 19:08:42   4950s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.83496.8
[08/07 19:08:42   4950s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1635.9M
[08/07 19:08:42   4950s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.100, REAL:0.096, MEM:1635.9M
[08/07 19:08:42   4950s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1635.9M
[08/07 19:08:42   4950s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1635.9M
[08/07 19:08:42   4950s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1635.9M
[08/07 19:08:42   4950s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.033, MEM:1635.9M
[08/07 19:08:42   4950s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.090, REAL:0.083, MEM:1635.9M
[08/07 19:08:42   4950s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.090, REAL:0.083, MEM:1635.9M
[08/07 19:08:42   4950s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.83496.14
[08/07 19:08:42   4950s] OPERPROF: Starting RefinePlace at level 1, MEM:1635.9M
[08/07 19:08:42   4950s] *** Starting refinePlace (1:22:31 mem=1635.9M) ***
[08/07 19:08:42   4950s] Total net bbox length = 9.023e+06 (4.899e+06 4.125e+06) (ext = 1.289e+06)
[08/07 19:08:42   4950s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 19:08:42   4950s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1635.9M
[08/07 19:08:42   4950s] Starting refinePlace ...
[08/07 19:08:42   4950s] ** Cut row section cpu time 0:00:00.0.
[08/07 19:08:42   4950s]    Spread Effort: high, standalone mode, useDDP on.
[08/07 19:08:43   4951s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.1, real=0:00:01.0, mem=1635.9MB) @(1:22:31 - 1:22:32).
[08/07 19:08:43   4951s] Move report: preRPlace moves 2507 insts, mean move: 5.01 um, max move: 44.40 um
[08/07 19:08:43   4951s] 	Max move on inst (FE_OCPC23632_n11153): (4224.00, 2142.00) --> (4238.40, 2112.00)
[08/07 19:08:43   4951s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: BUFX2
[08/07 19:08:43   4951s] wireLenOptFixPriorityInst 1023 inst fixed
[08/07 19:08:43   4951s] 
[08/07 19:08:43   4951s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[08/07 19:08:44   4952s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 19:08:44   4952s] [CPU] RefinePlace/Legalization (cpu=0:00:00.8, real=0:00:01.0, mem=1635.9MB) @(1:22:32 - 1:22:33).
[08/07 19:08:44   4952s] Move report: Detail placement moves 2507 insts, mean move: 5.01 um, max move: 44.40 um
[08/07 19:08:44   4952s] 	Max move on inst (FE_OCPC23632_n11153): (4224.00, 2142.00) --> (4238.40, 2112.00)
[08/07 19:08:44   4952s] 	Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 1635.9MB
[08/07 19:08:44   4952s] Statistics of distance of Instance movement in refine placement:
[08/07 19:08:44   4952s]   maximum (X+Y) =        44.40 um
[08/07 19:08:44   4952s]   inst (FE_OCPC23632_n11153) with max move: (4224, 2142) -> (4238.4, 2112)
[08/07 19:08:44   4952s]   mean    (X+Y) =         5.01 um
[08/07 19:08:44   4952s] Total instances flipped for legalization: 388
[08/07 19:08:44   4952s] Summary Report:
[08/07 19:08:44   4952s] Instances move: 2507 (out of 42026 movable)
[08/07 19:08:44   4952s] Instances flipped: 388
[08/07 19:08:44   4952s] Mean displacement: 5.01 um
[08/07 19:08:44   4952s] Max displacement: 44.40 um (Instance: FE_OCPC23632_n11153) (4224, 2142) -> (4238.4, 2112)
[08/07 19:08:44   4952s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: BUFX2
[08/07 19:08:44   4952s] Total instances moved : 2507
[08/07 19:08:44   4952s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.910, REAL:1.913, MEM:1635.9M
[08/07 19:08:44   4952s] Total net bbox length = 9.029e+06 (4.904e+06 4.125e+06) (ext = 1.289e+06)
[08/07 19:08:44   4952s] Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 1635.9MB
[08/07 19:08:44   4952s] [CPU] RefinePlace/total (cpu=0:00:02.0, real=0:00:02.0, mem=1635.9MB) @(1:22:31 - 1:22:33).
[08/07 19:08:44   4952s] *** Finished refinePlace (1:22:33 mem=1635.9M) ***
[08/07 19:08:44   4952s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.83496.14
[08/07 19:08:44   4952s] OPERPROF: Finished RefinePlace at level 1, CPU:2.010, REAL:2.015, MEM:1635.9M
[08/07 19:08:44   4952s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1635.9M
[08/07 19:08:44   4952s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.110, REAL:0.110, MEM:1635.9M
[08/07 19:08:44   4952s] *** maximum move = 44.40 um ***
[08/07 19:08:44   4952s] *** Finished re-routing un-routed nets (1635.9M) ***
[08/07 19:08:45   4952s] OPERPROF: Starting DPlace-Init at level 1, MEM:1635.9M
[08/07 19:08:45   4952s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1635.9M
[08/07 19:08:45   4953s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.037, MEM:1635.9M
[08/07 19:08:45   4953s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.098, MEM:1635.9M
[08/07 19:08:45   4953s] 
[08/07 19:08:45   4953s] *** Finish Physical Update (cpu=0:00:03.0 real=0:00:03.0 mem=1635.9M) ***
[08/07 19:08:45   4953s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.83496.8
[08/07 19:08:45   4953s] ** GigaOpt Optimizer WNS Slack -7.259 TNS Slack -7012.120 Density 32.36
[08/07 19:08:45   4953s] OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-7.259|-7012.120|
|reg2reg   |-6.901|-6655.154|
|HEPG      |-6.901|-6655.154|
|All Paths |-7.259|-7012.120|
+----------+------+---------+

[08/07 19:08:45   4953s] 
[08/07 19:08:45   4953s] *** Finish post-CTS Setup Fixing (cpu=1:19:32 real=1:19:34 mem=1635.9M) ***
[08/07 19:08:45   4953s] 
[08/07 19:08:45   4953s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.83496.2
[08/07 19:08:45   4953s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1616.8M
[08/07 19:08:45   4953s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.110, REAL:0.112, MEM:1616.8M
[08/07 19:08:45   4953s] TotalInstCnt at PhyDesignMc Destruction: 42,130
[08/07 19:08:45   4953s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.83496.4
[08/07 19:08:45   4953s] *** SetupOpt [finish] : cpu/real = 1:19:33.9/1:19:36.5 (1.0), totSession cpu/real = 1:22:33.7/1:22:37.6 (1.0), mem = 1616.8M
[08/07 19:08:45   4953s] 
[08/07 19:08:45   4953s] =============================================================================================
[08/07 19:08:45   4953s]  Step TAT Report for WnsOpt #1
[08/07 19:08:45   4953s] =============================================================================================
[08/07 19:08:45   4953s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/07 19:08:45   4953s] ---------------------------------------------------------------------------------------------
[08/07 19:08:45   4953s] [ SkewClock              ]      4   0:00:38.4  (   0.8 % )     0:00:50.9 /  0:00:50.2    1.0
[08/07 19:08:45   4953s] [ AreaOpt                ]      2   0:00:01.2  (   0.0 % )     0:00:08.4 /  0:00:08.3    1.0
[08/07 19:08:45   4953s] [ RefinePlace            ]      7   0:00:14.6  (   0.3 % )     0:00:14.7 /  0:00:14.7    1.0
[08/07 19:08:45   4953s] [ QThreadMaster          ]      1   0:00:10.7  (   0.2 % )     0:00:10.7 /  0:00:10.0    0.9
[08/07 19:08:45   4953s] [ SlackTraversorInit     ]     10   0:00:02.0  (   0.0 % )     0:00:02.0 /  0:00:02.0    1.0
[08/07 19:08:45   4953s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[08/07 19:08:45   4953s] [ PowerInterfaceInit     ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.1
[08/07 19:08:45   4953s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[08/07 19:08:45   4953s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[08/07 19:08:45   4953s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 19:08:45   4953s] [ TransformInit          ]      1   0:00:01.4  (   0.0 % )     0:00:01.4 /  0:00:01.4    1.0
[08/07 19:08:45   4953s] [ SmallTnsOpt            ]     19   0:00:00.0  (   0.0 % )     0:00:31.8 /  0:00:31.7    1.0
[08/07 19:08:45   4953s] [ OptSingleIteration     ]    665   0:00:03.1  (   0.1 % )     1:18:14.7 /  1:18:12.9    1.0
[08/07 19:08:45   4953s] [ OptGetWeight           ]   1242   0:00:25.2  (   0.5 % )     0:00:25.2 /  0:00:25.1    1.0
[08/07 19:08:45   4953s] [ OptEval                ]   1242   1:11:44.3  (  90.1 % )     1:11:44.3 /  1:11:44.2    1.0
[08/07 19:08:45   4953s] [ OptCommit              ]   1242   0:00:13.9  (   0.3 % )     0:00:13.9 /  0:00:13.9    1.0
[08/07 19:08:45   4953s] [ IncrTimingUpdate       ]    782   0:03:27.4  (   4.3 % )     0:03:27.4 /  0:03:27.2    1.0
[08/07 19:08:45   4953s] [ PostCommitDelayUpdate  ]   1258   0:00:06.0  (   0.1 % )     0:00:55.3 /  0:00:54.5    1.0
[08/07 19:08:45   4953s] [ IncrDelayCalc          ]   4316   0:00:49.3  (   1.0 % )     0:00:49.3 /  0:00:50.1    1.0
[08/07 19:08:45   4953s] [ SetupOptGetWorkingSet  ]   1761   0:00:47.2  (   1.0 % )     0:00:47.2 /  0:00:47.2    1.0
[08/07 19:08:45   4953s] [ SetupOptGetActiveNode  ]   1761   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.2    1.3
[08/07 19:08:45   4953s] [ SetupOptSlackGraph     ]    659   0:00:40.0  (   0.8 % )     0:00:40.0 /  0:00:39.8    1.0
[08/07 19:08:45   4953s] [ MISC                   ]          0:00:11.1  (   0.2 % )     0:00:11.1 /  0:00:11.1    1.0
[08/07 19:08:45   4953s] ---------------------------------------------------------------------------------------------
[08/07 19:08:45   4953s]  WnsOpt #1 TOTAL                    1:19:36.5  ( 100.0 % )     1:19:36.5 /  1:19:33.9    1.0
[08/07 19:08:45   4953s] ---------------------------------------------------------------------------------------------
[08/07 19:08:45   4953s] 
[08/07 19:08:45   4953s] End: GigaOpt Optimization in WNS mode
[08/07 19:08:45   4953s] Deleting Lib Analyzer.
[08/07 19:08:45   4953s] Begin: GigaOpt Optimization in TNS mode
[08/07 19:08:45   4953s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -wtns -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[08/07 19:08:46   4953s] Info: 105 nets with fixed/cover wires excluded.
[08/07 19:08:46   4953s] Info: 126 clock nets excluded from IPO operation.
[08/07 19:08:46   4953s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:22:33.9/1:22:37.9 (1.0), mem = 1489.8M
[08/07 19:08:46   4953s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.83496.5
[08/07 19:08:46   4953s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/07 19:08:46   4953s] ### Creating PhyDesignMc. totSessionCpu=1:22:34 mem=1489.8M
[08/07 19:08:46   4953s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/07 19:08:46   4953s] OPERPROF: Starting DPlace-Init at level 1, MEM:1489.8M
[08/07 19:08:46   4953s] z: 2, totalTracks: 1
[08/07 19:08:46   4953s] #spOpts: N=250 mergeVia=F 
[08/07 19:08:46   4953s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1489.8M
[08/07 19:08:46   4954s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.023, MEM:1489.8M
[08/07 19:08:46   4954s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1489.8MB).
[08/07 19:08:46   4954s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.088, MEM:1489.8M
[08/07 19:08:46   4954s] TotalInstCnt at PhyDesignMc Initialization: 42,130
[08/07 19:08:46   4954s] ### Creating PhyDesignMc, finished. totSessionCpu=1:22:34 mem=1489.8M
[08/07 19:08:46   4954s] ### Creating RouteCongInterface, started
[08/07 19:08:46   4954s] 
[08/07 19:08:46   4954s] Creating Lib Analyzer ...
[08/07 19:08:46   4954s] Total number of usable buffers from Lib Analyzer: 3 ( BUFX2 BUFX4 CLKBUF1)
[08/07 19:08:46   4954s] Total number of usable inverters from Lib Analyzer: 4 ( INVX2 INVX1 INVX4 INVX8)
[08/07 19:08:46   4954s] Total number of usable delay cells from Lib Analyzer: 2 ( CLKBUF2 CLKBUF3)
[08/07 19:08:46   4954s] 
[08/07 19:08:46   4954s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:22:35 mem=1491.8M
[08/07 19:08:46   4954s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:22:35 mem=1491.8M
[08/07 19:08:46   4954s] Creating Lib Analyzer, finished. 
[08/07 19:08:46   4954s] 
[08/07 19:08:46   4954s] #optDebug: {2, 0.429, 0.8500} {3, 0.429, 0.8500} 
[08/07 19:08:46   4954s] 
[08/07 19:08:46   4954s] #optDebug: {0, 1.200}
[08/07 19:08:46   4954s] ### Creating RouteCongInterface, finished
[08/07 19:08:46   4954s] ### Creating LA Mngr. totSessionCpu=1:22:35 mem=1491.8M
[08/07 19:08:46   4954s] ### Creating LA Mngr, finished. totSessionCpu=1:22:35 mem=1491.8M
[08/07 19:08:47   4955s] *info: 126 clock nets excluded
[08/07 19:08:47   4955s] *info: 2 special nets excluded.
[08/07 19:08:47   4955s] *info: 4 no-driver nets excluded.
[08/07 19:08:47   4955s] *info: 105 nets with fixed/cover wires excluded.
[08/07 19:08:48   4956s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.83496.3
[08/07 19:08:48   4956s] PathGroup :  reg2reg  TargetSlack : 0.0928 
[08/07 19:08:48   4956s] ** GigaOpt Optimizer WNS Slack -7.259 TNS Slack -7012.120 Density 32.36
[08/07 19:08:48   4956s] Optimizer TNS Opt
[08/07 19:08:48   4956s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-7.259|-7012.120|
|reg2reg   |-6.901|-6655.154|
|HEPG      |-6.901|-6655.154|
|All Paths |-7.259|-7012.120|
+----------+------+---------+

[08/07 19:08:48   4956s] CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -6.901ns TNS -6655.150ns; HEPG WNS -6.901ns TNS -6655.150ns; all paths WNS -7.259ns TNS -7012.117ns; Real time 1:22:23
[08/07 19:08:48   4956s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1510.9M
[08/07 19:08:48   4956s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1510.9M
[08/07 19:08:48   4956s] Active Path Group: reg2reg  
[08/07 19:08:48   4956s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 19:08:48   4956s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
[08/07 19:08:48   4956s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 19:08:48   4956s] |  -6.901|   -7.259|-6655.154|-7012.120|    32.36%|   0:00:00.0| 1510.9M|setup_func|  reg2reg| rf_reg[18][25]/D    |
[08/07 19:10:15   5043s] |  -6.888|   -7.256|-6638.404|-7004.049|    32.34%|   0:01:27.0| 1629.4M|setup_func|  reg2reg| rf_reg[18][25]/D    |
[08/07 19:10:48   5076s] |  -6.888|   -7.256|-6627.968|-6993.592|    32.32%|   0:00:33.0| 1572.4M|setup_func|  reg2reg| rf_reg[3][22]/D     |
[08/07 19:10:48   5076s] |  -6.888|   -7.256|-6626.866|-6992.490|    32.32%|   0:00:00.0| 1572.4M|setup_func|  reg2reg| rf_reg[24][26]/D    |
[08/07 19:10:50   5078s] |  -6.888|   -7.256|-6624.873|-6990.521|    32.32%|   0:00:02.0| 1572.4M|setup_func|  reg2reg| rf_reg[24][26]/D    |
[08/07 19:10:51   5079s] |  -6.888|   -7.256|-6623.642|-6989.292|    32.32%|   0:00:01.0| 1572.4M|setup_func|  reg2reg| rf_reg[24][26]/D    |
[08/07 19:11:11   5099s] |  -6.888|   -7.256|-6614.135|-6979.772|    32.32%|   0:00:20.0| 1572.4M|setup_func|  reg2reg| rf_reg[3][16]/D     |
[08/07 19:11:11   5099s] |  -6.888|   -7.256|-6614.082|-6979.719|    32.32%|   0:00:00.0| 1572.4M|setup_func|  reg2reg| rf_reg[12][13]/D    |
[08/07 19:11:14   5102s] |  -6.888|   -7.256|-6611.481|-6977.118|    32.32%|   0:00:03.0| 1572.4M|setup_func|  reg2reg| rf_reg[9][26]/D     |
[08/07 19:11:21   5109s] |  -6.888|   -7.256|-6607.990|-6973.621|    32.32%|   0:00:07.0| 1572.4M|setup_func|  reg2reg| rf_reg[21][23]/D    |
[08/07 19:11:21   5109s] |  -6.888|   -7.256|-6607.830|-6973.461|    32.32%|   0:00:00.0| 1572.4M|setup_func|  reg2reg| rf_reg[21][23]/D    |
[08/07 19:11:31   5119s] |  -6.888|   -7.256|-6604.949|-6970.581|    32.32%|   0:00:10.0| 1572.4M|setup_func|  reg2reg| rf_reg[24][30]/D    |
[08/07 19:11:32   5120s] |  -6.888|   -7.256|-6604.884|-6970.516|    32.32%|   0:00:01.0| 1572.4M|setup_func|  reg2reg| rf_reg[24][30]/D    |
[08/07 19:11:32   5120s] |  -6.888|   -7.256|-6604.861|-6970.493|    32.32%|   0:00:00.0| 1572.4M|setup_func|  reg2reg| rf_reg[24][30]/D    |
[08/07 19:11:38   5126s] |  -6.888|   -7.256|-6603.918|-6969.550|    32.32%|   0:00:06.0| 1572.4M|setup_func|  reg2reg| rf_reg[24][4]/D     |
[08/07 19:11:38   5126s] |  -6.888|   -7.256|-6603.140|-6968.772|    32.32%|   0:00:00.0| 1572.4M|setup_func|  reg2reg| rf_reg[24][4]/D     |
[08/07 19:11:43   5131s] |  -6.888|   -7.256|-6601.310|-6966.942|    32.32%|   0:00:05.0| 1572.4M|setup_func|  reg2reg| rf_reg[3][15]/D     |
[08/07 19:11:44   5132s] |  -6.888|   -7.256|-6601.153|-6966.785|    32.32%|   0:00:01.0| 1572.4M|setup_func|  reg2reg| rf_reg[3][15]/D     |
[08/07 19:11:47   5135s] |  -6.888|   -7.256|-6600.183|-6965.814|    32.32%|   0:00:03.0| 1572.4M|setup_func|  reg2reg| rf_reg[6][1]/D      |
[08/07 19:11:48   5135s] |  -6.888|   -7.256|-6599.410|-6965.041|    32.32%|   0:00:01.0| 1572.4M|setup_func|  reg2reg| rf_reg[17][0]/D     |
[08/07 19:11:51   5139s] |  -6.888|   -7.256|-6599.298|-6964.928|    32.32%|   0:00:03.0| 1572.4M|setup_func|  reg2reg| rf_reg[26][17]/D    |
[08/07 19:11:51   5139s] |  -6.888|   -7.256|-6599.276|-6964.907|    32.32%|   0:00:00.0| 1572.4M|setup_func|  reg2reg| rf_reg[26][17]/D    |
[08/07 19:11:52   5139s] |  -6.888|   -7.256|-6599.120|-6964.750|    32.32%|   0:00:01.0| 1572.4M|setup_func|  reg2reg| rf_reg[26][17]/D    |
[08/07 19:11:52   5140s] |  -6.888|   -7.256|-6598.358|-6963.989|    32.32%|   0:00:00.0| 1572.4M|setup_func|  reg2reg| rf_reg[19][17]/D    |
[08/07 19:11:56   5143s] |  -6.888|   -7.256|-6598.217|-6963.849|    32.33%|   0:00:04.0| 1572.4M|setup_func|  reg2reg| rf_reg[3][0]/D      |
[08/07 19:11:56   5144s] |  -6.888|   -7.256|-6598.181|-6963.812|    32.33%|   0:00:00.0| 1572.4M|setup_func|  reg2reg| rf_reg[1][17]/D     |
[08/07 19:11:57   5145s] |  -6.888|   -7.256|-6598.160|-6963.791|    32.33%|   0:00:01.0| 1572.4M|setup_func|  reg2reg| pcReg_reg[6]/D      |
[08/07 19:11:57   5145s] |  -6.888|   -7.256|-6598.160|-6963.791|    32.33%|   0:00:00.0| 1572.4M|setup_func|  reg2reg| rf_reg[18][25]/D    |
[08/07 19:11:57   5145s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 19:11:57   5145s] 
[08/07 19:11:57   5145s] *** Finish Core Optimize Step (cpu=0:03:09 real=0:03:09 mem=1572.4M) ***
[08/07 19:11:57   5145s] 
[08/07 19:11:57   5145s] *** Finished Optimize Step Cumulative (cpu=0:03:09 real=0:03:09 mem=1572.4M) ***
[08/07 19:11:57   5145s] OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-7.256|-6963.791|
|reg2reg   |-6.888|-6598.160|
|HEPG      |-6.888|-6598.160|
|All Paths |-7.256|-6963.791|
+----------+------+---------+

[08/07 19:11:57   5145s] CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -6.888ns TNS -6598.154ns; HEPG WNS -6.888ns TNS -6598.154ns; all paths WNS -7.256ns TNS -6963.786ns; Real time 1:25:32
[08/07 19:11:57   5145s] ** GigaOpt Optimizer WNS Slack -7.256 TNS Slack -6963.791 Density 32.33
[08/07 19:11:57   5145s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.83496.9
[08/07 19:11:57   5145s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1572.4M
[08/07 19:11:58   5145s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.100, REAL:0.099, MEM:1572.4M
[08/07 19:11:58   5145s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1572.4M
[08/07 19:11:58   5145s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1572.4M
[08/07 19:11:58   5145s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1572.4M
[08/07 19:11:58   5145s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.034, MEM:1572.4M
[08/07 19:11:58   5145s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.080, REAL:0.086, MEM:1572.4M
[08/07 19:11:58   5145s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.080, REAL:0.086, MEM:1572.4M
[08/07 19:11:58   5145s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.83496.15
[08/07 19:11:58   5145s] OPERPROF: Starting RefinePlace at level 1, MEM:1572.4M
[08/07 19:11:58   5145s] *** Starting refinePlace (1:25:46 mem=1572.4M) ***
[08/07 19:11:58   5145s] Total net bbox length = 9.028e+06 (4.907e+06 4.121e+06) (ext = 1.289e+06)
[08/07 19:11:58   5145s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 19:11:58   5145s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1572.4M
[08/07 19:11:58   5145s] Starting refinePlace ...
[08/07 19:11:58   5146s] ** Cut row section cpu time 0:00:00.0.
[08/07 19:11:58   5146s]    Spread Effort: high, standalone mode, useDDP on.
[08/07 19:11:59   5147s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.1, real=0:00:01.0, mem=1572.4MB) @(1:25:46 - 1:25:47).
[08/07 19:11:59   5147s] Move report: preRPlace moves 482 insts, mean move: 4.76 um, max move: 32.40 um
[08/07 19:11:59   5147s] 	Max move on inst (FE_OCPC9723_n15173): (2128.80, 732.00) --> (2126.40, 762.00)
[08/07 19:11:59   5147s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: BUFX2
[08/07 19:11:59   5147s] wireLenOptFixPriorityInst 1023 inst fixed
[08/07 19:11:59   5147s] 
[08/07 19:11:59   5147s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[08/07 19:12:00   5147s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 19:12:00   5147s] [CPU] RefinePlace/Legalization (cpu=0:00:00.8, real=0:00:01.0, mem=1572.4MB) @(1:25:47 - 1:25:48).
[08/07 19:12:00   5147s] Move report: Detail placement moves 482 insts, mean move: 4.76 um, max move: 32.40 um
[08/07 19:12:00   5147s] 	Max move on inst (FE_OCPC9723_n15173): (2128.80, 732.00) --> (2126.40, 762.00)
[08/07 19:12:00   5147s] 	Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 1572.4MB
[08/07 19:12:00   5147s] Statistics of distance of Instance movement in refine placement:
[08/07 19:12:00   5147s]   maximum (X+Y) =        32.40 um
[08/07 19:12:00   5147s]   inst (FE_OCPC9723_n15173) with max move: (2128.8, 732) -> (2126.4, 762)
[08/07 19:12:00   5147s]   mean    (X+Y) =         4.76 um
[08/07 19:12:00   5147s] Summary Report:
[08/07 19:12:00   5147s] Instances move: 482 (out of 41980 movable)
[08/07 19:12:00   5147s] Instances flipped: 0
[08/07 19:12:00   5147s] Mean displacement: 4.76 um
[08/07 19:12:00   5147s] Max displacement: 32.40 um (Instance: FE_OCPC9723_n15173) (2128.8, 732) -> (2126.4, 762)
[08/07 19:12:00   5147s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: BUFX2
[08/07 19:12:00   5147s] Total instances moved : 482
[08/07 19:12:00   5147s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.910, REAL:1.910, MEM:1572.4M
[08/07 19:12:00   5147s] Total net bbox length = 9.029e+06 (4.908e+06 4.122e+06) (ext = 1.289e+06)
[08/07 19:12:00   5147s] Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 1572.4MB
[08/07 19:12:00   5147s] [CPU] RefinePlace/total (cpu=0:00:02.0, real=0:00:02.0, mem=1572.4MB) @(1:25:46 - 1:25:48).
[08/07 19:12:00   5147s] *** Finished refinePlace (1:25:48 mem=1572.4M) ***
[08/07 19:12:00   5147s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.83496.15
[08/07 19:12:00   5147s] OPERPROF: Finished RefinePlace at level 1, CPU:2.020, REAL:2.016, MEM:1572.4M
[08/07 19:12:00   5148s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1572.4M
[08/07 19:12:00   5148s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.100, REAL:0.096, MEM:1572.4M
[08/07 19:12:00   5148s] *** maximum move = 32.40 um ***
[08/07 19:12:00   5148s] *** Finished re-routing un-routed nets (1572.4M) ***
[08/07 19:12:00   5148s] OPERPROF: Starting DPlace-Init at level 1, MEM:1572.4M
[08/07 19:12:00   5148s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1572.4M
[08/07 19:12:00   5148s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.033, MEM:1572.4M
[08/07 19:12:00   5148s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.086, MEM:1572.4M
[08/07 19:12:00   5148s] 
[08/07 19:12:00   5148s] *** Finish Physical Update (cpu=0:00:02.9 real=0:00:03.0 mem=1572.4M) ***
[08/07 19:12:00   5148s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.83496.9
[08/07 19:12:01   5148s] ** GigaOpt Optimizer WNS Slack -7.256 TNS Slack -6963.791 Density 32.33
[08/07 19:12:01   5148s] OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-7.256|-6963.791|
|reg2reg   |-6.888|-6598.160|
|HEPG      |-6.888|-6598.160|
|All Paths |-7.256|-6963.791|
+----------+------+---------+

[08/07 19:12:01   5148s] 
[08/07 19:12:01   5148s] *** Finish post-CTS Setup Fixing (cpu=0:03:13 real=0:03:13 mem=1572.4M) ***
[08/07 19:12:01   5148s] 
[08/07 19:12:01   5148s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.83496.3
[08/07 19:12:01   5148s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1553.4M
[08/07 19:12:01   5148s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.090, REAL:0.097, MEM:1553.4M
[08/07 19:12:01   5148s] TotalInstCnt at PhyDesignMc Destruction: 42,084
[08/07 19:12:01   5148s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.83496.5
[08/07 19:12:01   5148s] *** SetupOpt [finish] : cpu/real = 0:03:15.0/0:03:15.1 (1.0), totSession cpu/real = 1:25:48.9/1:25:52.9 (1.0), mem = 1553.4M
[08/07 19:12:01   5148s] 
[08/07 19:12:01   5148s] =============================================================================================
[08/07 19:12:01   5148s]  Step TAT Report for TnsOpt #2
[08/07 19:12:01   5148s] =============================================================================================
[08/07 19:12:01   5148s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/07 19:12:01   5148s] ---------------------------------------------------------------------------------------------
[08/07 19:12:01   5148s] [ RefinePlace            ]      1   0:00:02.9  (   1.5 % )     0:00:02.9 /  0:00:02.9    1.0
[08/07 19:12:01   5148s] [ SlackTraversorInit     ]      2   0:00:00.5  (   0.2 % )     0:00:00.5 /  0:00:00.5    1.0
[08/07 19:12:01   5148s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[08/07 19:12:01   5148s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 19:12:01   5148s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   0.2 % )     0:00:00.4 /  0:00:00.4    1.0
[08/07 19:12:01   5148s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[08/07 19:12:01   5148s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 19:12:01   5148s] [ TransformInit          ]      1   0:00:01.6  (   0.8 % )     0:00:01.6 /  0:00:01.6    1.0
[08/07 19:12:01   5148s] [ OptSingleIteration     ]     60   0:00:00.1  (   0.0 % )     0:03:04.4 /  0:03:04.3    1.0
[08/07 19:12:01   5148s] [ OptGetWeight           ]     60   0:00:01.6  (   0.8 % )     0:00:01.6 /  0:00:01.6    1.0
[08/07 19:12:01   5148s] [ OptEval                ]     60   0:02:57.4  (  91.0 % )     0:02:57.4 /  0:02:57.4    1.0
[08/07 19:12:01   5148s] [ OptCommit              ]     60   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[08/07 19:12:01   5148s] [ IncrTimingUpdate       ]     50   0:00:00.8  (   0.4 % )     0:00:00.8 /  0:00:00.8    1.0
[08/07 19:12:01   5148s] [ PostCommitDelayUpdate  ]     61   0:00:00.1  (   0.0 % )     0:00:00.6 /  0:00:00.6    1.0
[08/07 19:12:01   5148s] [ IncrDelayCalc          ]    136   0:00:00.5  (   0.2 % )     0:00:00.5 /  0:00:00.5    1.1
[08/07 19:12:01   5148s] [ SetupOptGetWorkingSet  ]    180   0:00:02.0  (   1.0 % )     0:00:02.0 /  0:00:02.0    1.0
[08/07 19:12:01   5148s] [ SetupOptGetActiveNode  ]    180   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 19:12:01   5148s] [ SetupOptSlackGraph     ]     60   0:00:01.8  (   0.9 % )     0:00:01.8 /  0:00:01.7    1.0
[08/07 19:12:01   5148s] [ MISC                   ]          0:00:05.0  (   2.6 % )     0:00:05.0 /  0:00:05.1    1.0
[08/07 19:12:01   5148s] ---------------------------------------------------------------------------------------------
[08/07 19:12:01   5148s]  TnsOpt #2 TOTAL                    0:03:15.1  ( 100.0 % )     0:03:15.1 /  0:03:15.0    1.0
[08/07 19:12:01   5148s] ---------------------------------------------------------------------------------------------
[08/07 19:12:01   5148s] 
[08/07 19:12:01   5148s] End: GigaOpt Optimization in TNS mode
[08/07 19:12:01   5149s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -force -svrReclaim -rtrShortNets -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[08/07 19:12:01   5149s] Info: 105 nets with fixed/cover wires excluded.
[08/07 19:12:01   5149s] Info: 126 clock nets excluded from IPO operation.
[08/07 19:12:01   5149s] ### Creating LA Mngr. totSessionCpu=1:25:49 mem=1494.4M
[08/07 19:12:01   5149s] ### Creating LA Mngr, finished. totSessionCpu=1:25:49 mem=1494.4M
[08/07 19:12:01   5149s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/07 19:12:01   5149s] ### Creating PhyDesignMc. totSessionCpu=1:25:49 mem=1513.4M
[08/07 19:12:01   5149s] OPERPROF: Starting DPlace-Init at level 1, MEM:1513.4M
[08/07 19:12:01   5149s] z: 2, totalTracks: 1
[08/07 19:12:01   5149s] #spOpts: N=250 mergeVia=F 
[08/07 19:12:01   5149s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1513.4M
[08/07 19:12:01   5149s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:1513.4M
[08/07 19:12:01   5149s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1513.4MB).
[08/07 19:12:01   5149s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.073, MEM:1513.4M
[08/07 19:12:01   5149s] TotalInstCnt at PhyDesignMc Initialization: 42,084
[08/07 19:12:01   5149s] ### Creating PhyDesignMc, finished. totSessionCpu=1:25:50 mem=1513.4M
[08/07 19:12:01   5149s] Begin: Area Reclaim Optimization
[08/07 19:12:01   5149s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:25:49.6/1:25:53.6 (1.0), mem = 1513.4M
[08/07 19:12:01   5149s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.83496.6
[08/07 19:12:01   5149s] ### Creating RouteCongInterface, started
[08/07 19:12:01   5149s] 
[08/07 19:12:01   5149s] #optDebug: {2, 0.429, 0.8500} {3, 0.429, 0.8500} 
[08/07 19:12:01   5149s] 
[08/07 19:12:01   5149s] #optDebug: {0, 1.200}
[08/07 19:12:01   5149s] ### Creating RouteCongInterface, finished
[08/07 19:12:01   5149s] ### Creating LA Mngr. totSessionCpu=1:25:50 mem=1513.4M
[08/07 19:12:01   5149s] ### Creating LA Mngr, finished. totSessionCpu=1:25:50 mem=1513.4M
[08/07 19:12:02   5149s] Usable buffer cells for single buffer setup transform:
[08/07 19:12:02   5149s] BUFX2 BUFX4 CLKBUF1 
[08/07 19:12:02   5149s] Number of usable buffer cells above: 3
[08/07 19:12:02   5149s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1513.4M
[08/07 19:12:02   5149s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1513.4M
[08/07 19:12:02   5150s] Reclaim Optimization WNS Slack -7.256  TNS Slack -6963.791 Density 32.33
[08/07 19:12:02   5150s] +----------+---------+--------+---------+------------+--------+
[08/07 19:12:02   5150s] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[08/07 19:12:02   5150s] +----------+---------+--------+---------+------------+--------+
[08/07 19:12:02   5150s] |    32.33%|        -|  -7.256|-6963.791|   0:00:00.0| 1513.4M|
[08/07 19:12:03   5151s] |    32.33%|        0|  -7.256|-6963.791|   0:00:01.0| 1532.5M|
[08/07 19:12:03   5151s] #optDebug: <stH: 30.0000 MiSeL: 323.9250>
[08/07 19:12:03   5151s] |    32.33%|        0|  -7.256|-6963.791|   0:00:00.0| 1532.5M|
[08/07 19:12:06   5153s] |    32.27%|       92|  -7.256|-6964.944|   0:00:03.0| 1551.6M|
[08/07 19:12:11   5159s] |    32.22%|      277|  -7.255|-6963.184|   0:00:05.0| 1551.6M|
[08/07 19:12:13   5160s] |    32.22%|        4|  -7.255|-6963.179|   0:00:02.0| 1551.6M|
[08/07 19:12:13   5161s] |    32.22%|        0|  -7.255|-6963.179|   0:00:00.0| 1551.6M|
[08/07 19:12:13   5161s] #optDebug: <stH: 30.0000 MiSeL: 323.9250>
[08/07 19:12:13   5161s] |    32.22%|        0|  -7.255|-6963.179|   0:00:00.0| 1551.6M|
[08/07 19:12:13   5161s] +----------+---------+--------+---------+------------+--------+
[08/07 19:12:13   5161s] Reclaim Optimization End WNS Slack -7.255  TNS Slack -6963.179 Density 32.22
[08/07 19:12:13   5161s] 
[08/07 19:12:13   5161s] ** Summary: Restruct = 0 Buffer Deletion = 60 Declone = 38 Resize = 177 **
[08/07 19:12:13   5161s] --------------------------------------------------------------
[08/07 19:12:13   5161s] |                                   | Total     | Sequential |
[08/07 19:12:13   5161s] --------------------------------------------------------------
[08/07 19:12:13   5161s] | Num insts resized                 |     176  |       0    |
[08/07 19:12:13   5161s] | Num insts undone                  |     103  |       0    |
[08/07 19:12:13   5161s] | Num insts Downsized               |     176  |       0    |
[08/07 19:12:13   5161s] | Num insts Samesized               |       0  |       0    |
[08/07 19:12:13   5161s] | Num insts Upsized                 |       0  |       0    |
[08/07 19:12:13   5161s] | Num multiple commits+uncommits    |       3  |       -    |
[08/07 19:12:13   5161s] --------------------------------------------------------------
[08/07 19:12:13   5161s] End: Core Area Reclaim Optimization (cpu = 0:00:11.7) (real = 0:00:12.0) **
[08/07 19:12:13   5161s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1551.6M
[08/07 19:12:13   5161s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.100, REAL:0.099, MEM:1551.6M
[08/07 19:12:13   5161s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1551.6M
[08/07 19:12:13   5161s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1551.6M
[08/07 19:12:13   5161s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1551.6M
[08/07 19:12:13   5161s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.033, MEM:1551.6M
[08/07 19:12:13   5161s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1551.6M
[08/07 19:12:13   5161s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.001, MEM:1551.6M
[08/07 19:12:13   5161s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.080, REAL:0.087, MEM:1551.6M
[08/07 19:12:13   5161s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.080, REAL:0.087, MEM:1551.6M
[08/07 19:12:13   5161s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.83496.16
[08/07 19:12:13   5161s] OPERPROF: Starting RefinePlace at level 1, MEM:1551.6M
[08/07 19:12:13   5161s] *** Starting refinePlace (1:26:02 mem=1551.6M) ***
[08/07 19:12:13   5161s] Total net bbox length = 9.027e+06 (4.908e+06 4.120e+06) (ext = 1.289e+06)
[08/07 19:12:13   5161s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 19:12:13   5161s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1551.6M
[08/07 19:12:13   5161s] Starting refinePlace ...
[08/07 19:12:14   5161s] 
[08/07 19:12:14   5161s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[08/07 19:12:14   5162s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 19:12:14   5162s] [CPU] RefinePlace/Legalization (cpu=0:00:00.8, real=0:00:01.0, mem=1551.6MB) @(1:26:02 - 1:26:02).
[08/07 19:12:14   5162s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 19:12:14   5162s] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1551.6MB
[08/07 19:12:14   5162s] Statistics of distance of Instance movement in refine placement:
[08/07 19:12:14   5162s]   maximum (X+Y) =         0.00 um
[08/07 19:12:14   5162s]   mean    (X+Y) =         0.00 um
[08/07 19:12:14   5162s] Summary Report:
[08/07 19:12:14   5162s] Instances move: 0 (out of 41882 movable)
[08/07 19:12:14   5162s] Instances flipped: 0
[08/07 19:12:14   5162s] Mean displacement: 0.00 um
[08/07 19:12:14   5162s] Max displacement: 0.00 um 
[08/07 19:12:14   5162s] Total instances moved : 0
[08/07 19:12:14   5162s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.800, REAL:0.804, MEM:1551.6M
[08/07 19:12:14   5162s] Total net bbox length = 9.027e+06 (4.908e+06 4.120e+06) (ext = 1.289e+06)
[08/07 19:12:14   5162s] Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1551.6MB
[08/07 19:12:14   5162s] [CPU] RefinePlace/total (cpu=0:00:00.9, real=0:00:01.0, mem=1551.6MB) @(1:26:02 - 1:26:02).
[08/07 19:12:14   5162s] *** Finished refinePlace (1:26:02 mem=1551.6M) ***
[08/07 19:12:14   5162s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.83496.16
[08/07 19:12:14   5162s] OPERPROF: Finished RefinePlace at level 1, CPU:0.910, REAL:0.907, MEM:1551.6M
[08/07 19:12:14   5162s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1551.6M
[08/07 19:12:15   5162s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.100, REAL:0.096, MEM:1551.6M
[08/07 19:12:15   5162s] *** maximum move = 0.00 um ***
[08/07 19:12:15   5162s] *** Finished re-routing un-routed nets (1551.6M) ***
[08/07 19:12:15   5162s] OPERPROF: Starting DPlace-Init at level 1, MEM:1551.6M
[08/07 19:12:15   5162s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1551.6M
[08/07 19:12:15   5162s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.033, MEM:1551.6M
[08/07 19:12:15   5162s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1551.6M
[08/07 19:12:15   5162s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.001, MEM:1551.6M
[08/07 19:12:15   5162s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.085, MEM:1551.6M
[08/07 19:12:15   5163s] 
[08/07 19:12:15   5163s] *** Finish Physical Update (cpu=0:00:01.8 real=0:00:02.0 mem=1551.6M) ***
[08/07 19:12:15   5163s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.83496.6
[08/07 19:12:15   5163s] *** AreaOpt [finish] : cpu/real = 0:00:13.5/0:00:13.6 (1.0), totSession cpu/real = 1:26:03.1/1:26:07.2 (1.0), mem = 1551.6M
[08/07 19:12:15   5163s] 
[08/07 19:12:15   5163s] =============================================================================================
[08/07 19:12:15   5163s]  Step TAT Report for AreaOpt #3
[08/07 19:12:15   5163s] =============================================================================================
[08/07 19:12:15   5163s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/07 19:12:15   5163s] ---------------------------------------------------------------------------------------------
[08/07 19:12:15   5163s] [ RefinePlace            ]      1   0:00:01.8  (  13.4 % )     0:00:01.8 /  0:00:01.8    1.0
[08/07 19:12:15   5163s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.7 % )     0:00:00.2 /  0:00:00.2    1.0
[08/07 19:12:15   5163s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 19:12:15   5163s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[08/07 19:12:15   5163s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 19:12:15   5163s] [ OptSingleIteration     ]      7   0:00:00.2  (   1.4 % )     0:00:10.1 /  0:00:10.1    1.0
[08/07 19:12:15   5163s] [ OptGetWeight           ]    748   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.4
[08/07 19:12:15   5163s] [ OptEval                ]    748   0:00:03.1  (  22.5 % )     0:00:03.1 /  0:00:03.2    1.0
[08/07 19:12:15   5163s] [ OptCommit              ]    748   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    0.8
[08/07 19:12:15   5163s] [ IncrTimingUpdate       ]     91   0:00:05.4  (  39.5 % )     0:00:05.4 /  0:00:05.3    1.0
[08/07 19:12:15   5163s] [ PostCommitDelayUpdate  ]    765   0:00:00.2  (   1.3 % )     0:00:01.4 /  0:00:01.4    1.0
[08/07 19:12:15   5163s] [ IncrDelayCalc          ]    360   0:00:01.2  (   9.0 % )     0:00:01.2 /  0:00:01.3    1.1
[08/07 19:12:15   5163s] [ MISC                   ]          0:00:01.3  (   9.5 % )     0:00:01.3 /  0:00:01.3    1.0
[08/07 19:12:15   5163s] ---------------------------------------------------------------------------------------------
[08/07 19:12:15   5163s]  AreaOpt #3 TOTAL                   0:00:13.6  ( 100.0 % )     0:00:13.6 /  0:00:13.5    1.0
[08/07 19:12:15   5163s] ---------------------------------------------------------------------------------------------
[08/07 19:12:15   5163s] 
[08/07 19:12:15   5163s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1532.5M
[08/07 19:12:15   5163s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.100, REAL:0.099, MEM:1532.5M
[08/07 19:12:15   5163s] TotalInstCnt at PhyDesignMc Destruction: 41,986
[08/07 19:12:15   5163s] End: Area Reclaim Optimization (cpu=0:00:14, real=0:00:14, mem=1494.53M, totSessionCpu=1:26:03).
[08/07 19:12:15   5163s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1494.5M
[08/07 19:12:15   5163s] All LLGs are deleted
[08/07 19:12:15   5163s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1494.5M
[08/07 19:12:15   5163s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.003, MEM:1492.6M
[08/07 19:12:15   5163s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.004, MEM:1492.6M
[08/07 19:12:15   5163s] ### Creating LA Mngr. totSessionCpu=1:26:04 mem=1492.6M
[08/07 19:12:15   5163s] ### Creating LA Mngr, finished. totSessionCpu=1:26:04 mem=1492.6M
[08/07 19:12:15   5163s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1492.60 MB )
[08/07 19:12:15   5163s] (I)       Started Loading and Dumping File ( Curr Mem: 1492.60 MB )
[08/07 19:12:15   5163s] (I)       Reading DB...
[08/07 19:12:15   5163s] (I)       Read data from FE... (mem=1492.6M)
[08/07 19:12:15   5163s] (I)       Read nodes and places... (mem=1492.6M)
[08/07 19:12:15   5163s] (I)       Done Read nodes and places (cpu=0.050s, mem=1507.5M)
[08/07 19:12:15   5163s] (I)       Read nets... (mem=1507.5M)
[08/07 19:12:16   5163s] (I)       Done Read nets (cpu=0.120s, mem=1516.5M)
[08/07 19:12:16   5163s] (I)       Done Read data from FE (cpu=0.170s, mem=1516.5M)
[08/07 19:12:16   5163s] (I)       before initializing RouteDB syMemory usage = 1516.5 MB
[08/07 19:12:16   5163s] (I)       Honor MSV route constraint: false
[08/07 19:12:16   5163s] (I)       Maximum routing layer  : 3
[08/07 19:12:16   5163s] (I)       Minimum routing layer  : 2
[08/07 19:12:16   5163s] (I)       Supply scale factor H  : 1.00
[08/07 19:12:16   5163s] (I)       Supply scale factor V  : 1.00
[08/07 19:12:16   5163s] (I)       Tracks used by clock wire: 0
[08/07 19:12:16   5163s] (I)       Reverse direction      : 
[08/07 19:12:16   5163s] (I)       Honor partition pin guides: true
[08/07 19:12:16   5163s] (I)       Route selected nets only: false
[08/07 19:12:16   5163s] (I)       Route secondary PG pins: false
[08/07 19:12:16   5163s] (I)       Second PG max fanout   : 2147483647
[08/07 19:12:16   5163s] (I)       Apply function for special wires: true
[08/07 19:12:16   5163s] (I)       Layer by layer blockage reading: true
[08/07 19:12:16   5163s] (I)       Offset calculation fix : true
[08/07 19:12:16   5163s] (I)       Route stripe layer range: 
[08/07 19:12:16   5163s] (I)       Honor partition fences : 
[08/07 19:12:16   5163s] (I)       Honor partition pin    : 
[08/07 19:12:16   5163s] (I)       Honor partition fences with feedthrough: 
[08/07 19:12:16   5163s] (I)       Counted 1006 PG shapes. We will not process PG shapes layer by layer.
[08/07 19:12:16   5163s] (I)       Use row-based GCell size
[08/07 19:12:16   5163s] (I)       Use row-based GCell align
[08/07 19:12:16   5163s] (I)       GCell unit size   : 30000
[08/07 19:12:16   5163s] (I)       GCell multiplier  : 1
[08/07 19:12:16   5163s] (I)       GCell row height  : 30000
[08/07 19:12:16   5163s] (I)       Actual row height : 30000
[08/07 19:12:16   5163s] (I)       GCell align ref   : 40800 42000
[08/07 19:12:16   5163s] [NR-eGR] Track table information for default rule: 
[08/07 19:12:16   5163s] [NR-eGR] metal1 has no routable track
[08/07 19:12:16   5163s] [NR-eGR] metal2 has single uniform track structure
[08/07 19:12:16   5163s] [NR-eGR] metal3 has single uniform track structure
[08/07 19:12:16   5163s] (I)       ===========================================================================
[08/07 19:12:16   5163s] (I)       == Report All Rule Vias ==
[08/07 19:12:16   5163s] (I)       ===========================================================================
[08/07 19:12:16   5163s] (I)        Via Rule : (Default)
[08/07 19:12:16   5163s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/07 19:12:16   5163s] (I)       ---------------------------------------------------------------------------
[08/07 19:12:16   5163s] (I)        1    1 : M2_M1                       1 : M2_M1                    
[08/07 19:12:16   5163s] (I)        2    2 : M3_M2                       2 : M3_M2                    
[08/07 19:12:16   5163s] (I)        3    0 : ---                         0 : ---                      
[08/07 19:12:16   5163s] (I)       ===========================================================================
[08/07 19:12:16   5163s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1516.48 MB )
[08/07 19:12:16   5163s] [NR-eGR] Read 408 PG shapes
[08/07 19:12:16   5163s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1516.48 MB )
[08/07 19:12:16   5163s] [NR-eGR] #Routing Blockages  : 0
[08/07 19:12:16   5163s] [NR-eGR] #Instance Blockages : 2522
[08/07 19:12:16   5163s] [NR-eGR] #PG Blockages       : 408
[08/07 19:12:16   5163s] [NR-eGR] #Bump Blockages     : 0
[08/07 19:12:16   5163s] [NR-eGR] #Boundary Blockages : 0
[08/07 19:12:16   5163s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[08/07 19:12:16   5163s] [NR-eGR] Num Prerouted Nets = 105  Num Prerouted Wires = 3760
[08/07 19:12:16   5163s] (I)       readDataFromPlaceDB
[08/07 19:12:16   5163s] (I)       Read net information..
[08/07 19:12:16   5163s] [NR-eGR] Read numTotalNets=42675  numIgnoredNets=105
[08/07 19:12:16   5163s] (I)       Read testcase time = 0.020 seconds
[08/07 19:12:16   5163s] 
[08/07 19:12:16   5163s] (I)       early_global_route_priority property id does not exist.
[08/07 19:12:16   5163s] (I)       Start initializing grid graph
[08/07 19:12:16   5163s] (I)       End initializing grid graph
[08/07 19:12:16   5163s] (I)       Model blockages into capacity
[08/07 19:12:16   5163s] (I)       Read Num Blocks=20133  Num Prerouted Wires=3760  Num CS=0
[08/07 19:12:16   5163s] (I)       Started Modeling ( Curr Mem: 1525.90 MB )
[08/07 19:12:16   5163s] (I)       Started Modeling Layer 1 ( Curr Mem: 1525.90 MB )
[08/07 19:12:16   5163s] (I)       Started Modeling Layer 2 ( Curr Mem: 1525.90 MB )
[08/07 19:12:16   5163s] (I)       Layer 1 (V) : #blockages 20133 : #preroutes 3163
[08/07 19:12:16   5163s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1525.90 MB )
[08/07 19:12:16   5163s] (I)       Started Modeling Layer 3 ( Curr Mem: 1525.90 MB )
[08/07 19:12:16   5163s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 597
[08/07 19:12:16   5163s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1525.90 MB )
[08/07 19:12:16   5163s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1525.90 MB )
[08/07 19:12:16   5163s] (I)       -- layer congestion ratio --
[08/07 19:12:16   5163s] (I)       Layer 1 : 0.100000
[08/07 19:12:16   5163s] (I)       Layer 2 : 0.700000
[08/07 19:12:16   5163s] (I)       Layer 3 : 0.700000
[08/07 19:12:16   5163s] (I)       ----------------------------
[08/07 19:12:16   5163s] (I)       Number of ignored nets = 105
[08/07 19:12:16   5163s] (I)       Number of fixed nets = 105.  Ignored: Yes
[08/07 19:12:16   5163s] (I)       Number of clock nets = 126.  Ignored: No
[08/07 19:12:16   5163s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/07 19:12:16   5163s] (I)       Number of special nets = 0.  Ignored: Yes
[08/07 19:12:16   5163s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/07 19:12:16   5163s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[08/07 19:12:16   5163s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/07 19:12:16   5163s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/07 19:12:16   5163s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/07 19:12:16   5163s] [NR-eGR] There are 21 clock nets ( 0 with NDR ).
[08/07 19:12:16   5163s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1525.9 MB
[08/07 19:12:16   5163s] (I)       Ndr track 0 does not exist
[08/07 19:12:16   5163s] (I)       Layer1  viaCost=200.00
[08/07 19:12:16   5163s] (I)       Layer2  viaCost=100.00
[08/07 19:12:16   5163s] (I)       ---------------------Grid Graph Info--------------------
[08/07 19:12:16   5163s] (I)       Routing area        : (0, 0) - (6000000, 6000000)
[08/07 19:12:16   5163s] (I)       Core area           : (40800, 42000) - (5959200, 5958000)
[08/07 19:12:16   5163s] (I)       Site width          :  2400  (dbu)
[08/07 19:12:16   5163s] (I)       Row height          : 30000  (dbu)
[08/07 19:12:16   5163s] (I)       GCell row height    : 30000  (dbu)
[08/07 19:12:16   5163s] (I)       GCell width         : 30000  (dbu)
[08/07 19:12:16   5163s] (I)       GCell height        : 30000  (dbu)
[08/07 19:12:16   5163s] (I)       Grid                :   200   200     3
[08/07 19:12:16   5163s] (I)       Layer numbers       :     1     2     3
[08/07 19:12:16   5163s] (I)       Vertical capacity   :     0 30000     0
[08/07 19:12:16   5163s] (I)       Horizontal capacity :     0     0 30000
[08/07 19:12:16   5163s] (I)       Default wire width  :   900   900  1500
[08/07 19:12:16   5163s] (I)       Default wire space  :   900   900   900
[08/07 19:12:16   5163s] (I)       Default wire pitch  :  1800  1800  2400
[08/07 19:12:16   5163s] (I)       Default pitch size  :  1800  2400  3000
[08/07 19:12:16   5163s] (I)       First track coord   :     0  1200  1500
[08/07 19:12:16   5163s] (I)       Num tracks per GCell: 16.67 12.50 10.00
[08/07 19:12:16   5163s] (I)       Total num of tracks :     0  2500  2000
[08/07 19:12:16   5163s] (I)       Num of masks        :     1     1     1
[08/07 19:12:16   5163s] (I)       Num of trim masks   :     0     0     0
[08/07 19:12:16   5163s] (I)       --------------------------------------------------------
[08/07 19:12:16   5163s] 
[08/07 19:12:16   5163s] [NR-eGR] ============ Routing rule table ============
[08/07 19:12:16   5163s] [NR-eGR] Rule id: 0  Nets: 42570 
[08/07 19:12:16   5163s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/07 19:12:16   5163s] (I)       Pitch:  L1=1800  L2=2400  L3=3000
[08/07 19:12:16   5163s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1
[08/07 19:12:16   5163s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[08/07 19:12:16   5163s] [NR-eGR] ========================================
[08/07 19:12:16   5163s] [NR-eGR] 
[08/07 19:12:16   5163s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/07 19:12:16   5163s] (I)       blocked tracks on layer2 : = 20231 / 500000 (4.05%)
[08/07 19:12:16   5163s] (I)       blocked tracks on layer3 : = 0 / 400000 (0.00%)
[08/07 19:12:16   5163s] (I)       After initializing earlyGlobalRoute syMemory usage = 1525.9 MB
[08/07 19:12:16   5163s] (I)       Finished Loading and Dumping File ( CPU: 0.27 sec, Real: 0.26 sec, Curr Mem: 1525.90 MB )
[08/07 19:12:16   5163s] (I)       Started Global Routing ( Curr Mem: 1525.90 MB )
[08/07 19:12:16   5163s] (I)       ============= Initialization =============
[08/07 19:12:16   5163s] (I)       totalPins=114584  totalGlobalPin=92908 (81.08%)
[08/07 19:12:16   5163s] (I)       Started Build MST ( Curr Mem: 1525.90 MB )
[08/07 19:12:16   5163s] (I)       Generate topology with single threads
[08/07 19:12:16   5163s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1525.90 MB )
[08/07 19:12:16   5163s] (I)       total 2D Cap : 886888 = (400000 H, 486888 V)
[08/07 19:12:16   5163s] [NR-eGR] Layer group 1: route 42570 net(s) in layer range [2, 3]
[08/07 19:12:16   5163s] (I)       ============  Phase 1a Route ============
[08/07 19:12:16   5163s] (I)       Started Phase 1a ( Curr Mem: 1525.90 MB )
[08/07 19:12:16   5163s] (I)       Finished Phase 1a ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 1525.90 MB )
[08/07 19:12:16   5163s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1525.90 MB )
[08/07 19:12:16   5163s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[08/07 19:12:16   5163s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1525.90 MB )
[08/07 19:12:16   5163s] (I)       Usage: 269682 = (148607 H, 121075 V) = (37.15% H, 24.87% V) = (4.458e+06um H, 3.632e+06um V)
[08/07 19:12:16   5163s] (I)       
[08/07 19:12:16   5163s] (I)       ============  Phase 1b Route ============
[08/07 19:12:16   5163s] (I)       Started Phase 1b ( Curr Mem: 1525.90 MB )
[08/07 19:12:16   5164s] (I)       Finished Phase 1b ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1525.90 MB )
[08/07 19:12:16   5164s] (I)       Usage: 269979 = (148692 H, 121287 V) = (37.17% H, 24.91% V) = (4.461e+06um H, 3.639e+06um V)
[08/07 19:12:16   5164s] (I)       
[08/07 19:12:16   5164s] (I)       earlyGlobalRoute overflow of layer group 1: 5.00% H + 0.92% V. EstWL: 8.099370e+06um
[08/07 19:12:16   5164s] (I)       ============  Phase 1c Route ============
[08/07 19:12:16   5164s] (I)       Started Phase 1c ( Curr Mem: 1525.90 MB )
[08/07 19:12:16   5164s] (I)       Level2 Grid: 40 x 40
[08/07 19:12:16   5164s] (I)       Started Two Level Routing ( Curr Mem: 1525.90 MB )
[08/07 19:12:16   5164s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1525.90 MB )
[08/07 19:12:16   5164s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1525.90 MB )
[08/07 19:12:16   5164s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1525.90 MB )
[08/07 19:12:16   5164s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1525.90 MB )
[08/07 19:12:16   5164s] (I)       Usage: 269979 = (148692 H, 121287 V) = (37.17% H, 24.91% V) = (4.461e+06um H, 3.639e+06um V)
[08/07 19:12:16   5164s] (I)       
[08/07 19:12:16   5164s] (I)       ============  Phase 1d Route ============
[08/07 19:12:16   5164s] (I)       Started Phase 1d ( Curr Mem: 1525.90 MB )
[08/07 19:12:16   5164s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1525.90 MB )
[08/07 19:12:16   5164s] (I)       Usage: 270075 = (148696 H, 121379 V) = (37.17% H, 24.93% V) = (4.461e+06um H, 3.641e+06um V)
[08/07 19:12:16   5164s] (I)       
[08/07 19:12:16   5164s] (I)       ============  Phase 1e Route ============
[08/07 19:12:16   5164s] (I)       Started Phase 1e ( Curr Mem: 1525.90 MB )
[08/07 19:12:16   5164s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1525.90 MB )
[08/07 19:12:16   5164s] (I)       Usage: 270075 = (148696 H, 121379 V) = (37.17% H, 24.93% V) = (4.461e+06um H, 3.641e+06um V)
[08/07 19:12:16   5164s] (I)       
[08/07 19:12:16   5164s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 4.88% H + 0.92% V. EstWL: 8.102250e+06um
[08/07 19:12:16   5164s] [NR-eGR] 
[08/07 19:12:16   5164s] (I)       Current Phase 1l[Initialization] ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1525.90 MB )
[08/07 19:12:16   5164s] (I)       Running layer assignment with 1 threads
[08/07 19:12:16   5164s] (I)       Finished Phase 1l ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1525.90 MB )
[08/07 19:12:16   5164s] (I)       ============  Phase 1l Route ============
[08/07 19:12:16   5164s] (I)       
[08/07 19:12:16   5164s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/07 19:12:16   5164s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[08/07 19:12:16   5164s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[08/07 19:12:16   5164s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[08/07 19:12:16   5164s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/07 19:12:16   5164s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/07 19:12:16   5164s] [NR-eGR]  metal2  (2)       272( 0.68%)        49( 0.12%)        10( 0.03%)         0( 0.00%)   ( 0.83%) 
[08/07 19:12:16   5164s] [NR-eGR]  metal3  (3)       998( 2.51%)       298( 0.75%)        69( 0.17%)         4( 0.01%)   ( 3.44%) 
[08/07 19:12:16   5164s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/07 19:12:16   5164s] [NR-eGR] Total             1270( 1.60%)       347( 0.44%)        79( 0.10%)         4( 0.01%)   ( 2.14%) 
[08/07 19:12:16   5164s] [NR-eGR] 
[08/07 19:12:16   5164s] (I)       Finished Global Routing ( CPU: 0.24 sec, Real: 0.25 sec, Curr Mem: 1525.90 MB )
[08/07 19:12:16   5164s] (I)       total 2D Cap : 888207 = (400000 H, 488207 V)
[08/07 19:12:16   5164s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 3.42% H + 0.83% V
[08/07 19:12:16   5164s] [NR-eGR] Overflow after earlyGlobalRoute 4.70% H + 1.03% V
[08/07 19:12:16   5164s] (I)       ============= track Assignment ============
[08/07 19:12:16   5164s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1525.90 MB )
[08/07 19:12:16   5164s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1525.90 MB )
[08/07 19:12:16   5164s] (I)       Started Greedy Track Assignment ( Curr Mem: 1525.90 MB )
[08/07 19:12:16   5164s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[08/07 19:12:16   5164s] (I)       Running track assignment with 1 threads
[08/07 19:12:16   5164s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1525.90 MB )
[08/07 19:12:16   5164s] (I)       Run Multi-thread track assignment
[08/07 19:12:16   5164s] (I)       Finished Greedy Track Assignment ( CPU: 0.30 sec, Real: 0.29 sec, Curr Mem: 1525.90 MB )
[08/07 19:12:17   5164s] [NR-eGR] --------------------------------------------------------------------------
[08/07 19:12:17   5164s] [NR-eGR] metal1  (1F) length: 1.249500e+02um, number of vias: 115815
[08/07 19:12:17   5164s] [NR-eGR] metal2  (2V) length: 4.092080e+06um, number of vias: 163804
[08/07 19:12:17   5164s] [NR-eGR] metal3  (3H) length: 4.606371e+06um, number of vias: 0
[08/07 19:12:17   5164s] [NR-eGR] Total length: 8.698576e+06um, number of vias: 279619
[08/07 19:12:17   5164s] [NR-eGR] --------------------------------------------------------------------------
[08/07 19:12:17   5164s] [NR-eGR] Total eGR-routed clock nets wire length: 4.002000e+02um 
[08/07 19:12:17   5164s] [NR-eGR] --------------------------------------------------------------------------
[08/07 19:12:17   5165s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.44 sec, Real: 1.44 sec, Curr Mem: 1508.17 MB )
[08/07 19:12:17   5165s] Extraction called for design 'riscv' of instances=41986 and nets=42758 using extraction engine 'preRoute' .
[08/07 19:12:17   5165s] PreRoute RC Extraction called for design riscv.
[08/07 19:12:17   5165s] RC Extraction called in multi-corner(1) mode.
[08/07 19:12:17   5165s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/07 19:12:17   5165s] Type 'man IMPEXT-6197' for more detail.
[08/07 19:12:17   5165s] RCMode: PreRoute
[08/07 19:12:17   5165s]       RC Corner Indexes            0   
[08/07 19:12:17   5165s] Capacitance Scaling Factor   : 1.00000 
[08/07 19:12:17   5165s] Resistance Scaling Factor    : 1.00000 
[08/07 19:12:17   5165s] Clock Cap. Scaling Factor    : 1.00000 
[08/07 19:12:17   5165s] Clock Res. Scaling Factor    : 1.00000 
[08/07 19:12:17   5165s] Shrink Factor                : 1.00000
[08/07 19:12:17   5165s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/07 19:12:17   5165s] LayerId::1 widthSet size::1
[08/07 19:12:17   5165s] LayerId::2 widthSet size::1
[08/07 19:12:17   5165s] LayerId::3 widthSet size::1
[08/07 19:12:17   5165s] Updating RC grid for preRoute extraction ...
[08/07 19:12:17   5165s] Initializing multi-corner resistance tables ...
[08/07 19:12:17   5165s] Preroute length aware model : LLS: 2-1 ; HLS: 4-3 ; rDens: 0.506119 ; uaWl: 1.000000 ; uaWlH: 1.000000 ; aWlH: 0.000000 ; Pmax: 0.939400 ; wcR: 1.000000 ; newSi: 0.097500 ; pMod: 77 ; 
[08/07 19:12:17   5165s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1508.172M)
[08/07 19:12:18   5165s] Compute RC Scale Done ...
[08/07 19:12:18   5165s] OPERPROF: Starting HotSpotCal at level 1, MEM:1508.2M
[08/07 19:12:18   5165s] [hotspot] +------------+---------------+---------------+
[08/07 19:12:18   5165s] [hotspot] |            |   max hotspot | total hotspot |
[08/07 19:12:18   5165s] [hotspot] +------------+---------------+---------------+
[08/07 19:12:18   5165s] [hotspot] | normalized |        106.00 |        188.89 |
[08/07 19:12:18   5165s] [hotspot] +------------+---------------+---------------+
[08/07 19:12:18   5165s] Local HotSpot Analysis: normalized max congestion hotspot area = 106.00, normalized total congestion hotspot area = 188.89 (area is in unit of 4 std-cell row bins)
[08/07 19:12:18   5165s] [hotspot] max/total 106.00/188.89, big hotspot (>10) total 149.33
[08/07 19:12:18   5165s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[08/07 19:12:18   5165s] [hotspot] +-----+-------------------------------------+---------------+
[08/07 19:12:18   5165s] [hotspot] | top |            hotspot bbox             | hotspot score |
[08/07 19:12:18   5165s] [hotspot] +-----+-------------------------------------+---------------+
[08/07 19:12:18   5165s] [hotspot] |  1  |  4450.80  3732.00  5650.80  5892.00 |      107.33   |
[08/07 19:12:18   5165s] [hotspot] +-----+-------------------------------------+---------------+
[08/07 19:12:18   5165s] [hotspot] |  2  |  2050.80  4212.00  2770.80  5412.00 |       36.67   |
[08/07 19:12:18   5165s] [hotspot] +-----+-------------------------------------+---------------+
[08/07 19:12:18   5165s] [hotspot] |  3  |  2530.80  3012.00  2890.80  3492.00 |        8.44   |
[08/07 19:12:18   5165s] [hotspot] +-----+-------------------------------------+---------------+
[08/07 19:12:18   5165s] [hotspot] |  4  |  1450.80  1692.00  1810.80  2052.00 |        5.78   |
[08/07 19:12:18   5165s] [hotspot] +-----+-------------------------------------+---------------+
[08/07 19:12:18   5165s] [hotspot] |  5  |  1690.80  2412.00  2050.80  2772.00 |        5.78   |
[08/07 19:12:18   5165s] [hotspot] +-----+-------------------------------------+---------------+
[08/07 19:12:18   5165s] Top 5 hotspots total area: 164.00
[08/07 19:12:18   5165s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.009, MEM:1508.2M
[08/07 19:12:18   5166s] #################################################################################
[08/07 19:12:18   5166s] # Design Stage: PreRoute
[08/07 19:12:18   5166s] # Design Name: riscv
[08/07 19:12:18   5166s] # Design Mode: 250nm
[08/07 19:12:18   5166s] # Analysis Mode: MMMC OCV 
[08/07 19:12:18   5166s] # Parasitics Mode: No SPEF/RCDB
[08/07 19:12:18   5166s] # Signoff Settings: SI Off 
[08/07 19:12:18   5166s] #################################################################################
[08/07 19:12:19   5167s] Calculate early delays in OCV mode...
[08/07 19:12:19   5167s] Calculate late delays in OCV mode...
[08/07 19:12:19   5167s] Topological Sorting (REAL = 0:00:00.0, MEM = 1498.2M, InitMEM = 1498.2M)
[08/07 19:12:19   5167s] Start delay calculation (fullDC) (1 T). (MEM=1498.17)
[08/07 19:12:20   5167s] End AAE Lib Interpolated Model. (MEM=1517.9 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/07 19:12:28   5176s] Total number of fetched objects 42777
[08/07 19:12:28   5176s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[08/07 19:12:28   5176s] End delay calculation. (MEM=1524.79 CPU=0:00:07.2 REAL=0:00:07.0)
[08/07 19:12:28   5176s] End delay calculation (fullDC). (MEM=1524.79 CPU=0:00:09.0 REAL=0:00:09.0)
[08/07 19:12:28   5176s] *** CDM Built up (cpu=0:00:10.3  real=0:00:10.0  mem= 1524.8M) ***
[08/07 19:12:29   5176s] Begin: GigaOpt postEco DRV Optimization
[08/07 19:12:29   5176s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -maintainWNS -postCTS
[08/07 19:12:29   5176s] Info: 105 nets with fixed/cover wires excluded.
[08/07 19:12:29   5177s] Info: 126 clock nets excluded from IPO operation.
[08/07 19:12:29   5177s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:26:17.0/1:26:21.1 (1.0), mem = 1524.8M
[08/07 19:12:29   5177s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.83496.7
[08/07 19:12:29   5177s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/07 19:12:29   5177s] ### Creating PhyDesignMc. totSessionCpu=1:26:17 mem=1524.8M
[08/07 19:12:29   5177s] OPERPROF: Starting DPlace-Init at level 1, MEM:1524.8M
[08/07 19:12:29   5177s] z: 2, totalTracks: 1
[08/07 19:12:29   5177s] #spOpts: N=250 mergeVia=F 
[08/07 19:12:29   5177s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1524.8M
[08/07 19:12:29   5177s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1524.8M
[08/07 19:12:29   5177s] Core basic site is core
[08/07 19:12:29   5177s] SiteArray: non-trimmed site array dimensions = 197 x 2466
[08/07 19:12:29   5177s] SiteArray: use 2,019,328 bytes
[08/07 19:12:29   5177s] SiteArray: current memory after site array memory allocation 1526.7M
[08/07 19:12:29   5177s] SiteArray: FP blocked sites are writable
[08/07 19:12:29   5177s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/07 19:12:29   5177s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1526.7M
[08/07 19:12:29   5177s] Process 594 wires and vias for routing blockage and capacity analysis
[08/07 19:12:29   5177s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1526.7M
[08/07 19:12:29   5177s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.017, MEM:1526.7M
[08/07 19:12:29   5177s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.027, MEM:1526.7M
[08/07 19:12:29   5177s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1526.7MB).
[08/07 19:12:29   5177s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.080, MEM:1526.7M
[08/07 19:12:29   5177s] TotalInstCnt at PhyDesignMc Initialization: 41,986
[08/07 19:12:29   5177s] ### Creating PhyDesignMc, finished. totSessionCpu=1:26:17 mem=1526.7M
[08/07 19:12:29   5177s] ### Creating RouteCongInterface, started
[08/07 19:12:29   5177s] 
[08/07 19:12:29   5177s] #optDebug: {2, 0.429, 0.7481} {3, 0.429, 0.7481} 
[08/07 19:12:29   5177s] 
[08/07 19:12:29   5177s] #optDebug: {0, 1.200}
[08/07 19:12:29   5177s] ### Creating RouteCongInterface, finished
[08/07 19:12:29   5177s] ### Creating LA Mngr. totSessionCpu=1:26:17 mem=1526.7M
[08/07 19:12:29   5177s] ### Creating LA Mngr, finished. totSessionCpu=1:26:17 mem=1526.7M
[08/07 19:12:32   5180s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1561.1M
[08/07 19:12:32   5180s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1561.1M
[08/07 19:12:32   5180s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/07 19:12:32   5180s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[08/07 19:12:32   5180s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/07 19:12:32   5180s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[08/07 19:12:32   5180s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/07 19:12:33   5181s] Info: violation cost 4.080292 (cap = 4.080292, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/07 19:12:33   5181s] |     0|     0|     0.00|    17|    17|    -2.36|     0|     0|     0|     0|    -8.99| -8586.20|       0|       0|       0|  32.22|          |         |
[08/07 19:12:34   5182s] Info: violation cost 3.295219 (cap = 3.295219, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/07 19:12:34   5182s] |     0|     0|     0.00|     1|     1|    -2.36|     0|     0|     0|     0|    -8.98| -8572.25|       6|       2|      10|  32.23| 0:00:01.0|  1561.1M|
[08/07 19:12:34   5182s] Info: violation cost 3.295219 (cap = 3.295219, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/07 19:12:34   5182s] |     0|     0|     0.00|     1|     1|    -2.36|     0|     0|     0|     0|    -8.98| -8572.25|       0|       0|       0|  32.23| 0:00:00.0|  1561.1M|
[08/07 19:12:34   5182s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/07 19:12:34   5182s] 
[08/07 19:12:34   5182s] ###############################################################################
[08/07 19:12:34   5182s] #
[08/07 19:12:34   5182s] #  Large fanout net report:  
[08/07 19:12:34   5182s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[08/07 19:12:34   5182s] #     - current density: 32.23
[08/07 19:12:34   5182s] #
[08/07 19:12:34   5182s] #  List of high fanout nets:
[08/07 19:12:34   5182s] #
[08/07 19:12:34   5182s] ###############################################################################
[08/07 19:12:34   5182s] 
[08/07 19:12:34   5182s] 
[08/07 19:12:34   5182s] =======================================================================
[08/07 19:12:34   5182s]                 Reasons for remaining drv violations
[08/07 19:12:34   5182s] =======================================================================
[08/07 19:12:34   5182s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[08/07 19:12:34   5182s] 
[08/07 19:12:34   5182s] MultiBuffering failure reasons
[08/07 19:12:34   5182s] ------------------------------------------------
[08/07 19:12:34   5182s] *info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[08/07 19:12:34   5182s] 
[08/07 19:12:34   5182s] 
[08/07 19:12:34   5182s] *** Finish DRV Fixing (cpu=0:00:02.2 real=0:00:02.0 mem=1561.1M) ***
[08/07 19:12:34   5182s] 
[08/07 19:12:34   5182s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1577.1M
[08/07 19:12:34   5182s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.110, REAL:0.104, MEM:1577.1M
[08/07 19:12:34   5182s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1577.1M
[08/07 19:12:34   5182s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1577.1M
[08/07 19:12:35   5182s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1577.1M
[08/07 19:12:35   5182s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.035, MEM:1577.1M
[08/07 19:12:35   5182s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1577.1M
[08/07 19:12:35   5182s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.001, MEM:1577.1M
[08/07 19:12:35   5182s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.090, REAL:0.089, MEM:1577.1M
[08/07 19:12:35   5182s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.090, REAL:0.089, MEM:1577.1M
[08/07 19:12:35   5182s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.83496.17
[08/07 19:12:35   5182s] OPERPROF: Starting RefinePlace at level 1, MEM:1577.1M
[08/07 19:12:35   5182s] *** Starting refinePlace (1:26:23 mem=1577.1M) ***
[08/07 19:12:35   5182s] Total net bbox length = 9.031e+06 (4.910e+06 4.121e+06) (ext = 1.289e+06)
[08/07 19:12:35   5182s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 19:12:35   5182s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1577.1M
[08/07 19:12:35   5182s] Starting refinePlace ...
[08/07 19:12:35   5183s] 
[08/07 19:12:35   5183s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[08/07 19:12:35   5183s] Move report: legalization moves 9 insts, mean move: 13.47 um, max move: 30.00 um
[08/07 19:12:35   5183s] 	Max move on inst (FE_OFC3097_n26653): (4905.60, 3822.00) --> (4905.60, 3792.00)
[08/07 19:12:35   5183s] [CPU] RefinePlace/Legalization (cpu=0:00:00.8, real=0:00:00.0, mem=1577.1MB) @(1:26:23 - 1:26:24).
[08/07 19:12:35   5183s] Move report: Detail placement moves 9 insts, mean move: 13.47 um, max move: 30.00 um
[08/07 19:12:35   5183s] 	Max move on inst (FE_OFC3097_n26653): (4905.60, 3822.00) --> (4905.60, 3792.00)
[08/07 19:12:35   5183s] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 1577.1MB
[08/07 19:12:35   5183s] Statistics of distance of Instance movement in refine placement:
[08/07 19:12:35   5183s]   maximum (X+Y) =        30.00 um
[08/07 19:12:35   5183s]   inst (FE_OFC3097_n26653) with max move: (4905.6, 3822) -> (4905.6, 3792)
[08/07 19:12:35   5183s]   mean    (X+Y) =        13.47 um
[08/07 19:12:35   5183s] Summary Report:
[08/07 19:12:35   5183s] Instances move: 9 (out of 41890 movable)
[08/07 19:12:35   5183s] Instances flipped: 0
[08/07 19:12:35   5183s] Mean displacement: 13.47 um
[08/07 19:12:35   5183s] Max displacement: 30.00 um (Instance: FE_OFC3097_n26653) (4905.6, 3822) -> (4905.6, 3792)
[08/07 19:12:35   5183s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: BUFX2
[08/07 19:12:35   5183s] Total instances moved : 9
[08/07 19:12:35   5183s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.800, REAL:0.802, MEM:1577.1M
[08/07 19:12:35   5183s] Total net bbox length = 9.031e+06 (4.910e+06 4.121e+06) (ext = 1.289e+06)
[08/07 19:12:35   5183s] Runtime: CPU: 0:00:00.9 REAL: 0:00:00.0 MEM: 1577.1MB
[08/07 19:12:35   5183s] [CPU] RefinePlace/total (cpu=0:00:00.9, real=0:00:00.0, mem=1577.1MB) @(1:26:23 - 1:26:24).
[08/07 19:12:35   5183s] *** Finished refinePlace (1:26:24 mem=1577.1M) ***
[08/07 19:12:35   5183s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.83496.17
[08/07 19:12:35   5183s] OPERPROF: Finished RefinePlace at level 1, CPU:0.910, REAL:0.907, MEM:1577.1M
[08/07 19:12:36   5183s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1577.1M
[08/07 19:12:36   5183s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.110, REAL:0.102, MEM:1577.1M
[08/07 19:12:36   5183s] *** maximum move = 30.00 um ***
[08/07 19:12:36   5183s] *** Finished re-routing un-routed nets (1577.1M) ***
[08/07 19:12:36   5184s] OPERPROF: Starting DPlace-Init at level 1, MEM:1577.1M
[08/07 19:12:36   5184s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1577.1M
[08/07 19:12:36   5184s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.032, MEM:1577.1M
[08/07 19:12:36   5184s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1577.1M
[08/07 19:12:36   5184s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.001, MEM:1577.1M
[08/07 19:12:36   5184s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.084, MEM:1577.1M
[08/07 19:12:36   5184s] 
[08/07 19:12:36   5184s] *** Finish Physical Update (cpu=0:00:01.9 real=0:00:02.0 mem=1577.1M) ***
[08/07 19:12:36   5184s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1558.0M
[08/07 19:12:36   5184s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.100, REAL:0.104, MEM:1558.0M
[08/07 19:12:36   5184s] TotalInstCnt at PhyDesignMc Destruction: 41,994
[08/07 19:12:36   5184s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.83496.7
[08/07 19:12:36   5184s] *** DrvOpt [finish] : cpu/real = 0:00:07.4/0:00:07.4 (1.0), totSession cpu/real = 1:26:24.5/1:26:28.6 (1.0), mem = 1558.0M
[08/07 19:12:36   5184s] 
[08/07 19:12:36   5184s] =============================================================================================
[08/07 19:12:36   5184s]  Step TAT Report for DrvOpt #3
[08/07 19:12:36   5184s] =============================================================================================
[08/07 19:12:36   5184s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/07 19:12:36   5184s] ---------------------------------------------------------------------------------------------
[08/07 19:12:36   5184s] [ RefinePlace            ]      1   0:00:01.9  (  24.5 % )     0:00:01.9 /  0:00:01.9    1.0
[08/07 19:12:36   5184s] [ SlackTraversorInit     ]      1   0:00:00.2  (   3.2 % )     0:00:00.2 /  0:00:00.2    1.0
[08/07 19:12:36   5184s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    4.1
[08/07 19:12:36   5184s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   4.3 % )     0:00:00.3 /  0:00:00.3    1.0
[08/07 19:12:36   5184s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.0
[08/07 19:12:36   5184s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 19:12:36   5184s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.0 % )     0:00:01.1 /  0:00:01.1    1.0
[08/07 19:12:36   5184s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 19:12:36   5184s] [ OptEval                ]      2   0:00:00.3  (   3.8 % )     0:00:00.3 /  0:00:00.3    1.0
[08/07 19:12:36   5184s] [ OptCommit              ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.7
[08/07 19:12:36   5184s] [ IncrTimingUpdate       ]      1   0:00:00.6  (   8.1 % )     0:00:00.6 /  0:00:00.6    1.0
[08/07 19:12:36   5184s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.2 % )     0:00:00.2 /  0:00:00.2    0.9
[08/07 19:12:36   5184s] [ IncrDelayCalc          ]     10   0:00:00.2  (   2.3 % )     0:00:00.2 /  0:00:00.2    1.0
[08/07 19:12:36   5184s] [ DrvFindVioNets         ]      3   0:00:00.6  (   7.4 % )     0:00:00.6 /  0:00:00.6    1.0
[08/07 19:12:36   5184s] [ DrvComputeSummary      ]      3   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.2    1.0
[08/07 19:12:36   5184s] [ MISC                   ]          0:00:03.2  (  42.7 % )     0:00:03.2 /  0:00:03.2    1.0
[08/07 19:12:36   5184s] ---------------------------------------------------------------------------------------------
[08/07 19:12:36   5184s]  DrvOpt #3 TOTAL                    0:00:07.6  ( 100.0 % )     0:00:07.6 /  0:00:07.6    1.0
[08/07 19:12:36   5184s] ---------------------------------------------------------------------------------------------
[08/07 19:12:36   5184s] 
[08/07 19:12:36   5184s] End: GigaOpt postEco DRV Optimization
[08/07 19:12:36   5184s] GigaOpt: WNS changes after routing: -6.924 -> -8.678 (bump = 1.754)
[08/07 19:12:36   5184s] GigaOpt: WNS bump threshold: -92.8
[08/07 19:12:36   5184s] Begin: GigaOpt postEco optimization
[08/07 19:12:36   5184s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -postEco -maxLocalDensity 1.0 -numThreads 1  -NDROptEffortAuto -nativePathGroupFlow -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[08/07 19:12:37   5184s] Info: 105 nets with fixed/cover wires excluded.
[08/07 19:12:37   5184s] Info: 126 clock nets excluded from IPO operation.
[08/07 19:12:37   5184s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:26:24.8/1:26:28.9 (1.0), mem = 1558.0M
[08/07 19:12:37   5184s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.83496.8
[08/07 19:12:37   5184s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/07 19:12:37   5184s] ### Creating PhyDesignMc. totSessionCpu=1:26:25 mem=1558.0M
[08/07 19:12:37   5184s] OPERPROF: Starting DPlace-Init at level 1, MEM:1558.0M
[08/07 19:12:37   5184s] z: 2, totalTracks: 1
[08/07 19:12:37   5184s] #spOpts: N=250 mergeVia=F 
[08/07 19:12:37   5184s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1558.0M
[08/07 19:12:37   5184s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.021, MEM:1558.0M
[08/07 19:12:37   5184s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1558.0MB).
[08/07 19:12:37   5184s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.081, MEM:1558.0M
[08/07 19:12:37   5185s] TotalInstCnt at PhyDesignMc Initialization: 41,994
[08/07 19:12:37   5185s] ### Creating PhyDesignMc, finished. totSessionCpu=1:26:25 mem=1558.0M
[08/07 19:12:37   5185s] ### Creating RouteCongInterface, started
[08/07 19:12:37   5185s] 
[08/07 19:12:37   5185s] #optDebug: {2, 0.429, 0.8500} {3, 0.429, 0.8500} 
[08/07 19:12:37   5185s] 
[08/07 19:12:37   5185s] #optDebug: {0, 1.200}
[08/07 19:12:37   5185s] ### Creating RouteCongInterface, finished
[08/07 19:12:37   5185s] ### Creating LA Mngr. totSessionCpu=1:26:25 mem=1558.0M
[08/07 19:12:37   5185s] ### Creating LA Mngr, finished. totSessionCpu=1:26:25 mem=1558.0M
[08/07 19:12:38   5186s] *info: 126 clock nets excluded
[08/07 19:12:38   5186s] *info: 2 special nets excluded.
[08/07 19:12:38   5186s] *info: 4 no-driver nets excluded.
[08/07 19:12:38   5186s] *info: 105 nets with fixed/cover wires excluded.
[08/07 19:12:39   5186s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.83496.4
[08/07 19:12:39   5186s] PathGroup :  reg2reg  TargetSlack : 0 
[08/07 19:12:39   5187s] ** GigaOpt Optimizer WNS Slack -8.981 TNS Slack -8572.253 Density 32.23
[08/07 19:12:39   5187s] Optimizer WNS Pass 0
[08/07 19:12:39   5187s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-8.981|-8572.253|
|reg2reg   |-8.644|-8236.800|
|HEPG      |-8.644|-8236.800|
|All Paths |-8.981|-8572.253|
+----------+------+---------+

[08/07 19:12:39   5187s] CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -8.644ns TNS -8236.799ns; HEPG WNS -8.644ns TNS -8236.799ns; all paths WNS -8.981ns TNS -8572.252ns; Real time 1:26:14
[08/07 19:12:39   5187s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1577.1M
[08/07 19:12:39   5187s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.001, MEM:1577.1M
[08/07 19:12:39   5187s] Active Path Group: reg2reg  
[08/07 19:12:39   5187s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 19:12:39   5187s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
[08/07 19:12:39   5187s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 19:12:39   5187s] |  -8.644|   -8.981|-8236.800|-8572.253|    32.23%|   0:00:00.0| 1577.1M|setup_func|  reg2reg| rf_reg[5][30]/D     |
[08/07 19:12:43   5191s] |  -8.571|   -8.919|-8217.446|-8563.655|    32.22%|   0:00:04.0| 1577.1M|setup_func|  reg2reg| rf_reg[9][2]/D      |
[08/07 19:12:45   5193s] |  -8.464|   -8.812|-8145.901|-8492.109|    32.24%|   0:00:02.0| 1569.1M|setup_func|  reg2reg| rf_reg[8][30]/D     |
[08/07 19:12:53   5201s] |  -8.417|   -8.765|-8100.184|-8446.388|    32.30%|   0:00:08.0| 1551.6M|setup_func|  reg2reg| rf_reg[9][2]/D      |
[08/07 19:12:58   5206s] |  -8.375|   -8.748|-8049.705|-8420.311|    32.33%|   0:00:05.0| 1553.1M|setup_func|  reg2reg| rf_reg[9][2]/D      |
[08/07 19:13:09   5217s] |  -8.354|   -8.734|-8041.677|-8420.257|    32.36%|   0:00:11.0| 1553.1M|setup_func|  reg2reg| rf_reg[9][2]/D      |
[08/07 19:13:13   5221s] |  -8.352|   -8.732|-8056.580|-8435.361|    32.38%|   0:00:04.0| 1553.1M|setup_func|  reg2reg| rf_reg[8][30]/D     |
[08/07 19:13:15   5223s] |  -8.352|   -8.732|-8042.647|-8421.429|    32.40%|   0:00:02.0| 1553.1M|setup_func|  reg2reg| rf_reg[9][2]/D      |
[08/07 19:13:16   5223s] |  -8.339|   -8.719|-8054.718|-8433.496|    32.40%|   0:00:01.0| 1553.1M|setup_func|  reg2reg| rf_reg[9][2]/D      |
[08/07 19:13:19   5226s] |  -8.358|   -8.738|-8046.719|-8425.500|    32.41%|   0:00:03.0| 1553.1M|setup_func|  reg2reg| rf_reg[9][2]/D      |
[08/07 19:13:20   5228s] |  -8.333|   -8.714|-8047.398|-8426.176|    32.41%|   0:00:01.0| 1553.1M|setup_func|  reg2reg| rf_reg[9][2]/D      |
[08/07 19:13:24   5232s] |  -8.350|   -8.731|-8039.846|-8418.631|    32.42%|   0:00:04.0| 1553.1M|setup_func|  reg2reg| rf_reg[9][2]/D      |
[08/07 19:13:25   5233s] |  -8.291|   -8.671|-8015.436|-8394.220|    32.42%|   0:00:01.0| 1553.1M|setup_func|  reg2reg| rf_reg[9][2]/D      |
[08/07 19:13:45   5253s] |  -8.240|   -8.647|-7957.092|-8362.267|    32.43%|   0:00:20.0| 1553.1M|setup_func|  reg2reg| rf_reg[9][2]/D      |
[08/07 19:14:20   5288s] |  -8.226|   -8.650|-7942.248|-8364.155|    32.45%|   0:00:35.0| 1572.2M|setup_func|  reg2reg| rf_reg[9][2]/D      |
[08/07 19:14:27   5295s] |  -8.207|   -8.620|-7922.006|-8333.258|    32.46%|   0:00:07.0| 1572.2M|setup_func|  reg2reg| rf_reg[9][2]/D      |
[08/07 19:14:36   5303s] |  -8.207|   -8.620|-7921.908|-8333.159|    32.47%|   0:00:09.0| 1572.2M|setup_func|  reg2reg| rf_reg[9][2]/D      |
[08/07 19:14:41   5308s] |  -8.207|   -8.620|-7921.908|-8333.159|    32.48%|   0:00:05.0| 1572.2M|setup_func|  reg2reg| rf_reg[9][2]/D      |
[08/07 19:14:41   5308s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 19:14:41   5308s] 
[08/07 19:14:41   5308s] *** Finish Core Optimize Step (cpu=0:02:02 real=0:02:02 mem=1572.2M) ***
[08/07 19:14:41   5308s] Active Path Group: default 
[08/07 19:14:41   5309s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 19:14:41   5309s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
[08/07 19:14:41   5309s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 19:14:41   5309s] |  -8.620|   -8.620|-8333.159|-8333.159|    32.48%|   0:00:00.0| 1572.2M|setup_func|  default| rf_reg[9][2]/D      |
[08/07 19:14:52   5320s] |  -8.584|   -8.584|-8305.463|-8305.463|    32.49%|   0:00:11.0| 1572.2M|setup_func|  default| rf_reg[9][2]/D      |
[08/07 19:14:53   5320s] INFO (IMPSP-237): Unable to unplace FE_OCPC2908_n7431 - no resize TGrid at inst's location.
[08/07 19:14:56   5324s] INFO (IMPSP-237): Unable to unplace FE_OCPC2908_n7431 - no resize TGrid at inst's location.
[08/07 19:14:57   5325s] |  -8.570|   -8.570|-8274.766|-8274.766|    32.50%|   0:00:05.0| 1572.2M|setup_func|  default| rf_reg[9][2]/D      |
[08/07 19:15:02   5329s] |  -8.550|   -8.550|-8272.234|-8272.234|    32.51%|   0:00:05.0| 1572.2M|setup_func|  default| rf_reg[9][2]/D      |
[08/07 19:15:11   5338s] |  -8.552|   -8.552|-8250.714|-8250.714|    32.52%|   0:00:09.0| 1572.2M|setup_func|  default| rf_reg[9][2]/D      |
[08/07 19:15:24   5352s] |  -8.524|   -8.524|-8248.235|-8248.235|    32.52%|   0:00:13.0| 1572.2M|setup_func|  default| rf_reg[9][2]/D      |
[08/07 19:15:48   5376s] |  -8.501|   -8.501|-8230.296|-8230.296|    32.53%|   0:00:24.0| 1572.3M|setup_func|  default| rf_reg[9][2]/D      |
[08/07 19:15:55   5383s] |  -8.488|   -8.488|-8217.057|-8217.057|    32.54%|   0:00:07.0| 1572.3M|setup_func|  default| rf_reg[9][2]/D      |
[08/07 19:16:06   5394s] |  -8.486|   -8.486|-8214.318|-8214.318|    32.54%|   0:00:11.0| 1572.3M|setup_func|  default| rf_reg[9][2]/D      |
[08/07 19:16:09   5397s] |  -8.486|   -8.486|-8212.151|-8212.151|    32.54%|   0:00:03.0| 1572.3M|setup_func|  default| rf_reg[9][2]/D      |
[08/07 19:16:13   5400s] |  -8.486|   -8.486|-8212.152|-8212.152|    32.54%|   0:00:04.0| 1572.3M|setup_func|  default| rf_reg[9][2]/D      |
[08/07 19:16:13   5400s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 19:16:13   5400s] 
[08/07 19:16:13   5400s] *** Finish Core Optimize Step (cpu=0:01:32 real=0:01:32 mem=1572.3M) ***
[08/07 19:16:13   5400s] 
[08/07 19:16:13   5400s] *** Finished Optimize Step Cumulative (cpu=0:03:34 real=0:03:34 mem=1572.3M) ***
[08/07 19:16:13   5400s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-8.486|-8212.152|
|reg2reg   |-8.117|-7845.029|
|HEPG      |-8.117|-7845.029|
|All Paths |-8.486|-8212.152|
+----------+------+---------+

[08/07 19:16:13   5400s] CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -8.117ns TNS -7845.030ns; HEPG WNS -8.117ns TNS -7845.030ns; all paths WNS -8.486ns TNS -8212.152ns; Real time 1:29:48
[08/07 19:16:13   5400s] ** GigaOpt Optimizer WNS Slack -8.486 TNS Slack -8212.152 Density 32.54
[08/07 19:16:13   5400s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.83496.10
[08/07 19:16:13   5400s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1572.3M
[08/07 19:16:13   5401s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.090, REAL:0.084, MEM:1572.3M
[08/07 19:16:13   5401s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1572.3M
[08/07 19:16:13   5401s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1572.3M
[08/07 19:16:13   5401s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1572.3M
[08/07 19:16:13   5401s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.030, MEM:1572.3M
[08/07 19:16:13   5401s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.080, REAL:0.080, MEM:1572.3M
[08/07 19:16:13   5401s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.080, REAL:0.080, MEM:1572.3M
[08/07 19:16:13   5401s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.83496.18
[08/07 19:16:13   5401s] OPERPROF: Starting RefinePlace at level 1, MEM:1572.3M
[08/07 19:16:13   5401s] *** Starting refinePlace (1:30:01 mem=1572.3M) ***
[08/07 19:16:13   5401s] Total net bbox length = 9.051e+06 (4.920e+06 4.131e+06) (ext = 1.289e+06)
[08/07 19:16:13   5401s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 19:16:13   5401s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1572.3M
[08/07 19:16:13   5401s] Starting refinePlace ...
[08/07 19:16:13   5401s] 
[08/07 19:16:13   5401s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[08/07 19:16:14   5402s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 19:16:14   5402s] [CPU] RefinePlace/Legalization (cpu=0:00:00.8, real=0:00:01.0, mem=1572.3MB) @(1:30:01 - 1:30:02).
[08/07 19:16:14   5402s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 19:16:14   5402s] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1572.3MB
[08/07 19:16:14   5402s] Statistics of distance of Instance movement in refine placement:
[08/07 19:16:14   5402s]   maximum (X+Y) =         0.00 um
[08/07 19:16:14   5402s]   mean    (X+Y) =         0.00 um
[08/07 19:16:14   5402s] Summary Report:
[08/07 19:16:14   5402s] Instances move: 0 (out of 42393 movable)
[08/07 19:16:14   5402s] Instances flipped: 0
[08/07 19:16:14   5402s] Mean displacement: 0.00 um
[08/07 19:16:14   5402s] Max displacement: 0.00 um 
[08/07 19:16:14   5402s] Total instances moved : 0
[08/07 19:16:14   5402s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.810, REAL:0.811, MEM:1572.3M
[08/07 19:16:14   5402s] Total net bbox length = 9.051e+06 (4.920e+06 4.131e+06) (ext = 1.289e+06)
[08/07 19:16:14   5402s] Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1572.3MB
[08/07 19:16:14   5402s] [CPU] RefinePlace/total (cpu=0:00:00.9, real=0:00:01.0, mem=1572.3MB) @(1:30:01 - 1:30:02).
[08/07 19:16:14   5402s] *** Finished refinePlace (1:30:02 mem=1572.3M) ***
[08/07 19:16:14   5402s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.83496.18
[08/07 19:16:14   5402s] OPERPROF: Finished RefinePlace at level 1, CPU:0.900, REAL:0.900, MEM:1572.3M
[08/07 19:16:14   5402s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1572.3M
[08/07 19:16:14   5402s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.080, MEM:1572.3M
[08/07 19:16:14   5402s] *** maximum move = 0.00 um ***
[08/07 19:16:14   5402s] *** Finished re-routing un-routed nets (1572.3M) ***
[08/07 19:16:14   5402s] OPERPROF: Starting DPlace-Init at level 1, MEM:1572.3M
[08/07 19:16:14   5402s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1572.3M
[08/07 19:16:14   5402s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.028, MEM:1572.3M
[08/07 19:16:14   5402s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.076, MEM:1572.3M
[08/07 19:16:15   5402s] 
[08/07 19:16:15   5402s] *** Finish Physical Update (cpu=0:00:01.8 real=0:00:02.0 mem=1572.3M) ***
[08/07 19:16:15   5402s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.83496.10
[08/07 19:16:15   5402s] ** GigaOpt Optimizer WNS Slack -8.486 TNS Slack -8212.152 Density 32.54
[08/07 19:16:15   5402s] OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-8.486|-8212.152|
|reg2reg   |-8.117|-7845.029|
|HEPG      |-8.117|-7845.029|
|All Paths |-8.486|-8212.152|
+----------+------+---------+

[08/07 19:16:15   5402s] 
[08/07 19:16:15   5402s] *** Finish post-CTS Setup Fixing (cpu=0:03:36 real=0:03:36 mem=1572.3M) ***
[08/07 19:16:15   5402s] 
[08/07 19:16:15   5402s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.83496.4
[08/07 19:16:15   5402s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1553.2M
[08/07 19:16:15   5402s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.080, MEM:1553.2M
[08/07 19:16:15   5402s] TotalInstCnt at PhyDesignMc Destruction: 42,497
[08/07 19:16:15   5402s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.83496.8
[08/07 19:16:15   5402s] *** SetupOpt [finish] : cpu/real = 0:03:38.1/0:03:38.2 (1.0), totSession cpu/real = 1:30:02.9/1:30:07.1 (1.0), mem = 1553.2M
[08/07 19:16:15   5402s] 
[08/07 19:16:15   5402s] =============================================================================================
[08/07 19:16:15   5402s]  Step TAT Report for WnsOpt #2
[08/07 19:16:15   5402s] =============================================================================================
[08/07 19:16:15   5402s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/07 19:16:15   5402s] ---------------------------------------------------------------------------------------------
[08/07 19:16:15   5402s] [ RefinePlace            ]      1   0:00:01.8  (   0.8 % )     0:00:01.8 /  0:00:01.8    1.0
[08/07 19:16:15   5402s] [ SlackTraversorInit     ]      2   0:00:00.4  (   0.2 % )     0:00:00.4 /  0:00:00.4    1.0
[08/07 19:16:15   5402s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 19:16:15   5402s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[08/07 19:16:15   5402s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[08/07 19:16:15   5402s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 19:16:15   5402s] [ TransformInit          ]      1   0:00:01.6  (   0.7 % )     0:00:01.6 /  0:00:01.6    1.0
[08/07 19:16:15   5402s] [ OptSingleIteration     ]     39   0:00:00.2  (   0.1 % )     0:03:32.8 /  0:03:32.7    1.0
[08/07 19:16:15   5402s] [ OptGetWeight           ]     39   0:00:03.0  (   1.4 % )     0:00:03.0 /  0:00:03.0    1.0
[08/07 19:16:15   5402s] [ OptEval                ]     39   0:03:08.8  (  86.5 % )     0:03:08.8 /  0:03:08.8    1.0
[08/07 19:16:15   5402s] [ OptCommit              ]     39   0:00:00.9  (   0.4 % )     0:00:00.9 /  0:00:01.0    1.0
[08/07 19:16:15   5402s] [ IncrTimingUpdate       ]     44   0:00:15.1  (   6.9 % )     0:00:15.1 /  0:00:15.1    1.0
[08/07 19:16:15   5402s] [ PostCommitDelayUpdate  ]     40   0:00:00.3  (   0.1 % )     0:00:02.5 /  0:00:02.4    1.0
[08/07 19:16:15   5402s] [ IncrDelayCalc          ]    234   0:00:02.2  (   1.0 % )     0:00:02.2 /  0:00:02.3    1.0
[08/07 19:16:15   5402s] [ SetupOptGetWorkingSet  ]     71   0:00:01.1  (   0.5 % )     0:00:01.1 /  0:00:01.0    1.0
[08/07 19:16:15   5402s] [ SetupOptGetActiveNode  ]     71   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    2.3
[08/07 19:16:15   5402s] [ SetupOptSlackGraph     ]     39   0:00:01.3  (   0.6 % )     0:00:01.3 /  0:00:01.3    1.0
[08/07 19:16:15   5402s] [ MISC                   ]          0:00:01.1  (   0.5 % )     0:00:01.1 /  0:00:01.2    1.0
[08/07 19:16:15   5402s] ---------------------------------------------------------------------------------------------
[08/07 19:16:15   5402s]  WnsOpt #2 TOTAL                    0:03:38.2  ( 100.0 % )     0:03:38.2 /  0:03:38.1    1.0
[08/07 19:16:15   5402s] ---------------------------------------------------------------------------------------------
[08/07 19:16:15   5402s] 
[08/07 19:16:15   5402s] End: GigaOpt postEco optimization
[08/07 19:16:15   5403s] GigaOpt: WNS changes after postEco optimization: -6.924 -> -8.154 (bump = 1.23)
[08/07 19:16:15   5403s] Begin: GigaOpt nonLegal postEco optimization
[08/07 19:16:15   5403s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -inPostEcoStage -maxLocalDensity 1.0 -numThreads 1 -maxSmoothenIter 1 -nativePathGroupFlow  -NDROptEffortAuto  -lowEffort -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[08/07 19:16:15   5403s] Info: 105 nets with fixed/cover wires excluded.
[08/07 19:16:15   5403s] Info: 126 clock nets excluded from IPO operation.
[08/07 19:16:15   5403s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:30:03.3/1:30:07.5 (1.0), mem = 1553.2M
[08/07 19:16:15   5403s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.83496.9
[08/07 19:16:15   5403s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/07 19:16:15   5403s] ### Creating PhyDesignMc. totSessionCpu=1:30:03 mem=1553.2M
[08/07 19:16:15   5403s] OPERPROF: Starting DPlace-Init at level 1, MEM:1553.2M
[08/07 19:16:15   5403s] z: 2, totalTracks: 1
[08/07 19:16:15   5403s] #spOpts: N=250 mergeVia=F 
[08/07 19:16:15   5403s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1553.2M
[08/07 19:16:15   5403s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:1553.2M
[08/07 19:16:15   5403s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1553.2MB).
[08/07 19:16:15   5403s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.070, MEM:1553.2M
[08/07 19:16:15   5403s] TotalInstCnt at PhyDesignMc Initialization: 42,497
[08/07 19:16:15   5403s] ### Creating PhyDesignMc, finished. totSessionCpu=1:30:04 mem=1553.2M
[08/07 19:16:15   5403s] ### Creating RouteCongInterface, started
[08/07 19:16:16   5403s] 
[08/07 19:16:16   5403s] #optDebug: {2, 0.429, 0.8500} {3, 0.429, 0.8500} 
[08/07 19:16:16   5403s] 
[08/07 19:16:16   5403s] #optDebug: {0, 1.200}
[08/07 19:16:16   5403s] ### Creating RouteCongInterface, finished
[08/07 19:16:16   5403s] ### Creating LA Mngr. totSessionCpu=1:30:04 mem=1553.2M
[08/07 19:16:16   5403s] ### Creating LA Mngr, finished. totSessionCpu=1:30:04 mem=1553.2M
[08/07 19:16:17   5404s] *info: 126 clock nets excluded
[08/07 19:16:17   5404s] *info: 2 special nets excluded.
[08/07 19:16:17   5404s] *info: 4 no-driver nets excluded.
[08/07 19:16:17   5404s] *info: 105 nets with fixed/cover wires excluded.
[08/07 19:16:17   5405s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.83496.5
[08/07 19:16:17   5405s] PathGroup :  reg2reg  TargetSlack : 0 
[08/07 19:16:17   5405s] ** GigaOpt Optimizer WNS Slack -8.486 TNS Slack -8212.152 Density 32.54
[08/07 19:16:17   5405s] Optimizer WNS Pass 0
[08/07 19:16:17   5405s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-8.486|-8212.152|
|reg2reg   |-8.117|-7845.029|
|HEPG      |-8.117|-7845.029|
|All Paths |-8.486|-8212.152|
+----------+------+---------+

[08/07 19:16:17   5405s] CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -8.117ns TNS -7845.030ns; HEPG WNS -8.117ns TNS -7845.030ns; all paths WNS -8.486ns TNS -8212.152ns; Real time 1:29:52
[08/07 19:16:17   5405s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1572.3M
[08/07 19:16:17   5405s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1572.3M
[08/07 19:16:17   5405s] Active Path Group: reg2reg  
[08/07 19:16:18   5405s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 19:16:18   5405s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
[08/07 19:16:18   5405s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 19:16:18   5405s] |  -8.117|   -8.486|-7845.029|-8212.152|    32.54%|   0:00:01.0| 1572.3M|setup_func|  reg2reg| rf_reg[9][2]/D      |
[08/07 19:16:33   5420s] |  -8.037|   -8.427|-7766.068|-8155.108|    32.54%|   0:00:15.0| 1572.3M|setup_func|  reg2reg| rf_reg[9][2]/D      |
[08/07 19:16:45   5432s] |  -8.016|   -8.399|-7738.245|-8119.516|    32.54%|   0:00:12.0| 1572.3M|setup_func|  reg2reg| rf_reg[9][2]/D      |
[08/07 19:16:50   5437s] |  -7.988|   -8.371|-7715.524|-8096.792|    32.54%|   0:00:05.0| 1572.3M|setup_func|  reg2reg| rf_reg[9][2]/D      |
[08/07 19:16:55   5442s] |  -7.988|   -8.371|-7705.007|-8086.275|    32.54%|   0:00:05.0| 1572.3M|setup_func|  reg2reg| rf_reg[9][2]/D      |
[08/07 19:16:56   5443s] |  -7.988|   -8.371|-7704.212|-8085.480|    32.54%|   0:00:01.0| 1572.3M|setup_func|  reg2reg| rf_reg[9][2]/D      |
[08/07 19:18:27   5535s] |  -8.007|   -8.390|-7698.646|-8079.917|    32.48%|   0:01:31.0| 1572.3M|setup_func|  reg2reg| rf_reg[9][2]/D      |
[08/07 19:18:38   5546s] |  -8.007|   -8.390|-7698.780|-8080.051|    32.49%|   0:00:11.0| 1572.3M|setup_func|  reg2reg| rf_reg[9][2]/D      |
[08/07 19:18:38   5546s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 19:18:38   5546s] 
[08/07 19:18:38   5546s] *** Finish Core Optimize Step (cpu=0:02:21 real=0:02:21 mem=1572.3M) ***
[08/07 19:18:39   5546s] Active Path Group: default 
[08/07 19:18:39   5546s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 19:18:39   5546s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
[08/07 19:18:39   5546s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 19:18:39   5546s] |  -8.390|   -8.390|-8080.051|-8080.051|    32.49%|   0:00:00.0| 1572.3M|setup_func|  default| rf_reg[9][2]/D      |
[08/07 19:19:02   5569s] |  -8.363|   -8.363|-8050.628|-8050.628|    32.49%|   0:00:23.0| 1572.3M|setup_func|  default| rf_reg[9][2]/D      |
[08/07 19:19:07   5574s] |  -8.342|   -8.342|-8040.595|-8040.595|    32.49%|   0:00:05.0| 1572.3M|setup_func|  default| rf_reg[9][2]/D      |
[08/07 19:19:13   5580s] |  -8.342|   -8.342|-8040.069|-8040.069|    32.48%|   0:00:06.0| 1572.3M|setup_func|  default| rf_reg[9][2]/D      |
[08/07 19:20:33   5661s] |  -8.341|   -8.341|-8037.024|-8037.024|    32.48%|   0:01:20.0| 1572.3M|setup_func|  default| rf_reg[9][2]/D      |
[08/07 19:20:42   5670s] |  -8.338|   -8.338|-8036.989|-8036.989|    32.48%|   0:00:09.0| 1572.3M|setup_func|  default| rf_reg[9][2]/D      |
[08/07 19:20:48   5675s] |  -8.338|   -8.338|-8037.593|-8037.593|    32.48%|   0:00:06.0| 1572.3M|setup_func|  default| rf_reg[9][2]/D      |
[08/07 19:20:48   5675s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 19:20:48   5675s] 
[08/07 19:20:48   5675s] *** Finish Core Optimize Step (cpu=0:02:09 real=0:02:09 mem=1572.3M) ***
[08/07 19:20:48   5675s] 
[08/07 19:20:48   5675s] *** Finished Optimize Step Cumulative (cpu=0:04:30 real=0:04:31 mem=1572.3M) ***
[08/07 19:20:48   5675s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-8.338|-8037.593|
|reg2reg   |-7.959|-7660.712|
|HEPG      |-7.959|-7660.712|
|All Paths |-8.338|-8037.593|
+----------+------+---------+

[08/07 19:20:48   5675s] CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -7.959ns TNS -7660.711ns; HEPG WNS -7.959ns TNS -7660.711ns; all paths WNS -8.338ns TNS -8037.593ns; Real time 1:34:23
[08/07 19:20:48   5675s] ** GigaOpt Optimizer WNS Slack -8.338 TNS Slack -8037.593 Density 32.48
[08/07 19:20:48   5675s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.83496.11
[08/07 19:20:48   5675s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1572.3M
[08/07 19:20:48   5676s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.090, REAL:0.091, MEM:1572.3M
[08/07 19:20:48   5676s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1572.3M
[08/07 19:20:48   5676s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1572.3M
[08/07 19:20:48   5676s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1572.3M
[08/07 19:20:48   5676s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.031, MEM:1572.3M
[08/07 19:20:48   5676s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.080, REAL:0.084, MEM:1572.3M
[08/07 19:20:48   5676s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.080, REAL:0.084, MEM:1572.3M
[08/07 19:20:48   5676s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.83496.19
[08/07 19:20:48   5676s] OPERPROF: Starting RefinePlace at level 1, MEM:1572.3M
[08/07 19:20:48   5676s] *** Starting refinePlace (1:34:36 mem=1572.3M) ***
[08/07 19:20:48   5676s] Total net bbox length = 9.092e+06 (4.945e+06 4.147e+06) (ext = 1.289e+06)
[08/07 19:20:48   5676s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 19:20:48   5676s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1572.3M
[08/07 19:20:48   5676s] Starting refinePlace ...
[08/07 19:20:48   5676s] ** Cut row section cpu time 0:00:00.0.
[08/07 19:20:48   5676s]    Spread Effort: high, standalone mode, useDDP on.
[08/07 19:20:49   5677s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.1, real=0:00:01.0, mem=1572.3MB) @(1:34:36 - 1:34:37).
[08/07 19:20:49   5677s] Move report: preRPlace moves 4096 insts, mean move: 4.49 um, max move: 39.60 um
[08/07 19:20:49   5677s] 	Max move on inst (FE_OCPC12098_FE_RN_338): (1332.00, 2592.00) --> (1341.60, 2622.00)
[08/07 19:20:49   5677s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: BUFX2
[08/07 19:20:49   5677s] wireLenOptFixPriorityInst 1023 inst fixed
[08/07 19:20:49   5677s] 
[08/07 19:20:49   5677s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[08/07 19:20:50   5678s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 19:20:50   5678s] [CPU] RefinePlace/Legalization (cpu=0:00:00.8, real=0:00:01.0, mem=1572.3MB) @(1:34:37 - 1:34:38).
[08/07 19:20:50   5678s] Move report: Detail placement moves 4096 insts, mean move: 4.49 um, max move: 39.60 um
[08/07 19:20:50   5678s] 	Max move on inst (FE_OCPC12098_FE_RN_338): (1332.00, 2592.00) --> (1341.60, 2622.00)
[08/07 19:20:50   5678s] 	Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 1572.3MB
[08/07 19:20:50   5678s] Statistics of distance of Instance movement in refine placement:
[08/07 19:20:50   5678s]   maximum (X+Y) =        39.60 um
[08/07 19:20:50   5678s]   inst (FE_OCPC12098_FE_RN_338) with max move: (1332, 2592) -> (1341.6, 2622)
[08/07 19:20:50   5678s]   mean    (X+Y) =         4.49 um
[08/07 19:20:50   5678s] Summary Report:
[08/07 19:20:50   5678s] Instances move: 4096 (out of 42304 movable)
[08/07 19:20:50   5678s] Instances flipped: 0
[08/07 19:20:50   5678s] Mean displacement: 4.49 um
[08/07 19:20:50   5678s] Max displacement: 39.60 um (Instance: FE_OCPC12098_FE_RN_338) (1332, 2592) -> (1341.6, 2622)
[08/07 19:20:50   5678s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: BUFX2
[08/07 19:20:50   5678s] Total instances moved : 4096
[08/07 19:20:50   5678s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.900, REAL:1.911, MEM:1572.3M
[08/07 19:20:50   5678s] Total net bbox length = 9.101e+06 (4.953e+06 4.148e+06) (ext = 1.289e+06)
[08/07 19:20:50   5678s] Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 1572.3MB
[08/07 19:20:50   5678s] [CPU] RefinePlace/total (cpu=0:00:02.0, real=0:00:02.0, mem=1572.3MB) @(1:34:36 - 1:34:38).
[08/07 19:20:50   5678s] *** Finished refinePlace (1:34:38 mem=1572.3M) ***
[08/07 19:20:50   5678s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.83496.19
[08/07 19:20:50   5678s] OPERPROF: Finished RefinePlace at level 1, CPU:2.000, REAL:2.008, MEM:1572.3M
[08/07 19:20:50   5678s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1572.3M
[08/07 19:20:50   5678s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.080, MEM:1572.3M
[08/07 19:20:50   5678s] *** maximum move = 39.60 um ***
[08/07 19:20:50   5678s] *** Finished re-routing un-routed nets (1572.3M) ***
[08/07 19:20:50   5678s] OPERPROF: Starting DPlace-Init at level 1, MEM:1572.3M
[08/07 19:20:50   5678s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1572.3M
[08/07 19:20:50   5678s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.029, MEM:1572.3M
[08/07 19:20:50   5678s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.079, MEM:1572.3M
[08/07 19:20:51   5678s] 
[08/07 19:20:51   5678s] *** Finish Physical Update (cpu=0:00:02.9 real=0:00:03.0 mem=1572.3M) ***
[08/07 19:20:51   5678s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.83496.11
[08/07 19:20:51   5678s] ** GigaOpt Optimizer WNS Slack -8.338 TNS Slack -8037.593 Density 32.48
[08/07 19:20:51   5678s] OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-8.338|-8037.593|
|reg2reg   |-7.959|-7660.712|
|HEPG      |-7.959|-7660.712|
|All Paths |-8.338|-8037.593|
+----------+------+---------+

[08/07 19:20:51   5678s] 
[08/07 19:20:51   5678s] *** Finish post-CTS Setup Fixing (cpu=0:04:34 real=0:04:34 mem=1572.3M) ***
[08/07 19:20:51   5678s] 
[08/07 19:20:51   5678s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.83496.5
[08/07 19:20:51   5678s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1553.2M
[08/07 19:20:51   5678s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.079, MEM:1553.2M
[08/07 19:20:51   5678s] TotalInstCnt at PhyDesignMc Destruction: 42,408
[08/07 19:20:51   5678s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.83496.9
[08/07 19:20:51   5678s] *** SetupOpt [finish] : cpu/real = 0:04:35.7/0:04:35.8 (1.0), totSession cpu/real = 1:34:39.0/1:34:43.3 (1.0), mem = 1553.2M
[08/07 19:20:51   5678s] 
[08/07 19:20:51   5678s] =============================================================================================
[08/07 19:20:51   5678s]  Step TAT Report for WnsOpt #3
[08/07 19:20:51   5678s] =============================================================================================
[08/07 19:20:51   5678s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/07 19:20:51   5678s] ---------------------------------------------------------------------------------------------
[08/07 19:20:51   5678s] [ RefinePlace            ]      1   0:00:02.9  (   1.0 % )     0:00:02.9 /  0:00:02.9    1.0
[08/07 19:20:51   5678s] [ SlackTraversorInit     ]      2   0:00:00.4  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.0
[08/07 19:20:51   5678s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 19:20:51   5678s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[08/07 19:20:51   5678s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[08/07 19:20:51   5678s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 19:20:51   5678s] [ TransformInit          ]      1   0:00:01.5  (   0.5 % )     0:00:01.5 /  0:00:01.5    1.0
[08/07 19:20:51   5678s] [ OptSingleIteration     ]     31   0:00:00.2  (   0.1 % )     0:04:29.7 /  0:04:29.6    1.0
[08/07 19:20:51   5678s] [ OptGetWeight           ]     31   0:00:03.2  (   1.2 % )     0:00:03.2 /  0:00:03.2    1.0
[08/07 19:20:51   5678s] [ OptEval                ]     31   0:04:08.4  (  90.1 % )     0:04:08.4 /  0:04:08.4    1.0
[08/07 19:20:51   5678s] [ OptCommit              ]     31   0:00:01.2  (   0.4 % )     0:00:01.2 /  0:00:01.2    1.0
[08/07 19:20:51   5678s] [ IncrTimingUpdate       ]     27   0:00:07.6  (   2.7 % )     0:00:07.6 /  0:00:07.5    1.0
[08/07 19:20:51   5678s] [ PostCommitDelayUpdate  ]     32   0:00:00.4  (   0.2 % )     0:00:03.7 /  0:00:03.7    1.0
[08/07 19:20:51   5678s] [ IncrDelayCalc          ]    156   0:00:03.3  (   1.2 % )     0:00:03.3 /  0:00:03.3    1.0
[08/07 19:20:51   5678s] [ SetupOptGetWorkingSet  ]     24   0:00:02.7  (   1.0 % )     0:00:02.7 /  0:00:02.7    1.0
[08/07 19:20:51   5678s] [ SetupOptGetActiveNode  ]     24   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 19:20:51   5678s] [ SetupOptSlackGraph     ]     24   0:00:02.7  (   1.0 % )     0:00:02.7 /  0:00:02.7    1.0
[08/07 19:20:51   5678s] [ MISC                   ]          0:00:00.9  (   0.3 % )     0:00:00.9 /  0:00:00.9    1.0
[08/07 19:20:51   5678s] ---------------------------------------------------------------------------------------------
[08/07 19:20:51   5678s]  WnsOpt #3 TOTAL                    0:04:35.8  ( 100.0 % )     0:04:35.8 /  0:04:35.7    1.0
[08/07 19:20:51   5678s] ---------------------------------------------------------------------------------------------
[08/07 19:20:51   5678s] 
[08/07 19:20:51   5678s] End: GigaOpt nonLegal postEco optimization
[08/07 19:20:51   5679s] Design TNS changes after trial route: -6963.179 -> -8037.593
[08/07 19:20:51   5679s] Begin: GigaOpt TNS recovery
[08/07 19:20:51   5679s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -allEndPoints -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0 -postEco
[08/07 19:20:51   5679s] Info: 105 nets with fixed/cover wires excluded.
[08/07 19:20:51   5679s] Info: 126 clock nets excluded from IPO operation.
[08/07 19:20:51   5679s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:34:39.3/1:34:43.6 (1.0), mem = 1553.2M
[08/07 19:20:51   5679s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.83496.10
[08/07 19:20:51   5679s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/07 19:20:51   5679s] ### Creating PhyDesignMc. totSessionCpu=1:34:39 mem=1553.2M
[08/07 19:20:51   5679s] OPERPROF: Starting DPlace-Init at level 1, MEM:1553.2M
[08/07 19:20:51   5679s] z: 2, totalTracks: 1
[08/07 19:20:51   5679s] #spOpts: N=250 mergeVia=F 
[08/07 19:20:51   5679s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1553.2M
[08/07 19:20:51   5679s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:1553.2M
[08/07 19:20:51   5679s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1553.2MB).
[08/07 19:20:51   5679s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.073, MEM:1553.2M
[08/07 19:20:52   5679s] TotalInstCnt at PhyDesignMc Initialization: 42,408
[08/07 19:20:52   5679s] ### Creating PhyDesignMc, finished. totSessionCpu=1:34:40 mem=1553.2M
[08/07 19:20:52   5679s] ### Creating RouteCongInterface, started
[08/07 19:20:52   5679s] 
[08/07 19:20:52   5679s] #optDebug: {2, 0.429, 0.8500} {3, 0.429, 0.8500} 
[08/07 19:20:52   5679s] 
[08/07 19:20:52   5679s] #optDebug: {0, 1.200}
[08/07 19:20:52   5679s] ### Creating RouteCongInterface, finished
[08/07 19:20:52   5679s] ### Creating LA Mngr. totSessionCpu=1:34:40 mem=1553.2M
[08/07 19:20:52   5679s] ### Creating LA Mngr, finished. totSessionCpu=1:34:40 mem=1553.2M
[08/07 19:20:53   5680s] *info: 126 clock nets excluded
[08/07 19:20:53   5680s] *info: 2 special nets excluded.
[08/07 19:20:53   5680s] *info: 4 no-driver nets excluded.
[08/07 19:20:53   5680s] *info: 105 nets with fixed/cover wires excluded.
[08/07 19:20:53   5681s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.83496.6
[08/07 19:20:53   5681s] PathGroup :  reg2reg  TargetSlack : 0 
[08/07 19:20:53   5681s] ** GigaOpt Optimizer WNS Slack -8.338 TNS Slack -8037.593 Density 32.48
[08/07 19:20:54   5681s] Optimizer TNS Opt
[08/07 19:20:54   5681s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-8.338|-8037.593|
|reg2reg   |-7.959|-7660.712|
|HEPG      |-7.959|-7660.712|
|All Paths |-8.338|-8037.593|
+----------+------+---------+

[08/07 19:20:54   5681s] CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -7.959ns TNS -7660.711ns; HEPG WNS -7.959ns TNS -7660.711ns; all paths WNS -8.338ns TNS -8037.593ns; Real time 1:34:29
[08/07 19:20:54   5681s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1572.3M
[08/07 19:20:54   5681s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1572.3M
[08/07 19:20:54   5681s] Active Path Group: reg2reg  
[08/07 19:20:54   5681s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 19:20:54   5681s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
[08/07 19:20:54   5681s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 19:20:54   5681s] |  -7.959|   -8.338|-7660.712|-8037.593|    32.48%|   0:00:00.0| 1572.3M|setup_func|  reg2reg| rf_reg[9][2]/D      |
[08/07 19:21:04   5692s] |  -7.954|   -8.334|-7650.390|-8028.671|    32.49%|   0:00:10.0| 1551.8M|setup_func|  reg2reg| rf_reg[9][2]/D      |
[08/07 19:21:08   5696s] |  -7.954|   -8.334|-7649.463|-8027.745|    32.49%|   0:00:04.0| 1551.8M|setup_func|  reg2reg| rf_reg[5][2]/D      |
[08/07 19:21:09   5696s] |  -7.954|   -8.334|-7649.433|-8027.715|    32.49%|   0:00:01.0| 1551.8M|setup_func|  reg2reg| rf_reg[5][2]/D      |
[08/07 19:21:11   5699s] |  -7.954|   -8.334|-7648.973|-8027.254|    32.49%|   0:00:02.0| 1551.8M|setup_func|  reg2reg| rf_reg[25][20]/D    |
[08/07 19:21:13   5701s] |  -7.954|   -8.334|-7648.594|-8026.875|    32.49%|   0:00:02.0| 1551.8M|setup_func|  reg2reg| rf_reg[11][3]/D     |
[08/07 19:21:14   5701s] |  -7.954|   -8.334|-7648.575|-8026.856|    32.49%|   0:00:01.0| 1551.8M|setup_func|  reg2reg| rf_reg[11][3]/D     |
[08/07 19:21:16   5704s] |  -7.954|   -8.334|-7648.134|-8026.416|    32.49%|   0:00:02.0| 1551.3M|setup_func|  reg2reg| rf_reg[4][7]/D      |
[08/07 19:21:17   5705s] |  -7.954|   -8.334|-7647.880|-8026.162|    32.49%|   0:00:01.0| 1551.3M|setup_func|  reg2reg| rf_reg[1][0]/D      |
[08/07 19:21:18   5706s] |  -7.954|   -8.334|-7647.791|-8026.073|    32.49%|   0:00:01.0| 1551.3M|setup_func|  reg2reg| rf_reg[18][0]/D     |
[08/07 19:21:19   5706s] |  -7.954|   -8.334|-7647.712|-8025.994|    32.49%|   0:00:01.0| 1551.3M|setup_func|  reg2reg| rf_reg[22][9]/D     |
[08/07 19:21:19   5706s] |  -7.954|   -8.334|-7647.506|-8025.788|    32.49%|   0:00:00.0| 1551.3M|setup_func|  reg2reg| rf_reg[22][9]/D     |
[08/07 19:21:20   5708s] |  -7.954|   -8.334|-7647.506|-8025.788|    32.49%|   0:00:01.0| 1551.3M|setup_func|  reg2reg| rf_reg[9][2]/D      |
[08/07 19:21:20   5708s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 19:21:20   5708s] 
[08/07 19:21:20   5708s] *** Finish Core Optimize Step (cpu=0:00:26.7 real=0:00:26.0 mem=1551.3M) ***
[08/07 19:21:20   5708s] Active Path Group: default 
[08/07 19:21:21   5708s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 19:21:21   5708s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
[08/07 19:21:21   5708s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 19:21:21   5708s] |  -8.334|   -8.334|-8025.788|-8025.788|    32.49%|   0:00:00.0| 1551.3M|setup_func|  default| rf_reg[9][2]/D      |
[08/07 19:21:30   5717s] |  -8.312|   -8.312|-8003.507|-8003.507|    32.49%|   0:00:09.0| 1551.3M|setup_func|  default| rf_reg[9][2]/D      |
[08/07 19:21:37   5724s] |  -8.312|   -8.312|-8003.551|-8003.551|    32.49%|   0:00:07.0| 1551.3M|setup_func|  default| rf_reg[25][20]/D    |
[08/07 19:21:41   5729s] |  -8.312|   -8.312|-8003.527|-8003.527|    32.49%|   0:00:04.0| 1551.3M|setup_func|  default| rf_reg[22][9]/D     |
[08/07 19:21:43   5730s] |  -8.312|   -8.312|-8003.528|-8003.528|    32.49%|   0:00:02.0| 1551.3M|setup_func|  default| rf_reg[9][2]/D      |
[08/07 19:21:43   5730s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 19:21:43   5730s] 
[08/07 19:21:43   5730s] *** Finish Core Optimize Step (cpu=0:00:22.3 real=0:00:22.0 mem=1551.3M) ***
[08/07 19:21:43   5730s] 
[08/07 19:21:43   5730s] *** Finished Optimize Step Cumulative (cpu=0:00:49.1 real=0:00:49.0 mem=1551.3M) ***
[08/07 19:21:43   5730s] OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-8.312|-8003.528|
|reg2reg   |-7.950|-7643.272|
|HEPG      |-7.950|-7643.272|
|All Paths |-8.312|-8003.528|
+----------+------+---------+

[08/07 19:21:43   5730s] CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -7.950ns TNS -7643.271ns; HEPG WNS -7.950ns TNS -7643.271ns; all paths WNS -8.312ns TNS -8003.526ns; Real time 1:35:18
[08/07 19:21:43   5730s] ** GigaOpt Optimizer WNS Slack -8.312 TNS Slack -8003.528 Density 32.49
[08/07 19:21:43   5730s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.83496.12
[08/07 19:21:43   5730s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1551.3M
[08/07 19:21:43   5731s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.090, REAL:0.090, MEM:1551.3M
[08/07 19:21:43   5731s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1551.3M
[08/07 19:21:43   5731s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1551.3M
[08/07 19:21:43   5731s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1551.3M
[08/07 19:21:43   5731s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.031, MEM:1551.3M
[08/07 19:21:43   5731s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.080, REAL:0.084, MEM:1551.3M
[08/07 19:21:43   5731s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.080, REAL:0.084, MEM:1551.3M
[08/07 19:21:43   5731s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.83496.20
[08/07 19:21:43   5731s] OPERPROF: Starting RefinePlace at level 1, MEM:1551.3M
[08/07 19:21:43   5731s] *** Starting refinePlace (1:35:31 mem=1551.3M) ***
[08/07 19:21:43   5731s] Total net bbox length = 9.101e+06 (4.954e+06 4.148e+06) (ext = 1.289e+06)
[08/07 19:21:43   5731s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 19:21:43   5731s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1551.3M
[08/07 19:21:43   5731s] Starting refinePlace ...
[08/07 19:21:43   5731s] 
[08/07 19:21:43   5731s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[08/07 19:21:44   5731s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 19:21:44   5731s] [CPU] RefinePlace/Legalization (cpu=0:00:00.8, real=0:00:01.0, mem=1551.3MB) @(1:35:31 - 1:35:32).
[08/07 19:21:44   5732s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 19:21:44   5732s] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1551.3MB
[08/07 19:21:44   5732s] Statistics of distance of Instance movement in refine placement:
[08/07 19:21:44   5732s]   maximum (X+Y) =         0.00 um
[08/07 19:21:44   5732s]   mean    (X+Y) =         0.00 um
[08/07 19:21:44   5732s] Summary Report:
[08/07 19:21:44   5732s] Instances move: 0 (out of 42314 movable)
[08/07 19:21:44   5732s] Instances flipped: 0
[08/07 19:21:44   5732s] Mean displacement: 0.00 um
[08/07 19:21:44   5732s] Max displacement: 0.00 um 
[08/07 19:21:44   5732s] Total instances moved : 0
[08/07 19:21:44   5732s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.820, REAL:0.819, MEM:1551.3M
[08/07 19:21:44   5732s] Total net bbox length = 9.101e+06 (4.954e+06 4.148e+06) (ext = 1.289e+06)
[08/07 19:21:44   5732s] Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1551.3MB
[08/07 19:21:44   5732s] [CPU] RefinePlace/total (cpu=0:00:00.9, real=0:00:01.0, mem=1551.3MB) @(1:35:31 - 1:35:32).
[08/07 19:21:44   5732s] *** Finished refinePlace (1:35:32 mem=1551.3M) ***
[08/07 19:21:44   5732s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.83496.20
[08/07 19:21:44   5732s] OPERPROF: Finished RefinePlace at level 1, CPU:0.920, REAL:0.917, MEM:1551.3M
[08/07 19:21:44   5732s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1551.3M
[08/07 19:21:44   5732s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.090, REAL:0.088, MEM:1551.3M
[08/07 19:21:44   5732s] *** maximum move = 0.00 um ***
[08/07 19:21:44   5732s] *** Finished re-routing un-routed nets (1551.3M) ***
[08/07 19:21:44   5732s] OPERPROF: Starting DPlace-Init at level 1, MEM:1551.3M
[08/07 19:21:44   5732s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1551.3M
[08/07 19:21:44   5732s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.031, MEM:1551.3M
[08/07 19:21:44   5732s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.083, MEM:1551.3M
[08/07 19:21:45   5732s] 
[08/07 19:21:45   5732s] *** Finish Physical Update (cpu=0:00:01.8 real=0:00:02.0 mem=1551.3M) ***
[08/07 19:21:45   5732s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.83496.12
[08/07 19:21:45   5732s] ** GigaOpt Optimizer WNS Slack -8.312 TNS Slack -8003.528 Density 32.49
[08/07 19:21:45   5732s] OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-8.312|-8003.528|
|reg2reg   |-7.950|-7643.272|
|HEPG      |-7.950|-7643.272|
|All Paths |-8.312|-8003.528|
+----------+------+---------+

[08/07 19:21:45   5732s] 
[08/07 19:21:45   5732s] *** Finish post-CTS Setup Fixing (cpu=0:00:51.6 real=0:00:52.0 mem=1551.3M) ***
[08/07 19:21:45   5732s] 
[08/07 19:21:45   5732s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.83496.6
[08/07 19:21:45   5732s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1532.2M
[08/07 19:21:45   5732s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.090, REAL:0.087, MEM:1532.2M
[08/07 19:21:45   5732s] TotalInstCnt at PhyDesignMc Destruction: 42,418
[08/07 19:21:45   5732s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.83496.10
[08/07 19:21:45   5732s] *** SetupOpt [finish] : cpu/real = 0:00:53.7/0:00:53.8 (1.0), totSession cpu/real = 1:35:33.0/1:35:37.4 (1.0), mem = 1532.2M
[08/07 19:21:45   5732s] 
[08/07 19:21:45   5732s] =============================================================================================
[08/07 19:21:45   5732s]  Step TAT Report for TnsOpt #3
[08/07 19:21:45   5732s] =============================================================================================
[08/07 19:21:45   5732s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/07 19:21:45   5732s] ---------------------------------------------------------------------------------------------
[08/07 19:21:45   5732s] [ RefinePlace            ]      1   0:00:01.8  (   3.4 % )     0:00:01.8 /  0:00:01.8    1.0
[08/07 19:21:45   5732s] [ SlackTraversorInit     ]      2   0:00:00.4  (   0.8 % )     0:00:00.4 /  0:00:00.4    1.0
[08/07 19:21:45   5732s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    5.1
[08/07 19:21:45   5732s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   0.6 % )     0:00:00.3 /  0:00:00.3    1.0
[08/07 19:21:45   5732s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[08/07 19:21:45   5732s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 19:21:45   5732s] [ TransformInit          ]      1   0:00:01.6  (   2.9 % )     0:00:01.6 /  0:00:01.6    1.0
[08/07 19:21:45   5732s] [ OptSingleIteration     ]     66   0:00:00.1  (   0.1 % )     0:00:43.7 /  0:00:43.7    1.0
[08/07 19:21:45   5732s] [ OptGetWeight           ]     66   0:00:02.9  (   5.4 % )     0:00:02.9 /  0:00:03.0    1.0
[08/07 19:21:45   5732s] [ OptEval                ]     66   0:00:35.9  (  66.7 % )     0:00:35.9 /  0:00:35.8    1.0
[08/07 19:21:45   5732s] [ OptCommit              ]     66   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[08/07 19:21:45   5732s] [ IncrTimingUpdate       ]     54   0:00:01.3  (   2.4 % )     0:00:01.3 /  0:00:01.3    1.0
[08/07 19:21:45   5732s] [ PostCommitDelayUpdate  ]     67   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.2    1.3
[08/07 19:21:45   5732s] [ IncrDelayCalc          ]     67   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.2    1.5
[08/07 19:21:45   5732s] [ SetupOptGetWorkingSet  ]    132   0:00:01.7  (   3.1 % )     0:00:01.7 /  0:00:01.7    1.0
[08/07 19:21:45   5732s] [ SetupOptGetActiveNode  ]    132   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 19:21:45   5732s] [ SetupOptSlackGraph     ]     66   0:00:01.8  (   3.3 % )     0:00:01.8 /  0:00:01.7    1.0
[08/07 19:21:45   5732s] [ MISC                   ]          0:00:05.8  (  10.7 % )     0:00:05.8 /  0:00:05.7    1.0
[08/07 19:21:45   5732s] ---------------------------------------------------------------------------------------------
[08/07 19:21:45   5732s]  TnsOpt #3 TOTAL                    0:00:53.8  ( 100.0 % )     0:00:53.8 /  0:00:53.7    1.0
[08/07 19:21:45   5732s] ---------------------------------------------------------------------------------------------
[08/07 19:21:45   5732s] 
[08/07 19:21:45   5732s] End: GigaOpt TNS recovery
[08/07 19:21:45   5733s] GigaOpt: WNS changes after routing: -6.924 -> -7.986 (bump = 1.062)
[08/07 19:21:45   5733s] GigaOpt: WNS bump threshold: -92.8
[08/07 19:21:45   5733s] Begin: GigaOpt postEco optimization
[08/07 19:21:45   5733s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -postEco -maxLocalDensity 1.0 -numThreads 1  -NDROptEffortAuto -nativePathGroupFlow -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[08/07 19:21:45   5733s] Info: 105 nets with fixed/cover wires excluded.
[08/07 19:21:45   5733s] Info: 126 clock nets excluded from IPO operation.
[08/07 19:21:45   5733s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:35:33.3/1:35:37.7 (1.0), mem = 1532.2M
[08/07 19:21:45   5733s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.83496.11
[08/07 19:21:45   5733s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/07 19:21:45   5733s] ### Creating PhyDesignMc. totSessionCpu=1:35:33 mem=1532.2M
[08/07 19:21:45   5733s] OPERPROF: Starting DPlace-Init at level 1, MEM:1532.2M
[08/07 19:21:45   5733s] z: 2, totalTracks: 1
[08/07 19:21:45   5733s] #spOpts: N=250 mergeVia=F 
[08/07 19:21:45   5733s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1532.2M
[08/07 19:21:45   5733s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.018, MEM:1532.2M
[08/07 19:21:45   5733s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1532.2MB).
[08/07 19:21:45   5733s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.068, MEM:1532.2M
[08/07 19:21:46   5733s] TotalInstCnt at PhyDesignMc Initialization: 42,418
[08/07 19:21:46   5733s] ### Creating PhyDesignMc, finished. totSessionCpu=1:35:34 mem=1532.2M
[08/07 19:21:46   5733s] ### Creating RouteCongInterface, started
[08/07 19:21:46   5733s] 
[08/07 19:21:46   5733s] #optDebug: {2, 0.429, 0.8500} {3, 0.429, 0.8500} 
[08/07 19:21:46   5733s] 
[08/07 19:21:46   5733s] #optDebug: {0, 1.200}
[08/07 19:21:46   5733s] ### Creating RouteCongInterface, finished
[08/07 19:21:46   5733s] ### Creating LA Mngr. totSessionCpu=1:35:34 mem=1532.2M
[08/07 19:21:46   5733s] ### Creating LA Mngr, finished. totSessionCpu=1:35:34 mem=1532.2M
[08/07 19:21:47   5734s] *info: 126 clock nets excluded
[08/07 19:21:47   5734s] *info: 2 special nets excluded.
[08/07 19:21:47   5734s] *info: 4 no-driver nets excluded.
[08/07 19:21:47   5734s] *info: 105 nets with fixed/cover wires excluded.
[08/07 19:21:47   5735s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.83496.7
[08/07 19:21:47   5735s] PathGroup :  reg2reg  TargetSlack : 0 
[08/07 19:21:48   5735s] ** GigaOpt Optimizer WNS Slack -8.312 TNS Slack -8003.528 Density 32.49
[08/07 19:21:48   5735s] Optimizer WNS Pass 0
[08/07 19:21:48   5735s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-8.312|-8003.528|
|reg2reg   |-7.950|-7643.272|
|HEPG      |-7.950|-7643.272|
|All Paths |-8.312|-8003.528|
+----------+------+---------+

[08/07 19:21:48   5735s] CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -7.950ns TNS -7643.271ns; HEPG WNS -7.950ns TNS -7643.271ns; all paths WNS -8.312ns TNS -8003.526ns; Real time 1:35:23
[08/07 19:21:48   5735s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1551.3M
[08/07 19:21:48   5735s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.001, MEM:1551.3M
[08/07 19:21:48   5735s] Active Path Group: reg2reg  
[08/07 19:21:48   5735s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 19:21:48   5735s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
[08/07 19:21:48   5735s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 19:21:48   5735s] |  -7.950|   -8.312|-7643.272|-8003.528|    32.49%|   0:00:00.0| 1551.3M|setup_func|  reg2reg| rf_reg[9][2]/D      |
[08/07 19:22:01   5748s] |  -7.914|   -8.304|-7627.702|-8016.150|    32.53%|   0:00:13.0| 1551.3M|setup_func|  reg2reg| rf_reg[9][2]/D      |
[08/07 19:22:07   5754s] |  -7.919|   -8.310|-7617.237|-8006.778|    32.56%|   0:00:06.0| 1554.3M|setup_func|  reg2reg| rf_reg[9][2]/D      |
[08/07 19:22:09   5757s] |  -7.901|   -8.297|-7601.548|-7996.173|    32.56%|   0:00:02.0| 1555.8M|setup_func|  reg2reg| rf_reg[9][2]/D      |
[08/07 19:22:29   5777s] |  -7.899|   -8.296|-7597.067|-7991.991|    32.57%|   0:00:20.0| 1555.8M|setup_func|  reg2reg| rf_reg[9][2]/D      |
[08/07 19:22:32   5779s] |  -7.893|   -8.290|-7595.856|-7990.772|    32.58%|   0:00:03.0| 1555.8M|setup_func|  reg2reg| rf_reg[9][2]/D      |
[08/07 19:22:59   5807s] INFO (IMPSP-237): Unable to unplace FE_OCPC17160_n10764 - no resize TGrid at inst's location.
[08/07 19:23:00   5807s] INFO (IMPSP-237): Unable to unplace FE_OCPC17160_n10764 - no resize TGrid at inst's location.
[08/07 19:23:00   5808s] INFO (IMPSP-237): Unable to unplace FE_OCPC17160_n10764 - no resize TGrid at inst's location.
[08/07 19:23:09   5816s] |  -7.898|   -8.289|-7596.043|-7986.087|    32.59%|   0:00:37.0| 1555.8M|setup_func|  reg2reg| rf_reg[9][2]/D      |
[08/07 19:23:09   5816s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 19:23:09   5816s] 
[08/07 19:23:09   5816s] *** Finish Core Optimize Step (cpu=0:01:21 real=0:01:21 mem=1555.8M) ***
[08/07 19:23:09   5816s] Active Path Group: default 
[08/07 19:23:09   5816s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 19:23:09   5816s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
[08/07 19:23:09   5816s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 19:23:09   5816s] |  -8.289|   -8.289|-7986.087|-7986.087|    32.59%|   0:00:00.0| 1555.8M|setup_func|  default| rf_reg[9][2]/D      |
[08/07 19:23:22   5830s] |  -8.289|   -8.289|-7975.393|-7975.393|    32.60%|   0:00:13.0| 1555.8M|setup_func|  default| rf_reg[9][2]/D      |
[08/07 19:23:26   5833s] |  -8.262|   -8.262|-7958.911|-7958.911|    32.61%|   0:00:04.0| 1555.8M|setup_func|  default| rf_reg[9][2]/D      |
[08/07 19:23:31   5839s] |  -8.258|   -8.258|-7955.230|-7955.230|    32.62%|   0:00:05.0| 1555.8M|setup_func|  default| rf_reg[9][2]/D      |
[08/07 19:23:36   5844s] |  -8.254|   -8.254|-7950.356|-7950.356|    32.62%|   0:00:05.0| 1555.8M|setup_func|  default| rf_reg[9][2]/D      |
[08/07 19:23:47   5854s] |  -8.246|   -8.246|-7943.741|-7943.741|    32.63%|   0:00:11.0| 1555.8M|setup_func|  default| rf_reg[9][2]/D      |
[08/07 19:24:22   5889s] |  -8.234|   -8.234|-7932.041|-7932.041|    32.63%|   0:00:35.0| 1555.8M|setup_func|  default| rf_reg[9][2]/D      |
[08/07 19:24:35   5903s] |  -8.235|   -8.235|-7932.071|-7932.071|    32.64%|   0:00:13.0| 1574.9M|setup_func|  default| rf_reg[9][2]/D      |
[08/07 19:24:35   5903s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 19:24:35   5903s] 
[08/07 19:24:35   5903s] *** Finish Core Optimize Step (cpu=0:01:26 real=0:01:26 mem=1574.9M) ***
[08/07 19:24:35   5903s] 
[08/07 19:24:35   5903s] *** Finished Optimize Step Cumulative (cpu=0:02:48 real=0:02:47 mem=1574.9M) ***
[08/07 19:24:36   5903s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-8.235|-7932.071|
|reg2reg   |-7.863|-7561.519|
|HEPG      |-7.863|-7561.519|
|All Paths |-8.235|-7932.071|
+----------+------+---------+

[08/07 19:24:36   5903s] CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -7.863ns TNS -7561.519ns; HEPG WNS -7.863ns TNS -7561.519ns; all paths WNS -8.235ns TNS -7932.071ns; Real time 1:38:11
[08/07 19:24:36   5903s] ** GigaOpt Optimizer WNS Slack -8.235 TNS Slack -7932.071 Density 32.64
[08/07 19:24:36   5903s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.83496.13
[08/07 19:24:36   5903s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1574.9M
[08/07 19:24:36   5903s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.082, MEM:1574.9M
[08/07 19:24:36   5903s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1574.9M
[08/07 19:24:36   5903s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1574.9M
[08/07 19:24:36   5903s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1574.9M
[08/07 19:24:36   5903s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.029, MEM:1574.9M
[08/07 19:24:36   5903s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.078, MEM:1574.9M
[08/07 19:24:36   5903s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.078, MEM:1574.9M
[08/07 19:24:36   5903s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.83496.21
[08/07 19:24:36   5903s] OPERPROF: Starting RefinePlace at level 1, MEM:1574.9M
[08/07 19:24:36   5903s] *** Starting refinePlace (1:38:24 mem=1574.9M) ***
[08/07 19:24:36   5903s] Total net bbox length = 9.109e+06 (4.957e+06 4.152e+06) (ext = 1.288e+06)
[08/07 19:24:36   5903s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 19:24:36   5903s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1574.9M
[08/07 19:24:36   5903s] Starting refinePlace ...
[08/07 19:24:36   5903s] 
[08/07 19:24:36   5903s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[08/07 19:24:37   5904s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 19:24:37   5904s] [CPU] RefinePlace/Legalization (cpu=0:00:00.8, real=0:00:01.0, mem=1574.9MB) @(1:38:24 - 1:38:24).
[08/07 19:24:37   5904s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 19:24:37   5904s] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1574.9MB
[08/07 19:24:37   5904s] Statistics of distance of Instance movement in refine placement:
[08/07 19:24:37   5904s]   maximum (X+Y) =         0.00 um
[08/07 19:24:37   5904s]   mean    (X+Y) =         0.00 um
[08/07 19:24:37   5904s] Summary Report:
[08/07 19:24:37   5904s] Instances move: 0 (out of 42537 movable)
[08/07 19:24:37   5904s] Instances flipped: 0
[08/07 19:24:37   5904s] Mean displacement: 0.00 um
[08/07 19:24:37   5904s] Max displacement: 0.00 um 
[08/07 19:24:37   5904s] Total instances moved : 0
[08/07 19:24:37   5904s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.800, REAL:0.793, MEM:1574.9M
[08/07 19:24:37   5904s] Total net bbox length = 9.109e+06 (4.957e+06 4.152e+06) (ext = 1.288e+06)
[08/07 19:24:37   5904s] Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1574.9MB
[08/07 19:24:37   5904s] [CPU] RefinePlace/total (cpu=0:00:00.9, real=0:00:01.0, mem=1574.9MB) @(1:38:24 - 1:38:24).
[08/07 19:24:37   5904s] *** Finished refinePlace (1:38:25 mem=1574.9M) ***
[08/07 19:24:37   5904s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.83496.21
[08/07 19:24:37   5904s] OPERPROF: Finished RefinePlace at level 1, CPU:0.890, REAL:0.884, MEM:1574.9M
[08/07 19:24:37   5904s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1574.9M
[08/07 19:24:37   5904s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.079, MEM:1574.9M
[08/07 19:24:37   5904s] *** maximum move = 0.00 um ***
[08/07 19:24:37   5904s] *** Finished re-routing un-routed nets (1574.9M) ***
[08/07 19:24:37   5904s] OPERPROF: Starting DPlace-Init at level 1, MEM:1574.9M
[08/07 19:24:37   5904s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1574.9M
[08/07 19:24:37   5904s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.028, MEM:1574.9M
[08/07 19:24:37   5904s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.078, MEM:1574.9M
[08/07 19:24:37   5905s] 
[08/07 19:24:37   5905s] *** Finish Physical Update (cpu=0:00:01.7 real=0:00:01.0 mem=1574.9M) ***
[08/07 19:24:37   5905s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.83496.13
[08/07 19:24:37   5905s] ** GigaOpt Optimizer WNS Slack -8.235 TNS Slack -7932.071 Density 32.64
[08/07 19:24:37   5905s] OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-8.235|-7932.071|
|reg2reg   |-7.863|-7561.519|
|HEPG      |-7.863|-7561.519|
|All Paths |-8.235|-7932.071|
+----------+------+---------+

[08/07 19:24:37   5905s] 
[08/07 19:24:37   5905s] *** Finish post-CTS Setup Fixing (cpu=0:02:50 real=0:02:50 mem=1574.9M) ***
[08/07 19:24:37   5905s] 
[08/07 19:24:37   5905s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.83496.7
[08/07 19:24:37   5905s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1555.8M
[08/07 19:24:38   5905s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.083, MEM:1555.8M
[08/07 19:24:38   5905s] TotalInstCnt at PhyDesignMc Destruction: 42,641
[08/07 19:24:38   5905s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.83496.11
[08/07 19:24:38   5905s] *** SetupOpt [finish] : cpu/real = 0:02:52.1/0:02:52.2 (1.0), totSession cpu/real = 1:38:25.4/1:38:29.9 (1.0), mem = 1555.8M
[08/07 19:24:38   5905s] 
[08/07 19:24:38   5905s] =============================================================================================
[08/07 19:24:38   5905s]  Step TAT Report for WnsOpt #4
[08/07 19:24:38   5905s] =============================================================================================
[08/07 19:24:38   5905s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/07 19:24:38   5905s] ---------------------------------------------------------------------------------------------
[08/07 19:24:38   5905s] [ RefinePlace            ]      1   0:00:01.7  (   1.0 % )     0:00:01.7 /  0:00:01.7    1.0
[08/07 19:24:38   5905s] [ SlackTraversorInit     ]      2   0:00:00.4  (   0.3 % )     0:00:00.4 /  0:00:00.4    1.0
[08/07 19:24:38   5905s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    5.1
[08/07 19:24:38   5905s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[08/07 19:24:38   5905s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[08/07 19:24:38   5905s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 19:24:38   5905s] [ TransformInit          ]      1   0:00:01.6  (   0.9 % )     0:00:01.6 /  0:00:01.6    1.0
[08/07 19:24:38   5905s] [ OptSingleIteration     ]     28   0:00:00.1  (   0.1 % )     0:02:47.0 /  0:02:47.0    1.0
[08/07 19:24:38   5905s] [ OptGetWeight           ]     28   0:00:02.9  (   1.7 % )     0:00:02.9 /  0:00:02.9    1.0
[08/07 19:24:38   5905s] [ OptEval                ]     28   0:02:29.1  (  86.6 % )     0:02:29.1 /  0:02:29.2    1.0
[08/07 19:24:38   5905s] [ OptCommit              ]     28   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[08/07 19:24:38   5905s] [ IncrTimingUpdate       ]     33   0:00:11.3  (   6.6 % )     0:00:11.3 /  0:00:11.3    1.0
[08/07 19:24:38   5905s] [ PostCommitDelayUpdate  ]     29   0:00:00.2  (   0.1 % )     0:00:01.4 /  0:00:01.4    1.0
[08/07 19:24:38   5905s] [ IncrDelayCalc          ]    157   0:00:01.3  (   0.7 % )     0:00:01.3 /  0:00:01.2    1.0
[08/07 19:24:38   5905s] [ SetupOptGetWorkingSet  ]     50   0:00:00.8  (   0.5 % )     0:00:00.8 /  0:00:00.9    1.1
[08/07 19:24:38   5905s] [ SetupOptGetActiveNode  ]     50   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 19:24:38   5905s] [ SetupOptSlackGraph     ]     28   0:00:01.0  (   0.6 % )     0:00:01.0 /  0:00:01.0    1.0
[08/07 19:24:38   5905s] [ MISC                   ]          0:00:01.0  (   0.6 % )     0:00:01.0 /  0:00:01.0    1.0
[08/07 19:24:38   5905s] ---------------------------------------------------------------------------------------------
[08/07 19:24:38   5905s]  WnsOpt #4 TOTAL                    0:02:52.2  ( 100.0 % )     0:02:52.2 /  0:02:52.1    1.0
[08/07 19:24:38   5905s] ---------------------------------------------------------------------------------------------
[08/07 19:24:38   5905s] 
[08/07 19:24:38   5905s] End: GigaOpt postEco optimization
[08/07 19:24:38   5905s] *** Steiner Routed Nets: 16.686%; Threshold: 100; Threshold for Hold: 100
[08/07 19:24:38   5905s] ### Creating LA Mngr. totSessionCpu=1:38:25 mem=1555.8M
[08/07 19:24:38   5905s] ### Creating LA Mngr, finished. totSessionCpu=1:38:25 mem=1555.8M
[08/07 19:24:38   5905s] Re-routed 77 nets
[08/07 19:24:38   5905s] Extraction called for design 'riscv' of instances=42641 and nets=43413 using extraction engine 'preRoute' .
[08/07 19:24:38   5905s] PreRoute RC Extraction called for design riscv.
[08/07 19:24:38   5905s] RC Extraction called in multi-corner(1) mode.
[08/07 19:24:38   5905s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/07 19:24:38   5905s] Type 'man IMPEXT-6197' for more detail.
[08/07 19:24:38   5905s] RCMode: PreRoute
[08/07 19:24:38   5905s]       RC Corner Indexes            0   
[08/07 19:24:38   5905s] Capacitance Scaling Factor   : 1.00000 
[08/07 19:24:38   5905s] Resistance Scaling Factor    : 1.00000 
[08/07 19:24:38   5905s] Clock Cap. Scaling Factor    : 1.00000 
[08/07 19:24:38   5905s] Clock Res. Scaling Factor    : 1.00000 
[08/07 19:24:38   5905s] Shrink Factor                : 1.00000
[08/07 19:24:38   5905s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/07 19:24:38   5905s] RC Grid backup saved.
[08/07 19:24:38   5905s] LayerId::1 widthSet size::1
[08/07 19:24:38   5905s] LayerId::2 widthSet size::1
[08/07 19:24:38   5905s] LayerId::3 widthSet size::1
[08/07 19:24:38   5905s] Skipped RC grid update for preRoute extraction.
[08/07 19:24:38   5905s] Initializing multi-corner resistance tables ...
[08/07 19:24:38   5905s] Preroute length aware model : LLS: 2-1 ; HLS: 4-3 ; rDens: 0.506119 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.939400 ; wcR: 1.000000 ; newSi: 0.097500 ; pMod: 77 ; 
[08/07 19:24:38   5905s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1555.824M)
[08/07 19:24:38   5905s] #################################################################################
[08/07 19:24:38   5905s] # Design Stage: PreRoute
[08/07 19:24:38   5905s] # Design Name: riscv
[08/07 19:24:38   5905s] # Design Mode: 250nm
[08/07 19:24:38   5905s] # Analysis Mode: MMMC OCV 
[08/07 19:24:38   5905s] # Parasitics Mode: No SPEF/RCDB
[08/07 19:24:38   5905s] # Signoff Settings: SI Off 
[08/07 19:24:38   5905s] #################################################################################
[08/07 19:24:39   5906s] Calculate early delays in OCV mode...
[08/07 19:24:39   5906s] Calculate late delays in OCV mode...
[08/07 19:24:39   5907s] Topological Sorting (REAL = 0:00:00.0, MEM = 1536.1M, InitMEM = 1536.1M)
[08/07 19:24:39   5907s] Start delay calculation (fullDC) (1 T). (MEM=1536.1)
[08/07 19:24:40   5907s] End AAE Lib Interpolated Model. (MEM=1555.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/07 19:24:48   5916s] Total number of fetched objects 43432
[08/07 19:24:48   5916s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[08/07 19:24:48   5916s] End delay calculation. (MEM=1524.56 CPU=0:00:07.4 REAL=0:00:07.0)
[08/07 19:24:48   5916s] End delay calculation (fullDC). (MEM=1524.56 CPU=0:00:09.1 REAL=0:00:09.0)
[08/07 19:24:48   5916s] *** CDM Built up (cpu=0:00:10.3  real=0:00:10.0  mem= 1524.6M) ***
[08/07 19:24:49   5916s] Begin: GigaOpt Optimization in post-eco TNS mode
[08/07 19:24:49   5916s] GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 1  -allEndPoints -nativePathGroupFlow
[08/07 19:24:49   5916s] Info: 105 nets with fixed/cover wires excluded.
[08/07 19:24:49   5916s] Info: 126 clock nets excluded from IPO operation.
[08/07 19:24:49   5916s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:38:36.8/1:38:41.2 (1.0), mem = 1524.6M
[08/07 19:24:49   5916s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.83496.12
[08/07 19:24:49   5916s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/07 19:24:49   5916s] ### Creating PhyDesignMc. totSessionCpu=1:38:37 mem=1524.6M
[08/07 19:24:49   5916s] OPERPROF: Starting DPlace-Init at level 1, MEM:1524.6M
[08/07 19:24:49   5916s] z: 2, totalTracks: 1
[08/07 19:24:49   5916s] #spOpts: N=250 mergeVia=F 
[08/07 19:24:49   5916s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1524.6M
[08/07 19:24:49   5916s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:1524.6M
[08/07 19:24:49   5916s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1524.6MB).
[08/07 19:24:49   5916s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.069, MEM:1524.6M
[08/07 19:24:49   5917s] TotalInstCnt at PhyDesignMc Initialization: 42,641
[08/07 19:24:49   5917s] ### Creating PhyDesignMc, finished. totSessionCpu=1:38:37 mem=1524.6M
[08/07 19:24:49   5917s] ### Creating RouteCongInterface, started
[08/07 19:24:49   5917s] 
[08/07 19:24:49   5917s] #optDebug: {2, 0.429, 0.8500} {3, 0.429, 0.8500} 
[08/07 19:24:49   5917s] 
[08/07 19:24:49   5917s] #optDebug: {0, 1.200}
[08/07 19:24:49   5917s] ### Creating RouteCongInterface, finished
[08/07 19:24:49   5917s] ### Creating LA Mngr. totSessionCpu=1:38:37 mem=1524.6M
[08/07 19:24:49   5917s] ### Creating LA Mngr, finished. totSessionCpu=1:38:37 mem=1524.6M
[08/07 19:24:50   5918s] *info: 126 clock nets excluded
[08/07 19:24:50   5918s] *info: 2 special nets excluded.
[08/07 19:24:51   5918s] *info: 4 no-driver nets excluded.
[08/07 19:24:51   5918s] *info: 105 nets with fixed/cover wires excluded.
[08/07 19:24:51   5918s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.83496.8
[08/07 19:24:51   5918s] PathGroup :  reg2reg  TargetSlack : 0 
[08/07 19:24:52   5919s] ** GigaOpt Optimizer WNS Slack -8.234 TNS Slack -7931.163 Density 32.64
[08/07 19:24:52   5919s] Optimizer TNS Opt
[08/07 19:24:52   5919s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-8.234|-7931.163|
|reg2reg   |-7.862|-7560.445|
|HEPG      |-7.862|-7560.445|
|All Paths |-8.234|-7931.163|
+----------+------+---------+

[08/07 19:24:52   5919s] CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -7.862ns TNS -7560.445ns; HEPG WNS -7.862ns TNS -7560.445ns; all paths WNS -8.234ns TNS -7931.163ns; Real time 1:38:27
[08/07 19:24:52   5919s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1558.9M
[08/07 19:24:52   5919s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1558.9M
[08/07 19:24:52   5919s] Active Path Group: reg2reg  
[08/07 19:24:52   5919s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 19:24:52   5919s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
[08/07 19:24:52   5919s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 19:24:52   5919s] |  -7.862|   -8.234|-7560.445|-7931.163|    32.64%|   0:00:00.0| 1574.9M|setup_func|  reg2reg| rf_reg[9][2]/D      |
[08/07 19:24:55   5922s] |  -7.862|   -8.234|-7560.445|-7931.163|    32.64%|   0:00:03.0| 1574.9M|setup_func|  reg2reg| rf_reg[2][15]/D     |
[08/07 19:24:56   5923s] |  -7.862|   -8.234|-7560.445|-7931.163|    32.64%|   0:00:01.0| 1574.9M|setup_func|  reg2reg| rf_reg[9][2]/D      |
[08/07 19:24:56   5923s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 19:24:56   5923s] 
[08/07 19:24:56   5923s] *** Finish Core Optimize Step (cpu=0:00:03.9 real=0:00:04.0 mem=1574.9M) ***
[08/07 19:24:56   5923s] Active Path Group: default 
[08/07 19:24:56   5923s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 19:24:56   5923s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
[08/07 19:24:56   5923s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 19:24:56   5923s] |  -8.234|   -8.234|-7931.163|-7931.163|    32.64%|   0:00:00.0| 1574.9M|setup_func|  default| rf_reg[9][2]/D      |
[08/07 19:24:59   5926s] |  -8.234|   -8.234|-7931.163|-7931.163|    32.64%|   0:00:03.0| 1574.9M|setup_func|  default| rf_reg[2][15]/D     |
[08/07 19:25:00   5927s] |  -8.234|   -8.234|-7931.163|-7931.163|    32.64%|   0:00:01.0| 1574.9M|setup_func|  default| rf_reg[9][2]/D      |
[08/07 19:25:00   5927s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 19:25:00   5927s] 
[08/07 19:25:00   5927s] *** Finish Core Optimize Step (cpu=0:00:03.8 real=0:00:04.0 mem=1574.9M) ***
[08/07 19:25:00   5927s] 
[08/07 19:25:00   5927s] *** Finished Optimize Step Cumulative (cpu=0:00:07.8 real=0:00:08.0 mem=1574.9M) ***
[08/07 19:25:00   5927s] OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-8.234|-7931.163|
|reg2reg   |-7.862|-7560.445|
|HEPG      |-7.862|-7560.445|
|All Paths |-8.234|-7931.163|
+----------+------+---------+

[08/07 19:25:00   5927s] CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -7.862ns TNS -7560.445ns; HEPG WNS -7.862ns TNS -7560.445ns; all paths WNS -8.234ns TNS -7931.163ns; Real time 1:38:35
[08/07 19:25:00   5927s] OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-8.234|-7931.163|
|reg2reg   |-7.862|-7560.445|
|HEPG      |-7.862|-7560.445|
|All Paths |-8.234|-7931.163|
+----------+------+---------+

[08/07 19:25:00   5927s] 
[08/07 19:25:00   5927s] *** Finish post-CTS Setup Fixing (cpu=0:00:08.8 real=0:00:09.0 mem=1574.9M) ***
[08/07 19:25:00   5927s] 
[08/07 19:25:00   5927s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.83496.8
[08/07 19:25:00   5927s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1555.8M
[08/07 19:25:00   5927s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.090, REAL:0.082, MEM:1555.8M
[08/07 19:25:00   5927s] TotalInstCnt at PhyDesignMc Destruction: 42,641
[08/07 19:25:00   5927s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.83496.12
[08/07 19:25:00   5927s] *** SetupOpt [finish] : cpu/real = 0:00:10.8/0:00:10.8 (1.0), totSession cpu/real = 1:38:47.6/1:38:52.0 (1.0), mem = 1555.8M
[08/07 19:25:00   5927s] 
[08/07 19:25:00   5927s] =============================================================================================
[08/07 19:25:00   5927s]  Step TAT Report for TnsOpt #4
[08/07 19:25:00   5927s] =============================================================================================
[08/07 19:25:00   5927s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/07 19:25:00   5927s] ---------------------------------------------------------------------------------------------
[08/07 19:25:00   5927s] [ SlackTraversorInit     ]      1   0:00:00.7  (   6.8 % )     0:00:00.7 /  0:00:00.7    1.0
[08/07 19:25:00   5927s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 19:25:00   5927s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   2.9 % )     0:00:00.3 /  0:00:00.3    1.0
[08/07 19:25:00   5927s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[08/07 19:25:00   5927s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 19:25:00   5927s] [ TransformInit          ]      1   0:00:01.5  (  14.3 % )     0:00:01.5 /  0:00:01.5    1.0
[08/07 19:25:00   5927s] [ OptSingleIteration     ]     32   0:00:00.0  (   0.3 % )     0:00:04.1 /  0:00:04.0    1.0
[08/07 19:25:00   5927s] [ OptGetWeight           ]     32   0:00:02.7  (  25.4 % )     0:00:02.7 /  0:00:02.7    1.0
[08/07 19:25:00   5927s] [ OptEval                ]     32   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.2    1.2
[08/07 19:25:00   5927s] [ OptCommit              ]     32   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 19:25:00   5927s] [ IncrTimingUpdate       ]     37   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.6
[08/07 19:25:00   5927s] [ PostCommitDelayUpdate  ]     32   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 19:25:00   5927s] [ SetupOptGetWorkingSet  ]     32   0:00:00.4  (   4.1 % )     0:00:00.4 /  0:00:00.4    1.0
[08/07 19:25:00   5927s] [ SetupOptGetActiveNode  ]     32   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 19:25:00   5927s] [ SetupOptSlackGraph     ]     32   0:00:00.7  (   6.5 % )     0:00:00.7 /  0:00:00.7    1.0
[08/07 19:25:00   5927s] [ MISC                   ]          0:00:04.1  (  37.5 % )     0:00:04.1 /  0:00:04.1    1.0
[08/07 19:25:00   5927s] ---------------------------------------------------------------------------------------------
[08/07 19:25:00   5927s]  TnsOpt #4 TOTAL                    0:00:10.8  ( 100.0 % )     0:00:10.8 /  0:00:10.8    1.0
[08/07 19:25:00   5927s] ---------------------------------------------------------------------------------------------
[08/07 19:25:00   5927s] 
[08/07 19:25:00   5927s] End: GigaOpt Optimization in post-eco TNS mode
[08/07 19:25:00   5927s] #optDebug: fT-D <X 1 0 0 0>
[08/07 19:25:00   5927s] 
[08/07 19:25:00   5927s] Active setup views:
[08/07 19:25:00   5927s]  setup_func
[08/07 19:25:00   5927s]   Dominating endpoints: 0
[08/07 19:25:00   5927s]   Dominating TNS: -0.000
[08/07 19:25:00   5927s] 
[08/07 19:25:00   5928s] Extraction called for design 'riscv' of instances=42641 and nets=43413 using extraction engine 'preRoute' .
[08/07 19:25:00   5928s] PreRoute RC Extraction called for design riscv.
[08/07 19:25:00   5928s] RC Extraction called in multi-corner(1) mode.
[08/07 19:25:00   5928s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/07 19:25:00   5928s] Type 'man IMPEXT-6197' for more detail.
[08/07 19:25:00   5928s] RCMode: PreRoute
[08/07 19:25:00   5928s]       RC Corner Indexes            0   
[08/07 19:25:00   5928s] Capacitance Scaling Factor   : 1.00000 
[08/07 19:25:00   5928s] Resistance Scaling Factor    : 1.00000 
[08/07 19:25:00   5928s] Clock Cap. Scaling Factor    : 1.00000 
[08/07 19:25:00   5928s] Clock Res. Scaling Factor    : 1.00000 
[08/07 19:25:00   5928s] Shrink Factor                : 1.00000
[08/07 19:25:00   5928s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/07 19:25:00   5928s] LayerId::1 widthSet size::1
[08/07 19:25:00   5928s] LayerId::2 widthSet size::1
[08/07 19:25:00   5928s] LayerId::3 widthSet size::1
[08/07 19:25:00   5928s] Skipped RC grid update for preRoute extraction.
[08/07 19:25:00   5928s] Initializing multi-corner resistance tables ...
[08/07 19:25:00   5928s] Preroute length aware model : LLS: 2-1 ; HLS: 4-3 ; rDens: 0.506119 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.939400 ; wcR: 1.000000 ; newSi: 0.097500 ; pMod: 77 ; 
[08/07 19:25:00   5928s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1538.098M)
[08/07 19:25:00   5928s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1538.10 MB )
[08/07 19:25:00   5928s] (I)       Started Loading and Dumping File ( Curr Mem: 1538.10 MB )
[08/07 19:25:00   5928s] (I)       Reading DB...
[08/07 19:25:00   5928s] (I)       Read data from FE... (mem=1538.1M)
[08/07 19:25:00   5928s] (I)       Read nodes and places... (mem=1538.1M)
[08/07 19:25:00   5928s] (I)       Done Read nodes and places (cpu=0.030s, mem=1538.1M)
[08/07 19:25:00   5928s] (I)       Read nets... (mem=1538.1M)
[08/07 19:25:01   5928s] (I)       Done Read nets (cpu=0.100s, mem=1538.1M)
[08/07 19:25:01   5928s] (I)       Done Read data from FE (cpu=0.130s, mem=1538.1M)
[08/07 19:25:01   5928s] (I)       before initializing RouteDB syMemory usage = 1538.1 MB
[08/07 19:25:01   5928s] (I)       Build term to term wires: false
[08/07 19:25:01   5928s] (I)       Honor MSV route constraint: false
[08/07 19:25:01   5928s] (I)       Maximum routing layer  : 3
[08/07 19:25:01   5928s] (I)       Minimum routing layer  : 2
[08/07 19:25:01   5928s] (I)       Supply scale factor H  : 1.00
[08/07 19:25:01   5928s] (I)       Supply scale factor V  : 1.00
[08/07 19:25:01   5928s] (I)       Tracks used by clock wire: 0
[08/07 19:25:01   5928s] (I)       Reverse direction      : 
[08/07 19:25:01   5928s] (I)       Honor partition pin guides: true
[08/07 19:25:01   5928s] (I)       Route selected nets only: false
[08/07 19:25:01   5928s] (I)       Route secondary PG pins: false
[08/07 19:25:01   5928s] (I)       Second PG max fanout   : 2147483647
[08/07 19:25:01   5928s] (I)       Apply function for special wires: true
[08/07 19:25:01   5928s] (I)       Layer by layer blockage reading: true
[08/07 19:25:01   5928s] (I)       Offset calculation fix : true
[08/07 19:25:01   5928s] (I)       Route stripe layer range: 
[08/07 19:25:01   5928s] (I)       Honor partition fences : 
[08/07 19:25:01   5928s] (I)       Honor partition pin    : 
[08/07 19:25:01   5928s] (I)       Honor partition fences with feedthrough: 
[08/07 19:25:01   5928s] (I)       Counted 1006 PG shapes. We will not process PG shapes layer by layer.
[08/07 19:25:01   5928s] (I)       Use row-based GCell size
[08/07 19:25:01   5928s] (I)       Use row-based GCell align
[08/07 19:25:01   5928s] (I)       GCell unit size   : 30000
[08/07 19:25:01   5928s] (I)       GCell multiplier  : 1
[08/07 19:25:01   5928s] (I)       GCell row height  : 30000
[08/07 19:25:01   5928s] (I)       Actual row height : 30000
[08/07 19:25:01   5928s] (I)       GCell align ref   : 40800 42000
[08/07 19:25:01   5928s] [NR-eGR] Track table information for default rule: 
[08/07 19:25:01   5928s] [NR-eGR] metal1 has no routable track
[08/07 19:25:01   5928s] [NR-eGR] metal2 has single uniform track structure
[08/07 19:25:01   5928s] [NR-eGR] metal3 has single uniform track structure
[08/07 19:25:01   5928s] (I)       ===========================================================================
[08/07 19:25:01   5928s] (I)       == Report All Rule Vias ==
[08/07 19:25:01   5928s] (I)       ===========================================================================
[08/07 19:25:01   5928s] (I)        Via Rule : (Default)
[08/07 19:25:01   5928s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/07 19:25:01   5928s] (I)       ---------------------------------------------------------------------------
[08/07 19:25:01   5928s] (I)        1    1 : M2_M1                       1 : M2_M1                    
[08/07 19:25:01   5928s] (I)        2    2 : M3_M2                       2 : M3_M2                    
[08/07 19:25:01   5928s] (I)        3    0 : ---                         0 : ---                      
[08/07 19:25:01   5928s] (I)       ===========================================================================
[08/07 19:25:01   5928s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1538.10 MB )
[08/07 19:25:01   5928s] [NR-eGR] Read 408 PG shapes
[08/07 19:25:01   5928s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1538.10 MB )
[08/07 19:25:01   5928s] [NR-eGR] #Routing Blockages  : 0
[08/07 19:25:01   5928s] [NR-eGR] #Instance Blockages : 2520
[08/07 19:25:01   5928s] [NR-eGR] #PG Blockages       : 408
[08/07 19:25:01   5928s] [NR-eGR] #Bump Blockages     : 0
[08/07 19:25:01   5928s] [NR-eGR] #Boundary Blockages : 0
[08/07 19:25:01   5928s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[08/07 19:25:01   5928s] [NR-eGR] Num Prerouted Nets = 105  Num Prerouted Wires = 3760
[08/07 19:25:01   5928s] (I)       readDataFromPlaceDB
[08/07 19:25:01   5928s] (I)       Read net information..
[08/07 19:25:01   5928s] [NR-eGR] Read numTotalNets=43330  numIgnoredNets=105
[08/07 19:25:01   5928s] (I)       Read testcase time = 0.010 seconds
[08/07 19:25:01   5928s] 
[08/07 19:25:01   5928s] (I)       early_global_route_priority property id does not exist.
[08/07 19:25:01   5928s] (I)       Start initializing grid graph
[08/07 19:25:01   5928s] (I)       End initializing grid graph
[08/07 19:25:01   5928s] (I)       Model blockages into capacity
[08/07 19:25:01   5928s] (I)       Read Num Blocks=20108  Num Prerouted Wires=3760  Num CS=0
[08/07 19:25:01   5928s] (I)       Started Modeling ( Curr Mem: 1538.10 MB )
[08/07 19:25:01   5928s] (I)       Started Modeling Layer 1 ( Curr Mem: 1538.10 MB )
[08/07 19:25:01   5928s] (I)       Started Modeling Layer 2 ( Curr Mem: 1538.10 MB )
[08/07 19:25:01   5928s] (I)       Layer 1 (V) : #blockages 20108 : #preroutes 3163
[08/07 19:25:01   5928s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1538.10 MB )
[08/07 19:25:01   5928s] (I)       Started Modeling Layer 3 ( Curr Mem: 1538.10 MB )
[08/07 19:25:01   5928s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 597
[08/07 19:25:01   5928s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1538.10 MB )
[08/07 19:25:01   5928s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1538.10 MB )
[08/07 19:25:01   5928s] (I)       -- layer congestion ratio --
[08/07 19:25:01   5928s] (I)       Layer 1 : 0.100000
[08/07 19:25:01   5928s] (I)       Layer 2 : 0.700000
[08/07 19:25:01   5928s] (I)       Layer 3 : 0.700000
[08/07 19:25:01   5928s] (I)       ----------------------------
[08/07 19:25:01   5928s] (I)       Number of ignored nets = 105
[08/07 19:25:01   5928s] (I)       Number of fixed nets = 105.  Ignored: Yes
[08/07 19:25:01   5928s] (I)       Number of clock nets = 126.  Ignored: No
[08/07 19:25:01   5928s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/07 19:25:01   5928s] (I)       Number of special nets = 0.  Ignored: Yes
[08/07 19:25:01   5928s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/07 19:25:01   5928s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[08/07 19:25:01   5928s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/07 19:25:01   5928s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/07 19:25:01   5928s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/07 19:25:01   5928s] [NR-eGR] There are 21 clock nets ( 0 with NDR ).
[08/07 19:25:01   5928s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1538.1 MB
[08/07 19:25:01   5928s] (I)       Ndr track 0 does not exist
[08/07 19:25:01   5928s] (I)       Layer1  viaCost=200.00
[08/07 19:25:01   5928s] (I)       Layer2  viaCost=100.00
[08/07 19:25:01   5928s] (I)       ---------------------Grid Graph Info--------------------
[08/07 19:25:01   5928s] (I)       Routing area        : (0, 0) - (6000000, 6000000)
[08/07 19:25:01   5928s] (I)       Core area           : (40800, 42000) - (5959200, 5958000)
[08/07 19:25:01   5928s] (I)       Site width          :  2400  (dbu)
[08/07 19:25:01   5928s] (I)       Row height          : 30000  (dbu)
[08/07 19:25:01   5928s] (I)       GCell row height    : 30000  (dbu)
[08/07 19:25:01   5928s] (I)       GCell width         : 30000  (dbu)
[08/07 19:25:01   5928s] (I)       GCell height        : 30000  (dbu)
[08/07 19:25:01   5928s] (I)       Grid                :   200   200     3
[08/07 19:25:01   5928s] (I)       Layer numbers       :     1     2     3
[08/07 19:25:01   5928s] (I)       Vertical capacity   :     0 30000     0
[08/07 19:25:01   5928s] (I)       Horizontal capacity :     0     0 30000
[08/07 19:25:01   5928s] (I)       Default wire width  :   900   900  1500
[08/07 19:25:01   5928s] (I)       Default wire space  :   900   900   900
[08/07 19:25:01   5928s] (I)       Default wire pitch  :  1800  1800  2400
[08/07 19:25:01   5928s] (I)       Default pitch size  :  1800  2400  3000
[08/07 19:25:01   5928s] (I)       First track coord   :     0  1200  1500
[08/07 19:25:01   5928s] (I)       Num tracks per GCell: 16.67 12.50 10.00
[08/07 19:25:01   5928s] (I)       Total num of tracks :     0  2500  2000
[08/07 19:25:01   5928s] (I)       Num of masks        :     1     1     1
[08/07 19:25:01   5928s] (I)       Num of trim masks   :     0     0     0
[08/07 19:25:01   5928s] (I)       --------------------------------------------------------
[08/07 19:25:01   5928s] 
[08/07 19:25:01   5928s] [NR-eGR] ============ Routing rule table ============
[08/07 19:25:01   5928s] [NR-eGR] Rule id: 0  Nets: 43225 
[08/07 19:25:01   5928s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/07 19:25:01   5928s] (I)       Pitch:  L1=1800  L2=2400  L3=3000
[08/07 19:25:01   5928s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1
[08/07 19:25:01   5928s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[08/07 19:25:01   5928s] [NR-eGR] ========================================
[08/07 19:25:01   5928s] [NR-eGR] 
[08/07 19:25:01   5928s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/07 19:25:01   5928s] (I)       blocked tracks on layer2 : = 20221 / 500000 (4.04%)
[08/07 19:25:01   5928s] (I)       blocked tracks on layer3 : = 0 / 400000 (0.00%)
[08/07 19:25:01   5928s] (I)       After initializing earlyGlobalRoute syMemory usage = 1538.1 MB
[08/07 19:25:01   5928s] (I)       Finished Loading and Dumping File ( CPU: 0.21 sec, Real: 0.22 sec, Curr Mem: 1538.10 MB )
[08/07 19:25:01   5928s] (I)       Started Global Routing ( Curr Mem: 1538.10 MB )
[08/07 19:25:01   5928s] (I)       ============= Initialization =============
[08/07 19:25:01   5928s] (I)       totalPins=115990  totalGlobalPin=94167 (81.19%)
[08/07 19:25:01   5928s] (I)       Started Build MST ( Curr Mem: 1538.10 MB )
[08/07 19:25:01   5928s] (I)       Generate topology with single threads
[08/07 19:25:01   5928s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1538.10 MB )
[08/07 19:25:01   5928s] (I)       total 2D Cap : 886898 = (400000 H, 486898 V)
[08/07 19:25:01   5928s] [NR-eGR] Layer group 1: route 43225 net(s) in layer range [2, 3]
[08/07 19:25:01   5928s] (I)       ============  Phase 1a Route ============
[08/07 19:25:01   5928s] (I)       Started Phase 1a ( Curr Mem: 1538.10 MB )
[08/07 19:25:01   5928s] (I)       Finished Phase 1a ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1538.10 MB )
[08/07 19:25:01   5928s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1538.10 MB )
[08/07 19:25:01   5928s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[08/07 19:25:01   5928s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1538.10 MB )
[08/07 19:25:01   5928s] (I)       Usage: 272343 = (150189 H, 122154 V) = (37.55% H, 25.09% V) = (4.506e+06um H, 3.665e+06um V)
[08/07 19:25:01   5928s] (I)       
[08/07 19:25:01   5928s] (I)       ============  Phase 1b Route ============
[08/07 19:25:01   5928s] (I)       Started Phase 1b ( Curr Mem: 1538.10 MB )
[08/07 19:25:01   5928s] (I)       Finished Phase 1b ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 1538.10 MB )
[08/07 19:25:01   5928s] (I)       Usage: 272679 = (150288 H, 122391 V) = (37.57% H, 25.14% V) = (4.509e+06um H, 3.672e+06um V)
[08/07 19:25:01   5928s] (I)       
[08/07 19:25:01   5928s] (I)       earlyGlobalRoute overflow of layer group 1: 5.21% H + 0.92% V. EstWL: 8.180370e+06um
[08/07 19:25:01   5928s] (I)       ============  Phase 1c Route ============
[08/07 19:25:01   5928s] (I)       Started Phase 1c ( Curr Mem: 1538.10 MB )
[08/07 19:25:01   5928s] (I)       Level2 Grid: 40 x 40
[08/07 19:25:01   5928s] (I)       Started Two Level Routing ( Curr Mem: 1538.10 MB )
[08/07 19:25:01   5928s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1538.10 MB )
[08/07 19:25:01   5928s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1538.10 MB )
[08/07 19:25:01   5928s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1538.10 MB )
[08/07 19:25:01   5928s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1538.10 MB )
[08/07 19:25:01   5928s] (I)       Usage: 272679 = (150288 H, 122391 V) = (37.57% H, 25.14% V) = (4.509e+06um H, 3.672e+06um V)
[08/07 19:25:01   5928s] (I)       
[08/07 19:25:01   5928s] (I)       ============  Phase 1d Route ============
[08/07 19:25:01   5928s] (I)       Started Phase 1d ( Curr Mem: 1538.10 MB )
[08/07 19:25:01   5928s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1538.10 MB )
[08/07 19:25:01   5928s] (I)       Usage: 272733 = (150288 H, 122445 V) = (37.57% H, 25.15% V) = (4.509e+06um H, 3.673e+06um V)
[08/07 19:25:01   5928s] (I)       
[08/07 19:25:01   5928s] (I)       ============  Phase 1e Route ============
[08/07 19:25:01   5928s] (I)       Started Phase 1e ( Curr Mem: 1538.10 MB )
[08/07 19:25:01   5928s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1538.10 MB )
[08/07 19:25:01   5928s] (I)       Usage: 272733 = (150288 H, 122445 V) = (37.57% H, 25.15% V) = (4.509e+06um H, 3.673e+06um V)
[08/07 19:25:01   5928s] (I)       
[08/07 19:25:01   5928s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 5.12% H + 0.92% V. EstWL: 8.181990e+06um
[08/07 19:25:01   5928s] [NR-eGR] 
[08/07 19:25:01   5928s] (I)       Current Phase 1l[Initialization] ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1538.10 MB )
[08/07 19:25:01   5928s] (I)       Running layer assignment with 1 threads
[08/07 19:25:01   5928s] (I)       Finished Phase 1l ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1538.10 MB )
[08/07 19:25:01   5928s] (I)       ============  Phase 1l Route ============
[08/07 19:25:01   5928s] (I)       
[08/07 19:25:01   5928s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/07 19:25:01   5928s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[08/07 19:25:01   5928s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[08/07 19:25:01   5928s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[08/07 19:25:01   5928s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/07 19:25:01   5928s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/07 19:25:01   5928s] [NR-eGR]  metal2  (2)       269( 0.68%)        50( 0.13%)         7( 0.02%)         0( 0.00%)   ( 0.82%) 
[08/07 19:25:01   5928s] [NR-eGR]  metal3  (3)      1032( 2.59%)       335( 0.84%)        74( 0.19%)         2( 0.01%)   ( 3.63%) 
[08/07 19:25:01   5928s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/07 19:25:01   5928s] [NR-eGR] Total             1301( 1.63%)       385( 0.48%)        81( 0.10%)         2( 0.00%)   ( 2.22%) 
[08/07 19:25:01   5928s] [NR-eGR] 
[08/07 19:25:01   5928s] (I)       Finished Global Routing ( CPU: 0.24 sec, Real: 0.23 sec, Curr Mem: 1538.10 MB )
[08/07 19:25:01   5928s] (I)       total 2D Cap : 888210 = (400000 H, 488210 V)
[08/07 19:25:01   5928s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 3.61% H + 0.81% V
[08/07 19:25:01   5928s] [NR-eGR] Overflow after earlyGlobalRoute 4.93% H + 1.02% V
[08/07 19:25:01   5928s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.47 sec, Real: 0.46 sec, Curr Mem: 1538.10 MB )
[08/07 19:25:01   5928s] OPERPROF: Starting HotSpotCal at level 1, MEM:1538.1M
[08/07 19:25:01   5928s] [hotspot] +------------+---------------+---------------+
[08/07 19:25:01   5928s] [hotspot] |            |   max hotspot | total hotspot |
[08/07 19:25:01   5928s] [hotspot] +------------+---------------+---------------+
[08/07 19:25:01   5928s] [hotspot] | normalized |        105.67 |        181.00 |
[08/07 19:25:01   5928s] [hotspot] +------------+---------------+---------------+
[08/07 19:25:01   5928s] Local HotSpot Analysis: normalized max congestion hotspot area = 105.67, normalized total congestion hotspot area = 181.00 (area is in unit of 4 std-cell row bins)
[08/07 19:25:01   5928s] [hotspot] max/total 105.67/181.00, big hotspot (>10) total 147.67
[08/07 19:25:01   5928s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[08/07 19:25:01   5928s] [hotspot] +-----+-------------------------------------+---------------+
[08/07 19:25:01   5928s] [hotspot] | top |            hotspot bbox             | hotspot score |
[08/07 19:25:01   5928s] [hotspot] +-----+-------------------------------------+---------------+
[08/07 19:25:01   5928s] [hotspot] |  1  |  4330.80  3852.00  5650.80  5892.00 |      107.44   |
[08/07 19:25:01   5928s] [hotspot] +-----+-------------------------------------+---------------+
[08/07 19:25:01   5928s] [hotspot] |  2  |  1930.80  4572.00  2770.80  5412.00 |       28.22   |
[08/07 19:25:01   5928s] [hotspot] +-----+-------------------------------------+---------------+
[08/07 19:25:01   5928s] [hotspot] |  3  |  1330.80  1212.00  1810.80  1692.00 |        8.44   |
[08/07 19:25:01   5928s] [hotspot] +-----+-------------------------------------+---------------+
[08/07 19:25:01   5928s] [hotspot] |  4  |  2530.80  3012.00  2890.80  3492.00 |        8.00   |
[08/07 19:25:01   5928s] [hotspot] +-----+-------------------------------------+---------------+
[08/07 19:25:01   5928s] [hotspot] |  5  |  1450.80  1692.00  1810.80  2052.00 |        5.78   |
[08/07 19:25:01   5928s] [hotspot] +-----+-------------------------------------+---------------+
[08/07 19:25:01   5928s] Top 5 hotspots total area: 157.89
[08/07 19:25:01   5928s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.009, MEM:1538.1M
[08/07 19:25:01   5928s] Starting delay calculation for Setup views
[08/07 19:25:01   5928s] #################################################################################
[08/07 19:25:01   5928s] # Design Stage: PreRoute
[08/07 19:25:01   5928s] # Design Name: riscv
[08/07 19:25:01   5928s] # Design Mode: 250nm
[08/07 19:25:01   5928s] # Analysis Mode: MMMC OCV 
[08/07 19:25:01   5928s] # Parasitics Mode: No SPEF/RCDB
[08/07 19:25:01   5928s] # Signoff Settings: SI Off 
[08/07 19:25:01   5928s] #################################################################################
[08/07 19:25:02   5930s] Calculate early delays in OCV mode...
[08/07 19:25:02   5930s] Calculate late delays in OCV mode...
[08/07 19:25:02   5930s] Topological Sorting (REAL = 0:00:00.0, MEM = 1536.1M, InitMEM = 1536.1M)
[08/07 19:25:02   5930s] Start delay calculation (fullDC) (1 T). (MEM=1536.1)
[08/07 19:25:03   5930s] End AAE Lib Interpolated Model. (MEM=1555.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/07 19:25:11   5939s] Total number of fetched objects 43432
[08/07 19:25:11   5939s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[08/07 19:25:11   5939s] End delay calculation. (MEM=1524.56 CPU=0:00:07.4 REAL=0:00:07.0)
[08/07 19:25:11   5939s] End delay calculation (fullDC). (MEM=1524.56 CPU=0:00:09.0 REAL=0:00:09.0)
[08/07 19:25:11   5939s] *** CDM Built up (cpu=0:00:10.3  real=0:00:10.0  mem= 1524.6M) ***
[08/07 19:25:12   5939s] *** Done Building Timing Graph (cpu=0:00:10.9 real=0:00:11.0 totSessionCpu=1:39:00 mem=1524.6M)
[08/07 19:25:12   5939s] Reported timing to dir RPT
[08/07 19:25:12   5939s] **optDesign ... cpu = 1:37:33, real = 1:37:37, mem = 1198.3M, totSessionCpu=1:39:00 **
[08/07 19:25:12   5939s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1454.6M
[08/07 19:25:12   5939s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.028, MEM:1454.6M
[08/07 19:25:16   5943s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 setup_func 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -8.234  | -7.862  | -8.234  |
|           TNS (ns):| -7931.2 | -7560.4 | -7931.2 |
|    Violating Paths:|   996   |   996   |   996   |
|          All Paths:|  1119   |  1023   |  1119   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -2.185   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 32.637%
Routing Overflow: 4.93% H and 1.02% V
------------------------------------------------------------
**optDesign ... cpu = 1:37:37, real = 1:37:41, mem = 1200.8M, totSessionCpu=1:39:03 **
[08/07 19:25:16   5943s] *** Finished optDesign ***
[08/07 19:25:16   5943s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 19:25:16   5943s] UM:*      -7931.163 ns         -8.234 ns  final
[08/07 19:25:17   5944s] OPERPROF: Starting HotSpotCal at level 1, MEM:1469.8M
[08/07 19:25:17   5944s] [hotspot] +------------+---------------+---------------+
[08/07 19:25:17   5944s] [hotspot] |            |   max hotspot | total hotspot |
[08/07 19:25:17   5944s] [hotspot] +------------+---------------+---------------+
[08/07 19:25:17   5944s] [hotspot] | normalized |        105.67 |        181.00 |
[08/07 19:25:17   5944s] [hotspot] +------------+---------------+---------------+
[08/07 19:25:17   5944s] Local HotSpot Analysis: normalized max congestion hotspot area = 105.67, normalized total congestion hotspot area = 181.00 (area is in unit of 4 std-cell row bins)
[08/07 19:25:17   5944s] [hotspot] max/total 105.67/181.00, big hotspot (>10) total 147.67
[08/07 19:25:17   5944s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[08/07 19:25:17   5944s] [hotspot] +-----+-------------------------------------+---------------+
[08/07 19:25:17   5944s] [hotspot] | top |            hotspot bbox             | hotspot score |
[08/07 19:25:17   5944s] [hotspot] +-----+-------------------------------------+---------------+
[08/07 19:25:17   5944s] [hotspot] |  1  |  4330.80  3852.00  5650.80  5892.00 |      107.44   |
[08/07 19:25:17   5944s] [hotspot] +-----+-------------------------------------+---------------+
[08/07 19:25:17   5944s] [hotspot] |  2  |  1930.80  4572.00  2770.80  5412.00 |       28.22   |
[08/07 19:25:17   5944s] [hotspot] +-----+-------------------------------------+---------------+
[08/07 19:25:17   5944s] [hotspot] |  3  |  1330.80  1212.00  1810.80  1692.00 |        8.44   |
[08/07 19:25:17   5944s] [hotspot] +-----+-------------------------------------+---------------+
[08/07 19:25:17   5944s] [hotspot] |  4  |  2530.80  3012.00  2890.80  3492.00 |        8.00   |
[08/07 19:25:17   5944s] [hotspot] +-----+-------------------------------------+---------------+
[08/07 19:25:17   5944s] [hotspot] |  5  |  1450.80  1692.00  1810.80  2052.00 |        5.78   |
[08/07 19:25:17   5944s] [hotspot] +-----+-------------------------------------+---------------+
[08/07 19:25:17   5944s] Top 5 hotspots total area: 157.89
[08/07 19:25:17   5944s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.008, MEM:1469.8M
[08/07 19:25:17   5944s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1469.8M
[08/07 19:25:17   5944s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:1469.8M
[08/07 19:25:17   5944s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1469.8M
[08/07 19:25:17   5944s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1467.9M
[08/07 19:25:18   5945s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 19:25:18   5945s] UM:                                       opt_design_postcts
[08/07 19:25:18   5945s] 
[08/07 19:25:18   5945s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  1:38:01 real=  1:38:05)
[08/07 19:25:18   5945s] 	OPT_RUNTIME:                tns (count =  2): (cpu=  0:04:25 real=  0:04:25)
[08/07 19:25:18   5945s] 	OPT_RUNTIME:                wns (count =  1): (cpu=  1:19:34 real=  1:19:37)
[08/07 19:25:18   5945s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:14.1 real=0:00:14.1)
[08/07 19:25:18   5945s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=  0:12:42 real=  0:12:42)
[08/07 19:25:18   5945s] Info: pop threads available for lower-level modules during optimization.
[08/07 19:25:18   5945s] Deleting Lib Analyzer.
[08/07 19:25:18   5945s] Info: Destroy the CCOpt slew target map.
[08/07 19:25:18   5945s] clean pInstBBox. size 0
[08/07 19:25:18   5945s] Deleting Cell Server ...
[08/07 19:25:18   5945s] Set place::cacheFPlanSiteMark to 0
[08/07 19:25:18   5945s] All LLGs are deleted
[08/07 19:25:18   5945s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1467.9M
[08/07 19:25:18   5945s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1467.9M
[08/07 19:25:18   5945s] (ccopt_design): dumping clock statistics to metric
[08/07 19:25:18   5945s] Clock tree timing engine global stage delay update for corner_tt:setup.early...
[08/07 19:25:18   5945s] End AAE Lib Interpolated Model. (MEM=1467.9 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/07 19:25:18   5945s] (I)       Initializing Steiner engine. 
[08/07 19:25:18   5945s] Clock tree timing engine global stage delay update for corner_tt:setup.early done. (took cpu=0:00:00.4 real=0:00:00.4)
[08/07 19:25:18   5945s] Clock tree timing engine global stage delay update for corner_tt:setup.late...
[08/07 19:25:18   5945s] Clock tree timing engine global stage delay update for corner_tt:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 19:25:18   5945s] Clock tree timing engine global stage delay update for corner_tt:hold.early...
[08/07 19:25:18   5945s] Clock tree timing engine global stage delay update for corner_tt:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 19:25:18   5945s] Clock tree timing engine global stage delay update for corner_tt:hold.late...
[08/07 19:25:18   5945s] Clock tree timing engine global stage delay update for corner_tt:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 19:25:19   5946s] OPERPROF: Starting HotSpotCal at level 1, MEM:1506.1M
[08/07 19:25:19   5946s] [hotspot] +------------+---------------+---------------+
[08/07 19:25:19   5946s] [hotspot] |            |   max hotspot | total hotspot |
[08/07 19:25:19   5946s] [hotspot] +------------+---------------+---------------+
[08/07 19:25:19   5946s] [hotspot] | normalized |        105.67 |        181.00 |
[08/07 19:25:19   5946s] [hotspot] +------------+---------------+---------------+
[08/07 19:25:19   5946s] Local HotSpot Analysis: normalized max congestion hotspot area = 105.67, normalized total congestion hotspot area = 181.00 (area is in unit of 4 std-cell row bins)
[08/07 19:25:19   5946s] [hotspot] max/total 105.67/181.00, big hotspot (>10) total 147.67
[08/07 19:25:19   5946s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[08/07 19:25:19   5946s] [hotspot] +-----+-------------------------------------+---------------+
[08/07 19:25:19   5946s] [hotspot] | top |            hotspot bbox             | hotspot score |
[08/07 19:25:19   5946s] [hotspot] +-----+-------------------------------------+---------------+
[08/07 19:25:19   5946s] [hotspot] |  1  |  4330.80  3852.00  5650.80  5892.00 |      107.44   |
[08/07 19:25:19   5946s] [hotspot] +-----+-------------------------------------+---------------+
[08/07 19:25:19   5946s] [hotspot] |  2  |  1930.80  4572.00  2770.80  5412.00 |       28.22   |
[08/07 19:25:19   5946s] [hotspot] +-----+-------------------------------------+---------------+
[08/07 19:25:19   5946s] [hotspot] |  3  |  1330.80  1212.00  1810.80  1692.00 |        8.44   |
[08/07 19:25:19   5946s] [hotspot] +-----+-------------------------------------+---------------+
[08/07 19:25:19   5946s] [hotspot] |  4  |  2530.80  3012.00  2890.80  3492.00 |        8.00   |
[08/07 19:25:19   5946s] [hotspot] +-----+-------------------------------------+---------------+
[08/07 19:25:19   5946s] [hotspot] |  5  |  1450.80  1692.00  1810.80  2052.00 |        5.78   |
[08/07 19:25:19   5946s] [hotspot] +-----+-------------------------------------+---------------+
[08/07 19:25:19   5946s] Top 5 hotspots total area: 157.89
[08/07 19:25:19   5946s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.008, MEM:1506.1M
[08/07 19:25:19   5946s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1506.1M
[08/07 19:25:19   5946s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1506.1M
[08/07 19:25:19   5946s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1508.0M
[08/07 19:25:19   5946s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1508.0M
[08/07 19:25:19   5946s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.016, MEM:1508.0M
[08/07 19:25:19   5946s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.020, MEM:1508.0M
[08/07 19:25:19   5946s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1508.0M
[08/07 19:25:19   5946s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1506.1M
[08/07 19:25:20   5947s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 19:25:20   5947s] UM:                                       ccopt_design
[08/07 19:25:20   5947s] 
[08/07 19:25:20   5947s] *** Summary of all messages that are not suppressed in this session:
[08/07 19:25:20   5947s] Severity  ID               Count  Summary                                  
[08/07 19:25:20   5947s] WARNING   IMPEXT-6197          6  The Cap table file is not specified. Thi...
[08/07 19:25:20   5947s] WARNING   IMPEXT-2882          2  Unable to find the resistance for via '%...
[08/07 19:25:20   5947s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[08/07 19:25:20   5947s] WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
[08/07 19:25:20   5947s] WARNING   IMPOPT-665         162  %s : Net has unplaced terms or is connec...
[08/07 19:25:20   5947s] WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
[08/07 19:25:20   5947s] WARNING   IMPCCOPT-2332      115  The property %s is deprecated. It still ...
[08/07 19:25:20   5947s] WARNING   IMPCCOPT-1182        2  The clock_gating_cells property has no u...
[08/07 19:25:20   5947s] ERROR     IMPCCOPT-2215        2  The route/traversal graph for net '%s' i...
[08/07 19:25:20   5947s] WARNING   IMPCCOPT-2231        4  CCOpt data structures have been affected...
[08/07 19:25:20   5947s] ERROR     IMPCCOPT-5054        1  Net %s is not completely connected after...
[08/07 19:25:20   5947s] WARNING   IMPCCOPT-2245        2  Cannot perform post-route optimization o...
[08/07 19:25:20   5947s] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[08/07 19:25:20   5947s] WARNING   IMPCCOPT-1007        1  Did not meet the max transition constrai...
[08/07 19:25:20   5947s] WARNING   IMPCCOPT-1023        1  Did not meet the skew target of %s       
[08/07 19:25:20   5947s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[08/07 19:25:20   5947s] *** Message Summary: 301 warning(s), 3 error(s)
[08/07 19:25:20   5947s] 
[08/07 19:25:20   5947s] 
[08/07 19:25:20   5947s] =============================================================================================
[08/07 19:25:20   5947s]  Final TAT Report for ccopt_design
[08/07 19:25:20   5947s] =============================================================================================
[08/07 19:25:20   5947s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/07 19:25:20   5947s] ---------------------------------------------------------------------------------------------
[08/07 19:25:20   5947s] [ WnsOpt                 ]      4   1:29:22.3  (  90.3 % )     1:30:42.7 /  1:30:39.8    1.0
[08/07 19:25:20   5947s] [ TnsOpt                 ]      4   0:05:22.5  (   5.4 % )     0:05:29.6 /  0:05:29.0    1.0
[08/07 19:25:20   5947s] [ DrvOpt                 ]      3   0:00:13.8  (   0.2 % )     0:00:17.3 /  0:00:17.3    1.0
[08/07 19:25:20   5947s] [ SkewClock              ]      4   0:00:40.2  (   0.7 % )     0:00:50.9 /  0:00:50.2    1.0
[08/07 19:25:20   5947s] [ AreaOpt                ]      3   0:00:20.2  (   0.3 % )     0:00:22.0 /  0:00:21.9    1.0
[08/07 19:25:20   5947s] [ ViewPruning            ]      7   0:00:00.3  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[08/07 19:25:20   5947s] [ IncrReplace            ]      1   0:00:38.3  (   0.6 % )     0:00:38.3 /  0:00:37.2    1.0
[08/07 19:25:20   5947s] [ RefinePlace            ]     16   0:00:33.5  (   0.6 % )     0:00:33.5 /  0:00:33.5    1.0
[08/07 19:25:20   5947s] [ TimingUpdate           ]      5   0:00:01.1  (   0.0 % )     0:00:19.8 /  0:00:19.8    1.0
[08/07 19:25:20   5947s] [ FullDelayCalc          ]      2   0:00:18.7  (   0.3 % )     0:00:18.7 /  0:00:18.7    1.0
[08/07 19:25:20   5947s] [ QThreadMaster          ]      1   0:00:10.7  (   0.2 % )     0:00:10.7 /  0:00:10.0    0.9
[08/07 19:25:20   5947s] [ OptSummaryReport       ]      3   0:00:00.2  (   0.0 % )     0:00:14.8 /  0:00:14.4    1.0
[08/07 19:25:20   5947s] [ TimingReport           ]      3   0:00:00.4  (   0.0 % )     0:00:00.4 /  0:00:00.4    1.0
[08/07 19:25:20   5947s] [ DrvReport              ]      3   0:00:04.1  (   0.1 % )     0:00:04.1 /  0:00:03.6    0.9
[08/07 19:25:20   5947s] [ GenerateReports        ]      1   0:00:01.3  (   0.0 % )     0:00:01.3 /  0:00:01.3    1.0
[08/07 19:25:20   5947s] [ MISC                   ]          0:01:08.0  (   1.1 % )     0:01:08.0 /  0:01:07.9    1.0
[08/07 19:25:20   5947s] ---------------------------------------------------------------------------------------------
[08/07 19:25:20   5947s]  ccopt_design TOTAL                 1:38:55.4  ( 100.0 % )     1:38:55.4 /  1:38:50.5    1.0
[08/07 19:25:20   5947s] ---------------------------------------------------------------------------------------------
[08/07 19:25:20   5947s] 
[08/07 19:25:20   5947s] #% End ccopt_design (date=08/07 19:25:20, total cpu=1:38:51, real=1:38:55, peak res=1388.0M, current mem=1165.8M)
[08/07 19:25:20   5947s] <FF> LOADING 'post_cts_tcl' PLUG-IN FILE(s) 
[08/07 19:25:20   5947s] <FF> -> PLUG/INNOVUS/post_cts.tcl
[08/07 19:25:20   5947s] <CMD> set_ccopt_property balance_mode full
[08/07 19:25:20   5947s] <CMD> setOptMode -usefulSkewCCOpt medium
[08/07 19:25:20   5947s] **WARN: (IMPOPT-7177):	Option medium in 'setOptMode -usefulSkewCCOpt' is deprecated. It still works, but it will be removed in the future release.
[08/07 19:25:20   5947s] <CMD> um::pop_snapshot_stack
[08/07 19:25:21   5948s] <CMD> getOptMode -multiBitFlopOpt -quiet
[08/07 19:25:21   5948s] <CMD> reportCongestion -hotspot
[08/07 19:25:21   5948s] OPERPROF: Starting HotSpotCal at level 1, MEM:1443.1M
[08/07 19:25:21   5948s] [hotspot] +------------+---------------+---------------+
[08/07 19:25:21   5948s] [hotspot] |            |   max hotspot | total hotspot |
[08/07 19:25:21   5948s] [hotspot] +------------+---------------+---------------+
[08/07 19:25:21   5948s] [hotspot] | normalized |        105.67 |        181.00 |
[08/07 19:25:21   5948s] [hotspot] +------------+---------------+---------------+
[08/07 19:25:21   5948s] Local HotSpot Analysis: normalized max congestion hotspot area = 105.67, normalized total congestion hotspot area = 181.00 (area is in unit of 4 std-cell row bins)
[08/07 19:25:21   5948s] [hotspot] max/total 105.67/181.00, big hotspot (>10) total 147.67
[08/07 19:25:21   5948s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[08/07 19:25:21   5948s] [hotspot] +-----+-------------------------------------+---------------+
[08/07 19:25:21   5948s] [hotspot] | top |            hotspot bbox             | hotspot score |
[08/07 19:25:21   5948s] [hotspot] +-----+-------------------------------------+---------------+
[08/07 19:25:21   5948s] [hotspot] |  1  |  4330.80  3852.00  5650.80  5892.00 |      107.44   |
[08/07 19:25:21   5948s] [hotspot] +-----+-------------------------------------+---------------+
[08/07 19:25:21   5948s] [hotspot] |  2  |  1930.80  4572.00  2770.80  5412.00 |       28.22   |
[08/07 19:25:21   5948s] [hotspot] +-----+-------------------------------------+---------------+
[08/07 19:25:21   5948s] [hotspot] |  3  |  1330.80  1212.00  1810.80  1692.00 |        8.44   |
[08/07 19:25:21   5948s] [hotspot] +-----+-------------------------------------+---------------+
[08/07 19:25:21   5948s] [hotspot] |  4  |  2530.80  3012.00  2890.80  3492.00 |        8.00   |
[08/07 19:25:21   5948s] [hotspot] +-----+-------------------------------------+---------------+
[08/07 19:25:21   5948s] [hotspot] |  5  |  1450.80  1692.00  1810.80  2052.00 |        5.78   |
[08/07 19:25:21   5948s] [hotspot] +-----+-------------------------------------+---------------+
[08/07 19:25:21   5948s] Top 5 hotspots total area: 157.89
[08/07 19:25:21   5948s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.008, MEM:1443.1M
[08/07 19:25:21   5948s] All LLGs are deleted
[08/07 19:25:21   5948s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1443.1M
[08/07 19:25:21   5948s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1443.1M
[08/07 19:25:21   5948s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1443.1M
[08/07 19:25:21   5948s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1443.1M
[08/07 19:25:21   5948s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1445.0M
[08/07 19:25:21   5948s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1445.0M
[08/07 19:25:21   5948s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.016, MEM:1445.0M
[08/07 19:25:21   5948s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.020, MEM:1445.0M
[08/07 19:25:21   5948s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1445.0M
[08/07 19:25:21   5948s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1443.1M
[08/07 19:25:22   5949s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 19:25:22   5949s] UM:                                       cts
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name *.drc
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name *.drc.layer:*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name *.drc.layer:*.type:*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name *.drc.type:*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name check.drc
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name check.drc.antenna
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name check.place.*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.area.buffer
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.area.clkgate
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.area.inverter
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.area.logic
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.area.nonicg
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.area.total
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.area_distribution.buffer.base_cell:*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.area_distribution.clkgate.base_cell:*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.area_distribution.inverter.base_cell:*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.area_distribution.logic.base_cell:*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.area_distribution.nonicg.base_cell:*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.buffer_depth_constraint.skew_group:*.*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.capacitance.gate.leaf
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.capacitance.gate.top
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.capacitance.gate.trunk
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.capacitance.sink.*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.capacitance.total.leaf
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.capacitance.total.top
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.capacitance.total.trunk
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.capacitance.wire.leaf
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.capacitance.wire.top
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.capacitance.wire.trunk
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.drv.nets.capacitance.*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.drv.nets.capacitance.count
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.drv.nets.capacitance.max
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.drv.nets.fanout.*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.drv.nets.fanout.count
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.drv.nets.fanout.max
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.drv.nets.length.*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.drv.nets.length.count
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.drv.nets.length.max
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.drv.nets.remaining
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.drv.nets.resistance.*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.drv.nets.resistance.count
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.drv.nets.resistance.max
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.drv.nets.unfixable
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.halo.clock_tree:*.count
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.halo.clock_tree:*.violations
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.instances.buffer
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.instances.buffer.creator.*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.instances.clkgate
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.instances.inverter
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.instances.inverter.creator.*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.instances.logic
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.instances.nonicg
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.instances.total
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.instances_distribution.buffer.base_cell:*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.instances_distribution.clkgate.base_cell:*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.instances_distribution.inverter.base_cell:*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.instances_distribution.logic.base_cell:*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.instances_distribution.nonicg.base_cell:*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.latency.primary_reporting_skew_group.primary_half_corner.*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.latency.skew_group:*.delay_corner:*.early.*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.latency.skew_group:*.delay_corner:*.late.*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.nets.length.leaf
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.nets.length.top
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.nets.length.total
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.nets.length.trunk
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.skew.primary_reporting_skew_group.primary_half_corner.*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.gate
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.skew_band.*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.target
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.target_met
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.total
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.wire
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.gate
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.skew_band.*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.target
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.target_met
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.total
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.wire
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.stage_depth_constraint.*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.transition.auto_target.delay_corner:*.early.clock_tree:*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.transition.auto_target.delay_corner:*.late.clock_tree:*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.leaf.*.*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.leaf.*.max
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.top.*.*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.top.*.max
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.trunk.*.*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.trunk.*.max
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.early.leaf.clock_tree:*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.early.top.clock_tree:*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.early.trunk.clock_tree:*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.late.leaf.clock_tree:*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.late.top.clock_tree:*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.late.trunk.clock_tree:*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.transition.target.primary_half_corner.leaf.*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.transition.target.primary_half_corner.top.*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name clock.transition.target.primary_half_corner.trunk.*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name design.area
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name design.area.always_on
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name design.area.blackbox
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name design.area.buffer
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name design.area.combinatorial
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name design.area.hinst:*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name design.area.icg
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name design.area.inverter
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name design.area.io
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name design.area.isolation
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name design.area.latch
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name design.area.level_shifter
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name design.area.logical
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name design.area.macro
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name design.area.physical
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name design.area.power_switch
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name design.area.register
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name design.area.std_cell
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name design.area.vth:*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name design.area.vth:*.ratio
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name design.blockages.place.area
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name design.blockages.route.area
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name design.blockages.route.area.layer:*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name design.congestion.hotspot.max
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name design.congestion.hotspot.total
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name design.density
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name design.floorplan.image
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name design.instances
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name design.instances.always_on
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name design.instances.blackbox
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name design.instances.buffer
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name design.instances.combinatorial
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name design.instances.hinst:*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name design.instances.icg
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name design.instances.inverter
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name design.instances.io
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name design.instances.isolation
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name design.instances.latch
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name design.instances.level_shifter
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name design.instances.logical
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name design.instances.macro
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name design.instances.physical
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name design.instances.power_switch
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name design.instances.register
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name design.instances.std_cell
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name design.instances.vth:*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name design.instances.vth:*.ratio
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name design.multibit.*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name design.name
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name design.route.drc.image
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name flow.cputime
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name flow.cputime.total
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name flow.last_child_snapshot
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name flow.log
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name flow.machine
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name flow.machine.cpu.frequency
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name flow.machine.cpu.model
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name flow.machine.cpu.number
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name flow.machine.hostname
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name flow.machine.memory.free
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name flow.machine.memory.total
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name flow.machine.os
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name flow.machine.swap.free
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name flow.machine.swap.total
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name flow.memory
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name flow.memory.resident
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name flow.memory.resident.peak
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name flow.realtime
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name flow.realtime.total
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name flow.root_config
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name flow.run_directory
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name flow.run_tag
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name flow.step.tcl
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name flow.template.feature_enabled
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name flow.template.type
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name flow.tool_list
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name flow.user
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name messages
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name power
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name power.clock
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name power.hinst:*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name power.internal
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name power.internal.hinst:*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name power.internal.type:*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name power.leakage
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name power.leakage.hinst:*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name power.leakage.type:*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name power.switching
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name power.switching.hinst:*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name power.switching.type:*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name route.drc
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name route.drc.antenna
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name route.drc.layer:*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name route.map.*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name route.overflow
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name route.overflow.horizontal
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name route.overflow.layer:*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name route.overflow.vertical
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name route.shielding.*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name route.via
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name route.via.layer:*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name route.via.multicut
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name route.via.multicut.layer:*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name route.via.multicut.percentage
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name route.via.singlecut
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name route.via.singlecut.layer:*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name route.via.singlecut.percentage
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name route.via.total
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name route.wirelength
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name timing.drv.max_cap.total
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name timing.drv.max_cap.worst
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name timing.drv.max_fanout.total
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name timing.drv.max_fanout.worst
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name timing.drv.max_length.total
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name timing.drv.max_length.worst
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name timing.drv.max_tran.total
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name timing.drv.max_tran.worst
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name timing.hold.feps
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name timing.hold.feps.analysis_view:*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name timing.hold.feps.path_group:*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name timing.hold.feps.path_group:*.analysis_view:*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name timing.hold.feps.path_group:reg2reg
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name timing.hold.histogram
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name timing.hold.histogram.views
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name timing.hold.pba.histogram
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name timing.hold.pba.histogram.views
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name timing.hold.tns
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name timing.hold.tns.analysis_view:*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name timing.hold.tns.path_group:*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name timing.hold.tns.path_group:*.analysis_view:*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name timing.hold.tns.path_group:reg2reg
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name timing.hold.wns
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name timing.hold.wns.analysis_view:*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name timing.hold.wns.path_group:*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name timing.hold.wns.path_group:*.analysis_view:*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name timing.hold.wns.path_group:reg2reg
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name timing.setup.feps
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name timing.setup.feps.analysis_view:*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name timing.setup.feps.path_group:*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name timing.setup.feps.path_group:*.analysis_view:*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name timing.setup.feps.path_group:reg2reg
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name timing.setup.histogram
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name timing.setup.histogram.views
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name timing.setup.pba.histogram
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name timing.setup.pba.histogram.views
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name timing.setup.tns
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name timing.setup.tns.analysis_view:*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name timing.setup.tns.path_group:*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name timing.setup.tns.path_group:*.analysis_view:*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name timing.setup.tns.path_group:reg2reg
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name timing.setup.type
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name timing.setup.wns
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name timing.setup.wns.analysis_view:*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name timing.setup.wns.path_group:*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name timing.setup.wns.path_group:*.analysis_view:*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name timing.setup.wns.path_group:reg2reg
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name timing.si.glitches
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name timing.si.noise
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name transition.*
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name transition.count
[08/07 19:25:22   5949s] <CMD> um::get_metric_definition -name transition.max
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 71676e70-c0cf-43c5-b42f-4c7d8a95ba69 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 71676e70-c0cf-43c5-b42f-4c7d8a95ba69 clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 71676e70-c0cf-43c5-b42f-4c7d8a95ba69 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 71676e70-c0cf-43c5-b42f-4c7d8a95ba69 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 71676e70-c0cf-43c5-b42f-4c7d8a95ba69 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 71676e70-c0cf-43c5-b42f-4c7d8a95ba69 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 71676e70-c0cf-43c5-b42f-4c7d8a95ba69 clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 71676e70-c0cf-43c5-b42f-4c7d8a95ba69 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid f4366984-96c1-41ae-95a7-4a0b14465835 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid f4366984-96c1-41ae-95a7-4a0b14465835 clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid f4366984-96c1-41ae-95a7-4a0b14465835 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid f4366984-96c1-41ae-95a7-4a0b14465835 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid f4366984-96c1-41ae-95a7-4a0b14465835 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid f4366984-96c1-41ae-95a7-4a0b14465835 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid f4366984-96c1-41ae-95a7-4a0b14465835 clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid f4366984-96c1-41ae-95a7-4a0b14465835 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 5ae6875a-c6a3-4de0-b16c-c5e8bc576ad5 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 5ae6875a-c6a3-4de0-b16c-c5e8bc576ad5 clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 5ae6875a-c6a3-4de0-b16c-c5e8bc576ad5 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 5ae6875a-c6a3-4de0-b16c-c5e8bc576ad5 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 5ae6875a-c6a3-4de0-b16c-c5e8bc576ad5 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 5ae6875a-c6a3-4de0-b16c-c5e8bc576ad5 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 5ae6875a-c6a3-4de0-b16c-c5e8bc576ad5 clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 5ae6875a-c6a3-4de0-b16c-c5e8bc576ad5 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 8c65dda2-4dfb-4583-b953-26b29f66bab8 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 8c65dda2-4dfb-4583-b953-26b29f66bab8 clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 8c65dda2-4dfb-4583-b953-26b29f66bab8 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 8c65dda2-4dfb-4583-b953-26b29f66bab8 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 8c65dda2-4dfb-4583-b953-26b29f66bab8 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 8c65dda2-4dfb-4583-b953-26b29f66bab8 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 8c65dda2-4dfb-4583-b953-26b29f66bab8 clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 8c65dda2-4dfb-4583-b953-26b29f66bab8 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 032b98bc-d53d-4415-9cdc-04fdbd6436a4 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 032b98bc-d53d-4415-9cdc-04fdbd6436a4 clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 032b98bc-d53d-4415-9cdc-04fdbd6436a4 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 032b98bc-d53d-4415-9cdc-04fdbd6436a4 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 032b98bc-d53d-4415-9cdc-04fdbd6436a4 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 032b98bc-d53d-4415-9cdc-04fdbd6436a4 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 032b98bc-d53d-4415-9cdc-04fdbd6436a4 clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 032b98bc-d53d-4415-9cdc-04fdbd6436a4 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 4a6e9ab0-9797-46b5-96fe-289efcb4cf2e clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 4a6e9ab0-9797-46b5-96fe-289efcb4cf2e clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 4a6e9ab0-9797-46b5-96fe-289efcb4cf2e clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 4a6e9ab0-9797-46b5-96fe-289efcb4cf2e clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 4a6e9ab0-9797-46b5-96fe-289efcb4cf2e clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 4a6e9ab0-9797-46b5-96fe-289efcb4cf2e clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 4a6e9ab0-9797-46b5-96fe-289efcb4cf2e clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 4a6e9ab0-9797-46b5-96fe-289efcb4cf2e clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid f5d1b602-941f-41c8-a1b4-a855c31f9595 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid f5d1b602-941f-41c8-a1b4-a855c31f9595 clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid f5d1b602-941f-41c8-a1b4-a855c31f9595 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid f5d1b602-941f-41c8-a1b4-a855c31f9595 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid f5d1b602-941f-41c8-a1b4-a855c31f9595 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid f5d1b602-941f-41c8-a1b4-a855c31f9595 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid f5d1b602-941f-41c8-a1b4-a855c31f9595 clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid f5d1b602-941f-41c8-a1b4-a855c31f9595 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid d7178cb2-9047-4665-8020-a4c61c3611e1 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid d7178cb2-9047-4665-8020-a4c61c3611e1 clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid d7178cb2-9047-4665-8020-a4c61c3611e1 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid d7178cb2-9047-4665-8020-a4c61c3611e1 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid d7178cb2-9047-4665-8020-a4c61c3611e1 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid d7178cb2-9047-4665-8020-a4c61c3611e1 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid d7178cb2-9047-4665-8020-a4c61c3611e1 clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid d7178cb2-9047-4665-8020-a4c61c3611e1 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid b5487a1e-3b91-4574-8689-7f7230dcc3d3 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid b5487a1e-3b91-4574-8689-7f7230dcc3d3 clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid b5487a1e-3b91-4574-8689-7f7230dcc3d3 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid b5487a1e-3b91-4574-8689-7f7230dcc3d3 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid b5487a1e-3b91-4574-8689-7f7230dcc3d3 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid b5487a1e-3b91-4574-8689-7f7230dcc3d3 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid b5487a1e-3b91-4574-8689-7f7230dcc3d3 clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid b5487a1e-3b91-4574-8689-7f7230dcc3d3 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 6868105c-cab2-4ceb-99ff-820959b25a55 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 6868105c-cab2-4ceb-99ff-820959b25a55 clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 6868105c-cab2-4ceb-99ff-820959b25a55 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 6868105c-cab2-4ceb-99ff-820959b25a55 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 6868105c-cab2-4ceb-99ff-820959b25a55 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 6868105c-cab2-4ceb-99ff-820959b25a55 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 6868105c-cab2-4ceb-99ff-820959b25a55 clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 6868105c-cab2-4ceb-99ff-820959b25a55 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 42af68d7-b8e9-438f-b6be-5813faecbb94 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 42af68d7-b8e9-438f-b6be-5813faecbb94 clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 42af68d7-b8e9-438f-b6be-5813faecbb94 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 42af68d7-b8e9-438f-b6be-5813faecbb94 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 42af68d7-b8e9-438f-b6be-5813faecbb94 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 42af68d7-b8e9-438f-b6be-5813faecbb94 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 42af68d7-b8e9-438f-b6be-5813faecbb94 clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 42af68d7-b8e9-438f-b6be-5813faecbb94 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid dce7759e-2fa1-4e45-add8-5faea7383c95 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid dce7759e-2fa1-4e45-add8-5faea7383c95 clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid dce7759e-2fa1-4e45-add8-5faea7383c95 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid dce7759e-2fa1-4e45-add8-5faea7383c95 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid dce7759e-2fa1-4e45-add8-5faea7383c95 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid dce7759e-2fa1-4e45-add8-5faea7383c95 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid dce7759e-2fa1-4e45-add8-5faea7383c95 clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid dce7759e-2fa1-4e45-add8-5faea7383c95 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 7e257303-4d66-42ab-b1e0-bc613d8d4cec clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 7e257303-4d66-42ab-b1e0-bc613d8d4cec clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 7e257303-4d66-42ab-b1e0-bc613d8d4cec clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 7e257303-4d66-42ab-b1e0-bc613d8d4cec clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 7e257303-4d66-42ab-b1e0-bc613d8d4cec clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 7e257303-4d66-42ab-b1e0-bc613d8d4cec clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 7e257303-4d66-42ab-b1e0-bc613d8d4cec clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 7e257303-4d66-42ab-b1e0-bc613d8d4cec clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid e5a39a09-9e64-4313-9cb4-987668b0026e clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid e5a39a09-9e64-4313-9cb4-987668b0026e clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid e5a39a09-9e64-4313-9cb4-987668b0026e clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid e5a39a09-9e64-4313-9cb4-987668b0026e clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid e5a39a09-9e64-4313-9cb4-987668b0026e clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid e5a39a09-9e64-4313-9cb4-987668b0026e clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid e5a39a09-9e64-4313-9cb4-987668b0026e clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid e5a39a09-9e64-4313-9cb4-987668b0026e clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid a7475373-0030-40a0-be02-431d15fe5d31 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid a7475373-0030-40a0-be02-431d15fe5d31 clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid a7475373-0030-40a0-be02-431d15fe5d31 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid a7475373-0030-40a0-be02-431d15fe5d31 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid a7475373-0030-40a0-be02-431d15fe5d31 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid a7475373-0030-40a0-be02-431d15fe5d31 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid a7475373-0030-40a0-be02-431d15fe5d31 clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid a7475373-0030-40a0-be02-431d15fe5d31 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 64112b66-3922-48da-a774-c56519d5481d clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 64112b66-3922-48da-a774-c56519d5481d clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 64112b66-3922-48da-a774-c56519d5481d clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 64112b66-3922-48da-a774-c56519d5481d clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 64112b66-3922-48da-a774-c56519d5481d clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 64112b66-3922-48da-a774-c56519d5481d clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 64112b66-3922-48da-a774-c56519d5481d clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 64112b66-3922-48da-a774-c56519d5481d clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 8ffb5abb-5023-4d41-b6f1-51926b7b72b0 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 8ffb5abb-5023-4d41-b6f1-51926b7b72b0 clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 8ffb5abb-5023-4d41-b6f1-51926b7b72b0 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 8ffb5abb-5023-4d41-b6f1-51926b7b72b0 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 8ffb5abb-5023-4d41-b6f1-51926b7b72b0 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 8ffb5abb-5023-4d41-b6f1-51926b7b72b0 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 8ffb5abb-5023-4d41-b6f1-51926b7b72b0 clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 8ffb5abb-5023-4d41-b6f1-51926b7b72b0 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid e4bfcdc1-4220-42b1-aca0-6db800379605 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid e4bfcdc1-4220-42b1-aca0-6db800379605 clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid e4bfcdc1-4220-42b1-aca0-6db800379605 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid e4bfcdc1-4220-42b1-aca0-6db800379605 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid e4bfcdc1-4220-42b1-aca0-6db800379605 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid e4bfcdc1-4220-42b1-aca0-6db800379605 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid e4bfcdc1-4220-42b1-aca0-6db800379605 clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid e4bfcdc1-4220-42b1-aca0-6db800379605 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid a8d19604-c273-4edd-912a-5d1393ddc8eb clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid a8d19604-c273-4edd-912a-5d1393ddc8eb clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid a8d19604-c273-4edd-912a-5d1393ddc8eb clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid a8d19604-c273-4edd-912a-5d1393ddc8eb clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid a8d19604-c273-4edd-912a-5d1393ddc8eb clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid a8d19604-c273-4edd-912a-5d1393ddc8eb clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid a8d19604-c273-4edd-912a-5d1393ddc8eb clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid a8d19604-c273-4edd-912a-5d1393ddc8eb clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 15aa7698-daad-48e4-81b9-ca79dd2ede84 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 15aa7698-daad-48e4-81b9-ca79dd2ede84 clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 15aa7698-daad-48e4-81b9-ca79dd2ede84 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 15aa7698-daad-48e4-81b9-ca79dd2ede84 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 15aa7698-daad-48e4-81b9-ca79dd2ede84 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 15aa7698-daad-48e4-81b9-ca79dd2ede84 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 15aa7698-daad-48e4-81b9-ca79dd2ede84 clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 15aa7698-daad-48e4-81b9-ca79dd2ede84 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 5f28175e-f7c3-46a2-986d-99c2b9f415a4 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 5f28175e-f7c3-46a2-986d-99c2b9f415a4 clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 5f28175e-f7c3-46a2-986d-99c2b9f415a4 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 5f28175e-f7c3-46a2-986d-99c2b9f415a4 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 5f28175e-f7c3-46a2-986d-99c2b9f415a4 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 5f28175e-f7c3-46a2-986d-99c2b9f415a4 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 5f28175e-f7c3-46a2-986d-99c2b9f415a4 clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 5f28175e-f7c3-46a2-986d-99c2b9f415a4 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 5e0c63b0-1289-47f7-85bc-fd61e289e6e3 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 5e0c63b0-1289-47f7-85bc-fd61e289e6e3 clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 5e0c63b0-1289-47f7-85bc-fd61e289e6e3 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 5e0c63b0-1289-47f7-85bc-fd61e289e6e3 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 5e0c63b0-1289-47f7-85bc-fd61e289e6e3 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 5e0c63b0-1289-47f7-85bc-fd61e289e6e3 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 5e0c63b0-1289-47f7-85bc-fd61e289e6e3 clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 5e0c63b0-1289-47f7-85bc-fd61e289e6e3 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid ad8cc8ae-820e-471a-b58a-21ef447473b1 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid ad8cc8ae-820e-471a-b58a-21ef447473b1 clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid ad8cc8ae-820e-471a-b58a-21ef447473b1 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid ad8cc8ae-820e-471a-b58a-21ef447473b1 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid ad8cc8ae-820e-471a-b58a-21ef447473b1 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid ad8cc8ae-820e-471a-b58a-21ef447473b1 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid ad8cc8ae-820e-471a-b58a-21ef447473b1 clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid ad8cc8ae-820e-471a-b58a-21ef447473b1 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 98915a97-4d57-4432-84e9-af1294d29119 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 98915a97-4d57-4432-84e9-af1294d29119 clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 98915a97-4d57-4432-84e9-af1294d29119 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 98915a97-4d57-4432-84e9-af1294d29119 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 98915a97-4d57-4432-84e9-af1294d29119 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 98915a97-4d57-4432-84e9-af1294d29119 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 98915a97-4d57-4432-84e9-af1294d29119 clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 98915a97-4d57-4432-84e9-af1294d29119 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 05c71709-ba3a-45f4-b56a-475d915a0c75 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 05c71709-ba3a-45f4-b56a-475d915a0c75 clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 05c71709-ba3a-45f4-b56a-475d915a0c75 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 05c71709-ba3a-45f4-b56a-475d915a0c75 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 05c71709-ba3a-45f4-b56a-475d915a0c75 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 05c71709-ba3a-45f4-b56a-475d915a0c75 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 05c71709-ba3a-45f4-b56a-475d915a0c75 clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 05c71709-ba3a-45f4-b56a-475d915a0c75 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 02e02e0a-76af-42ea-9830-cd100e052b4f clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 02e02e0a-76af-42ea-9830-cd100e052b4f clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 02e02e0a-76af-42ea-9830-cd100e052b4f clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 02e02e0a-76af-42ea-9830-cd100e052b4f clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 02e02e0a-76af-42ea-9830-cd100e052b4f clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 02e02e0a-76af-42ea-9830-cd100e052b4f clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 02e02e0a-76af-42ea-9830-cd100e052b4f clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 02e02e0a-76af-42ea-9830-cd100e052b4f clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 86dbcf46-239f-4769-8e72-4cffed4c18fe clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 86dbcf46-239f-4769-8e72-4cffed4c18fe clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 86dbcf46-239f-4769-8e72-4cffed4c18fe clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 86dbcf46-239f-4769-8e72-4cffed4c18fe clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 86dbcf46-239f-4769-8e72-4cffed4c18fe clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 86dbcf46-239f-4769-8e72-4cffed4c18fe clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 86dbcf46-239f-4769-8e72-4cffed4c18fe clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 86dbcf46-239f-4769-8e72-4cffed4c18fe clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 0afa4cf4-fe68-4a6f-8291-e76248189d47 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 0afa4cf4-fe68-4a6f-8291-e76248189d47 clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 0afa4cf4-fe68-4a6f-8291-e76248189d47 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 0afa4cf4-fe68-4a6f-8291-e76248189d47 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 0afa4cf4-fe68-4a6f-8291-e76248189d47 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 0afa4cf4-fe68-4a6f-8291-e76248189d47 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 0afa4cf4-fe68-4a6f-8291-e76248189d47 clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 0afa4cf4-fe68-4a6f-8291-e76248189d47 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid e90482eb-ed53-474f-b3a0-cbfbff309fda clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid e90482eb-ed53-474f-b3a0-cbfbff309fda clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid e90482eb-ed53-474f-b3a0-cbfbff309fda clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid e90482eb-ed53-474f-b3a0-cbfbff309fda clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid e90482eb-ed53-474f-b3a0-cbfbff309fda clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid e90482eb-ed53-474f-b3a0-cbfbff309fda clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid e90482eb-ed53-474f-b3a0-cbfbff309fda clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid e90482eb-ed53-474f-b3a0-cbfbff309fda clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 38f02d35-3475-4547-8b00-9b3c045598d4 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 38f02d35-3475-4547-8b00-9b3c045598d4 clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 38f02d35-3475-4547-8b00-9b3c045598d4 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 38f02d35-3475-4547-8b00-9b3c045598d4 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 38f02d35-3475-4547-8b00-9b3c045598d4 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 38f02d35-3475-4547-8b00-9b3c045598d4 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 38f02d35-3475-4547-8b00-9b3c045598d4 clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 38f02d35-3475-4547-8b00-9b3c045598d4 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid fee0b8e5-a363-4424-8ddd-b9c02a2ef10e clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid fee0b8e5-a363-4424-8ddd-b9c02a2ef10e clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid fee0b8e5-a363-4424-8ddd-b9c02a2ef10e clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid fee0b8e5-a363-4424-8ddd-b9c02a2ef10e clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid fee0b8e5-a363-4424-8ddd-b9c02a2ef10e clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid fee0b8e5-a363-4424-8ddd-b9c02a2ef10e clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid fee0b8e5-a363-4424-8ddd-b9c02a2ef10e clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid fee0b8e5-a363-4424-8ddd-b9c02a2ef10e clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid b34172e7-457f-4384-8982-2526cfd9b15c clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid b34172e7-457f-4384-8982-2526cfd9b15c clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid b34172e7-457f-4384-8982-2526cfd9b15c clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid b34172e7-457f-4384-8982-2526cfd9b15c clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid b34172e7-457f-4384-8982-2526cfd9b15c clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid b34172e7-457f-4384-8982-2526cfd9b15c clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid b34172e7-457f-4384-8982-2526cfd9b15c clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid b34172e7-457f-4384-8982-2526cfd9b15c clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 2e6e8df6-8de1-41ba-92de-99ee7455339b clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 2e6e8df6-8de1-41ba-92de-99ee7455339b clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 2e6e8df6-8de1-41ba-92de-99ee7455339b clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 2e6e8df6-8de1-41ba-92de-99ee7455339b clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 2e6e8df6-8de1-41ba-92de-99ee7455339b clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 2e6e8df6-8de1-41ba-92de-99ee7455339b clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 2e6e8df6-8de1-41ba-92de-99ee7455339b clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 2e6e8df6-8de1-41ba-92de-99ee7455339b clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 506d626b-324c-4bf7-a43f-082e4f64eca0 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 506d626b-324c-4bf7-a43f-082e4f64eca0 clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 506d626b-324c-4bf7-a43f-082e4f64eca0 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 506d626b-324c-4bf7-a43f-082e4f64eca0 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 506d626b-324c-4bf7-a43f-082e4f64eca0 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 506d626b-324c-4bf7-a43f-082e4f64eca0 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 506d626b-324c-4bf7-a43f-082e4f64eca0 clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 506d626b-324c-4bf7-a43f-082e4f64eca0 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 7d3b8fe8-8f09-4307-9a7f-c6300503353e clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 7d3b8fe8-8f09-4307-9a7f-c6300503353e clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 7d3b8fe8-8f09-4307-9a7f-c6300503353e clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 7d3b8fe8-8f09-4307-9a7f-c6300503353e clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 7d3b8fe8-8f09-4307-9a7f-c6300503353e clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 7d3b8fe8-8f09-4307-9a7f-c6300503353e clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 7d3b8fe8-8f09-4307-9a7f-c6300503353e clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 7d3b8fe8-8f09-4307-9a7f-c6300503353e clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid c9fdab57-1d70-4cb0-813b-9ab549a3b01b clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid c9fdab57-1d70-4cb0-813b-9ab549a3b01b clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid c9fdab57-1d70-4cb0-813b-9ab549a3b01b clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid c9fdab57-1d70-4cb0-813b-9ab549a3b01b clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid c9fdab57-1d70-4cb0-813b-9ab549a3b01b clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid c9fdab57-1d70-4cb0-813b-9ab549a3b01b clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid c9fdab57-1d70-4cb0-813b-9ab549a3b01b clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid c9fdab57-1d70-4cb0-813b-9ab549a3b01b clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 960cdaa1-b793-4f81-8896-856f70142253 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 960cdaa1-b793-4f81-8896-856f70142253 clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 960cdaa1-b793-4f81-8896-856f70142253 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 960cdaa1-b793-4f81-8896-856f70142253 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 960cdaa1-b793-4f81-8896-856f70142253 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 960cdaa1-b793-4f81-8896-856f70142253 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 960cdaa1-b793-4f81-8896-856f70142253 clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 960cdaa1-b793-4f81-8896-856f70142253 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 21a87d06-7df4-4509-a2cd-418cdc8e5417 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 21a87d06-7df4-4509-a2cd-418cdc8e5417 clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 21a87d06-7df4-4509-a2cd-418cdc8e5417 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 21a87d06-7df4-4509-a2cd-418cdc8e5417 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 21a87d06-7df4-4509-a2cd-418cdc8e5417 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 21a87d06-7df4-4509-a2cd-418cdc8e5417 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 21a87d06-7df4-4509-a2cd-418cdc8e5417 clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 21a87d06-7df4-4509-a2cd-418cdc8e5417 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid b65a6de8-b6cd-4ee7-9fc2-28cc3ae4a0f6 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid b65a6de8-b6cd-4ee7-9fc2-28cc3ae4a0f6 clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid b65a6de8-b6cd-4ee7-9fc2-28cc3ae4a0f6 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid b65a6de8-b6cd-4ee7-9fc2-28cc3ae4a0f6 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid b65a6de8-b6cd-4ee7-9fc2-28cc3ae4a0f6 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid b65a6de8-b6cd-4ee7-9fc2-28cc3ae4a0f6 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid b65a6de8-b6cd-4ee7-9fc2-28cc3ae4a0f6 clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid b65a6de8-b6cd-4ee7-9fc2-28cc3ae4a0f6 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid ff379b43-9a33-406d-818d-15580d223313 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid ff379b43-9a33-406d-818d-15580d223313 clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid ff379b43-9a33-406d-818d-15580d223313 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid ff379b43-9a33-406d-818d-15580d223313 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid ff379b43-9a33-406d-818d-15580d223313 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid ff379b43-9a33-406d-818d-15580d223313 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid ff379b43-9a33-406d-818d-15580d223313 clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid ff379b43-9a33-406d-818d-15580d223313 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 0001ee8a-d748-4c3d-a48b-596e067e2532 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 0001ee8a-d748-4c3d-a48b-596e067e2532 clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 0001ee8a-d748-4c3d-a48b-596e067e2532 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 0001ee8a-d748-4c3d-a48b-596e067e2532 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 0001ee8a-d748-4c3d-a48b-596e067e2532 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 0001ee8a-d748-4c3d-a48b-596e067e2532 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 0001ee8a-d748-4c3d-a48b-596e067e2532 clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 0001ee8a-d748-4c3d-a48b-596e067e2532 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 5ca9827f-e153-412a-8f21-b918c24aecd7 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 5ca9827f-e153-412a-8f21-b918c24aecd7 clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 5ca9827f-e153-412a-8f21-b918c24aecd7 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 5ca9827f-e153-412a-8f21-b918c24aecd7 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 5ca9827f-e153-412a-8f21-b918c24aecd7 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 5ca9827f-e153-412a-8f21-b918c24aecd7 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 5ca9827f-e153-412a-8f21-b918c24aecd7 clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 5ca9827f-e153-412a-8f21-b918c24aecd7 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid badde3c2-c0c2-4fe2-9b02-edd635ec83a5 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid badde3c2-c0c2-4fe2-9b02-edd635ec83a5 clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid badde3c2-c0c2-4fe2-9b02-edd635ec83a5 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid badde3c2-c0c2-4fe2-9b02-edd635ec83a5 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid badde3c2-c0c2-4fe2-9b02-edd635ec83a5 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid badde3c2-c0c2-4fe2-9b02-edd635ec83a5 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid badde3c2-c0c2-4fe2-9b02-edd635ec83a5 clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid badde3c2-c0c2-4fe2-9b02-edd635ec83a5 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 35282234-4e76-49f4-b093-bd64853ef271 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 35282234-4e76-49f4-b093-bd64853ef271 clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 35282234-4e76-49f4-b093-bd64853ef271 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 35282234-4e76-49f4-b093-bd64853ef271 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 35282234-4e76-49f4-b093-bd64853ef271 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 35282234-4e76-49f4-b093-bd64853ef271 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 35282234-4e76-49f4-b093-bd64853ef271 clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 35282234-4e76-49f4-b093-bd64853ef271 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid bf078229-8895-4f60-bafa-b10ae6e0aae0 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid bf078229-8895-4f60-bafa-b10ae6e0aae0 clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid bf078229-8895-4f60-bafa-b10ae6e0aae0 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid bf078229-8895-4f60-bafa-b10ae6e0aae0 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid bf078229-8895-4f60-bafa-b10ae6e0aae0 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid bf078229-8895-4f60-bafa-b10ae6e0aae0 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid bf078229-8895-4f60-bafa-b10ae6e0aae0 clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid bf078229-8895-4f60-bafa-b10ae6e0aae0 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid f45b0039-1186-4a76-9c4b-33ace55ee3cd clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid f45b0039-1186-4a76-9c4b-33ace55ee3cd clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid f45b0039-1186-4a76-9c4b-33ace55ee3cd clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid f45b0039-1186-4a76-9c4b-33ace55ee3cd clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid f45b0039-1186-4a76-9c4b-33ace55ee3cd clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid f45b0039-1186-4a76-9c4b-33ace55ee3cd clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid f45b0039-1186-4a76-9c4b-33ace55ee3cd clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid f45b0039-1186-4a76-9c4b-33ace55ee3cd clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 637c4f9c-0829-455a-a893-80a731c881eb clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 637c4f9c-0829-455a-a893-80a731c881eb clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 637c4f9c-0829-455a-a893-80a731c881eb clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 637c4f9c-0829-455a-a893-80a731c881eb clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 637c4f9c-0829-455a-a893-80a731c881eb clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 637c4f9c-0829-455a-a893-80a731c881eb clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 637c4f9c-0829-455a-a893-80a731c881eb clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 637c4f9c-0829-455a-a893-80a731c881eb clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 82ae1353-da79-4bc3-b20a-336beed65398 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 82ae1353-da79-4bc3-b20a-336beed65398 clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 82ae1353-da79-4bc3-b20a-336beed65398 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 82ae1353-da79-4bc3-b20a-336beed65398 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 82ae1353-da79-4bc3-b20a-336beed65398 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 82ae1353-da79-4bc3-b20a-336beed65398 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 82ae1353-da79-4bc3-b20a-336beed65398 clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 82ae1353-da79-4bc3-b20a-336beed65398 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 6d30bf4f-4ef0-42d3-a5be-6bbe3c2e612f clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 6d30bf4f-4ef0-42d3-a5be-6bbe3c2e612f clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 6d30bf4f-4ef0-42d3-a5be-6bbe3c2e612f clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 6d30bf4f-4ef0-42d3-a5be-6bbe3c2e612f clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 6d30bf4f-4ef0-42d3-a5be-6bbe3c2e612f clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 6d30bf4f-4ef0-42d3-a5be-6bbe3c2e612f clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 6d30bf4f-4ef0-42d3-a5be-6bbe3c2e612f clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 6d30bf4f-4ef0-42d3-a5be-6bbe3c2e612f clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 497163a3-1f45-49e3-b2df-b85af021f56d clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 497163a3-1f45-49e3-b2df-b85af021f56d clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 497163a3-1f45-49e3-b2df-b85af021f56d clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 497163a3-1f45-49e3-b2df-b85af021f56d clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 497163a3-1f45-49e3-b2df-b85af021f56d clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 497163a3-1f45-49e3-b2df-b85af021f56d clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 497163a3-1f45-49e3-b2df-b85af021f56d clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 497163a3-1f45-49e3-b2df-b85af021f56d clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 08812ce4-c431-4303-a409-764ecee28abc clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 08812ce4-c431-4303-a409-764ecee28abc clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 08812ce4-c431-4303-a409-764ecee28abc clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 08812ce4-c431-4303-a409-764ecee28abc clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 08812ce4-c431-4303-a409-764ecee28abc clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 08812ce4-c431-4303-a409-764ecee28abc clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 08812ce4-c431-4303-a409-764ecee28abc clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 08812ce4-c431-4303-a409-764ecee28abc clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 1ef3fd45-80bb-4bef-92fa-34f4ac1932b2 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 1ef3fd45-80bb-4bef-92fa-34f4ac1932b2 clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 1ef3fd45-80bb-4bef-92fa-34f4ac1932b2 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 1ef3fd45-80bb-4bef-92fa-34f4ac1932b2 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 1ef3fd45-80bb-4bef-92fa-34f4ac1932b2 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 1ef3fd45-80bb-4bef-92fa-34f4ac1932b2 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 1ef3fd45-80bb-4bef-92fa-34f4ac1932b2 clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 1ef3fd45-80bb-4bef-92fa-34f4ac1932b2 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 10c875b7-0d52-4478-8bc5-fe0f21360107 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 10c875b7-0d52-4478-8bc5-fe0f21360107 clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 10c875b7-0d52-4478-8bc5-fe0f21360107 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 10c875b7-0d52-4478-8bc5-fe0f21360107 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 10c875b7-0d52-4478-8bc5-fe0f21360107 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 10c875b7-0d52-4478-8bc5-fe0f21360107 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 10c875b7-0d52-4478-8bc5-fe0f21360107 clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 10c875b7-0d52-4478-8bc5-fe0f21360107 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 84ca1db5-1355-4267-b218-2c88094453aa clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 84ca1db5-1355-4267-b218-2c88094453aa clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 84ca1db5-1355-4267-b218-2c88094453aa clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 84ca1db5-1355-4267-b218-2c88094453aa clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 84ca1db5-1355-4267-b218-2c88094453aa clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 84ca1db5-1355-4267-b218-2c88094453aa clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 84ca1db5-1355-4267-b218-2c88094453aa clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 84ca1db5-1355-4267-b218-2c88094453aa clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 35950ec8-2c11-44a8-9a41-0f6c7d7fe295 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 35950ec8-2c11-44a8-9a41-0f6c7d7fe295 clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 35950ec8-2c11-44a8-9a41-0f6c7d7fe295 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 35950ec8-2c11-44a8-9a41-0f6c7d7fe295 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 35950ec8-2c11-44a8-9a41-0f6c7d7fe295 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 35950ec8-2c11-44a8-9a41-0f6c7d7fe295 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 35950ec8-2c11-44a8-9a41-0f6c7d7fe295 clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 35950ec8-2c11-44a8-9a41-0f6c7d7fe295 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 3f6fcb7c-b782-4702-a41f-5d78f231f0c7 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 3f6fcb7c-b782-4702-a41f-5d78f231f0c7 clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 3f6fcb7c-b782-4702-a41f-5d78f231f0c7 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 3f6fcb7c-b782-4702-a41f-5d78f231f0c7 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 3f6fcb7c-b782-4702-a41f-5d78f231f0c7 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 3f6fcb7c-b782-4702-a41f-5d78f231f0c7 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 3f6fcb7c-b782-4702-a41f-5d78f231f0c7 clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 3f6fcb7c-b782-4702-a41f-5d78f231f0c7 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 2c5a8c4d-1286-4a2f-a474-7e0825786b7c clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 2c5a8c4d-1286-4a2f-a474-7e0825786b7c clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 2c5a8c4d-1286-4a2f-a474-7e0825786b7c clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 2c5a8c4d-1286-4a2f-a474-7e0825786b7c clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 2c5a8c4d-1286-4a2f-a474-7e0825786b7c clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 2c5a8c4d-1286-4a2f-a474-7e0825786b7c clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 2c5a8c4d-1286-4a2f-a474-7e0825786b7c clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 2c5a8c4d-1286-4a2f-a474-7e0825786b7c clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid afa5d36d-a4dd-474e-a650-4b1ab43c8418 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid afa5d36d-a4dd-474e-a650-4b1ab43c8418 clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid afa5d36d-a4dd-474e-a650-4b1ab43c8418 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid afa5d36d-a4dd-474e-a650-4b1ab43c8418 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid afa5d36d-a4dd-474e-a650-4b1ab43c8418 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid afa5d36d-a4dd-474e-a650-4b1ab43c8418 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid afa5d36d-a4dd-474e-a650-4b1ab43c8418 clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid afa5d36d-a4dd-474e-a650-4b1ab43c8418 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 81212bf9-cb4b-4851-a78c-22c904e9ae0a clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 81212bf9-cb4b-4851-a78c-22c904e9ae0a clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 81212bf9-cb4b-4851-a78c-22c904e9ae0a clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 81212bf9-cb4b-4851-a78c-22c904e9ae0a clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 81212bf9-cb4b-4851-a78c-22c904e9ae0a clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 81212bf9-cb4b-4851-a78c-22c904e9ae0a clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 81212bf9-cb4b-4851-a78c-22c904e9ae0a clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 81212bf9-cb4b-4851-a78c-22c904e9ae0a clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid f71ddc9c-9f41-4ba3-89c1-fd91fdbfcc88 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid f71ddc9c-9f41-4ba3-89c1-fd91fdbfcc88 clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid f71ddc9c-9f41-4ba3-89c1-fd91fdbfcc88 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid f71ddc9c-9f41-4ba3-89c1-fd91fdbfcc88 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid f71ddc9c-9f41-4ba3-89c1-fd91fdbfcc88 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid f71ddc9c-9f41-4ba3-89c1-fd91fdbfcc88 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid f71ddc9c-9f41-4ba3-89c1-fd91fdbfcc88 clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid f71ddc9c-9f41-4ba3-89c1-fd91fdbfcc88 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid ebb028f4-f266-43ac-817f-49c562e364aa clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid ebb028f4-f266-43ac-817f-49c562e364aa clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid ebb028f4-f266-43ac-817f-49c562e364aa clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid ebb028f4-f266-43ac-817f-49c562e364aa clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid ebb028f4-f266-43ac-817f-49c562e364aa clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid ebb028f4-f266-43ac-817f-49c562e364aa clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid ebb028f4-f266-43ac-817f-49c562e364aa clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid ebb028f4-f266-43ac-817f-49c562e364aa clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 058537ca-0eb0-444e-93b2-b53710235ed9 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 058537ca-0eb0-444e-93b2-b53710235ed9 clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 058537ca-0eb0-444e-93b2-b53710235ed9 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 058537ca-0eb0-444e-93b2-b53710235ed9 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 058537ca-0eb0-444e-93b2-b53710235ed9 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 058537ca-0eb0-444e-93b2-b53710235ed9 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 058537ca-0eb0-444e-93b2-b53710235ed9 clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 058537ca-0eb0-444e-93b2-b53710235ed9 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid a958319c-845f-40f2-854f-25e35dd30f87 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid a958319c-845f-40f2-854f-25e35dd30f87 clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid a958319c-845f-40f2-854f-25e35dd30f87 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid a958319c-845f-40f2-854f-25e35dd30f87 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid a958319c-845f-40f2-854f-25e35dd30f87 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid a958319c-845f-40f2-854f-25e35dd30f87 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid a958319c-845f-40f2-854f-25e35dd30f87 clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid a958319c-845f-40f2-854f-25e35dd30f87 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid dfe1781d-0eab-408f-be8b-19a496a8028b clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid dfe1781d-0eab-408f-be8b-19a496a8028b clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid dfe1781d-0eab-408f-be8b-19a496a8028b clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid dfe1781d-0eab-408f-be8b-19a496a8028b clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid dfe1781d-0eab-408f-be8b-19a496a8028b clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid dfe1781d-0eab-408f-be8b-19a496a8028b clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid dfe1781d-0eab-408f-be8b-19a496a8028b clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid dfe1781d-0eab-408f-be8b-19a496a8028b clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 63722d25-d2c2-4533-b8d9-c26073d4202d clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 63722d25-d2c2-4533-b8d9-c26073d4202d clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 63722d25-d2c2-4533-b8d9-c26073d4202d clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 63722d25-d2c2-4533-b8d9-c26073d4202d clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 63722d25-d2c2-4533-b8d9-c26073d4202d clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 63722d25-d2c2-4533-b8d9-c26073d4202d clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 63722d25-d2c2-4533-b8d9-c26073d4202d clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 63722d25-d2c2-4533-b8d9-c26073d4202d clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid cbf531df-03ae-4edc-aeff-ceba21da6656 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid cbf531df-03ae-4edc-aeff-ceba21da6656 clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid cbf531df-03ae-4edc-aeff-ceba21da6656 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid cbf531df-03ae-4edc-aeff-ceba21da6656 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid cbf531df-03ae-4edc-aeff-ceba21da6656 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid cbf531df-03ae-4edc-aeff-ceba21da6656 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid cbf531df-03ae-4edc-aeff-ceba21da6656 clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid cbf531df-03ae-4edc-aeff-ceba21da6656 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 4f57f5b7-f5e4-4ccf-95cc-1c7d49707793 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 4f57f5b7-f5e4-4ccf-95cc-1c7d49707793 clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 4f57f5b7-f5e4-4ccf-95cc-1c7d49707793 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 4f57f5b7-f5e4-4ccf-95cc-1c7d49707793 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 4f57f5b7-f5e4-4ccf-95cc-1c7d49707793 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 4f57f5b7-f5e4-4ccf-95cc-1c7d49707793 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 4f57f5b7-f5e4-4ccf-95cc-1c7d49707793 clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 4f57f5b7-f5e4-4ccf-95cc-1c7d49707793 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 1577b921-d427-499c-a7aa-1131e47723ae clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 1577b921-d427-499c-a7aa-1131e47723ae clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 1577b921-d427-499c-a7aa-1131e47723ae clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 1577b921-d427-499c-a7aa-1131e47723ae clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 1577b921-d427-499c-a7aa-1131e47723ae clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 1577b921-d427-499c-a7aa-1131e47723ae clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 1577b921-d427-499c-a7aa-1131e47723ae clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 1577b921-d427-499c-a7aa-1131e47723ae clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid b06afbba-bf12-4efb-8d5e-499158195816 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid b06afbba-bf12-4efb-8d5e-499158195816 clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid b06afbba-bf12-4efb-8d5e-499158195816 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid b06afbba-bf12-4efb-8d5e-499158195816 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid b06afbba-bf12-4efb-8d5e-499158195816 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid b06afbba-bf12-4efb-8d5e-499158195816 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid b06afbba-bf12-4efb-8d5e-499158195816 clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid b06afbba-bf12-4efb-8d5e-499158195816 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 9f1e42e9-2e03-4fb6-ac88-400f0fefae58 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 9f1e42e9-2e03-4fb6-ac88-400f0fefae58 clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 9f1e42e9-2e03-4fb6-ac88-400f0fefae58 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 9f1e42e9-2e03-4fb6-ac88-400f0fefae58 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 9f1e42e9-2e03-4fb6-ac88-400f0fefae58 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 9f1e42e9-2e03-4fb6-ac88-400f0fefae58 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 9f1e42e9-2e03-4fb6-ac88-400f0fefae58 clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 9f1e42e9-2e03-4fb6-ac88-400f0fefae58 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 315e734d-4ead-466f-bfa7-d5b72a6572cd clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 315e734d-4ead-466f-bfa7-d5b72a6572cd clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 315e734d-4ead-466f-bfa7-d5b72a6572cd clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 315e734d-4ead-466f-bfa7-d5b72a6572cd clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 315e734d-4ead-466f-bfa7-d5b72a6572cd clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 315e734d-4ead-466f-bfa7-d5b72a6572cd clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 315e734d-4ead-466f-bfa7-d5b72a6572cd clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 315e734d-4ead-466f-bfa7-d5b72a6572cd clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid dd0d9016-1009-4f9c-bf19-ca3b41fb8372 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid dd0d9016-1009-4f9c-bf19-ca3b41fb8372 clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid dd0d9016-1009-4f9c-bf19-ca3b41fb8372 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid dd0d9016-1009-4f9c-bf19-ca3b41fb8372 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid dd0d9016-1009-4f9c-bf19-ca3b41fb8372 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid dd0d9016-1009-4f9c-bf19-ca3b41fb8372 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid dd0d9016-1009-4f9c-bf19-ca3b41fb8372 clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid dd0d9016-1009-4f9c-bf19-ca3b41fb8372 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 349880a5-f977-4862-a551-4843caa486a9 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 349880a5-f977-4862-a551-4843caa486a9 clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 349880a5-f977-4862-a551-4843caa486a9 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 349880a5-f977-4862-a551-4843caa486a9 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 349880a5-f977-4862-a551-4843caa486a9 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 349880a5-f977-4862-a551-4843caa486a9 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 349880a5-f977-4862-a551-4843caa486a9 clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 349880a5-f977-4862-a551-4843caa486a9 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 0adb759e-e592-4167-9421-51f4b2cd2c7d clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 0adb759e-e592-4167-9421-51f4b2cd2c7d clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 0adb759e-e592-4167-9421-51f4b2cd2c7d clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 0adb759e-e592-4167-9421-51f4b2cd2c7d clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 0adb759e-e592-4167-9421-51f4b2cd2c7d clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 0adb759e-e592-4167-9421-51f4b2cd2c7d clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 0adb759e-e592-4167-9421-51f4b2cd2c7d clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 0adb759e-e592-4167-9421-51f4b2cd2c7d clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 386d8f7b-ad68-4ccb-b403-e22ba83e6b07 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 386d8f7b-ad68-4ccb-b403-e22ba83e6b07 clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 386d8f7b-ad68-4ccb-b403-e22ba83e6b07 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 386d8f7b-ad68-4ccb-b403-e22ba83e6b07 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 386d8f7b-ad68-4ccb-b403-e22ba83e6b07 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 386d8f7b-ad68-4ccb-b403-e22ba83e6b07 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 386d8f7b-ad68-4ccb-b403-e22ba83e6b07 clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 386d8f7b-ad68-4ccb-b403-e22ba83e6b07 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 2f772c14-36bd-4669-abf4-bb8fd36dfd8a clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 2f772c14-36bd-4669-abf4-bb8fd36dfd8a clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 2f772c14-36bd-4669-abf4-bb8fd36dfd8a clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 2f772c14-36bd-4669-abf4-bb8fd36dfd8a clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 2f772c14-36bd-4669-abf4-bb8fd36dfd8a clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 2f772c14-36bd-4669-abf4-bb8fd36dfd8a clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 2f772c14-36bd-4669-abf4-bb8fd36dfd8a clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 2f772c14-36bd-4669-abf4-bb8fd36dfd8a clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 0ee88ad4-e544-4ce9-aa13-39671f07cdc5 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 0ee88ad4-e544-4ce9-aa13-39671f07cdc5 clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 0ee88ad4-e544-4ce9-aa13-39671f07cdc5 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 0ee88ad4-e544-4ce9-aa13-39671f07cdc5 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 0ee88ad4-e544-4ce9-aa13-39671f07cdc5 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 0ee88ad4-e544-4ce9-aa13-39671f07cdc5 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 0ee88ad4-e544-4ce9-aa13-39671f07cdc5 clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 0ee88ad4-e544-4ce9-aa13-39671f07cdc5 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 9d10417e-9bc7-4312-bb87-54af461603ca clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 9d10417e-9bc7-4312-bb87-54af461603ca clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 9d10417e-9bc7-4312-bb87-54af461603ca clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 9d10417e-9bc7-4312-bb87-54af461603ca clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 9d10417e-9bc7-4312-bb87-54af461603ca clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 9d10417e-9bc7-4312-bb87-54af461603ca clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 9d10417e-9bc7-4312-bb87-54af461603ca clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 9d10417e-9bc7-4312-bb87-54af461603ca clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid b24262e3-8967-4a0b-9a72-eec2a22fc086 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid b24262e3-8967-4a0b-9a72-eec2a22fc086 clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid b24262e3-8967-4a0b-9a72-eec2a22fc086 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid b24262e3-8967-4a0b-9a72-eec2a22fc086 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid b24262e3-8967-4a0b-9a72-eec2a22fc086 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid b24262e3-8967-4a0b-9a72-eec2a22fc086 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid b24262e3-8967-4a0b-9a72-eec2a22fc086 clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid b24262e3-8967-4a0b-9a72-eec2a22fc086 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 2739aef4-4f84-4722-9f1a-a61b00c4feb5 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 2739aef4-4f84-4722-9f1a-a61b00c4feb5 clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 2739aef4-4f84-4722-9f1a-a61b00c4feb5 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 2739aef4-4f84-4722-9f1a-a61b00c4feb5 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 2739aef4-4f84-4722-9f1a-a61b00c4feb5 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 2739aef4-4f84-4722-9f1a-a61b00c4feb5 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 2739aef4-4f84-4722-9f1a-a61b00c4feb5 clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 2739aef4-4f84-4722-9f1a-a61b00c4feb5 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid d91abed6-5469-4c63-948e-9843ed7eb4b2 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid d91abed6-5469-4c63-948e-9843ed7eb4b2 clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid d91abed6-5469-4c63-948e-9843ed7eb4b2 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid d91abed6-5469-4c63-948e-9843ed7eb4b2 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid d91abed6-5469-4c63-948e-9843ed7eb4b2 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid d91abed6-5469-4c63-948e-9843ed7eb4b2 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid d91abed6-5469-4c63-948e-9843ed7eb4b2 clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid d91abed6-5469-4c63-948e-9843ed7eb4b2 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 12c022d4-5467-44ee-bd80-e7bed60b3fb1 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 12c022d4-5467-44ee-bd80-e7bed60b3fb1 clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 12c022d4-5467-44ee-bd80-e7bed60b3fb1 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 12c022d4-5467-44ee-bd80-e7bed60b3fb1 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 12c022d4-5467-44ee-bd80-e7bed60b3fb1 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 12c022d4-5467-44ee-bd80-e7bed60b3fb1 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 12c022d4-5467-44ee-bd80-e7bed60b3fb1 clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 12c022d4-5467-44ee-bd80-e7bed60b3fb1 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 87d7a949-6b79-472e-a96d-fc4caf9ac5a6 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 87d7a949-6b79-472e-a96d-fc4caf9ac5a6 clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 87d7a949-6b79-472e-a96d-fc4caf9ac5a6 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 87d7a949-6b79-472e-a96d-fc4caf9ac5a6 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 87d7a949-6b79-472e-a96d-fc4caf9ac5a6 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 87d7a949-6b79-472e-a96d-fc4caf9ac5a6 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 87d7a949-6b79-472e-a96d-fc4caf9ac5a6 clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 87d7a949-6b79-472e-a96d-fc4caf9ac5a6 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid b22dbcaa-e3d4-4527-ac96-c4932f9ad6d3 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid b22dbcaa-e3d4-4527-ac96-c4932f9ad6d3 clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid b22dbcaa-e3d4-4527-ac96-c4932f9ad6d3 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid b22dbcaa-e3d4-4527-ac96-c4932f9ad6d3 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid b22dbcaa-e3d4-4527-ac96-c4932f9ad6d3 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid b22dbcaa-e3d4-4527-ac96-c4932f9ad6d3 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid b22dbcaa-e3d4-4527-ac96-c4932f9ad6d3 clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid b22dbcaa-e3d4-4527-ac96-c4932f9ad6d3 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 643eb28a-68be-4bdb-9fc0-4cb62c5040c9 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 643eb28a-68be-4bdb-9fc0-4cb62c5040c9 clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 643eb28a-68be-4bdb-9fc0-4cb62c5040c9 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 643eb28a-68be-4bdb-9fc0-4cb62c5040c9 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 643eb28a-68be-4bdb-9fc0-4cb62c5040c9 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 643eb28a-68be-4bdb-9fc0-4cb62c5040c9 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 643eb28a-68be-4bdb-9fc0-4cb62c5040c9 clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 643eb28a-68be-4bdb-9fc0-4cb62c5040c9 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid ab1182ab-3d78-4e9f-afae-0782b8610355 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid ab1182ab-3d78-4e9f-afae-0782b8610355 clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid ab1182ab-3d78-4e9f-afae-0782b8610355 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid ab1182ab-3d78-4e9f-afae-0782b8610355 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid ab1182ab-3d78-4e9f-afae-0782b8610355 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid ab1182ab-3d78-4e9f-afae-0782b8610355 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid ab1182ab-3d78-4e9f-afae-0782b8610355 clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid ab1182ab-3d78-4e9f-afae-0782b8610355 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid ab45c4d3-ebac-4b21-9a63-c6a5a3ba09a9 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid ab45c4d3-ebac-4b21-9a63-c6a5a3ba09a9 clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid ab45c4d3-ebac-4b21-9a63-c6a5a3ba09a9 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid ab45c4d3-ebac-4b21-9a63-c6a5a3ba09a9 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid ab45c4d3-ebac-4b21-9a63-c6a5a3ba09a9 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid ab45c4d3-ebac-4b21-9a63-c6a5a3ba09a9 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid ab45c4d3-ebac-4b21-9a63-c6a5a3ba09a9 clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid ab45c4d3-ebac-4b21-9a63-c6a5a3ba09a9 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 6be4692d-6569-435f-9abf-64d83490d9d5 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 6be4692d-6569-435f-9abf-64d83490d9d5 clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 6be4692d-6569-435f-9abf-64d83490d9d5 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 6be4692d-6569-435f-9abf-64d83490d9d5 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 6be4692d-6569-435f-9abf-64d83490d9d5 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 6be4692d-6569-435f-9abf-64d83490d9d5 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 6be4692d-6569-435f-9abf-64d83490d9d5 clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 6be4692d-6569-435f-9abf-64d83490d9d5 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 25814f2c-8dd5-47d0-b29b-b22f530d3875 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 25814f2c-8dd5-47d0-b29b-b22f530d3875 clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 25814f2c-8dd5-47d0-b29b-b22f530d3875 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 25814f2c-8dd5-47d0-b29b-b22f530d3875 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 25814f2c-8dd5-47d0-b29b-b22f530d3875 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 25814f2c-8dd5-47d0-b29b-b22f530d3875 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 25814f2c-8dd5-47d0-b29b-b22f530d3875 clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 25814f2c-8dd5-47d0-b29b-b22f530d3875 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 2e491dce-e4e7-4b99-97a6-c69eea552d8b clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 2e491dce-e4e7-4b99-97a6-c69eea552d8b clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 2e491dce-e4e7-4b99-97a6-c69eea552d8b clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 2e491dce-e4e7-4b99-97a6-c69eea552d8b clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 2e491dce-e4e7-4b99-97a6-c69eea552d8b clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 2e491dce-e4e7-4b99-97a6-c69eea552d8b clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 2e491dce-e4e7-4b99-97a6-c69eea552d8b clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 2e491dce-e4e7-4b99-97a6-c69eea552d8b clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 92993bf2-f347-44ba-85be-3db4b3bed8bb clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 92993bf2-f347-44ba-85be-3db4b3bed8bb clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 92993bf2-f347-44ba-85be-3db4b3bed8bb clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 92993bf2-f347-44ba-85be-3db4b3bed8bb clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 92993bf2-f347-44ba-85be-3db4b3bed8bb clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 92993bf2-f347-44ba-85be-3db4b3bed8bb clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 92993bf2-f347-44ba-85be-3db4b3bed8bb clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 92993bf2-f347-44ba-85be-3db4b3bed8bb clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 6d853366-6bb8-4228-a7a7-5e8589f9767d clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 6d853366-6bb8-4228-a7a7-5e8589f9767d clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 6d853366-6bb8-4228-a7a7-5e8589f9767d clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 6d853366-6bb8-4228-a7a7-5e8589f9767d clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 6d853366-6bb8-4228-a7a7-5e8589f9767d clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 6d853366-6bb8-4228-a7a7-5e8589f9767d clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 6d853366-6bb8-4228-a7a7-5e8589f9767d clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 6d853366-6bb8-4228-a7a7-5e8589f9767d clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid c24b55c0-0c85-46db-8eee-584b9e0bfbba clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid c24b55c0-0c85-46db-8eee-584b9e0bfbba clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid c24b55c0-0c85-46db-8eee-584b9e0bfbba clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid c24b55c0-0c85-46db-8eee-584b9e0bfbba clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid c24b55c0-0c85-46db-8eee-584b9e0bfbba clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid c24b55c0-0c85-46db-8eee-584b9e0bfbba clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid c24b55c0-0c85-46db-8eee-584b9e0bfbba clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid c24b55c0-0c85-46db-8eee-584b9e0bfbba clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 058265d5-af09-43e2-b601-cecb243e8850 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 058265d5-af09-43e2-b601-cecb243e8850 clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 058265d5-af09-43e2-b601-cecb243e8850 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 058265d5-af09-43e2-b601-cecb243e8850 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 058265d5-af09-43e2-b601-cecb243e8850 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 058265d5-af09-43e2-b601-cecb243e8850 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 058265d5-af09-43e2-b601-cecb243e8850 clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 058265d5-af09-43e2-b601-cecb243e8850 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 13099c34-2406-4b92-95ff-70bb67f90053 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 13099c34-2406-4b92-95ff-70bb67f90053 clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 13099c34-2406-4b92-95ff-70bb67f90053 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 13099c34-2406-4b92-95ff-70bb67f90053 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 13099c34-2406-4b92-95ff-70bb67f90053 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 13099c34-2406-4b92-95ff-70bb67f90053 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 13099c34-2406-4b92-95ff-70bb67f90053 clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 13099c34-2406-4b92-95ff-70bb67f90053 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 677262e2-2bdd-4b25-a174-4855f6e78ba3 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 677262e2-2bdd-4b25-a174-4855f6e78ba3 clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 677262e2-2bdd-4b25-a174-4855f6e78ba3 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 677262e2-2bdd-4b25-a174-4855f6e78ba3 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 677262e2-2bdd-4b25-a174-4855f6e78ba3 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 677262e2-2bdd-4b25-a174-4855f6e78ba3 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 677262e2-2bdd-4b25-a174-4855f6e78ba3 clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 677262e2-2bdd-4b25-a174-4855f6e78ba3 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 954acf0a-edb9-49cf-96bb-2f499941c9f7 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 954acf0a-edb9-49cf-96bb-2f499941c9f7 clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 954acf0a-edb9-49cf-96bb-2f499941c9f7 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 954acf0a-edb9-49cf-96bb-2f499941c9f7 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 954acf0a-edb9-49cf-96bb-2f499941c9f7 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 954acf0a-edb9-49cf-96bb-2f499941c9f7 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 954acf0a-edb9-49cf-96bb-2f499941c9f7 clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 954acf0a-edb9-49cf-96bb-2f499941c9f7 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid f6cc6830-5f23-4d1f-ae22-c5bd5ce82dd7 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid f6cc6830-5f23-4d1f-ae22-c5bd5ce82dd7 clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid f6cc6830-5f23-4d1f-ae22-c5bd5ce82dd7 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid f6cc6830-5f23-4d1f-ae22-c5bd5ce82dd7 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid f6cc6830-5f23-4d1f-ae22-c5bd5ce82dd7 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid f6cc6830-5f23-4d1f-ae22-c5bd5ce82dd7 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid f6cc6830-5f23-4d1f-ae22-c5bd5ce82dd7 clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid f6cc6830-5f23-4d1f-ae22-c5bd5ce82dd7 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 3272e887-4ad0-47bb-a170-201f38473e9a clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 3272e887-4ad0-47bb-a170-201f38473e9a clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 3272e887-4ad0-47bb-a170-201f38473e9a clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 3272e887-4ad0-47bb-a170-201f38473e9a clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 3272e887-4ad0-47bb-a170-201f38473e9a clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 3272e887-4ad0-47bb-a170-201f38473e9a clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 3272e887-4ad0-47bb-a170-201f38473e9a clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 3272e887-4ad0-47bb-a170-201f38473e9a clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 8a8bf250-65c4-48bc-8923-eb610a8f1fae clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 8a8bf250-65c4-48bc-8923-eb610a8f1fae clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 8a8bf250-65c4-48bc-8923-eb610a8f1fae clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 8a8bf250-65c4-48bc-8923-eb610a8f1fae clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 8a8bf250-65c4-48bc-8923-eb610a8f1fae clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 8a8bf250-65c4-48bc-8923-eb610a8f1fae clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 8a8bf250-65c4-48bc-8923-eb610a8f1fae clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 8a8bf250-65c4-48bc-8923-eb610a8f1fae clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 042ca4be-25bd-478e-bdc0-05223280de00 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 042ca4be-25bd-478e-bdc0-05223280de00 clock.PostConditioning.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 042ca4be-25bd-478e-bdc0-05223280de00 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 042ca4be-25bd-478e-bdc0-05223280de00 clock.Routing.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 042ca4be-25bd-478e-bdc0-05223280de00 clock.Implementation.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 042ca4be-25bd-478e-bdc0-05223280de00 clock.eGRPC.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 042ca4be-25bd-478e-bdc0-05223280de00 clock.Construction.area.total
[08/07 19:25:22   5949s] <CMD> get_metric -raw -id current -uuid 042ca4be-25bd-478e-bdc0-05223280de00 clock.Implementation.area.total
[08/07 19:25:22   5949s] <FF> MAILING RESULTS TO ryanridley46@gmail.com
[08/07 19:25:22   5949s] <CMD> saveDesign DBS/cts.enc -compress
[08/07 19:25:22   5949s] #% Begin save design ... (date=08/07 19:25:22, mem=1168.3M)
[08/07 19:25:22   5949s] % Begin Save ccopt configuration ... (date=08/07 19:25:22, mem=1170.3M)
[08/07 19:25:23   5949s] % End Save ccopt configuration ... (date=08/07 19:25:23, total cpu=0:00:00.1, real=0:00:01.0, peak res=1170.8M, current mem=1170.8M)
[08/07 19:25:23   5949s] % Begin Save netlist data ... (date=08/07 19:25:23, mem=1170.8M)
[08/07 19:25:23   5949s] Writing Binary DB to DBS/cts.enc.dat.tmp/riscv.v.bin in single-threaded mode...
[08/07 19:25:23   5950s] % End Save netlist data ... (date=08/07 19:25:23, total cpu=0:00:00.1, real=0:00:00.0, peak res=1171.0M, current mem=1171.0M)
[08/07 19:25:23   5950s] Saving congestion map file DBS/cts.enc.dat.tmp/riscv.route.congmap.gz ...
[08/07 19:25:23   5950s] % Begin Save AAE data ... (date=08/07 19:25:23, mem=1172.0M)
[08/07 19:25:23   5950s] Saving AAE Data ...
[08/07 19:25:23   5950s] % End Save AAE data ... (date=08/07 19:25:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=1172.0M, current mem=1172.0M)
[08/07 19:25:23   5950s] % Begin Save clock tree data ... (date=08/07 19:25:23, mem=1172.6M)
[08/07 19:25:23   5950s] % End Save clock tree data ... (date=08/07 19:25:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=1172.6M, current mem=1172.6M)
[08/07 19:25:23   5950s] Saving preference file DBS/cts.enc.dat.tmp/gui.pref.tcl ...
[08/07 19:25:23   5950s] Saving mode setting ...
[08/07 19:25:23   5950s] Saving global file ...
[08/07 19:25:24   5950s] % Begin Save floorplan data ... (date=08/07 19:25:24, mem=1200.7M)
[08/07 19:25:24   5950s] Saving floorplan file ...
[08/07 19:25:24   5950s] % End Save floorplan data ... (date=08/07 19:25:24, total cpu=0:00:00.1, real=0:00:00.0, peak res=1201.0M, current mem=1201.0M)
[08/07 19:25:24   5950s] Saving PG file DBS/cts.enc.dat.tmp/riscv.pg.gz
[08/07 19:25:24   5950s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1445.2M) ***
[08/07 19:25:24   5950s] Saving Drc markers ...
[08/07 19:25:24   5950s] ... No Drc file written since there is no markers found.
[08/07 19:25:24   5950s] % Begin Save placement data ... (date=08/07 19:25:24, mem=1201.1M)
[08/07 19:25:24   5950s] ** Saving stdCellPlacement_binary (version# 2) ...
[08/07 19:25:24   5950s] Save Adaptive View Pruing View Names to Binary file
[08/07 19:25:24   5950s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1448.2M) ***
[08/07 19:25:24   5950s] % End Save placement data ... (date=08/07 19:25:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1201.1M, current mem=1201.1M)
[08/07 19:25:24   5950s] % Begin Save routing data ... (date=08/07 19:25:24, mem=1201.1M)
[08/07 19:25:24   5950s] Saving route file ...
[08/07 19:25:24   5951s] *** Completed saveRoute (cpu=0:00:00.3 real=0:00:00.0 mem=1445.2M) ***
[08/07 19:25:24   5951s] % End Save routing data ... (date=08/07 19:25:24, total cpu=0:00:00.3, real=0:00:00.0, peak res=1201.2M, current mem=1201.2M)
[08/07 19:25:24   5951s] Saving property file DBS/cts.enc.dat.tmp/riscv.prop
[08/07 19:25:24   5951s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1448.2M) ***
[08/07 19:25:25   5951s] #Saving pin access data to file DBS/cts.enc.dat.tmp/riscv.apa ...
[08/07 19:25:25   5951s] #
[08/07 19:25:25   5951s] Saving rc congestion map DBS/cts.enc.dat.tmp/riscv.congmap.gz ...
[08/07 19:25:25   5951s] % Begin Save power constraints data ... (date=08/07 19:25:25, mem=1201.5M)
[08/07 19:25:25   5951s] % End Save power constraints data ... (date=08/07 19:25:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1201.6M, current mem=1201.6M)
[08/07 19:25:26   5953s] Generated self-contained design cts.enc.dat.tmp
[08/07 19:25:26   5953s] #% End save design ... (date=08/07 19:25:26, total cpu=0:00:03.3, real=0:00:04.0, peak res=1201.6M, current mem=1201.3M)
[08/07 19:25:26   5953s] *** Message Summary: 0 warning(s), 0 error(s)
[08/07 19:25:26   5953s] 
[08/07 19:25:26   5953s] <CMD> saveNetlist DBS/LEC/cts.v.gz
[08/07 19:25:26   5953s] Writing Netlist "DBS/LEC/cts.v.gz" ...
[08/07 19:25:27   5953s] <FF> ==============================================
[08/07 19:25:27   5953s] <FF>          COMPLETED STEP : cts
[08/07 19:25:27   5953s] <FF>         ELAPSED RUNTIME : 0 days, 01:39:04
[08/07 19:25:27   5953s] <FF> ==============================================
[08/07 19:25:27   5953s] 
[08/07 19:25:27   5953s] *** Memory Usage v#1 (Current mem = 1483.512M, initial mem = 287.395M) ***
[08/07 19:25:27   5953s] 
[08/07 19:25:27   5953s] *** Summary of all messages that are not suppressed in this session:
[08/07 19:25:27   5953s] Severity  ID               Count  Summary                                  
[08/07 19:25:27   5953s] WARNING   IMPLF-108            1  There is no overlap layer defined in any...
[08/07 19:25:27   5953s] WARNING   IMPFP-710            1  File version %s is too old.              
[08/07 19:25:27   5953s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[08/07 19:25:27   5953s] WARNING   IMPTS-124            2  Timing library description of pin '%s' i...
[08/07 19:25:27   5953s] WARNING   IMPEXT-6197          6  The Cap table file is not specified. Thi...
[08/07 19:25:27   5953s] WARNING   IMPEXT-2766          3  The sheet resistance for layer %s is not...
[08/07 19:25:27   5953s] WARNING   IMPEXT-2773          3  The via resistance between layers %s and...
[08/07 19:25:27   5953s] WARNING   IMPEXT-2882          2  Unable to find the resistance for via '%...
[08/07 19:25:27   5953s] WARNING   IMPCK-8086           3  The command %s is obsolete and will be r...
[08/07 19:25:27   5953s] WARNING   IMPVL-159           68  Pin '%s' of cell '%s' is defined in LEF ...
[08/07 19:25:27   5953s] WARNING   IMPPP-556            2  A SAMENET rule between different layers ...
[08/07 19:25:27   5953s] WARNING   IMPPP-557            3  A single-layer VIARULE GENERATE for turn...
[08/07 19:25:27   5953s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[08/07 19:25:27   5953s] WARNING   IMPOPT-7177          1  Option %s in 'setOptMode -usefulSkewCCOp...
[08/07 19:25:27   5953s] WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
[08/07 19:25:27   5953s] WARNING   IMPOPT-665         162  %s : Net has unplaced terms or is connec...
[08/07 19:25:27   5953s] WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
[08/07 19:25:27   5953s] WARNING   IMPCCOPT-2332      115  The property %s is deprecated. It still ...
[08/07 19:25:27   5953s] WARNING   IMPCCOPT-1182        2  The clock_gating_cells property has no u...
[08/07 19:25:27   5953s] ERROR     IMPCCOPT-2215        2  The route/traversal graph for net '%s' i...
[08/07 19:25:27   5953s] WARNING   IMPCCOPT-2231        4  CCOpt data structures have been affected...
[08/07 19:25:27   5953s] ERROR     IMPCCOPT-5054        1  Net %s is not completely connected after...
[08/07 19:25:27   5953s] WARNING   IMPCCOPT-2245        2  Cannot perform post-route optimization o...
[08/07 19:25:27   5953s] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[08/07 19:25:27   5953s] WARNING   IMPCCOPT-1007        1  Did not meet the max transition constrai...
[08/07 19:25:27   5953s] WARNING   IMPCCOPT-1023        1  Did not meet the skew target of %s       
[08/07 19:25:27   5953s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[08/07 19:25:27   5953s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[08/07 19:25:27   5953s] *** Message Summary: 393 warning(s), 3 error(s)
[08/07 19:25:27   5953s] 
[08/07 19:25:27   5953s] --- Ending "Innovus" (totcpu=1:39:13, real=1:39:20, mem=1483.5M) ---
