{
  "module_name": "pptable.h",
  "hash_id": "3659cbcfc4691a5cc99bfb597a2c2959dbf1399936dc6e40ec97a2259adb6a3e",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/pptable.h",
  "human_readable_source": " \n\n#ifndef _PPTABLE_H\n#define _PPTABLE_H\n\n#pragma pack(1)\n\ntypedef struct _ATOM_PPLIB_THERMALCONTROLLER\n\n{\n    UCHAR ucType;           \n    UCHAR ucI2cLine;        \n    UCHAR ucI2cAddress;\n    UCHAR ucFanParameters;  \n    UCHAR ucFanMinRPM;      \n    UCHAR ucFanMaxRPM;      \n    UCHAR ucReserved;       \n    UCHAR ucFlags;          \n} ATOM_PPLIB_THERMALCONTROLLER;\n\n#define ATOM_PP_FANPARAMETERS_TACHOMETER_PULSES_PER_REVOLUTION_MASK 0x0f\n#define ATOM_PP_FANPARAMETERS_NOFAN                                 0x80    \n\n#define ATOM_PP_THERMALCONTROLLER_NONE      0\n#define ATOM_PP_THERMALCONTROLLER_LM63      1  \n#define ATOM_PP_THERMALCONTROLLER_ADM1032   2  \n#define ATOM_PP_THERMALCONTROLLER_ADM1030   3  \n#define ATOM_PP_THERMALCONTROLLER_MUA6649   4  \n#define ATOM_PP_THERMALCONTROLLER_LM64      5\n#define ATOM_PP_THERMALCONTROLLER_F75375    6  \n#define ATOM_PP_THERMALCONTROLLER_RV6xx     7\n#define ATOM_PP_THERMALCONTROLLER_RV770     8\n#define ATOM_PP_THERMALCONTROLLER_ADT7473   9\n#define ATOM_PP_THERMALCONTROLLER_KONG      10\n#define ATOM_PP_THERMALCONTROLLER_EXTERNAL_GPIO     11\n#define ATOM_PP_THERMALCONTROLLER_EVERGREEN 12\n#define ATOM_PP_THERMALCONTROLLER_EMC2103   13    \n#define ATOM_PP_THERMALCONTROLLER_SUMO      14    \n#define ATOM_PP_THERMALCONTROLLER_NISLANDS  15\n#define ATOM_PP_THERMALCONTROLLER_SISLANDS  16\n#define ATOM_PP_THERMALCONTROLLER_LM96163   17\n#define ATOM_PP_THERMALCONTROLLER_CISLANDS  18\n#define ATOM_PP_THERMALCONTROLLER_KAVERI    19\n#define ATOM_PP_THERMALCONTROLLER_ICELAND   20\n#define ATOM_PP_THERMALCONTROLLER_TONGA     21\n#define ATOM_PP_THERMALCONTROLLER_FIJI      22\n#define ATOM_PP_THERMALCONTROLLER_POLARIS10 23\n#define ATOM_PP_THERMALCONTROLLER_VEGA10    24\n\n\n\n\n\n\n#define ATOM_PP_THERMALCONTROLLER_ADT7473_WITH_INTERNAL   0x89    \n#define ATOM_PP_THERMALCONTROLLER_EMC2103_WITH_INTERNAL   0x8D    \n\ntypedef struct _ATOM_PPLIB_STATE\n{\n    UCHAR ucNonClockStateIndex;\n    UCHAR ucClockStateIndices[]; \n} ATOM_PPLIB_STATE;\n\n\ntypedef struct _ATOM_PPLIB_FANTABLE\n{\n    UCHAR   ucFanTableFormat;                \n    UCHAR   ucTHyst;                         \n    USHORT  usTMin;                          \n    USHORT  usTMed;                          \n    USHORT  usTHigh;                         \n    USHORT  usPWMMin;                        \n    USHORT  usPWMMed;                        \n    USHORT  usPWMHigh;                       \n} ATOM_PPLIB_FANTABLE;\n\ntypedef struct _ATOM_PPLIB_FANTABLE2\n{\n    ATOM_PPLIB_FANTABLE basicTable;\n    USHORT  usTMax;                          \n} ATOM_PPLIB_FANTABLE2;\n\ntypedef struct _ATOM_PPLIB_FANTABLE3\n{\n\tATOM_PPLIB_FANTABLE2 basicTable2;\n\tUCHAR ucFanControlMode;\n\tUSHORT usFanPWMMax;\n\tUSHORT usFanOutputSensitivity;\n} ATOM_PPLIB_FANTABLE3;\n\ntypedef struct _ATOM_PPLIB_FANTABLE4\n{\n    ATOM_PPLIB_FANTABLE3 basicTable3;\n    USHORT  usFanRPMMax;\n} ATOM_PPLIB_FANTABLE4;\n\ntypedef struct _ATOM_PPLIB_FANTABLE5\n{\n    ATOM_PPLIB_FANTABLE4 basicTable4;\n    USHORT  usFanCurrentLow;\n    USHORT  usFanCurrentHigh;\n    USHORT  usFanRPMLow;\n    USHORT  usFanRPMHigh;\n} ATOM_PPLIB_FANTABLE5;\n\ntypedef struct _ATOM_PPLIB_EXTENDEDHEADER\n{\n    USHORT  usSize;\n    ULONG   ulMaxEngineClock;   \n    ULONG   ulMaxMemoryClock;   \n    \n    USHORT  usVCETableOffset; \n    USHORT  usUVDTableOffset;   \n    USHORT  usSAMUTableOffset;  \n    USHORT  usPPMTableOffset;   \n    USHORT  usACPTableOffset;  \n     \n    USHORT  usPowerTuneTableOffset;\n     \n    USHORT  usSclkVddgfxTableOffset;\n    USHORT  usVQBudgetingTableOffset;  \n} ATOM_PPLIB_EXTENDEDHEADER;\n\n\n#define ATOM_PP_PLATFORM_CAP_BACKBIAS 1\n#define ATOM_PP_PLATFORM_CAP_POWERPLAY 2\n#define ATOM_PP_PLATFORM_CAP_SBIOSPOWERSOURCE 4\n#define ATOM_PP_PLATFORM_CAP_ASPM_L0s 8\n#define ATOM_PP_PLATFORM_CAP_ASPM_L1 16\n#define ATOM_PP_PLATFORM_CAP_HARDWAREDC 32\n#define ATOM_PP_PLATFORM_CAP_GEMINIPRIMARY 64\n#define ATOM_PP_PLATFORM_CAP_STEPVDDC 128\n#define ATOM_PP_PLATFORM_CAP_VOLTAGECONTROL 256\n#define ATOM_PP_PLATFORM_CAP_SIDEPORTCONTROL 512\n#define ATOM_PP_PLATFORM_CAP_TURNOFFPLL_ASPML1 1024\n#define ATOM_PP_PLATFORM_CAP_HTLINKCONTROL 2048\n#define ATOM_PP_PLATFORM_CAP_MVDDCONTROL 4096\n#define ATOM_PP_PLATFORM_CAP_GOTO_BOOT_ON_ALERT 0x2000              \n#define ATOM_PP_PLATFORM_CAP_DONT_WAIT_FOR_VBLANK_ON_ALERT 0x4000   \n#define ATOM_PP_PLATFORM_CAP_VDDCI_CONTROL 0x8000                   \n#define ATOM_PP_PLATFORM_CAP_REGULATOR_HOT 0x00010000               \n#define ATOM_PP_PLATFORM_CAP_BACO          0x00020000               \n#define ATOM_PP_PLATFORM_CAP_NEW_CAC_VOLTAGE   0x00040000           \n#define ATOM_PP_PLATFORM_CAP_REVERT_GPIO5_POLARITY   0x00080000     \n#define ATOM_PP_PLATFORM_CAP_OUTPUT_THERMAL2GPIO17   0x00100000     \n#define ATOM_PP_PLATFORM_CAP_VRHOT_GPIO_CONFIGURABLE   0x00200000   \n#define ATOM_PP_PLATFORM_CAP_TEMP_INVERSION   0x00400000            \n#define ATOM_PP_PLATFORM_CAP_EVV    0x00800000\n#define ATOM_PP_PLATFORM_COMBINE_PCC_WITH_THERMAL_SIGNAL    0x01000000\n#define ATOM_PP_PLATFORM_LOAD_POST_PRODUCTION_FIRMWARE    0x02000000\n#define ATOM_PP_PLATFORM_CAP_DISABLE_USING_ACTUAL_TEMPERATURE_FOR_POWER_CALC   0x04000000\n#define ATOM_PP_PLATFORM_CAP_VRHOT_POLARITY_HIGH   0x08000000\n\ntypedef struct _ATOM_PPLIB_POWERPLAYTABLE\n{\n      ATOM_COMMON_TABLE_HEADER sHeader;\n\n      UCHAR ucDataRevision;\n\n      UCHAR ucNumStates;\n      UCHAR ucStateEntrySize;\n      UCHAR ucClockInfoSize;\n      UCHAR ucNonClockSize;\n\n      \n      USHORT usStateArrayOffset;\n\n      \n      \n      USHORT usClockInfoArrayOffset;\n\n      \n      USHORT usNonClockInfoArrayOffset;\n\n      USHORT usBackbiasTime;    \n      USHORT usVoltageTime;     \n      USHORT usTableSize;       \n\n      ULONG ulPlatformCaps;            \n\n      ATOM_PPLIB_THERMALCONTROLLER    sThermalController;\n\n      USHORT usBootClockInfoOffset;\n      USHORT usBootNonClockInfoOffset;\n\n} ATOM_PPLIB_POWERPLAYTABLE;\n\ntypedef struct _ATOM_PPLIB_POWERPLAYTABLE2\n{\n    ATOM_PPLIB_POWERPLAYTABLE basicTable;\n    UCHAR   ucNumCustomThermalPolicy;\n    USHORT  usCustomThermalPolicyArrayOffset;\n}ATOM_PPLIB_POWERPLAYTABLE2, *LPATOM_PPLIB_POWERPLAYTABLE2;\n\ntypedef struct _ATOM_PPLIB_POWERPLAYTABLE3\n{\n    ATOM_PPLIB_POWERPLAYTABLE2 basicTable2;\n    USHORT                     usFormatID;                      \n    USHORT                     usFanTableOffset;\n    USHORT                     usExtendendedHeaderOffset;\n} ATOM_PPLIB_POWERPLAYTABLE3, *LPATOM_PPLIB_POWERPLAYTABLE3;\n\ntypedef struct _ATOM_PPLIB_POWERPLAYTABLE4\n{\n    ATOM_PPLIB_POWERPLAYTABLE3 basicTable3;\n    ULONG                      ulGoldenPPID;                    \n    ULONG                      ulGoldenRevision;                \n    USHORT                     usVddcDependencyOnSCLKOffset;\n    USHORT                     usVddciDependencyOnMCLKOffset;\n    USHORT                     usVddcDependencyOnMCLKOffset;\n    USHORT                     usMaxClockVoltageOnDCOffset;\n    USHORT                     usVddcPhaseShedLimitsTableOffset;    \n    USHORT                     usMvddDependencyOnMCLKOffset;  \n} ATOM_PPLIB_POWERPLAYTABLE4, *LPATOM_PPLIB_POWERPLAYTABLE4;\n\ntypedef struct _ATOM_PPLIB_POWERPLAYTABLE5\n{\n    ATOM_PPLIB_POWERPLAYTABLE4 basicTable4;\n    ULONG                      ulTDPLimit;\n    ULONG                      ulNearTDPLimit;\n    ULONG                      ulSQRampingThreshold;\n    USHORT                     usCACLeakageTableOffset;         \n    ULONG                      ulCACLeakage;                    \n    USHORT                     usTDPODLimit;\n    USHORT                     usLoadLineSlope;                 \n} ATOM_PPLIB_POWERPLAYTABLE5, *LPATOM_PPLIB_POWERPLAYTABLE5;\n\n\n#define ATOM_PPLIB_CLASSIFICATION_UI_MASK          0x0007\n#define ATOM_PPLIB_CLASSIFICATION_UI_SHIFT         0\n#define ATOM_PPLIB_CLASSIFICATION_UI_NONE          0\n#define ATOM_PPLIB_CLASSIFICATION_UI_BATTERY       1\n#define ATOM_PPLIB_CLASSIFICATION_UI_BALANCED      3\n#define ATOM_PPLIB_CLASSIFICATION_UI_PERFORMANCE   5\n\n\n#define ATOM_PPLIB_CLASSIFICATION_BOOT                   0x0008\n#define ATOM_PPLIB_CLASSIFICATION_THERMAL                0x0010\n#define ATOM_PPLIB_CLASSIFICATION_LIMITEDPOWERSOURCE     0x0020\n#define ATOM_PPLIB_CLASSIFICATION_REST                   0x0040\n#define ATOM_PPLIB_CLASSIFICATION_FORCED                 0x0080\n#define ATOM_PPLIB_CLASSIFICATION_3DPERFORMANCE          0x0100\n#define ATOM_PPLIB_CLASSIFICATION_OVERDRIVETEMPLATE      0x0200\n#define ATOM_PPLIB_CLASSIFICATION_UVDSTATE               0x0400\n#define ATOM_PPLIB_CLASSIFICATION_3DLOW                  0x0800\n#define ATOM_PPLIB_CLASSIFICATION_ACPI                   0x1000\n#define ATOM_PPLIB_CLASSIFICATION_HD2STATE               0x2000\n#define ATOM_PPLIB_CLASSIFICATION_HDSTATE                0x4000\n#define ATOM_PPLIB_CLASSIFICATION_SDSTATE                0x8000\n\n\n#define ATOM_PPLIB_CLASSIFICATION2_LIMITEDPOWERSOURCE_2     0x0001\n#define ATOM_PPLIB_CLASSIFICATION2_ULV                      0x0002\n#define ATOM_PPLIB_CLASSIFICATION2_MVC                      0x0004   \n\n\n#define ATOM_PPLIB_SINGLE_DISPLAY_ONLY           0x00000001\n#define ATOM_PPLIB_SUPPORTS_VIDEO_PLAYBACK         0x00000002\n\n\n#define ATOM_PPLIB_PCIE_LINK_SPEED_MASK            0x00000004\n#define ATOM_PPLIB_PCIE_LINK_SPEED_SHIFT           2\n\n\n#define ATOM_PPLIB_PCIE_LINK_WIDTH_MASK            0x000000F8\n#define ATOM_PPLIB_PCIE_LINK_WIDTH_SHIFT           3\n\n\n#define ATOM_PPLIB_LIMITED_REFRESHRATE_VALUE_MASK  0x00000F00\n#define ATOM_PPLIB_LIMITED_REFRESHRATE_VALUE_SHIFT 8\n\n#define ATOM_PPLIB_LIMITED_REFRESHRATE_UNLIMITED    0\n#define ATOM_PPLIB_LIMITED_REFRESHRATE_50HZ         1\n\n\n#define ATOM_PPLIB_SOFTWARE_DISABLE_LOADBALANCING        0x00001000\n#define ATOM_PPLIB_SOFTWARE_ENABLE_SLEEP_FOR_TIMESTAMPS  0x00002000\n\n#define ATOM_PPLIB_DISALLOW_ON_DC                       0x00004000\n\n#define ATOM_PPLIB_ENABLE_VARIBRIGHT                     0x00008000\n\n\n#define ATOM_PPLIB_SWSTATE_MEMORY_DLL_OFF               0x000010000\n\n\n#define ATOM_PPLIB_M3ARB_MASK                       0x00060000\n#define ATOM_PPLIB_M3ARB_SHIFT                      17\n\n#define ATOM_PPLIB_ENABLE_DRR                       0x00080000\n\n\ntypedef struct _ATOM_PPLIB_THERMAL_STATE\n{\n    UCHAR   ucMinTemperature;\n    UCHAR   ucMaxTemperature;\n    UCHAR   ucThermalAction;\n}ATOM_PPLIB_THERMAL_STATE, *LPATOM_PPLIB_THERMAL_STATE;\n\n\n\n\n#define ATOM_PPLIB_NONCLOCKINFO_VER1      12\n#define ATOM_PPLIB_NONCLOCKINFO_VER2      24\ntypedef struct _ATOM_PPLIB_NONCLOCK_INFO\n{\n      USHORT usClassification;\n      UCHAR  ucMinTemperature;\n      UCHAR  ucMaxTemperature;\n      ULONG  ulCapsAndSettings;\n      UCHAR  ucRequiredPower;\n      USHORT usClassification2;\n      ULONG  ulVCLK;\n      ULONG  ulDCLK;\n      UCHAR  ucUnused[5];\n} ATOM_PPLIB_NONCLOCK_INFO;\n\n\n\n\ntypedef struct _ATOM_PPLIB_R600_CLOCK_INFO\n{\n      USHORT usEngineClockLow;\n      UCHAR ucEngineClockHigh;\n\n      USHORT usMemoryClockLow;\n      UCHAR ucMemoryClockHigh;\n\n      USHORT usVDDC;\n      USHORT usUnused1;\n      USHORT usUnused2;\n\n      ULONG ulFlags; \n\n} ATOM_PPLIB_R600_CLOCK_INFO;\n\n\n#define ATOM_PPLIB_R600_FLAGS_PCIEGEN2          1\n#define ATOM_PPLIB_R600_FLAGS_UVDSAFE           2\n#define ATOM_PPLIB_R600_FLAGS_BACKBIASENABLE    4\n#define ATOM_PPLIB_R600_FLAGS_MEMORY_ODT_OFF    8\n#define ATOM_PPLIB_R600_FLAGS_MEMORY_DLL_OFF   16\n#define ATOM_PPLIB_R600_FLAGS_LOWPOWER         32   \n\ntypedef struct _ATOM_PPLIB_RS780_CLOCK_INFO\n\n{\n      USHORT usLowEngineClockLow;         \n      UCHAR  ucLowEngineClockHigh;\n      USHORT usHighEngineClockLow;        \n      UCHAR  ucHighEngineClockHigh;\n      USHORT usMemoryClockLow;            \n      UCHAR  ucMemoryClockHigh;           \n      UCHAR  ucPadding;                   \n      USHORT usVDDC;                      \n      UCHAR  ucMaxHTLinkWidth;            \n      UCHAR  ucMinHTLinkWidth;            \n      USHORT usHTLinkFreq;                \n      ULONG  ulFlags; \n} ATOM_PPLIB_RS780_CLOCK_INFO;\n\n#define ATOM_PPLIB_RS780_VOLTAGE_NONE       0 \n#define ATOM_PPLIB_RS780_VOLTAGE_LOW        1 \n#define ATOM_PPLIB_RS780_VOLTAGE_HIGH       2 \n#define ATOM_PPLIB_RS780_VOLTAGE_VARIABLE   3 \n\n#define ATOM_PPLIB_RS780_SPMCLK_NONE        0   \n#define ATOM_PPLIB_RS780_SPMCLK_LOW         1\n#define ATOM_PPLIB_RS780_SPMCLK_HIGH        2\n\n#define ATOM_PPLIB_RS780_HTLINKFREQ_NONE       0 \n#define ATOM_PPLIB_RS780_HTLINKFREQ_LOW        1 \n#define ATOM_PPLIB_RS780_HTLINKFREQ_HIGH       2 \n\ntypedef struct _ATOM_PPLIB_EVERGREEN_CLOCK_INFO\n{\n      USHORT usEngineClockLow;\n      UCHAR  ucEngineClockHigh;\n\n      USHORT usMemoryClockLow;\n      UCHAR  ucMemoryClockHigh;\n\n      USHORT usVDDC;\n      USHORT usVDDCI;\n      USHORT usUnused;\n\n      ULONG ulFlags; \n\n} ATOM_PPLIB_EVERGREEN_CLOCK_INFO;\n\ntypedef struct _ATOM_PPLIB_SI_CLOCK_INFO\n{\n      USHORT usEngineClockLow;\n      UCHAR  ucEngineClockHigh;\n\n      USHORT usMemoryClockLow;\n      UCHAR  ucMemoryClockHigh;\n\n      USHORT usVDDC;\n      USHORT usVDDCI;\n      UCHAR  ucPCIEGen;\n      UCHAR  ucUnused1;\n\n      ULONG ulFlags; \n\n} ATOM_PPLIB_SI_CLOCK_INFO;\n\ntypedef struct _ATOM_PPLIB_CI_CLOCK_INFO\n{\n      USHORT usEngineClockLow;\n      UCHAR  ucEngineClockHigh;\n\n      USHORT usMemoryClockLow;\n      UCHAR  ucMemoryClockHigh;\n      \n      UCHAR  ucPCIEGen;\n      USHORT usPCIELane;\n} ATOM_PPLIB_CI_CLOCK_INFO;\n\ntypedef struct _ATOM_PPLIB_SUMO_CLOCK_INFO{\n      USHORT usEngineClockLow;  \n      UCHAR  ucEngineClockHigh; \n      UCHAR  vddcIndex;         \n      USHORT tdpLimit;\n      \n      USHORT rsv1;\n      \n      ULONG rsv2[2];\n}ATOM_PPLIB_SUMO_CLOCK_INFO;\n\ntypedef struct _ATOM_PPLIB_KV_CLOCK_INFO {\n      USHORT usEngineClockLow;\n      UCHAR  ucEngineClockHigh;\n      UCHAR  vddcIndex;\n      USHORT tdpLimit;\n      USHORT rsv1;\n      ULONG rsv2[2];\n} ATOM_PPLIB_KV_CLOCK_INFO;\n\ntypedef struct _ATOM_PPLIB_CZ_CLOCK_INFO {\n      UCHAR index;\n      UCHAR rsv[3];\n} ATOM_PPLIB_CZ_CLOCK_INFO;\n\ntypedef struct _ATOM_PPLIB_STATE_V2\n{\n      \n      \n      UCHAR ucNumDPMLevels;\n      \n      \n      UCHAR nonClockInfoIndex;\n       \n      UCHAR clockInfoIndex[];\n} ATOM_PPLIB_STATE_V2;\n\ntypedef struct _StateArray{\n    \n    UCHAR ucNumEntries;\n    \n    ATOM_PPLIB_STATE_V2 states[1];\n}StateArray;\n\n\ntypedef struct _ClockInfoArray{\n    \n    UCHAR ucNumEntries;\n    \n    \n    UCHAR ucEntrySize;\n    \n    UCHAR clockInfo[1];\n}ClockInfoArray;\n\ntypedef struct _NonClockInfoArray{\n\n    \n    UCHAR ucNumEntries;\n    \n    UCHAR ucEntrySize;\n    \n    ATOM_PPLIB_NONCLOCK_INFO nonClockInfo[1];\n}NonClockInfoArray;\n\ntypedef struct _ATOM_PPLIB_Clock_Voltage_Dependency_Record\n{\n    USHORT usClockLow;\n    UCHAR  ucClockHigh;\n    USHORT usVoltage;\n}ATOM_PPLIB_Clock_Voltage_Dependency_Record;\n\ntypedef struct _ATOM_PPLIB_Clock_Voltage_Dependency_Table\n{\n    UCHAR ucNumEntries;                                                \n    ATOM_PPLIB_Clock_Voltage_Dependency_Record entries[1];             \n}ATOM_PPLIB_Clock_Voltage_Dependency_Table;\n\ntypedef struct _ATOM_PPLIB_Clock_Voltage_Limit_Record\n{\n    USHORT usSclkLow;\n    UCHAR  ucSclkHigh;\n    USHORT usMclkLow;\n    UCHAR  ucMclkHigh;\n    USHORT usVddc;\n    USHORT usVddci;\n}ATOM_PPLIB_Clock_Voltage_Limit_Record;\n\ntypedef struct _ATOM_PPLIB_Clock_Voltage_Limit_Table\n{\n    UCHAR ucNumEntries;                                                \n    ATOM_PPLIB_Clock_Voltage_Limit_Record entries[1];                  \n}ATOM_PPLIB_Clock_Voltage_Limit_Table;\n\nunion _ATOM_PPLIB_CAC_Leakage_Record\n{\n    struct\n    {\n        USHORT usVddc;          \n        ULONG  ulLeakageValue;  \n\n    };\n    struct\n     {\n        USHORT usVddc1;\n        USHORT usVddc2;\n        USHORT usVddc3;\n     };\n};\n\ntypedef union _ATOM_PPLIB_CAC_Leakage_Record ATOM_PPLIB_CAC_Leakage_Record;\n\ntypedef struct _ATOM_PPLIB_CAC_Leakage_Table\n{\n    UCHAR ucNumEntries;                                                 \n    ATOM_PPLIB_CAC_Leakage_Record entries[1];                           \n}ATOM_PPLIB_CAC_Leakage_Table;\n\ntypedef struct _ATOM_PPLIB_PhaseSheddingLimits_Record\n{\n    USHORT usVoltage;\n    USHORT usSclkLow;\n    UCHAR  ucSclkHigh;\n    USHORT usMclkLow;\n    UCHAR  ucMclkHigh;\n}ATOM_PPLIB_PhaseSheddingLimits_Record;\n\ntypedef struct _ATOM_PPLIB_PhaseSheddingLimits_Table\n{\n    UCHAR ucNumEntries;                                                 \n    ATOM_PPLIB_PhaseSheddingLimits_Record entries[1];                   \n}ATOM_PPLIB_PhaseSheddingLimits_Table;\n\ntypedef struct _VCEClockInfo{\n    USHORT usEVClkLow;\n    UCHAR  ucEVClkHigh;\n    USHORT usECClkLow;\n    UCHAR  ucECClkHigh;\n}VCEClockInfo;\n\ntypedef struct _VCEClockInfoArray{\n    UCHAR ucNumEntries;\n    VCEClockInfo entries[1];\n}VCEClockInfoArray;\n\ntypedef struct _ATOM_PPLIB_VCE_Clock_Voltage_Limit_Record\n{\n    USHORT usVoltage;\n    UCHAR  ucVCEClockInfoIndex;\n}ATOM_PPLIB_VCE_Clock_Voltage_Limit_Record;\n\ntypedef struct _ATOM_PPLIB_VCE_Clock_Voltage_Limit_Table\n{\n    UCHAR numEntries;\n    ATOM_PPLIB_VCE_Clock_Voltage_Limit_Record entries[1];\n}ATOM_PPLIB_VCE_Clock_Voltage_Limit_Table;\n\ntypedef struct _ATOM_PPLIB_VCE_State_Record\n{\n    UCHAR  ucVCEClockInfoIndex;\n    UCHAR  ucClockInfoIndex; \n}ATOM_PPLIB_VCE_State_Record;\n\ntypedef struct _ATOM_PPLIB_VCE_State_Table\n{\n    UCHAR numEntries;\n    ATOM_PPLIB_VCE_State_Record entries[1];\n}ATOM_PPLIB_VCE_State_Table;\n\n\ntypedef struct _ATOM_PPLIB_VCE_Table\n{\n      UCHAR revid;\n\n\n\n}ATOM_PPLIB_VCE_Table;\n\n\ntypedef struct _UVDClockInfo{\n    USHORT usVClkLow;\n    UCHAR  ucVClkHigh;\n    USHORT usDClkLow;\n    UCHAR  ucDClkHigh;\n}UVDClockInfo;\n\ntypedef struct _UVDClockInfoArray{\n    UCHAR ucNumEntries;\n    UVDClockInfo entries[1];\n}UVDClockInfoArray;\n\ntypedef struct _ATOM_PPLIB_UVD_Clock_Voltage_Limit_Record\n{\n    USHORT usVoltage;\n    UCHAR  ucUVDClockInfoIndex;\n}ATOM_PPLIB_UVD_Clock_Voltage_Limit_Record;\n\ntypedef struct _ATOM_PPLIB_UVD_Clock_Voltage_Limit_Table\n{\n    UCHAR numEntries;\n    ATOM_PPLIB_UVD_Clock_Voltage_Limit_Record entries[1];\n}ATOM_PPLIB_UVD_Clock_Voltage_Limit_Table;\n\ntypedef struct _ATOM_PPLIB_UVD_Table\n{\n      UCHAR revid;\n\n\n}ATOM_PPLIB_UVD_Table;\n\ntypedef struct _ATOM_PPLIB_SAMClk_Voltage_Limit_Record\n{\n      USHORT usVoltage;\n      USHORT usSAMClockLow;\n      UCHAR  ucSAMClockHigh;\n}ATOM_PPLIB_SAMClk_Voltage_Limit_Record;\n\ntypedef struct _ATOM_PPLIB_SAMClk_Voltage_Limit_Table{\n    UCHAR numEntries;\n    ATOM_PPLIB_SAMClk_Voltage_Limit_Record entries[1];\n}ATOM_PPLIB_SAMClk_Voltage_Limit_Table;\n\ntypedef struct _ATOM_PPLIB_SAMU_Table\n{\n      UCHAR revid;\n      ATOM_PPLIB_SAMClk_Voltage_Limit_Table limits;\n}ATOM_PPLIB_SAMU_Table;\n\ntypedef struct _ATOM_PPLIB_ACPClk_Voltage_Limit_Record\n{\n      USHORT usVoltage;\n      USHORT usACPClockLow;\n      UCHAR  ucACPClockHigh;\n}ATOM_PPLIB_ACPClk_Voltage_Limit_Record;\n\ntypedef struct _ATOM_PPLIB_ACPClk_Voltage_Limit_Table{\n    UCHAR numEntries;\n    ATOM_PPLIB_ACPClk_Voltage_Limit_Record entries[1];\n}ATOM_PPLIB_ACPClk_Voltage_Limit_Table;\n\ntypedef struct _ATOM_PPLIB_ACP_Table\n{\n      UCHAR revid;\n      ATOM_PPLIB_ACPClk_Voltage_Limit_Table limits;\n}ATOM_PPLIB_ACP_Table;\n\ntypedef struct _ATOM_PowerTune_Table{\n    USHORT usTDP;\n    USHORT usConfigurableTDP;\n    USHORT usTDC;\n    USHORT usBatteryPowerLimit;\n    USHORT usSmallPowerLimit;\n    USHORT usLowCACLeakage;\n    USHORT usHighCACLeakage;\n}ATOM_PowerTune_Table;\n\ntypedef struct _ATOM_PPLIB_POWERTUNE_Table\n{\n      UCHAR revid;\n      ATOM_PowerTune_Table power_tune_table;\n}ATOM_PPLIB_POWERTUNE_Table;\n\ntypedef struct _ATOM_PPLIB_POWERTUNE_Table_V1\n{\n      UCHAR revid;\n      ATOM_PowerTune_Table power_tune_table;\n      USHORT usMaximumPowerDeliveryLimit;\n      USHORT usTjMax;\n      USHORT usReserve[6];\n} ATOM_PPLIB_POWERTUNE_Table_V1;\n\n#define ATOM_PPM_A_A    1\n#define ATOM_PPM_A_I    2\ntypedef struct _ATOM_PPLIB_PPM_Table\n{\n      UCHAR  ucRevId;\n      UCHAR  ucPpmDesign;          \n      USHORT usCpuCoreNumber;\n      ULONG  ulPlatformTDP;\n      ULONG  ulSmallACPlatformTDP;\n      ULONG  ulPlatformTDC;\n      ULONG  ulSmallACPlatformTDC;\n      ULONG  ulApuTDP;\n      ULONG  ulDGpuTDP;  \n      ULONG  ulDGpuUlvPower;\n      ULONG  ulTjmax;\n} ATOM_PPLIB_PPM_Table;\n\n#define    VQ_DisplayConfig_NoneAWD   1\n#define    VQ_DisplayConfig_AWD       2\n\ntypedef struct ATOM_PPLIB_VQ_Budgeting_Record{\n    ULONG ulDeviceID;\n    ULONG ulSustainableSOCPowerLimitLow;  \n    ULONG ulSustainableSOCPowerLimitHigh;  \n\n    ULONG ulDClk;\n    ULONG ulEClk;\n    ULONG ulDispSclk;\n    UCHAR ucDispConfig;\n\n} ATOM_PPLIB_VQ_Budgeting_Record;\n\ntypedef struct ATOM_PPLIB_VQ_Budgeting_Table {\n    UCHAR revid;\n    UCHAR numEntries;\n    ATOM_PPLIB_VQ_Budgeting_Record         entries[1];\n} ATOM_PPLIB_VQ_Budgeting_Table;\n\n#pragma pack()\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}