# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 157 \
    name edge_index_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_index_0_0_V \
    op interface \
    ports { edge_index_0_0_V_address0 { O 7 vector } edge_index_0_0_V_ce0 { O 1 bit } edge_index_0_0_V_we0 { O 1 bit } edge_index_0_0_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 158 \
    name edge_index_0_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_index_0_1_V \
    op interface \
    ports { edge_index_0_1_V_address0 { O 7 vector } edge_index_0_1_V_ce0 { O 1 bit } edge_index_0_1_V_we0 { O 1 bit } edge_index_0_1_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_0_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 159 \
    name edge_index_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_index_1_0_V \
    op interface \
    ports { edge_index_1_0_V_address0 { O 7 vector } edge_index_1_0_V_ce0 { O 1 bit } edge_index_1_0_V_we0 { O 1 bit } edge_index_1_0_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 160 \
    name edge_index_1_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_index_1_1_V \
    op interface \
    ports { edge_index_1_1_V_address0 { O 7 vector } edge_index_1_1_V_ce0 { O 1 bit } edge_index_1_1_V_we0 { O 1 bit } edge_index_1_1_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_1_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 161 \
    name edge_index_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_index_2_0_V \
    op interface \
    ports { edge_index_2_0_V_address0 { O 7 vector } edge_index_2_0_V_ce0 { O 1 bit } edge_index_2_0_V_we0 { O 1 bit } edge_index_2_0_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 162 \
    name edge_index_2_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_index_2_1_V \
    op interface \
    ports { edge_index_2_1_V_address0 { O 7 vector } edge_index_2_1_V_ce0 { O 1 bit } edge_index_2_1_V_we0 { O 1 bit } edge_index_2_1_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_2_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 163 \
    name edge_index_3_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_index_3_0_V \
    op interface \
    ports { edge_index_3_0_V_address0 { O 7 vector } edge_index_3_0_V_ce0 { O 1 bit } edge_index_3_0_V_we0 { O 1 bit } edge_index_3_0_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_3_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 164 \
    name edge_index_3_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_index_3_1_V \
    op interface \
    ports { edge_index_3_1_V_address0 { O 7 vector } edge_index_3_1_V_ce0 { O 1 bit } edge_index_3_1_V_we0 { O 1 bit } edge_index_3_1_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_3_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 165 \
    name edge_index_4_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_index_4_0_V \
    op interface \
    ports { edge_index_4_0_V_address0 { O 7 vector } edge_index_4_0_V_ce0 { O 1 bit } edge_index_4_0_V_we0 { O 1 bit } edge_index_4_0_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_4_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 166 \
    name edge_index_4_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_index_4_1_V \
    op interface \
    ports { edge_index_4_1_V_address0 { O 7 vector } edge_index_4_1_V_ce0 { O 1 bit } edge_index_4_1_V_we0 { O 1 bit } edge_index_4_1_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_4_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 167 \
    name edge_index_5_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_index_5_0_V \
    op interface \
    ports { edge_index_5_0_V_address0 { O 7 vector } edge_index_5_0_V_ce0 { O 1 bit } edge_index_5_0_V_we0 { O 1 bit } edge_index_5_0_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_5_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 168 \
    name edge_index_5_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_index_5_1_V \
    op interface \
    ports { edge_index_5_1_V_address0 { O 7 vector } edge_index_5_1_V_ce0 { O 1 bit } edge_index_5_1_V_we0 { O 1 bit } edge_index_5_1_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_5_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 169 \
    name edge_index_6_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_index_6_0_V \
    op interface \
    ports { edge_index_6_0_V_address0 { O 7 vector } edge_index_6_0_V_ce0 { O 1 bit } edge_index_6_0_V_we0 { O 1 bit } edge_index_6_0_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_6_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 170 \
    name edge_index_6_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_index_6_1_V \
    op interface \
    ports { edge_index_6_1_V_address0 { O 7 vector } edge_index_6_1_V_ce0 { O 1 bit } edge_index_6_1_V_we0 { O 1 bit } edge_index_6_1_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_6_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 171 \
    name edge_index_7_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_index_7_0_V \
    op interface \
    ports { edge_index_7_0_V_address0 { O 7 vector } edge_index_7_0_V_ce0 { O 1 bit } edge_index_7_0_V_we0 { O 1 bit } edge_index_7_0_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_7_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 172 \
    name edge_index_7_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_index_7_1_V \
    op interface \
    ports { edge_index_7_1_V_address0 { O 7 vector } edge_index_7_1_V_ce0 { O 1 bit } edge_index_7_1_V_we0 { O 1 bit } edge_index_7_1_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_7_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 173 \
    name edge_index_8_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_index_8_0_V \
    op interface \
    ports { edge_index_8_0_V_address0 { O 7 vector } edge_index_8_0_V_ce0 { O 1 bit } edge_index_8_0_V_we0 { O 1 bit } edge_index_8_0_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_8_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 174 \
    name edge_index_8_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_index_8_1_V \
    op interface \
    ports { edge_index_8_1_V_address0 { O 7 vector } edge_index_8_1_V_ce0 { O 1 bit } edge_index_8_1_V_we0 { O 1 bit } edge_index_8_1_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_8_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 175 \
    name edge_index_9_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_index_9_0_V \
    op interface \
    ports { edge_index_9_0_V_address0 { O 7 vector } edge_index_9_0_V_ce0 { O 1 bit } edge_index_9_0_V_we0 { O 1 bit } edge_index_9_0_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_9_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 176 \
    name edge_index_9_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_index_9_1_V \
    op interface \
    ports { edge_index_9_1_V_address0 { O 7 vector } edge_index_9_1_V_ce0 { O 1 bit } edge_index_9_1_V_we0 { O 1 bit } edge_index_9_1_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_9_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 177 \
    name edge_index_10_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_index_10_0_V \
    op interface \
    ports { edge_index_10_0_V_address0 { O 7 vector } edge_index_10_0_V_ce0 { O 1 bit } edge_index_10_0_V_we0 { O 1 bit } edge_index_10_0_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_10_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 178 \
    name edge_index_10_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_index_10_1_V \
    op interface \
    ports { edge_index_10_1_V_address0 { O 7 vector } edge_index_10_1_V_ce0 { O 1 bit } edge_index_10_1_V_we0 { O 1 bit } edge_index_10_1_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_10_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 179 \
    name edge_index_11_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_index_11_0_V \
    op interface \
    ports { edge_index_11_0_V_address0 { O 7 vector } edge_index_11_0_V_ce0 { O 1 bit } edge_index_11_0_V_we0 { O 1 bit } edge_index_11_0_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_11_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 180 \
    name edge_index_11_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_index_11_1_V \
    op interface \
    ports { edge_index_11_1_V_address0 { O 7 vector } edge_index_11_1_V_ce0 { O 1 bit } edge_index_11_1_V_we0 { O 1 bit } edge_index_11_1_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_11_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 181 \
    name edge_index_12_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_index_12_0_V \
    op interface \
    ports { edge_index_12_0_V_address0 { O 7 vector } edge_index_12_0_V_ce0 { O 1 bit } edge_index_12_0_V_we0 { O 1 bit } edge_index_12_0_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_12_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 182 \
    name edge_index_12_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_index_12_1_V \
    op interface \
    ports { edge_index_12_1_V_address0 { O 7 vector } edge_index_12_1_V_ce0 { O 1 bit } edge_index_12_1_V_we0 { O 1 bit } edge_index_12_1_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_12_1_V'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 183 \
    name edge_index_mat_s_0_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_index_mat_s_0_V_V \
    op interface \
    ports { edge_index_mat_s_0_V_V_dout { I 14 vector } edge_index_mat_s_0_V_V_empty_n { I 1 bit } edge_index_mat_s_0_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 184 \
    name edge_index_mat_s_1_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_index_mat_s_1_V_V \
    op interface \
    ports { edge_index_mat_s_1_V_V_dout { I 14 vector } edge_index_mat_s_1_V_V_empty_n { I 1 bit } edge_index_mat_s_1_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 185 \
    name edge_index_mat_s_2_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_index_mat_s_2_V_V \
    op interface \
    ports { edge_index_mat_s_2_V_V_dout { I 14 vector } edge_index_mat_s_2_V_V_empty_n { I 1 bit } edge_index_mat_s_2_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 186 \
    name edge_index_mat_s_3_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_index_mat_s_3_V_V \
    op interface \
    ports { edge_index_mat_s_3_V_V_dout { I 14 vector } edge_index_mat_s_3_V_V_empty_n { I 1 bit } edge_index_mat_s_3_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 187 \
    name edge_index_mat_s_4_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_index_mat_s_4_V_V \
    op interface \
    ports { edge_index_mat_s_4_V_V_dout { I 14 vector } edge_index_mat_s_4_V_V_empty_n { I 1 bit } edge_index_mat_s_4_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 188 \
    name edge_index_mat_s_5_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_index_mat_s_5_V_V \
    op interface \
    ports { edge_index_mat_s_5_V_V_dout { I 14 vector } edge_index_mat_s_5_V_V_empty_n { I 1 bit } edge_index_mat_s_5_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 189 \
    name edge_index_mat_s_6_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_index_mat_s_6_V_V \
    op interface \
    ports { edge_index_mat_s_6_V_V_dout { I 14 vector } edge_index_mat_s_6_V_V_empty_n { I 1 bit } edge_index_mat_s_6_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 190 \
    name edge_index_mat_s_7_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_index_mat_s_7_V_V \
    op interface \
    ports { edge_index_mat_s_7_V_V_dout { I 14 vector } edge_index_mat_s_7_V_V_empty_n { I 1 bit } edge_index_mat_s_7_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 191 \
    name edge_index_mat_s_8_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_index_mat_s_8_V_V \
    op interface \
    ports { edge_index_mat_s_8_V_V_dout { I 14 vector } edge_index_mat_s_8_V_V_empty_n { I 1 bit } edge_index_mat_s_8_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 192 \
    name edge_index_mat_s_9_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_index_mat_s_9_V_V \
    op interface \
    ports { edge_index_mat_s_9_V_V_dout { I 14 vector } edge_index_mat_s_9_V_V_empty_n { I 1 bit } edge_index_mat_s_9_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 193 \
    name edge_index_mat_s_10_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_index_mat_s_10_V_V \
    op interface \
    ports { edge_index_mat_s_10_V_V_dout { I 14 vector } edge_index_mat_s_10_V_V_empty_n { I 1 bit } edge_index_mat_s_10_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 194 \
    name edge_index_mat_s_11_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_index_mat_s_11_V_V \
    op interface \
    ports { edge_index_mat_s_11_V_V_dout { I 14 vector } edge_index_mat_s_11_V_V_empty_n { I 1 bit } edge_index_mat_s_11_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 195 \
    name edge_index_mat_s_12_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_index_mat_s_12_V_V \
    op interface \
    ports { edge_index_mat_s_12_V_V_dout { I 14 vector } edge_index_mat_s_12_V_V_empty_n { I 1 bit } edge_index_mat_s_12_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 196 \
    name edge_index_mat_s_13_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_index_mat_s_13_V_V \
    op interface \
    ports { edge_index_mat_s_13_V_V_dout { I 14 vector } edge_index_mat_s_13_V_V_empty_n { I 1 bit } edge_index_mat_s_13_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 197 \
    name edge_index_mat_s_14_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_index_mat_s_14_V_V \
    op interface \
    ports { edge_index_mat_s_14_V_V_dout { I 14 vector } edge_index_mat_s_14_V_V_empty_n { I 1 bit } edge_index_mat_s_14_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 198 \
    name edge_index_mat_s_15_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_index_mat_s_15_V_V \
    op interface \
    ports { edge_index_mat_s_15_V_V_dout { I 14 vector } edge_index_mat_s_15_V_V_empty_n { I 1 bit } edge_index_mat_s_15_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 199 \
    name edge_index_mat_s_16_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_index_mat_s_16_V_V \
    op interface \
    ports { edge_index_mat_s_16_V_V_dout { I 14 vector } edge_index_mat_s_16_V_V_empty_n { I 1 bit } edge_index_mat_s_16_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 200 \
    name edge_index_mat_s_17_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_index_mat_s_17_V_V \
    op interface \
    ports { edge_index_mat_s_17_V_V_dout { I 14 vector } edge_index_mat_s_17_V_V_empty_n { I 1 bit } edge_index_mat_s_17_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 201 \
    name edge_index_mat_s_18_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_index_mat_s_18_V_V \
    op interface \
    ports { edge_index_mat_s_18_V_V_dout { I 14 vector } edge_index_mat_s_18_V_V_empty_n { I 1 bit } edge_index_mat_s_18_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 202 \
    name edge_index_mat_s_19_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_index_mat_s_19_V_V \
    op interface \
    ports { edge_index_mat_s_19_V_V_dout { I 14 vector } edge_index_mat_s_19_V_V_empty_n { I 1 bit } edge_index_mat_s_19_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 203 \
    name edge_index_mat_s_20_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_index_mat_s_20_V_V \
    op interface \
    ports { edge_index_mat_s_20_V_V_dout { I 14 vector } edge_index_mat_s_20_V_V_empty_n { I 1 bit } edge_index_mat_s_20_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 204 \
    name edge_index_mat_s_21_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_index_mat_s_21_V_V \
    op interface \
    ports { edge_index_mat_s_21_V_V_dout { I 14 vector } edge_index_mat_s_21_V_V_empty_n { I 1 bit } edge_index_mat_s_21_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 205 \
    name edge_index_mat_s_22_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_index_mat_s_22_V_V \
    op interface \
    ports { edge_index_mat_s_22_V_V_dout { I 14 vector } edge_index_mat_s_22_V_V_empty_n { I 1 bit } edge_index_mat_s_22_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 206 \
    name edge_index_mat_s_23_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_index_mat_s_23_V_V \
    op interface \
    ports { edge_index_mat_s_23_V_V_dout { I 14 vector } edge_index_mat_s_23_V_V_empty_n { I 1 bit } edge_index_mat_s_23_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 207 \
    name edge_index_mat_s_24_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_index_mat_s_24_V_V \
    op interface \
    ports { edge_index_mat_s_24_V_V_dout { I 14 vector } edge_index_mat_s_24_V_V_empty_n { I 1 bit } edge_index_mat_s_24_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 208 \
    name edge_index_mat_s_25_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_index_mat_s_25_V_V \
    op interface \
    ports { edge_index_mat_s_25_V_V_dout { I 14 vector } edge_index_mat_s_25_V_V_empty_n { I 1 bit } edge_index_mat_s_25_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


