<HTML>
<HEAD><META HTTP-EQUIV="Content-Type" CONTENT="text/html; charset=UTF-8"><link href="..//elements/mmap.css" rel="stylesheet" type="text/css"><TITLE>SPIS</TITLE>
</HEAD>
<BODY class=mmapBody><h2 class="mmapCellTitle">
  <a name="Top_Tag">SPIS</a>
</h2>
<P>Instance: SPIS<BR>
Component: SPIS<BR>
Base address: 0x40085000</P><BR><P>SPI Slave block in switchable power domain with interface to SPI block in always-on power domain</P> <H3 class="mmapRegisterSummaryTitle"><A name="SSI0"></A><A href="CPU_MMAP.html"> TOP</A>:<B>SSI0</B> Register Summary</H3>
<TABLE cellspacing="0" class="mmapRegisterSummaryTable"><TR class="rowTop"><TD class="cellTopCol1">  <P>Register Name</P></TD><TD class="cellTopCol2">  <P>Type</P></TD><TD class="cellTopCol3">  <P>Register Width (Bits)</P></TD><TD class="cellTopCol4">  <P>Register Reset</P></TD><TD class="cellTopCol5">  <P>Address Offset</P></TD><TD class="cellTopCol5">  <P>Physical Address</P></TD></TR><TR class="row"><TD class="cellCol1">  <P>    <A href="#GPFLAGS">GPFLAGS</A>  </P></TD><TD class="cellCol2">  <P>RW</P></TD><TD class="cellCol3">  <P>32</P></TD><TD class="cellCol4">  <P>0x0000 0000</P></TD><TD class="cellCol5">  <P>0x0000 0000</P></TD><TD class="cellCol5">  <P>0x4008 5000</P></TD></TR><TR class="row"><TD class="cellCol1">  <P>    <A href="#GPFLAGSSET">GPFLAGSSET</A>  </P></TD><TD class="cellCol2">  <P>WO</P></TD><TD class="cellCol3">  <P>32</P></TD><TD class="cellCol4">  <P>0x0000 0000</P></TD><TD class="cellCol5">  <P>0x0000 0004</P></TD><TD class="cellCol5">  <P>0x4008 5004</P></TD></TR><TR class="row"><TD class="cellCol1">  <P>    <A href="#GPFLAGSMASK">GPFLAGSMASK</A>  </P></TD><TD class="cellCol2">  <P>RW</P></TD><TD class="cellCol3">  <P>32</P></TD><TD class="cellCol4">  <P>0x0000 0000</P></TD><TD class="cellCol5">  <P>0x0000 0008</P></TD><TD class="cellCol5">  <P>0x4008 5008</P></TD></TR><TR class="row"><TD class="cellCol1">  <P>    <A href="#CFG">CFG</A>  </P></TD><TD class="cellCol2">  <P>RW</P></TD><TD class="cellCol3">  <P>32</P></TD><TD class="cellCol4">  <P>0x0000 0000</P></TD><TD class="cellCol5">  <P>0x0000 000C</P></TD><TD class="cellCol5">  <P>0x4008 500C</P></TD></TR><TR class="row"><TD class="cellCol1">  <P>    <A href="#TXFFLAGSCLRN">TXFFLAGSCLRN</A>  </P></TD><TD class="cellCol2">  <P>RW</P></TD><TD class="cellCol3">  <P>32</P></TD><TD class="cellCol4">  <P>0x0000 000E</P></TD><TD class="cellCol5">  <P>0x0000 0010</P></TD><TD class="cellCol5">  <P>0x4008 5010</P></TD></TR><TR class="row"><TD class="cellCol1">  <P>    <A href="#TXFFLAGSSET">TXFFLAGSSET</A>  </P></TD><TD class="cellCol2">  <P>WO</P></TD><TD class="cellCol3">  <P>32</P></TD><TD class="cellCol4">  <P>0x0000 0000</P></TD><TD class="cellCol5">  <P>0x0000 0014</P></TD><TD class="cellCol5">  <P>0x4008 5014</P></TD></TR><TR class="row"><TD class="cellCol1">  <P>    <A href="#TXFFLAGSMASK">TXFFLAGSMASK</A>  </P></TD><TD class="cellCol2">  <P>RW</P></TD><TD class="cellCol3">  <P>32</P></TD><TD class="cellCol4">  <P>0x0000 0000</P></TD><TD class="cellCol5">  <P>0x0000 0018</P></TD><TD class="cellCol5">  <P>0x4008 5018</P></TD></TR><TR class="row"><TD class="cellCol1">  <P>    <A href="#TXSTAT">TXSTAT</A>  </P></TD><TD class="cellCol2">  <P>RO</P></TD><TD class="cellCol3">  <P>32</P></TD><TD class="cellCol4">  <P>0x0000 000E</P></TD><TD class="cellCol5">  <P>0x0000 001C</P></TD><TD class="cellCol5">  <P>0x4008 501C</P></TD></TR><TR class="row"><TD class="cellCol1">  <P>    <A href="#TXFEVSRC">TXFEVSRC</A>  </P></TD><TD class="cellCol2">  <P>RW</P></TD><TD class="cellCol3">  <P>32</P></TD><TD class="cellCol4">  <P>0x0000 0007</P></TD><TD class="cellCol5">  <P>0x0000 0020</P></TD><TD class="cellCol5">  <P>0x4008 5020</P></TD></TR><TR class="row"><TD class="cellCol1">  <P>    <A href="#TXFTHR">TXFTHR</A>  </P></TD><TD class="cellCol2">  <P>RW</P></TD><TD class="cellCol3">  <P>32</P></TD><TD class="cellCol4">  <P>0x0000 0000</P></TD><TD class="cellCol5">  <P>0x0000 0024</P></TD><TD class="cellCol5">  <P>0x4008 5024</P></TD></TR><TR class="row"><TD class="cellCol1">  <P>    <A href="#TXFPUSH">TXFPUSH</A>  </P></TD><TD class="cellCol2">  <P>WO</P></TD><TD class="cellCol3">  <P>32</P></TD><TD class="cellCol4">  <P>0x0000 0000</P></TD><TD class="cellCol5">  <P>0x0000 0028</P></TD><TD class="cellCol5">  <P>0x4008 5028</P></TD></TR><TR class="row"><TD class="cellCol1">  <P>    <A href="#TXFFLUSH">TXFFLUSH</A>  </P></TD><TD class="cellCol2">  <P>WO</P></TD><TD class="cellCol3">  <P>32</P></TD><TD class="cellCol4">  <P>0x0000 0000</P></TD><TD class="cellCol5">  <P>0x0000 002C</P></TD><TD class="cellCol5">  <P>0x4008 502C</P></TD></TR><TR class="row"><TD class="cellCol1">  <P>    <A href="#TXFMEMRDPOS">TXFMEMRDPOS</A>  </P></TD><TD class="cellCol2">  <P>RO</P></TD><TD class="cellCol3">  <P>32</P></TD><TD class="cellCol4">  <P>0x0000 0000</P></TD><TD class="cellCol5">  <P>0x0000 0040</P></TD><TD class="cellCol5">  <P>0x4008 5040</P></TD></TR><TR class="row"><TD class="cellCol1">  <P>    <A href="#TXMEMWRPOS">TXMEMWRPOS</A>  </P></TD><TD class="cellCol2">  <P>RO</P></TD><TD class="cellCol3">  <P>32</P></TD><TD class="cellCol4">  <P>0x0000 0000</P></TD><TD class="cellCol5">  <P>0x0000 0044</P></TD><TD class="cellCol5">  <P>0x4008 5044</P></TD></TR><TR class="row"><TD class="cellCol1">  <P>    <A href="#TXFCNT">TXFCNT</A>  </P></TD><TD class="cellCol2">  <P>RO</P></TD><TD class="cellCol3">  <P>32</P></TD><TD class="cellCol4">  <P>0x0000 0000</P></TD><TD class="cellCol5">  <P>0x0000 0048</P></TD><TD class="cellCol5">  <P>0x4008 5048</P></TD></TR><TR class="row"><TD class="cellCol1">  <P>    <A href="#RXFFLAGSCLRN">RXFFLAGSCLRN</A>  </P></TD><TD class="cellCol2">  <P>RW</P></TD><TD class="cellCol3">  <P>32</P></TD><TD class="cellCol4">  <P>0x0000 000E</P></TD><TD class="cellCol5">  <P>0x0000 004C</P></TD><TD class="cellCol5">  <P>0x4008 504C</P></TD></TR><TR class="row"><TD class="cellCol1">  <P>    <A href="#RXFFLAGSSET">RXFFLAGSSET</A>  </P></TD><TD class="cellCol2">  <P>WO</P></TD><TD class="cellCol3">  <P>32</P></TD><TD class="cellCol4">  <P>0x0000 0000</P></TD><TD class="cellCol5">  <P>0x0000 0050</P></TD><TD class="cellCol5">  <P>0x4008 5050</P></TD></TR><TR class="row"><TD class="cellCol1">  <P>    <A href="#RXFFLAGSMASK">RXFFLAGSMASK</A>  </P></TD><TD class="cellCol2">  <P>RW</P></TD><TD class="cellCol3">  <P>32</P></TD><TD class="cellCol4">  <P>0x0000 0000</P></TD><TD class="cellCol5">  <P>0x0000 0054</P></TD><TD class="cellCol5">  <P>0x4008 5054</P></TD></TR><TR class="row"><TD class="cellCol1">  <P>    <A href="#RXFSTAT">RXFSTAT</A>  </P></TD><TD class="cellCol2">  <P>RO</P></TD><TD class="cellCol3">  <P>32</P></TD><TD class="cellCol4">  <P>0x0000 000E</P></TD><TD class="cellCol5">  <P>0x0000 0058</P></TD><TD class="cellCol5">  <P>0x4008 5058</P></TD></TR><TR class="row"><TD class="cellCol1">  <P>    <A href="#RXFEVSRC">RXFEVSRC</A>  </P></TD><TD class="cellCol2">  <P>RW</P></TD><TD class="cellCol3">  <P>32</P></TD><TD class="cellCol4">  <P>0x0000 0007</P></TD><TD class="cellCol5">  <P>0x0000 005C</P></TD><TD class="cellCol5">  <P>0x4008 505C</P></TD></TR><TR class="row"><TD class="cellCol1">  <P>    <A href="#RXFTHR">RXFTHR</A>  </P></TD><TD class="cellCol2">  <P>RW</P></TD><TD class="cellCol3">  <P>32</P></TD><TD class="cellCol4">  <P>0x0000 0000</P></TD><TD class="cellCol5">  <P>0x0000 0060</P></TD><TD class="cellCol5">  <P>0x4008 5060</P></TD></TR><TR class="row"><TD class="cellCol1">  <P>    <A href="#RXFPOP">RXFPOP</A>  </P></TD><TD class="cellCol2">  <P>RO</P></TD><TD class="cellCol3">  <P>32</P></TD><TD class="cellCol4">  <P>0x0000 0000</P></TD><TD class="cellCol5">  <P>0x0000 0064</P></TD><TD class="cellCol5">  <P>0x4008 5064</P></TD></TR><TR class="row"><TD class="cellCol1">  <P>    <A href="#RXFFLUSH">RXFFLUSH</A>  </P></TD><TD class="cellCol2">  <P>WO</P></TD><TD class="cellCol3">  <P>32</P></TD><TD class="cellCol4">  <P>0x0000 0000</P></TD><TD class="cellCol5">  <P>0x0000 0068</P></TD><TD class="cellCol5">  <P>0x4008 5068</P></TD></TR><TR class="row"><TD class="cellCol1">  <P>    <A href="#RXFMEMRDPOS">RXFMEMRDPOS</A>  </P></TD><TD class="cellCol2">  <P>RO</P></TD><TD class="cellCol3">  <P>32</P></TD><TD class="cellCol4">  <P>0x0000 0000</P></TD><TD class="cellCol5">  <P>0x0000 0080</P></TD><TD class="cellCol5">  <P>0x4008 5080</P></TD></TR><TR class="row"><TD class="cellCol1">  <P>    <A href="#RXFMEMWRPOS">RXFMEMWRPOS</A>  </P></TD><TD class="cellCol2">  <P>RO</P></TD><TD class="cellCol3">  <P>32</P></TD><TD class="cellCol4">  <P>0x0000 0000</P></TD><TD class="cellCol5">  <P>0x0000 0084</P></TD><TD class="cellCol5">  <P>0x4008 5084</P></TD></TR><TR class="row"><TD class="cellCol1">  <P>    <A href="#RXCNT">RXCNT</A>  </P></TD><TD class="cellCol2">  <P>RO</P></TD><TD class="cellCol3">  <P>32</P></TD><TD class="cellCol4">  <P>0x0000 0000</P></TD><TD class="cellCol5">  <P>0x0000 0088</P></TD><TD class="cellCol5">  <P>0x4008 5088</P></TD></TR><TR class="row"><TD class="cellCol1">  <P>    <A href="#TXFMEM__0-TXFMEM__15">TXFMEM__0-TXFMEM__15</A>  </P></TD><TD class="cellCol2">  <P>RO</P></TD><TD class="cellCol3">  <P>32</P></TD><TD class="cellCol4">  <P>0x0000 0000</P></TD><TD class="cellCol5">  <P>0x0000 0400 - 0x0000 043C</P></TD><TD class="cellCol5">  <P>0x4008 5400 - 0x4008 543C</P></TD></TR><TR class="row"><TD class="cellCol1">  <P>    <A href="#RXFMEM__0-RXFMEM__15">RXFMEM__0-RXFMEM__15</A>  </P></TD><TD class="cellCol2">  <P>RO</P></TD><TD class="cellCol3">  <P>32</P></TD><TD class="cellCol4">  <P>0x0000 0000</P></TD><TD class="cellCol5">  <P>0x0000 0800 - 0x0000 083C</P></TD><TD class="cellCol5">  <P>0x4008 5800 - 0x4008 583C</P></TD></TR></TABLE>
<H3 class="mmapRegisterSummaryTitle"><A href="CPU_MMAP.html"> TOP</A>:SPIS Register Descriptions</H3>
<H3 class="mmapRegisterTitle"><A name="GPFLAGS"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">SPIS</A>:GPFLAGS</H3><TABLE cellspacing="0" class="mmapRegisterTable"><TR class="row"><TD class="cellCol1"><B>Address Offset</B></TD><TD class="cellCol2" colspan="3">0x0000 0000</TD></TR><TR class="row"><TD class="cellCol1">Physical Address</TD><TD class="cellCol2">0x4008 5000</TD><TD class="cellCol3">Instance</TD><TD class="cellCol4">0x4008 5000</TD></TR><TR class="row"><TD class="cellCol1">Description</TD><TD class="cellCol2" colspan="3">General Purpose Flags</TD></TR><TR class="row"><TD class="cellCol1">Type</TD><TD class="cellCol2" colspan="3">RW</TD></TR></TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable"><TR class="rowTop"><TD class="cellTopCol1">Bits</TD><TD class="cellTopCol2">Field Name</TD><TD class="cellTopCol3" colspan="3">Description</TD><TD class="cellTopCol4">Type</TD><TD class="cellTopCol5">Reset</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="GPFLAGS_RESERVED4">31:4</a></TD><TD class="cellBitfieldCol2">RESERVED4</TD><TD class="cellBitfieldCol3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD><TD class="cellBitfieldCol4">RO</TD><TD class="cellBitfieldCol5">0x000 0000</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="GPFLAGS_BYTE_DONE">3</a></TD><TD class="cellBitfieldCol2">BYTE_DONE</TD><TD class="cellBitfieldCol3">0</TD><TD class="cellBitfieldCol4">RW</TD><TD class="cellBitfieldCol5">0</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="GPFLAGS_BYTE_RX_OVF">2</a></TD><TD class="cellBitfieldCol2">BYTE_RX_OVF</TD><TD class="cellBitfieldCol3">Parallel receive data overflow event.<BR>
<BR>
0: No overflow condition is detected.<BR>
1: An overflow condition of sampled SDI pin data is detected. The SPI Slave is able to buffer one byte of data sampled on the SDI pin.</TD><TD class="cellBitfieldCol4">RW</TD><TD class="cellBitfieldCol5">0</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="GPFLAGS_BYTE_ABORT">1</a></TD><TD class="cellBitfieldCol2">BYTE_ABORT</TD><TD class="cellBitfieldCol3">Incomplete SPI transfer event.<BR>
<BR>
0: No SPI incomplete transfer detected.<BR>
1: Chip select has been de-asserted during a byte transfer.</TD><TD class="cellBitfieldCol4">RW</TD><TD class="cellBitfieldCol5">0</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="GPFLAGS_CS">0</a></TD><TD class="cellBitfieldCol2">CS</TD><TD class="cellBitfieldCol3">Chip select event.<BR>
<BR>
0: Chip select has not been asserted.<BR>
1: Chip select assertion is detected.</TD><TD class="cellBitfieldCol4">RW</TD><TD class="cellBitfieldCol5">0</TD></TR></TABLE>
<H3 class="mmapRegisterTitle"><A name="GPFLAGSSET"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">SPIS</A>:GPFLAGSSET</H3><TABLE cellspacing="0" class="mmapRegisterTable"><TR class="row"><TD class="cellCol1"><B>Address Offset</B></TD><TD class="cellCol2" colspan="3">0x0000 0004</TD></TR><TR class="row"><TD class="cellCol1">Physical Address</TD><TD class="cellCol2">0x4008 5004</TD><TD class="cellCol3">Instance</TD><TD class="cellCol4">0x4008 5004</TD></TR><TR class="row"><TD class="cellCol1">Description</TD><TD class="cellCol2" colspan="3">General Purpose Flags Set<BR>
This register is intended for debug only.</TD></TR><TR class="row"><TD class="cellCol1">Type</TD><TD class="cellCol2" colspan="3">WO</TD></TR></TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable"><TR class="rowTop"><TD class="cellTopCol1">Bits</TD><TD class="cellTopCol2">Field Name</TD><TD class="cellTopCol3" colspan="3">Description</TD><TD class="cellTopCol4">Type</TD><TD class="cellTopCol5">Reset</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="GPFLAGSSET_RESERVED4">31:4</a></TD><TD class="cellBitfieldCol2">RESERVED4</TD><TD class="cellBitfieldCol3">Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.</TD><TD class="cellBitfieldCol4">WO</TD><TD class="cellBitfieldCol5">0x000 0000</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="GPFLAGSSET_BYTE_DONE">3</a></TD><TD class="cellBitfieldCol2">BYTE_DONE</TD><TD class="cellBitfieldCol3">0: No effect.<BR>
1: Set <A class="xref" href="#GPFLAGS_BYTE_DONE">GPFLAGS.BYTE_DONE</A> high</TD><TD class="cellBitfieldCol4">WO</TD><TD class="cellBitfieldCol5">0</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="GPFLAGSSET_BYTE_RX_OVF">2</a></TD><TD class="cellBitfieldCol2">BYTE_RX_OVF</TD><TD class="cellBitfieldCol3">0: No effect.<BR>
1: Set <A class="xref" href="#GPFLAGS_BYTE_RX_OVF">GPFLAGS.BYTE_RX_OVF</A> high</TD><TD class="cellBitfieldCol4">WO</TD><TD class="cellBitfieldCol5">0</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="GPFLAGSSET_BYTE_ABORT">1</a></TD><TD class="cellBitfieldCol2">BYTE_ABORT</TD><TD class="cellBitfieldCol3">0: No effect.<BR>
1: Set <A class="xref" href="#GPFLAGS_BYTE_ABORT">GPFLAGS.BYTE_ABORT</A> high</TD><TD class="cellBitfieldCol4">WO</TD><TD class="cellBitfieldCol5">0</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="GPFLAGSSET_CS">0</a></TD><TD class="cellBitfieldCol2">CS</TD><TD class="cellBitfieldCol3">0: No effect.<BR>
1: Set <A class="xref" href="#GPFLAGS_CS">GPFLAGS.CS</A> high</TD><TD class="cellBitfieldCol4">WO</TD><TD class="cellBitfieldCol5">0</TD></TR></TABLE>
<H3 class="mmapRegisterTitle"><A name="GPFLAGSMASK"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">SPIS</A>:GPFLAGSMASK</H3><TABLE cellspacing="0" class="mmapRegisterTable"><TR class="row"><TD class="cellCol1"><B>Address Offset</B></TD><TD class="cellCol2" colspan="3">0x0000 0008</TD></TR><TR class="row"><TD class="cellCol1">Physical Address</TD><TD class="cellCol2">0x4008 5008</TD><TD class="cellCol3">Instance</TD><TD class="cellCol4">0x4008 5008</TD></TR><TR class="row"><TD class="cellCol1">Description</TD><TD class="cellCol2" colspan="3">General Purpose Flags Mask</TD></TR><TR class="row"><TD class="cellCol1">Type</TD><TD class="cellCol2" colspan="3">RW</TD></TR></TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable"><TR class="rowTop"><TD class="cellTopCol1">Bits</TD><TD class="cellTopCol2">Field Name</TD><TD class="cellTopCol3" colspan="3">Description</TD><TD class="cellTopCol4">Type</TD><TD class="cellTopCol5">Reset</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="GPFLAGSMASK_RESERVED6">31:6</a></TD><TD class="cellBitfieldCol2">RESERVED6</TD><TD class="cellBitfieldCol3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD><TD class="cellBitfieldCol4">RO</TD><TD class="cellBitfieldCol5">0x000 0000</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="GPFLAGSMASK_RX_DMA_DONE">5</a></TD><TD class="cellBitfieldCol2">RX_DMA_DONE</TD><TD class="cellBitfieldCol3">Enable bit for DMA done, DMA channel with RX FIFO as source.<BR>
<BR>
0: Not an event source.<BR>
1: Enabled as an event source.</TD><TD class="cellBitfieldCol4">RW</TD><TD class="cellBitfieldCol5">0</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="GPFLAGSMASK_TX_DMA_DONE">4</a></TD><TD class="cellBitfieldCol2">TX_DMA_DONE</TD><TD class="cellBitfieldCol3">0</TD><TD class="cellBitfieldCol4">RW</TD><TD class="cellBitfieldCol5">0</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="GPFLAGSMASK_BYTE_DONE">3</a></TD><TD class="cellBitfieldCol2">BYTE_DONE</TD><TD class="cellBitfieldCol3">Enable bit for <A class="xref" href="#GPFLAGS_BYTE_DONE">GPFLAGS.BYTE_DONE</A> as event signal.<BR>
<BR>
0: Flag is not an event source.<BR>
1: Flag is enabled as an event source.</TD><TD class="cellBitfieldCol4">RW</TD><TD class="cellBitfieldCol5">0</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="GPFLAGSMASK_BYTE_RX_OVF">2</a></TD><TD class="cellBitfieldCol2">BYTE_RX_OVF</TD><TD class="cellBitfieldCol3">Enable bit for <A class="xref" href="#GPFLAGS_BYTE_RX_OVF">GPFLAGS.BYTE_RX_OVF</A> as event signal.<BR>
<BR>
0: Flag is not an event source.<BR>
1: Flag is enabled as an event source.</TD><TD class="cellBitfieldCol4">RW</TD><TD class="cellBitfieldCol5">0</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="GPFLAGSMASK_BYTE_ABORT">1</a></TD><TD class="cellBitfieldCol2">BYTE_ABORT</TD><TD class="cellBitfieldCol3">Enable bit for <A class="xref" href="#GPFLAGS_BYTE_ABORT">GPFLAGS.BYTE_ABORT</A> as event signal.<BR>
<BR>
0: Flag is not an event source.<BR>
1: Flag is enabled as an event source.</TD><TD class="cellBitfieldCol4">RW</TD><TD class="cellBitfieldCol5">0</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="GPFLAGSMASK_CS">0</a></TD><TD class="cellBitfieldCol2">CS</TD><TD class="cellBitfieldCol3">Enable bit for <A class="xref" href="#GPFLAGS_CS">GPFLAGS.CS</A> as event signal.<BR>
<BR>
0: Flag is not an event source.<BR>
1: Flag is enabled as an event source.</TD><TD class="cellBitfieldCol4">RW</TD><TD class="cellBitfieldCol5">0</TD></TR></TABLE>
<H3 class="mmapRegisterTitle"><A name="CFG"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">SPIS</A>:CFG</H3><TABLE cellspacing="0" class="mmapRegisterTable"><TR class="row"><TD class="cellCol1"><B>Address Offset</B></TD><TD class="cellCol2" colspan="3">0x0000 000C</TD></TR><TR class="row"><TD class="cellCol1">Physical Address</TD><TD class="cellCol2">0x4008 500C</TD><TD class="cellCol3">Instance</TD><TD class="cellCol4">0x4008 500C</TD></TR><TR class="row"><TD class="cellCol1">Description</TD><TD class="cellCol2" colspan="3">Configuration</TD></TR><TR class="row"><TD class="cellCol1">Type</TD><TD class="cellCol2" colspan="3">RW</TD></TR></TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable"><TR class="rowTop"><TD class="cellTopCol1">Bits</TD><TD class="cellTopCol2">Field Name</TD><TD class="cellTopCol3" colspan="3">Description</TD><TD class="cellTopCol4">Type</TD><TD class="cellTopCol5">Reset</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="CFG_RESERVED5">31:5</a></TD><TD class="cellBitfieldCol2">RESERVED5</TD><TD class="cellBitfieldCol3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD><TD class="cellBitfieldCol4">RO</TD><TD class="cellBitfieldCol5">0x000 0000</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="CFG_RX_DMA_REQ_TYPE">4</a></TD><TD class="cellBitfieldCol2">RX_DMA_REQ_TYPE</TD><TD class="cellBitfieldCol3">RX DMA request type select.<BR>
<BR>
0: DMA request is chosen.<BR>
1: Single DMA transfer request is chosen.</TD><TD class="cellBitfieldCol4">RW</TD><TD class="cellBitfieldCol5">0</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="CFG_TX_DMA_REQ_TYPE">3</a></TD><TD class="cellBitfieldCol2">TX_DMA_REQ_TYPE</TD><TD class="cellBitfieldCol3">TX DMA request type select.<BR>
<BR>
0: DMA Request is chosen.<BR>
1: Single DMA transfer request is chosen.</TD><TD class="cellBitfieldCol4">RW</TD><TD class="cellBitfieldCol5">0</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="CFG_RX_BIT_ORDER">2</a></TD><TD class="cellBitfieldCol2">RX_BIT_ORDER</TD><TD class="cellBitfieldCol3">MOSI first bit configuration.<BR>
<BR>
0: First bit is LSB.<BR>
1: First bit is MSB.</TD><TD class="cellBitfieldCol4">RW</TD><TD class="cellBitfieldCol5">0</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="CFG_TX_BIT_ORDER">1</a></TD><TD class="cellBitfieldCol2">TX_BIT_ORDER</TD><TD class="cellBitfieldCol3">MISO first bit configuration.<BR>
<BR>
0: First bit is LSB.<BR>
1: First bit is MSB.</TD><TD class="cellBitfieldCol4">RW</TD><TD class="cellBitfieldCol5">0</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="CFG_POL">0</a></TD><TD class="cellBitfieldCol2">POL</TD><TD class="cellBitfieldCol3">SPI clock polarity.<BR>
<BR>
0: CPOL=0	CPHA=0<BR>
1: CPOL=1	CPHA=0</TD><TD class="cellBitfieldCol4">RW</TD><TD class="cellBitfieldCol5">0</TD></TR></TABLE>
<H3 class="mmapRegisterTitle"><A name="TXFFLAGSCLRN"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">SPIS</A>:TXFFLAGSCLRN</H3><TABLE cellspacing="0" class="mmapRegisterTable"><TR class="row"><TD class="cellCol1"><B>Address Offset</B></TD><TD class="cellCol2" colspan="3">0x0000 0010</TD></TR><TR class="row"><TD class="cellCol1">Physical Address</TD><TD class="cellCol2">0x4008 5010</TD><TD class="cellCol3">Instance</TD><TD class="cellCol4">0x4008 5010</TD></TR><TR class="row"><TD class="cellCol1">Description</TD><TD class="cellCol2" colspan="3">TX FIFO Flags Clear</TD></TR><TR class="row"><TD class="cellCol1">Type</TD><TD class="cellCol2" colspan="3">RW</TD></TR></TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable"><TR class="rowTop"><TD class="cellTopCol1">Bits</TD><TD class="cellTopCol2">Field Name</TD><TD class="cellTopCol3" colspan="3">Description</TD><TD class="cellTopCol4">Type</TD><TD class="cellTopCol5">Reset</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="TXFFLAGSCLRN_RESERVED7">31:7</a></TD><TD class="cellBitfieldCol2">RESERVED7</TD><TD class="cellBitfieldCol3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD><TD class="cellBitfieldCol4">RO</TD><TD class="cellBitfieldCol5">0x000 0000</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="TXFFLAGSCLRN_OVF">6</a></TD><TD class="cellBitfieldCol2">OVF</TD><TD class="cellBitfieldCol3">TX FIFO overflow flag.<BR>
<BR>
0: No TX FIFO overflow.<BR>
1: TX FIFO overflow due to writing data into a full TX FIFO.</TD><TD class="cellBitfieldCol4">RW</TD><TD class="cellBitfieldCol5">0</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="TXFFLAGSCLRN_UNF">5</a></TD><TD class="cellBitfieldCol2">UNF</TD><TD class="cellBitfieldCol3">TX FIFO underflow flag.<BR>
<BR>
0: No TX FIFO underflow.<BR>
1: TX FIFO underflow due to data request from the SPI Slave while TX FIFO is empty.</TD><TD class="cellBitfieldCol4">RW</TD><TD class="cellBitfieldCol5">0</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="TXFFLAGSCLRN_NOT_EMPTY">4</a></TD><TD class="cellBitfieldCol2">NOT_EMPTY</TD><TD class="cellBitfieldCol3">TX FIFO has one or more bytes.<BR>
<BR>
0: Number of bytes in TX FIFO is zero.<BR>
1: Number of bytes in TX FIFO is greater than zero.</TD><TD class="cellBitfieldCol4">RW</TD><TD class="cellBitfieldCol5">0</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="TXFFLAGSCLRN_LE_THR">3</a></TD><TD class="cellBitfieldCol2">LE_THR</TD><TD class="cellBitfieldCol3">TX FIFO less than or equal TX FIFO threshold count set by <A class="xref" href="#TXFTHR_CNT">TXFTHR.CNT</A>.<BR>
<BR>
0: Number of bytes in TX FIFO is greater than the TX FIFO threshold count.<BR>
1: Number of bytes in TX FIFO is equal or less than TX FIFO threshold count.</TD><TD class="cellBitfieldCol4">RW</TD><TD class="cellBitfieldCol5">1</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="TXFFLAGSCLRN_GE_THR">2</a></TD><TD class="cellBitfieldCol2">GE_THR</TD><TD class="cellBitfieldCol3">TX FIFO greater than or equal to TX FIFO threshold count set by <A class="xref" href="#TXFTHR_CNT">TXFTHR.CNT</A>.<BR>
<BR>
0: Number of bytes in TX FIFO is less than TX FIFO threshold count.<BR>
1: Number of bytes in TX FIFO is equal or greater than TX FIFO threshold count.</TD><TD class="cellBitfieldCol4">RW</TD><TD class="cellBitfieldCol5">1</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="TXFFLAGSCLRN_EMPTY">1</a></TD><TD class="cellBitfieldCol2">EMPTY</TD><TD class="cellBitfieldCol3">TX FIFO empty flag.<BR>
<BR>
0: TX FIFO not empty.<BR>
1: TX FIFO is empty. Attempting to clear the flag while the TX FIFO is empty, will result in the flag remaining set.</TD><TD class="cellBitfieldCol4">RW</TD><TD class="cellBitfieldCol5">1</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="TXFFLAGSCLRN_FULL">0</a></TD><TD class="cellBitfieldCol2">FULL</TD><TD class="cellBitfieldCol3">TX FIFO full flag.<BR>
<BR>
0: TX FIFO has not become full.<BR>
1: TX FIFO is full. Attempting to clear this flag while the TX FIFO is full, results in the flag remaining set.</TD><TD class="cellBitfieldCol4">RW</TD><TD class="cellBitfieldCol5">0</TD></TR></TABLE>
<H3 class="mmapRegisterTitle"><A name="TXFFLAGSSET"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">SPIS</A>:TXFFLAGSSET</H3><TABLE cellspacing="0" class="mmapRegisterTable"><TR class="row"><TD class="cellCol1"><B>Address Offset</B></TD><TD class="cellCol2" colspan="3">0x0000 0014</TD></TR><TR class="row"><TD class="cellCol1">Physical Address</TD><TD class="cellCol2">0x4008 5014</TD><TD class="cellCol3">Instance</TD><TD class="cellCol4">0x4008 5014</TD></TR><TR class="row"><TD class="cellCol1">Description</TD><TD class="cellCol2" colspan="3">TX FIFO Flags Set<BR>
Allows setting of events related to TX FIFO flags for debug purposes.<BR>
Note that flag status bits are not modified.</TD></TR><TR class="row"><TD class="cellCol1">Type</TD><TD class="cellCol2" colspan="3">WO</TD></TR></TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable"><TR class="rowTop"><TD class="cellTopCol1">Bits</TD><TD class="cellTopCol2">Field Name</TD><TD class="cellTopCol3" colspan="3">Description</TD><TD class="cellTopCol4">Type</TD><TD class="cellTopCol5">Reset</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="TXFFLAGSSET_RESERVED7">31:7</a></TD><TD class="cellBitfieldCol2">RESERVED7</TD><TD class="cellBitfieldCol3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD><TD class="cellBitfieldCol4">WO</TD><TD class="cellBitfieldCol5">0x000 0000</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="TXFFLAGSSET_OVF">6</a></TD><TD class="cellBitfieldCol2">OVF</TD><TD class="cellBitfieldCol3">TX FIFO overflow flag.<BR>
<BR>
1: TX FIFO overflow event is forced to 1</TD><TD class="cellBitfieldCol4">WO</TD><TD class="cellBitfieldCol5">0</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="TXFFLAGSSET_UNF">5</a></TD><TD class="cellBitfieldCol2">UNF</TD><TD class="cellBitfieldCol3">TX FIFO underflow flag.<BR>
<BR>
1: TX FIFO underflow event is forced to 1</TD><TD class="cellBitfieldCol4">WO</TD><TD class="cellBitfieldCol5">0</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="TXFFLAGSSET_NOT_EMPTY">4</a></TD><TD class="cellBitfieldCol2">NOT_EMPTY</TD><TD class="cellBitfieldCol3">TX FIFO has data  flag.<BR>
<BR>
1: TX FIFO has data event is forced to 1</TD><TD class="cellBitfieldCol4">WO</TD><TD class="cellBitfieldCol5">0</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="TXFFLAGSSET_LE_THR">3</a></TD><TD class="cellBitfieldCol2">LE_THR</TD><TD class="cellBitfieldCol3">TX FIFO threshold count event.<BR>
<BR>
1: TX FIFO lower than threshold count event is forced to 1</TD><TD class="cellBitfieldCol4">WO</TD><TD class="cellBitfieldCol5">0</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="TXFFLAGSSET_GE_THR">2</a></TD><TD class="cellBitfieldCol2">GE_THR</TD><TD class="cellBitfieldCol3">TX FIFO GE threshold count event.<BR>
<BR>
1: TX FIFO greater than or equal event is forced to 1</TD><TD class="cellBitfieldCol4">WO</TD><TD class="cellBitfieldCol5">0</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="TXFFLAGSSET_EMPTY">1</a></TD><TD class="cellBitfieldCol2">EMPTY</TD><TD class="cellBitfieldCol3">TX FIFO empty event.<BR>
<BR>
0: No effect<BR>
1: TX FIFO empty event is forced to 1</TD><TD class="cellBitfieldCol4">WO</TD><TD class="cellBitfieldCol5">0</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="TXFFLAGSSET_FULL">0</a></TD><TD class="cellBitfieldCol2">FULL</TD><TD class="cellBitfieldCol3">TX FIFO full event.<BR>
<BR>
1: TX FIFO full event is forced to 1</TD><TD class="cellBitfieldCol4">WO</TD><TD class="cellBitfieldCol5">0</TD></TR></TABLE>
<H3 class="mmapRegisterTitle"><A name="TXFFLAGSMASK"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">SPIS</A>:TXFFLAGSMASK</H3><TABLE cellspacing="0" class="mmapRegisterTable"><TR class="row"><TD class="cellCol1"><B>Address Offset</B></TD><TD class="cellCol2" colspan="3">0x0000 0018</TD></TR><TR class="row"><TD class="cellCol1">Physical Address</TD><TD class="cellCol2">0x4008 5018</TD><TD class="cellCol3">Instance</TD><TD class="cellCol4">0x4008 5018</TD></TR><TR class="row"><TD class="cellCol1">Description</TD><TD class="cellCol2" colspan="3">TX FIFO Flags Mask<BR>
One or more flags can be enabled as event triggers. This register defines a mask for which of the flags defined in <A class="xref" href="#TXFFLAGSCLRN">TXFFLAGSCLRN</A> that are to be enabled as flag event sources.</TD></TR><TR class="row"><TD class="cellCol1">Type</TD><TD class="cellCol2" colspan="3">RW</TD></TR></TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable"><TR class="rowTop"><TD class="cellTopCol1">Bits</TD><TD class="cellTopCol2">Field Name</TD><TD class="cellTopCol3" colspan="3">Description</TD><TD class="cellTopCol4">Type</TD><TD class="cellTopCol5">Reset</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="TXFFLAGSMASK_RESERVED7">31:7</a></TD><TD class="cellBitfieldCol2">RESERVED7</TD><TD class="cellBitfieldCol3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD><TD class="cellBitfieldCol4">RO</TD><TD class="cellBitfieldCol5">0x000 0000</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="TXFFLAGSMASK_OVF">6</a></TD><TD class="cellBitfieldCol2">OVF</TD><TD class="cellBitfieldCol3">Enable bit for <A class="xref" href="#TXFFLAGSCLRN_OVF">TXFFLAGSCLRN.OVF</A> as event signal.<BR>
<BR>
0: Flag is not an event source.<BR>
1: Flag is enabled as an event source.</TD><TD class="cellBitfieldCol4">RW</TD><TD class="cellBitfieldCol5">0</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="TXFFLAGSMASK_UNF">5</a></TD><TD class="cellBitfieldCol2">UNF</TD><TD class="cellBitfieldCol3">Enable bit for <A class="xref" href="#TXFFLAGSCLRN_UNF">TXFFLAGSCLRN.UNF</A> as event signal.<BR>
<BR>
0: Flag is not an event source.<BR>
1: Flag is enabled as an event source.</TD><TD class="cellBitfieldCol4">RW</TD><TD class="cellBitfieldCol5">0</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="TXFFLAGSMASK_NOT_EMPTY">4</a></TD><TD class="cellBitfieldCol2">NOT_EMPTY</TD><TD class="cellBitfieldCol3">Enable bit for <A class="xref" href="#TXFFLAGSCLRN_NOT_EMPTY">TXFFLAGSCLRN.NOT_EMPTY</A> as event signal.<BR>
<BR>
0: Flag is not an event source.<BR>
1: Flag is enabled as an event source.</TD><TD class="cellBitfieldCol4">RW</TD><TD class="cellBitfieldCol5">0</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="TXFFLAGSMASK_LE_THR">3</a></TD><TD class="cellBitfieldCol2">LE_THR</TD><TD class="cellBitfieldCol3">Enable bit for <A class="xref" href="#TXFFLAGSCLRN_LE_THR">TXFFLAGSCLRN.LE_THR</A> as event signal.<BR>
<BR>
0: Flag is not an event source. <BR>
1: Flag is enabled as an event source.</TD><TD class="cellBitfieldCol4">RW</TD><TD class="cellBitfieldCol5">0</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="TXFFLAGSMASK_GE_THR">2</a></TD><TD class="cellBitfieldCol2">GE_THR</TD><TD class="cellBitfieldCol3">Enable bit for <A class="xref" href="#TXFFLAGSCLRN_GE_THR">TXFFLAGSCLRN.GE_THR</A> as event signal.<BR>
<BR>
0: Flag is not an event source.<BR>
1: Flag is enabled as an event source.</TD><TD class="cellBitfieldCol4">RW</TD><TD class="cellBitfieldCol5">0</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="TXFFLAGSMASK_EMPTY">1</a></TD><TD class="cellBitfieldCol2">EMPTY</TD><TD class="cellBitfieldCol3">Enable bit for <A class="xref" href="#TXFFLAGSCLRN_EMPTY">TXFFLAGSCLRN.EMPTY</A> as event signal.<BR>
<BR>
0: Flag is not an event source.<BR>
1: Flag is enabled as an event source.</TD><TD class="cellBitfieldCol4">RW</TD><TD class="cellBitfieldCol5">0</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="TXFFLAGSMASK_FULL">0</a></TD><TD class="cellBitfieldCol2">FULL</TD><TD class="cellBitfieldCol3">Enable bit for <A class="xref" href="#TXFFLAGSCLRN_FULL">TXFFLAGSCLRN.FULL</A> as event signal.<BR>
<BR>
0: Flag is not an event source.<BR>
1: Flag is enabled as an event source.</TD><TD class="cellBitfieldCol4">RW</TD><TD class="cellBitfieldCol5">0</TD></TR></TABLE>
<H3 class="mmapRegisterTitle"><A name="TXSTAT"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">SPIS</A>:TXSTAT</H3><TABLE cellspacing="0" class="mmapRegisterTable"><TR class="row"><TD class="cellCol1"><B>Address Offset</B></TD><TD class="cellCol2" colspan="3">0x0000 001C</TD></TR><TR class="row"><TD class="cellCol1">Physical Address</TD><TD class="cellCol2">0x4008 501C</TD><TD class="cellCol3">Instance</TD><TD class="cellCol4">0x4008 501C</TD></TR><TR class="row"><TD class="cellCol1">Description</TD><TD class="cellCol2" colspan="3">TX FIFO Status</TD></TR><TR class="row"><TD class="cellCol1">Type</TD><TD class="cellCol2" colspan="3">RO</TD></TR></TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable"><TR class="rowTop"><TD class="cellTopCol1">Bits</TD><TD class="cellTopCol2">Field Name</TD><TD class="cellTopCol3" colspan="3">Description</TD><TD class="cellTopCol4">Type</TD><TD class="cellTopCol5">Reset</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="TXSTAT_RESERVED5">31:5</a></TD><TD class="cellBitfieldCol2">RESERVED5</TD><TD class="cellBitfieldCol3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD><TD class="cellBitfieldCol4">RO</TD><TD class="cellBitfieldCol5">0x000 0000</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="TXSTAT_NOT_EMPTY">4</a></TD><TD class="cellBitfieldCol2">NOT_EMPTY</TD><TD class="cellBitfieldCol3">TX FIFO has one or more bytes status.<BR>
<BR>
0: Number of bytes in TX FIFO is zero (empty).<BR>
1: Number of bytes in TX FIFO is greater than zero (not empty).</TD><TD class="cellBitfieldCol4">RO</TD><TD class="cellBitfieldCol5">0</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="TXSTAT_LE_THR">3</a></TD><TD class="cellBitfieldCol2">LE_THR</TD><TD class="cellBitfieldCol3">TX FIFO less than or equal to TX FIFO threshold count set by  <A class="xref" href="#TXFTHR_CNT">TXFTHR.CNT</A>.<BR>
<BR>
0: Number of bytes in TX FIFO is greater than TX FIFO threshold count.<BR>
1: Number of bytes in TX FIFO is equal to or less than TX FIFO threshold count.</TD><TD class="cellBitfieldCol4">RO</TD><TD class="cellBitfieldCol5">1</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="TXSTAT_GE_THR">2</a></TD><TD class="cellBitfieldCol2">GE_THR</TD><TD class="cellBitfieldCol3">TX FIFO greater than or equal to TX FIFO threshold count set by <A class="xref" href="#TXFTHR_CNT">TXFTHR.CNT</A>.<BR>
<BR>
0: Number of bytes in TX FIFO is less than TX FIFO threshold count.<BR>
1: Number of bytes in TX FIFO is equal to or greater than TX FIFO threshold count.</TD><TD class="cellBitfieldCol4">RO</TD><TD class="cellBitfieldCol5">1</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="TXSTAT_EMPTY">1</a></TD><TD class="cellBitfieldCol2">EMPTY</TD><TD class="cellBitfieldCol3">TX FIFO empty status.<BR>
<BR>
0: TX FIFO is not empty.<BR>
1: TX FIFO is empty.</TD><TD class="cellBitfieldCol4">RO</TD><TD class="cellBitfieldCol5">1</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="TXSTAT_FULL">0</a></TD><TD class="cellBitfieldCol2">FULL</TD><TD class="cellBitfieldCol3">TX FIFO full status.<BR>
<BR>
0: TX FIFO is not full.<BR>
1: TX FIFO is full.</TD><TD class="cellBitfieldCol4">RO</TD><TD class="cellBitfieldCol5">0</TD></TR></TABLE>
<H3 class="mmapRegisterTitle"><A name="TXFEVSRC"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">SPIS</A>:TXFEVSRC</H3><TABLE cellspacing="0" class="mmapRegisterTable"><TR class="row"><TD class="cellCol1"><B>Address Offset</B></TD><TD class="cellCol2" colspan="3">0x0000 0020</TD></TR><TR class="row"><TD class="cellCol1">Physical Address</TD><TD class="cellCol2">0x4008 5020</TD><TD class="cellCol3">Instance</TD><TD class="cellCol4">0x4008 5020</TD></TR><TR class="row"><TD class="cellCol1">Description</TD><TD class="cellCol2" colspan="3">TX FIFO Event Source<BR>
This register is used to select one of the status bit fields in [TXSTAT.* ] as source for an event.</TD></TR><TR class="row"><TD class="cellCol1">Type</TD><TD class="cellCol2" colspan="3">RW</TD></TR></TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable"><TR class="rowTop"><TD class="cellTopCol1">Bits</TD><TD class="cellTopCol2">Field Name</TD><TD class="cellTopCol3" colspan="3">Description</TD><TD class="cellTopCol4">Type</TD><TD class="cellTopCol5">Reset</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="TXFEVSRC_RESERVED3">31:3</a></TD><TD class="cellBitfieldCol2">RESERVED3</TD><TD class="cellBitfieldCol3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD><TD class="cellBitfieldCol4">RO</TD><TD class="cellBitfieldCol5">0x0000 0000</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="TXFEVSRC_SEL">2:0</a></TD><TD class="cellBitfieldCol2">SEL</TD><TD class="cellBitfieldCol3">TX FIFO Status event source select<TABLE cellspacing="0" class="LprfEnum"><TR class="rowEnumHead"><TD class="cellEnumTableHeadCol1">Value</TD><TD class="cellEnumTableHeadCol2">ENUM Name</TD><TD class="cellEnumTableHeadCol3">Description</TD></TR><TR class="rowEnum"><TD class="cellEnumTableCol1">7</TD><TD class="cellEnumTableCol2">ZERO</TD><TD class="cellEnumTableCol3">None</TD></TR><TR class="rowEnum"><TD class="cellEnumTableCol1">6</TD><TD class="cellEnumTableCol2">RESERVED</TD><TD class="cellEnumTableCol3">None</TD></TR><TR class="rowEnum"><TD class="cellEnumTableCol1">5</TD><TD class="cellEnumTableCol2">ONE</TD><TD class="cellEnumTableCol3">None</TD></TR><TR class="rowEnum"><TD class="cellEnumTableCol1">4</TD><TD class="cellEnumTableCol2">NOT_EMPTY</TD><TD class="cellEnumTableCol3"><A class="xref" href="#TXSTAT_NOT_EMPTY">TXSTAT.NOT_EMPTY</A> FIFO has some data</TD></TR><TR class="rowEnum"><TD class="cellEnumTableCol1">3</TD><TD class="cellEnumTableCol2">LE_THR</TD><TD class="cellEnumTableCol3"><A class="xref" href="#TXSTAT_LE_THR">TXSTAT.LE_THR</A> FIFO has less data than threshold count</TD></TR><TR class="rowEnum"><TD class="cellEnumTableCol1">2</TD><TD class="cellEnumTableCol2">GE_THR</TD><TD class="cellEnumTableCol3"><A class="xref" href="#TXSTAT_GE_THR">TXSTAT.GE_THR</A> FIFO has more data than threshold count</TD></TR><TR class="rowEnum"><TD class="cellEnumTableCol1">1</TD><TD class="cellEnumTableCol2">EMPTY</TD><TD class="cellEnumTableCol3"><A class="xref" href="#TXSTAT_EMPTY">TXSTAT.EMPTY</A> FIFO is empty</TD></TR><TR class="rowEnum"><TD class="cellEnumTableCol1">0</TD><TD class="cellEnumTableCol2">FULL</TD><TD class="cellEnumTableCol3"><A class="xref" href="#TXSTAT_FULL">TXSTAT.FULL</A> FIFO is full</TD></TR></TABLE>
</TD><TD class="cellBitfieldCol4">RW</TD><TD class="cellBitfieldCol5">0x7</TD></TR></TABLE>
<H3 class="mmapRegisterTitle"><A name="TXFTHR"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">SPIS</A>:TXFTHR</H3><TABLE cellspacing="0" class="mmapRegisterTable"><TR class="row"><TD class="cellCol1"><B>Address Offset</B></TD><TD class="cellCol2" colspan="3">0x0000 0024</TD></TR><TR class="row"><TD class="cellCol1">Physical Address</TD><TD class="cellCol2">0x4008 5024</TD><TD class="cellCol3">Instance</TD><TD class="cellCol4">0x4008 5024</TD></TR><TR class="row"><TD class="cellCol1">Description</TD><TD class="cellCol2" colspan="3">TX FIFO Threshold Count<BR>
Defines the threshold count of the TX FIFO.</TD></TR><TR class="row"><TD class="cellCol1">Type</TD><TD class="cellCol2" colspan="3">RW</TD></TR></TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable"><TR class="rowTop"><TD class="cellTopCol1">Bits</TD><TD class="cellTopCol2">Field Name</TD><TD class="cellTopCol3" colspan="3">Description</TD><TD class="cellTopCol4">Type</TD><TD class="cellTopCol5">Reset</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="TXFTHR_RESERVED4">31:4</a></TD><TD class="cellBitfieldCol2">RESERVED4</TD><TD class="cellBitfieldCol3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD><TD class="cellBitfieldCol4">RO</TD><TD class="cellBitfieldCol5">0x000 0000</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="TXFTHR_CNT">3:0</a></TD><TD class="cellBitfieldCol2">CNT</TD><TD class="cellBitfieldCol3">TXFIFO count threshold.<BR>
<A class="xref" href="#TXSTAT_LE_THR">TXSTAT.LE_THR</A> and <A class="xref" href="#TXSTAT_GE_THR">TXSTAT.GE_THR</A> depend on this setting.<BR>
<BR>
0x0: 0 bytes<BR>
0x1: 1 bytes<BR>
0x2: 2 bytes<BR>
...<BR>
0xE: 14 bytes<BR>
0xF: 15 bytes</TD><TD class="cellBitfieldCol4">RW</TD><TD class="cellBitfieldCol5">0x0</TD></TR></TABLE>
<H3 class="mmapRegisterTitle"><A name="TXFPUSH"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">SPIS</A>:TXFPUSH</H3><TABLE cellspacing="0" class="mmapRegisterTable"><TR class="row"><TD class="cellCol1"><B>Address Offset</B></TD><TD class="cellCol2" colspan="3">0x0000 0028</TD></TR><TR class="row"><TD class="cellCol1">Physical Address</TD><TD class="cellCol2">0x4008 5028</TD><TD class="cellCol3">Instance</TD><TD class="cellCol4">0x4008 5028</TD></TR><TR class="row"><TD class="cellCol1">Description</TD><TD class="cellCol2" colspan="3">TX FIFO Push<BR>
This register is used to push data into the TX FIFO.</TD></TR><TR class="row"><TD class="cellCol1">Type</TD><TD class="cellCol2" colspan="3">WO</TD></TR></TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable"><TR class="rowTop"><TD class="cellTopCol1">Bits</TD><TD class="cellTopCol2">Field Name</TD><TD class="cellTopCol3" colspan="3">Description</TD><TD class="cellTopCol4">Type</TD><TD class="cellTopCol5">Reset</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="TXFPUSH_RESERVED8">31:8</a></TD><TD class="cellBitfieldCol2">RESERVED8</TD><TD class="cellBitfieldCol3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD><TD class="cellBitfieldCol4">WO</TD><TD class="cellBitfieldCol5">0x00 0000</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="TXFPUSH_DATA">7:0</a></TD><TD class="cellBitfieldCol2">DATA</TD><TD class="cellBitfieldCol3">Data to be pushed into TX FIFO.</TD><TD class="cellBitfieldCol4">WO</TD><TD class="cellBitfieldCol5">0x00</TD></TR></TABLE>
<H3 class="mmapRegisterTitle"><A name="TXFFLUSH"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">SPIS</A>:TXFFLUSH</H3><TABLE cellspacing="0" class="mmapRegisterTable"><TR class="row"><TD class="cellCol1"><B>Address Offset</B></TD><TD class="cellCol2" colspan="3">0x0000 002C</TD></TR><TR class="row"><TD class="cellCol1">Physical Address</TD><TD class="cellCol2">0x4008 502C</TD><TD class="cellCol3">Instance</TD><TD class="cellCol4">0x4008 502C</TD></TR><TR class="row"><TD class="cellCol1">Description</TD><TD class="cellCol2" colspan="3">TX FIFO Flush<BR>
This register is used to flush the contents of the TX FIFO.</TD></TR><TR class="row"><TD class="cellCol1">Type</TD><TD class="cellCol2" colspan="3">WO</TD></TR></TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable"><TR class="rowTop"><TD class="cellTopCol1">Bits</TD><TD class="cellTopCol2">Field Name</TD><TD class="cellTopCol3" colspan="3">Description</TD><TD class="cellTopCol4">Type</TD><TD class="cellTopCol5">Reset</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="TXFFLUSH_RESERVED1">31:1</a></TD><TD class="cellBitfieldCol2">RESERVED1</TD><TD class="cellBitfieldCol3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD><TD class="cellBitfieldCol4">WO</TD><TD class="cellBitfieldCol5">0x0000 0000</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="TXFFLUSH_FLUSH">0</a></TD><TD class="cellBitfieldCol2">FLUSH</TD><TD class="cellBitfieldCol3">Execute TX FIFO flush command.<BR>
<BR>
0: TX FIFO is not flushed (untouched).<BR>
1: TX FIFO is flushed.</TD><TD class="cellBitfieldCol4">WO</TD><TD class="cellBitfieldCol5">0</TD></TR></TABLE>
<H3 class="mmapRegisterTitle"><A name="TXFMEMRDPOS"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">SPIS</A>:TXFMEMRDPOS</H3><TABLE cellspacing="0" class="mmapRegisterTable"><TR class="row"><TD class="cellCol1"><B>Address Offset</B></TD><TD class="cellCol2" colspan="3">0x0000 0040</TD></TR><TR class="row"><TD class="cellCol1">Physical Address</TD><TD class="cellCol2">0x4008 5040</TD><TD class="cellCol3">Instance</TD><TD class="cellCol4">0x4008 5040</TD></TR><TR class="row"><TD class="cellCol1">Description</TD><TD class="cellCol2" colspan="3">TX FIFO Memory Read Pointer<BR>
The read pointer points to the location of the FIFO element which is the next byte that will be read out of the FIFO.</TD></TR><TR class="row"><TD class="cellCol1">Type</TD><TD class="cellCol2" colspan="3">RO</TD></TR></TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable"><TR class="rowTop"><TD class="cellTopCol1">Bits</TD><TD class="cellTopCol2">Field Name</TD><TD class="cellTopCol3" colspan="3">Description</TD><TD class="cellTopCol4">Type</TD><TD class="cellTopCol5">Reset</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="TXFMEMRDPOS_RESERVED4">31:4</a></TD><TD class="cellBitfieldCol2">RESERVED4</TD><TD class="cellBitfieldCol3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD><TD class="cellBitfieldCol4">RO</TD><TD class="cellBitfieldCol5">0x000 0000</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="TXFMEMRDPOS_POS">3:0</a></TD><TD class="cellBitfieldCol2">POS</TD><TD class="cellBitfieldCol3">Read pointer position.<BR>
0x0: FIFO element #0<BR>
0x1: FIFO element #1<BR>
...<BR>
0xE: FIFO element #14<BR>
0xF: FIFO element #15</TD><TD class="cellBitfieldCol4">RO</TD><TD class="cellBitfieldCol5">0x0</TD></TR></TABLE>
<H3 class="mmapRegisterTitle"><A name="TXMEMWRPOS"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">SPIS</A>:TXMEMWRPOS</H3><TABLE cellspacing="0" class="mmapRegisterTable"><TR class="row"><TD class="cellCol1"><B>Address Offset</B></TD><TD class="cellCol2" colspan="3">0x0000 0044</TD></TR><TR class="row"><TD class="cellCol1">Physical Address</TD><TD class="cellCol2">0x4008 5044</TD><TD class="cellCol3">Instance</TD><TD class="cellCol4">0x4008 5044</TD></TR><TR class="row"><TD class="cellCol1">Description</TD><TD class="cellCol2" colspan="3">TX FIFO Memory Write Pointer<BR>
The write pointer points to the location in the FIFO where the next element will be written.</TD></TR><TR class="row"><TD class="cellCol1">Type</TD><TD class="cellCol2" colspan="3">RO</TD></TR></TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable"><TR class="rowTop"><TD class="cellTopCol1">Bits</TD><TD class="cellTopCol2">Field Name</TD><TD class="cellTopCol3" colspan="3">Description</TD><TD class="cellTopCol4">Type</TD><TD class="cellTopCol5">Reset</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="TXMEMWRPOS_RESERVED4">31:4</a></TD><TD class="cellBitfieldCol2">RESERVED4</TD><TD class="cellBitfieldCol3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD><TD class="cellBitfieldCol4">RO</TD><TD class="cellBitfieldCol5">0x000 0000</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="TXMEMWRPOS_POS">3:0</a></TD><TD class="cellBitfieldCol2">POS</TD><TD class="cellBitfieldCol3">Write pointer position.<BR>
0x0: FIFO element #0<BR>
0x1: FIFO element #1<BR>
...<BR>
0xE: FIFO element #14<BR>
0xF: FIFO element #15</TD><TD class="cellBitfieldCol4">RO</TD><TD class="cellBitfieldCol5">0x0</TD></TR></TABLE>
<H3 class="mmapRegisterTitle"><A name="TXFCNT"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">SPIS</A>:TXFCNT</H3><TABLE cellspacing="0" class="mmapRegisterTable"><TR class="row"><TD class="cellCol1"><B>Address Offset</B></TD><TD class="cellCol2" colspan="3">0x0000 0048</TD></TR><TR class="row"><TD class="cellCol1">Physical Address</TD><TD class="cellCol2">0x4008 5048</TD><TD class="cellCol3">Instance</TD><TD class="cellCol4">0x4008 5048</TD></TR><TR class="row"><TD class="cellCol1">Description</TD><TD class="cellCol2" colspan="3">TX FIFO Count</TD></TR><TR class="row"><TD class="cellCol1">Type</TD><TD class="cellCol2" colspan="3">RO</TD></TR></TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable"><TR class="rowTop"><TD class="cellTopCol1">Bits</TD><TD class="cellTopCol2">Field Name</TD><TD class="cellTopCol3" colspan="3">Description</TD><TD class="cellTopCol4">Type</TD><TD class="cellTopCol5">Reset</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="TXFCNT_RESERVED5">31:5</a></TD><TD class="cellBitfieldCol2">RESERVED5</TD><TD class="cellBitfieldCol3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD><TD class="cellBitfieldCol4">RO</TD><TD class="cellBitfieldCol5">0x000 0000</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="TXFCNT_CNT">4:0</a></TD><TD class="cellBitfieldCol2">CNT</TD><TD class="cellBitfieldCol3">Number of bytes present in the TX FIFO.<BR>
<BR>
0x00: 0 bytes in FIFO<BR>
0x01: 1 bytes in FIFO<BR>
...<BR>
0x0E: 14 bytes in FIFO<BR>
0x0F: 15 bytes in FIFO<BR>
0x10: 16 bytes in FIFO<BR>
0x11 to 0x1F: Unreachable values</TD><TD class="cellBitfieldCol4">RO</TD><TD class="cellBitfieldCol5">0x00</TD></TR></TABLE>
<H3 class="mmapRegisterTitle"><A name="RXFFLAGSCLRN"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">SPIS</A>:RXFFLAGSCLRN</H3><TABLE cellspacing="0" class="mmapRegisterTable"><TR class="row"><TD class="cellCol1"><B>Address Offset</B></TD><TD class="cellCol2" colspan="3">0x0000 004C</TD></TR><TR class="row"><TD class="cellCol1">Physical Address</TD><TD class="cellCol2">0x4008 504C</TD><TD class="cellCol3">Instance</TD><TD class="cellCol4">0x4008 504C</TD></TR><TR class="row"><TD class="cellCol1">Description</TD><TD class="cellCol2" colspan="3">RX FIFO Flag Clear</TD></TR><TR class="row"><TD class="cellCol1">Type</TD><TD class="cellCol2" colspan="3">RW</TD></TR></TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable"><TR class="rowTop"><TD class="cellTopCol1">Bits</TD><TD class="cellTopCol2">Field Name</TD><TD class="cellTopCol3" colspan="3">Description</TD><TD class="cellTopCol4">Type</TD><TD class="cellTopCol5">Reset</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="RXFFLAGSCLRN_RESERVED7">31:7</a></TD><TD class="cellBitfieldCol2">RESERVED7</TD><TD class="cellBitfieldCol3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD><TD class="cellBitfieldCol4">RO</TD><TD class="cellBitfieldCol5">0x000 0000</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="RXFFLAGSCLRN_OVF">6</a></TD><TD class="cellBitfieldCol2">OVF</TD><TD class="cellBitfieldCol3">RX FIFO overflow flag.<BR>
<BR>
0: RX FIFO has no overflow.<BR>
1: RX FIFO overflow condition.</TD><TD class="cellBitfieldCol4">RW</TD><TD class="cellBitfieldCol5">0</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="RXFFLAGSCLRN_UNF">5</a></TD><TD class="cellBitfieldCol2">UNF</TD><TD class="cellBitfieldCol3">RX FIFO underflow.<BR>
<BR>
0: RX FIFO has no underflow.<BR>
1: RX FIFO underflow condition.</TD><TD class="cellBitfieldCol4">RW</TD><TD class="cellBitfieldCol5">0</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="RXFFLAGSCLRN_NOT_EMPTY">4</a></TD><TD class="cellBitfieldCol2">NOT_EMPTY</TD><TD class="cellBitfieldCol3">RX FIFO has one or more bytes.<BR>
<BR>
0: Number of bytes in RX FIFO equal zero.<BR>
1: Number of bytes in RX FIFO greater than zero.</TD><TD class="cellBitfieldCol4">RW</TD><TD class="cellBitfieldCol5">0</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="RXFFLAGSCLRN_LE_THR">3</a></TD><TD class="cellBitfieldCol2">LE_THR</TD><TD class="cellBitfieldCol3">RX FIFO less than or equal RX FIFO threshold count.<BR>
<BR>
0: Number of bytes in RX FIFO not less than or equal RX FIFO threshold count.<BR>
1: Number of bytes in RX FIFO less than or equal RX FIFO threshold count.</TD><TD class="cellBitfieldCol4">RW</TD><TD class="cellBitfieldCol5">1</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="RXFFLAGSCLRN_GE_THR">2</a></TD><TD class="cellBitfieldCol2">GE_THR</TD><TD class="cellBitfieldCol3">RX FIFO greater than or equal to RX FIFO threshold count .<BR>
<BR>
0: Number of bytes in RX FIFO not  greater than or equal RX FIFO threshold count.<BR>
1: Number of bytes in RX FIFO greater than or equal RX FIFO threshold count.</TD><TD class="cellBitfieldCol4">RW</TD><TD class="cellBitfieldCol5">1</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="RXFFLAGSCLRN_EMPTY">1</a></TD><TD class="cellBitfieldCol2">EMPTY</TD><TD class="cellBitfieldCol3">RX FIFO empty flag.<BR>
This flag can not be cleared while the RX FIFO remains empty.<BR>
<BR>
0: RX FIFO not empty.<BR>
1: RX FIFO  is empty.</TD><TD class="cellBitfieldCol4">RW</TD><TD class="cellBitfieldCol5">1</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="RXFFLAGSCLRN_FULL">0</a></TD><TD class="cellBitfieldCol2">FULL</TD><TD class="cellBitfieldCol3">RX FIFO full flag.<BR>
This flag can not be cleared while the RX FIFO remains full.<BR>
<BR>
0: RX FIFO not  full.<BR>
1: RX FIFO is full.</TD><TD class="cellBitfieldCol4">RW</TD><TD class="cellBitfieldCol5">0</TD></TR></TABLE>
<H3 class="mmapRegisterTitle"><A name="RXFFLAGSSET"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">SPIS</A>:RXFFLAGSSET</H3><TABLE cellspacing="0" class="mmapRegisterTable"><TR class="row"><TD class="cellCol1"><B>Address Offset</B></TD><TD class="cellCol2" colspan="3">0x0000 0050</TD></TR><TR class="row"><TD class="cellCol1">Physical Address</TD><TD class="cellCol2">0x4008 5050</TD><TD class="cellCol3">Instance</TD><TD class="cellCol4">0x4008 5050</TD></TR><TR class="row"><TD class="cellCol1">Description</TD><TD class="cellCol2" colspan="3">RX FIFO Flags Set<BR>
Allows setting of events related to RX FIFO flags for debug purposes.<BR>
Note that flag status bits are not modified.</TD></TR><TR class="row"><TD class="cellCol1">Type</TD><TD class="cellCol2" colspan="3">WO</TD></TR></TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable"><TR class="rowTop"><TD class="cellTopCol1">Bits</TD><TD class="cellTopCol2">Field Name</TD><TD class="cellTopCol3" colspan="3">Description</TD><TD class="cellTopCol4">Type</TD><TD class="cellTopCol5">Reset</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="RXFFLAGSSET_RESERVED7">31:7</a></TD><TD class="cellBitfieldCol2">RESERVED7</TD><TD class="cellBitfieldCol3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD><TD class="cellBitfieldCol4">WO</TD><TD class="cellBitfieldCol5">0x000 0000</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="RXFFLAGSSET_OVF">6</a></TD><TD class="cellBitfieldCol2">OVF</TD><TD class="cellBitfieldCol3">RX FIFO overflow flag.<BR>
1: RX FIFO overflow event is forced to 1</TD><TD class="cellBitfieldCol4">WO</TD><TD class="cellBitfieldCol5">0</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="RXFFLAGSSET_UNF">5</a></TD><TD class="cellBitfieldCol2">UNF</TD><TD class="cellBitfieldCol3">RX FIFO underflow flag.<BR>
1: RX FIFO underflow event is forced to 1</TD><TD class="cellBitfieldCol4">WO</TD><TD class="cellBitfieldCol5">0</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="RXFFLAGSSET_NOT_EMPTY">4</a></TD><TD class="cellBitfieldCol2">NOT_EMPTY</TD><TD class="cellBitfieldCol3">RX FIFO has data  flag.<BR>
1: RX FIFO has data event is forced to 1</TD><TD class="cellBitfieldCol4">WO</TD><TD class="cellBitfieldCol5">0</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="RXFFLAGSSET_LE_THR">3</a></TD><TD class="cellBitfieldCol2">LE_THR</TD><TD class="cellBitfieldCol3">RX FIFO threshold count event.<BR>
1: RX FIFO lower than threshold count event is forced to 1</TD><TD class="cellBitfieldCol4">WO</TD><TD class="cellBitfieldCol5">0</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="RXFFLAGSSET_GE_THR">2</a></TD><TD class="cellBitfieldCol2">GE_THR</TD><TD class="cellBitfieldCol3">RX FIFO GE threshold count event.<BR>
1: RX FIFO greater than or equal event is forced to 1</TD><TD class="cellBitfieldCol4">WO</TD><TD class="cellBitfieldCol5">0</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="RXFFLAGSSET_EMPTY">1</a></TD><TD class="cellBitfieldCol2">EMPTY</TD><TD class="cellBitfieldCol3">RX FIFO empty event.<BR>
1: RX FIFO empty event is forced to 1</TD><TD class="cellBitfieldCol4">WO</TD><TD class="cellBitfieldCol5">0</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="RXFFLAGSSET_FULL">0</a></TD><TD class="cellBitfieldCol2">FULL</TD><TD class="cellBitfieldCol3">RX FIFO full event.<BR>
<BR>
1: RX FIFO full event is forced to 1</TD><TD class="cellBitfieldCol4">WO</TD><TD class="cellBitfieldCol5">0</TD></TR></TABLE>
<H3 class="mmapRegisterTitle"><A name="RXFFLAGSMASK"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">SPIS</A>:RXFFLAGSMASK</H3><TABLE cellspacing="0" class="mmapRegisterTable"><TR class="row"><TD class="cellCol1"><B>Address Offset</B></TD><TD class="cellCol2" colspan="3">0x0000 0054</TD></TR><TR class="row"><TD class="cellCol1">Physical Address</TD><TD class="cellCol2">0x4008 5054</TD><TD class="cellCol3">Instance</TD><TD class="cellCol4">0x4008 5054</TD></TR><TR class="row"><TD class="cellCol1">Description</TD><TD class="cellCol2" colspan="3">RX FIFO Flags Mask<BR>
This register defines a mask for which of the flags defined in the <A class="xref" href="#RXFFLAGSCLRN">RXFFLAGSCLRN</A> register that are to be enabled as flag event sources.</TD></TR><TR class="row"><TD class="cellCol1">Type</TD><TD class="cellCol2" colspan="3">RW</TD></TR></TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable"><TR class="rowTop"><TD class="cellTopCol1">Bits</TD><TD class="cellTopCol2">Field Name</TD><TD class="cellTopCol3" colspan="3">Description</TD><TD class="cellTopCol4">Type</TD><TD class="cellTopCol5">Reset</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="RXFFLAGSMASK_RESERVED7">31:7</a></TD><TD class="cellBitfieldCol2">RESERVED7</TD><TD class="cellBitfieldCol3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD><TD class="cellBitfieldCol4">RO</TD><TD class="cellBitfieldCol5">0x000 0000</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="RXFFLAGSMASK_OVF">6</a></TD><TD class="cellBitfieldCol2">OVF</TD><TD class="cellBitfieldCol3">Enable bit for <A class="xref" href="#RXFFLAGSCLRN_OVF">RXFFLAGSCLRN.OVF</A> as event signal.<BR>
<BR>
0: Flag is not an event source.<BR>
1: Flag is enabled as an event source.</TD><TD class="cellBitfieldCol4">RW</TD><TD class="cellBitfieldCol5">0</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="RXFFLAGSMASK_UNF">5</a></TD><TD class="cellBitfieldCol2">UNF</TD><TD class="cellBitfieldCol3">Enable bit for <A class="xref" href="#RXFFLAGSCLRN_UNF">RXFFLAGSCLRN.UNF</A> as event signal.<BR>
<BR>
0: Flag is not an event source.<BR>
1: Flag is enabled as an event source.</TD><TD class="cellBitfieldCol4">RW</TD><TD class="cellBitfieldCol5">0</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="RXFFLAGSMASK_NOT_EMPTY">4</a></TD><TD class="cellBitfieldCol2">NOT_EMPTY</TD><TD class="cellBitfieldCol3">Enable bit for <A class="xref" href="#RXFFLAGSCLRN_NOT_EMPTY">RXFFLAGSCLRN.NOT_EMPTY</A> as event signal.<BR>
<BR>
0: Flag is not an event source.<BR>
1: Flag is enabled as an event source.</TD><TD class="cellBitfieldCol4">RW</TD><TD class="cellBitfieldCol5">0</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="RXFFLAGSMASK_LE_THR">3</a></TD><TD class="cellBitfieldCol2">LE_THR</TD><TD class="cellBitfieldCol3">Enable bit for <A class="xref" href="#RXFFLAGSCLRN_LE_THR">RXFFLAGSCLRN.LE_THR</A> as event signal.<BR>
<BR>
0: Flag is not an event source. <BR>
1: Flag is enabled as an event source.</TD><TD class="cellBitfieldCol4">RW</TD><TD class="cellBitfieldCol5">0</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="RXFFLAGSMASK_GE_THR">2</a></TD><TD class="cellBitfieldCol2">GE_THR</TD><TD class="cellBitfieldCol3">Enable bit for <A class="xref" href="#RXFFLAGSCLRN_GE_THR">RXFFLAGSCLRN.GE_THR</A> as event signal.<BR>
<BR>
0: Flag is not an event source.<BR>
1: Flag is enabled as an event source.</TD><TD class="cellBitfieldCol4">RW</TD><TD class="cellBitfieldCol5">0</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="RXFFLAGSMASK_EMPTY">1</a></TD><TD class="cellBitfieldCol2">EMPTY</TD><TD class="cellBitfieldCol3">Enable bit for <A class="xref" href="#RXFFLAGSCLRN_EMPTY">RXFFLAGSCLRN.EMPTY</A> as event signal.<BR>
<BR>
0: Flag is not an event source.<BR>
1: Flag is enabled as an event source.</TD><TD class="cellBitfieldCol4">RW</TD><TD class="cellBitfieldCol5">0</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="RXFFLAGSMASK_FULL">0</a></TD><TD class="cellBitfieldCol2">FULL</TD><TD class="cellBitfieldCol3">Enable bit for <A class="xref" href="#RXFFLAGSCLRN_FULL">RXFFLAGSCLRN.FULL</A> as event signal.<BR>
<BR>
0: Flag is not an event source.<BR>
1: Flag is enabled as an event source.</TD><TD class="cellBitfieldCol4">RW</TD><TD class="cellBitfieldCol5">0</TD></TR></TABLE>
<H3 class="mmapRegisterTitle"><A name="RXFSTAT"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">SPIS</A>:RXFSTAT</H3><TABLE cellspacing="0" class="mmapRegisterTable"><TR class="row"><TD class="cellCol1"><B>Address Offset</B></TD><TD class="cellCol2" colspan="3">0x0000 0058</TD></TR><TR class="row"><TD class="cellCol1">Physical Address</TD><TD class="cellCol2">0x4008 5058</TD><TD class="cellCol3">Instance</TD><TD class="cellCol4">0x4008 5058</TD></TR><TR class="row"><TD class="cellCol1">Description</TD><TD class="cellCol2" colspan="3">RX FIFO Status</TD></TR><TR class="row"><TD class="cellCol1">Type</TD><TD class="cellCol2" colspan="3">RO</TD></TR></TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable"><TR class="rowTop"><TD class="cellTopCol1">Bits</TD><TD class="cellTopCol2">Field Name</TD><TD class="cellTopCol3" colspan="3">Description</TD><TD class="cellTopCol4">Type</TD><TD class="cellTopCol5">Reset</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="RXFSTAT_RESERVED5">31:5</a></TD><TD class="cellBitfieldCol2">RESERVED5</TD><TD class="cellBitfieldCol3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD><TD class="cellBitfieldCol4">RO</TD><TD class="cellBitfieldCol5">0x000 0000</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="RXFSTAT_NOT_EMPTY">4</a></TD><TD class="cellBitfieldCol2">NOT_EMPTY</TD><TD class="cellBitfieldCol3">RX FIFO has one or more bytes status.<BR>
<BR>
0: Number of bytes in RX FIFO is zero (empty).<BR>
1: Number of bytes in RX FIFO is greater than zero (not empty).</TD><TD class="cellBitfieldCol4">RO</TD><TD class="cellBitfieldCol5">0</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="RXFSTAT_LE_THR">3</a></TD><TD class="cellBitfieldCol2">LE_THR</TD><TD class="cellBitfieldCol3">RX FIFO byte count less than or equal to RX FIFO threshold count  <A class="xref" href="#RXFTHR_CNT">RXFTHR.CNT</A>.<BR>
<BR>
0: Number of bytes in RX FIFO is greater than RX FIFO threshold count.<BR>
1: Number of bytes in RX FIFO is equal to or less than RX FIFO threshold count.</TD><TD class="cellBitfieldCol4">RO</TD><TD class="cellBitfieldCol5">1</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="RXFSTAT_GE_THR">2</a></TD><TD class="cellBitfieldCol2">GE_THR</TD><TD class="cellBitfieldCol3">RX FIFO byte count greater than or equal to RX FIFO threshold count <A class="xref" href="#RXFTHR_CNT">RXFTHR.CNT</A>.<BR>
<BR>
0: Number of bytes in RX FIFO is less than RX FIFO threshold count.<BR>
1: Number of bytes in RX FIFO is equal to or greater than RX FIFO threshold count.</TD><TD class="cellBitfieldCol4">RO</TD><TD class="cellBitfieldCol5">1</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="RXFSTAT_EMPTY">1</a></TD><TD class="cellBitfieldCol2">EMPTY</TD><TD class="cellBitfieldCol3">RX FIFO empty status.<BR>
<BR>
0: RX FIFO is not empty.<BR>
1: RX FIFO is empty.</TD><TD class="cellBitfieldCol4">RO</TD><TD class="cellBitfieldCol5">1</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="RXFSTAT_FULL">0</a></TD><TD class="cellBitfieldCol2">FULL</TD><TD class="cellBitfieldCol3">RX FIFO full status.<BR>
<BR>
0: RX FIFO is not full.<BR>
1: RX FIFO is full.</TD><TD class="cellBitfieldCol4">RO</TD><TD class="cellBitfieldCol5">0</TD></TR></TABLE>
<H3 class="mmapRegisterTitle"><A name="RXFEVSRC"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">SPIS</A>:RXFEVSRC</H3><TABLE cellspacing="0" class="mmapRegisterTable"><TR class="row"><TD class="cellCol1"><B>Address Offset</B></TD><TD class="cellCol2" colspan="3">0x0000 005C</TD></TR><TR class="row"><TD class="cellCol1">Physical Address</TD><TD class="cellCol2">0x4008 505C</TD><TD class="cellCol3">Instance</TD><TD class="cellCol4">0x4008 505C</TD></TR><TR class="row"><TD class="cellCol1">Description</TD><TD class="cellCol2" colspan="3">RX FIFO Event Source<BR>
This register is used to select one of the status bit fields in the <A class="xref" href="#RXFSTAT">RXFSTAT</A> register as source for an event.</TD></TR><TR class="row"><TD class="cellCol1">Type</TD><TD class="cellCol2" colspan="3">RW</TD></TR></TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable"><TR class="rowTop"><TD class="cellTopCol1">Bits</TD><TD class="cellTopCol2">Field Name</TD><TD class="cellTopCol3" colspan="3">Description</TD><TD class="cellTopCol4">Type</TD><TD class="cellTopCol5">Reset</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="RXFEVSRC_RESERVED3">31:3</a></TD><TD class="cellBitfieldCol2">RESERVED3</TD><TD class="cellBitfieldCol3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD><TD class="cellBitfieldCol4">RO</TD><TD class="cellBitfieldCol5">0x0000 0000</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="RXFEVSRC_SEL">2:0</a></TD><TD class="cellBitfieldCol2">SEL</TD><TD class="cellBitfieldCol3">RX FIFO Status source select<TABLE cellspacing="0" class="LprfEnum"><TR class="rowEnumHead"><TD class="cellEnumTableHeadCol1">Value</TD><TD class="cellEnumTableHeadCol2">ENUM Name</TD><TD class="cellEnumTableHeadCol3">Description</TD></TR><TR class="rowEnum"><TD class="cellEnumTableCol1">7</TD><TD class="cellEnumTableCol2">ZERO</TD><TD class="cellEnumTableCol3">None</TD></TR><TR class="rowEnum"><TD class="cellEnumTableCol1">6</TD><TD class="cellEnumTableCol2">RESERVED</TD><TD class="cellEnumTableCol3">None</TD></TR><TR class="rowEnum"><TD class="cellEnumTableCol1">5</TD><TD class="cellEnumTableCol2">ONE</TD><TD class="cellEnumTableCol3">None</TD></TR><TR class="rowEnum"><TD class="cellEnumTableCol1">4</TD><TD class="cellEnumTableCol2">NOT_EMPTY</TD><TD class="cellEnumTableCol3"><A class="xref" href="#RXFSTAT_NOT_EMPTY">RXFSTAT.NOT_EMPTY</A> FIFO not empty</TD></TR><TR class="rowEnum"><TD class="cellEnumTableCol1">3</TD><TD class="cellEnumTableCol2">LE_THR</TD><TD class="cellEnumTableCol3"><A class="xref" href="#RXFSTAT_LE_THR">RXFSTAT.LE_THR</A> FIFO has less data than threshold count</TD></TR><TR class="rowEnum"><TD class="cellEnumTableCol1">2</TD><TD class="cellEnumTableCol2">GE_THR</TD><TD class="cellEnumTableCol3"><A class="xref" href="#RXFSTAT_GE_THR">RXFSTAT.GE_THR</A> FIFO has more data than threshold count</TD></TR><TR class="rowEnum"><TD class="cellEnumTableCol1">1</TD><TD class="cellEnumTableCol2">EMPTY</TD><TD class="cellEnumTableCol3"><A class="xref" href="#RXFSTAT_EMPTY">RXFSTAT.EMPTY</A> FIFO is empty</TD></TR><TR class="rowEnum"><TD class="cellEnumTableCol1">0</TD><TD class="cellEnumTableCol2">FULL</TD><TD class="cellEnumTableCol3"><A class="xref" href="#RXFSTAT_FULL">RXFSTAT.FULL</A> FIFO is full</TD></TR></TABLE>
</TD><TD class="cellBitfieldCol4">RW</TD><TD class="cellBitfieldCol5">0x7</TD></TR></TABLE>
<H3 class="mmapRegisterTitle"><A name="RXFTHR"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">SPIS</A>:RXFTHR</H3><TABLE cellspacing="0" class="mmapRegisterTable"><TR class="row"><TD class="cellCol1"><B>Address Offset</B></TD><TD class="cellCol2" colspan="3">0x0000 0060</TD></TR><TR class="row"><TD class="cellCol1">Physical Address</TD><TD class="cellCol2">0x4008 5060</TD><TD class="cellCol3">Instance</TD><TD class="cellCol4">0x4008 5060</TD></TR><TR class="row"><TD class="cellCol1">Description</TD><TD class="cellCol2" colspan="3">RX FIFO Threshold<BR>
Defines the threshold count of the RX FIFO.</TD></TR><TR class="row"><TD class="cellCol1">Type</TD><TD class="cellCol2" colspan="3">RW</TD></TR></TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable"><TR class="rowTop"><TD class="cellTopCol1">Bits</TD><TD class="cellTopCol2">Field Name</TD><TD class="cellTopCol3" colspan="3">Description</TD><TD class="cellTopCol4">Type</TD><TD class="cellTopCol5">Reset</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="RXFTHR_RESERVED4">31:4</a></TD><TD class="cellBitfieldCol2">RESERVED4</TD><TD class="cellBitfieldCol3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD><TD class="cellBitfieldCol4">RO</TD><TD class="cellBitfieldCol5">0x000 0000</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="RXFTHR_CNT">3:0</a></TD><TD class="cellBitfieldCol2">CNT</TD><TD class="cellBitfieldCol3">Threshold count.<BR>
<BR>
0x0: 0 bytes<BR>
0x1: 1 bytes<BR>
0x2: 2 bytes<BR>
...<BR>
0xE: 14 bytes<BR>
0xF: 15 bytes</TD><TD class="cellBitfieldCol4">RW</TD><TD class="cellBitfieldCol5">0x0</TD></TR></TABLE>
<H3 class="mmapRegisterTitle"><A name="RXFPOP"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">SPIS</A>:RXFPOP</H3><TABLE cellspacing="0" class="mmapRegisterTable"><TR class="row"><TD class="cellCol1"><B>Address Offset</B></TD><TD class="cellCol2" colspan="3">0x0000 0064</TD></TR><TR class="row"><TD class="cellCol1">Physical Address</TD><TD class="cellCol2">0x4008 5064</TD><TD class="cellCol3">Instance</TD><TD class="cellCol4">0x4008 5064</TD></TR><TR class="row"><TD class="cellCol1">Description</TD><TD class="cellCol2" colspan="3">RX FIFO Pop<BR>
This register is used to read data from the RX FIFO.</TD></TR><TR class="row"><TD class="cellCol1">Type</TD><TD class="cellCol2" colspan="3">RO</TD></TR></TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable"><TR class="rowTop"><TD class="cellTopCol1">Bits</TD><TD class="cellTopCol2">Field Name</TD><TD class="cellTopCol3" colspan="3">Description</TD><TD class="cellTopCol4">Type</TD><TD class="cellTopCol5">Reset</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="RXFPOP_RESERVED8">31:8</a></TD><TD class="cellBitfieldCol2">RESERVED8</TD><TD class="cellBitfieldCol3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD><TD class="cellBitfieldCol4">RO</TD><TD class="cellBitfieldCol5">0x00 0000</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="RXFPOP_DATA">7:0</a></TD><TD class="cellBitfieldCol2">DATA</TD><TD class="cellBitfieldCol3">Data read from RX FIFO.</TD><TD class="cellBitfieldCol4">RO</TD><TD class="cellBitfieldCol5">0x00</TD></TR></TABLE>
<H3 class="mmapRegisterTitle"><A name="RXFFLUSH"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">SPIS</A>:RXFFLUSH</H3><TABLE cellspacing="0" class="mmapRegisterTable"><TR class="row"><TD class="cellCol1"><B>Address Offset</B></TD><TD class="cellCol2" colspan="3">0x0000 0068</TD></TR><TR class="row"><TD class="cellCol1">Physical Address</TD><TD class="cellCol2">0x4008 5068</TD><TD class="cellCol3">Instance</TD><TD class="cellCol4">0x4008 5068</TD></TR><TR class="row"><TD class="cellCol1">Description</TD><TD class="cellCol2" colspan="3">RX FIFO Flush<BR>
This register is used to empty the contents of the RX FIFO.</TD></TR><TR class="row"><TD class="cellCol1">Type</TD><TD class="cellCol2" colspan="3">WO</TD></TR></TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable"><TR class="rowTop"><TD class="cellTopCol1">Bits</TD><TD class="cellTopCol2">Field Name</TD><TD class="cellTopCol3" colspan="3">Description</TD><TD class="cellTopCol4">Type</TD><TD class="cellTopCol5">Reset</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="RXFFLUSH_RESERVED1">31:1</a></TD><TD class="cellBitfieldCol2">RESERVED1</TD><TD class="cellBitfieldCol3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD><TD class="cellBitfieldCol4">WO</TD><TD class="cellBitfieldCol5">0x0000 0000</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="RXFFLUSH_FLUSH">0</a></TD><TD class="cellBitfieldCol2">FLUSH</TD><TD class="cellBitfieldCol3">Execute RX FIFO flush command.<BR>
<BR>
0: RX FIFO is not flushed (untouched).<BR>
1: RX FIFO is flushed.</TD><TD class="cellBitfieldCol4">WO</TD><TD class="cellBitfieldCol5">0</TD></TR></TABLE>
<H3 class="mmapRegisterTitle"><A name="RXFMEMRDPOS"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">SPIS</A>:RXFMEMRDPOS</H3><TABLE cellspacing="0" class="mmapRegisterTable"><TR class="row"><TD class="cellCol1"><B>Address Offset</B></TD><TD class="cellCol2" colspan="3">0x0000 0080</TD></TR><TR class="row"><TD class="cellCol1">Physical Address</TD><TD class="cellCol2">0x4008 5080</TD><TD class="cellCol3">Instance</TD><TD class="cellCol4">0x4008 5080</TD></TR><TR class="row"><TD class="cellCol1">Description</TD><TD class="cellCol2" colspan="3">RX FIFO Memory Read Position<BR>
This register returns the RX FIFO read pointer value.</TD></TR><TR class="row"><TD class="cellCol1">Type</TD><TD class="cellCol2" colspan="3">RO</TD></TR></TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable"><TR class="rowTop"><TD class="cellTopCol1">Bits</TD><TD class="cellTopCol2">Field Name</TD><TD class="cellTopCol3" colspan="3">Description</TD><TD class="cellTopCol4">Type</TD><TD class="cellTopCol5">Reset</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="RXFMEMRDPOS_RESERVED4">31:4</a></TD><TD class="cellBitfieldCol2">RESERVED4</TD><TD class="cellBitfieldCol3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD><TD class="cellBitfieldCol4">RO</TD><TD class="cellBitfieldCol5">0x000 0000</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="RXFMEMRDPOS_POS">3:0</a></TD><TD class="cellBitfieldCol2">POS</TD><TD class="cellBitfieldCol3">RX FIFO read pointer value.<BR>
<BR>
0x0: FIFO element #0<BR>
0x1: FIFO element #1<BR>
...<BR>
0xE: Read Pointer at FIFO element #14<BR>
0xF: Read Pointer at FIFO element #15</TD><TD class="cellBitfieldCol4">RO</TD><TD class="cellBitfieldCol5">0x0</TD></TR></TABLE>
<H3 class="mmapRegisterTitle"><A name="RXFMEMWRPOS"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">SPIS</A>:RXFMEMWRPOS</H3><TABLE cellspacing="0" class="mmapRegisterTable"><TR class="row"><TD class="cellCol1"><B>Address Offset</B></TD><TD class="cellCol2" colspan="3">0x0000 0084</TD></TR><TR class="row"><TD class="cellCol1">Physical Address</TD><TD class="cellCol2">0x4008 5084</TD><TD class="cellCol3">Instance</TD><TD class="cellCol4">0x4008 5084</TD></TR><TR class="row"><TD class="cellCol1">Description</TD><TD class="cellCol2" colspan="3">RX FIFO Memory Write Position<BR>
This register returns the RX FIFO write pointer value.</TD></TR><TR class="row"><TD class="cellCol1">Type</TD><TD class="cellCol2" colspan="3">RO</TD></TR></TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable"><TR class="rowTop"><TD class="cellTopCol1">Bits</TD><TD class="cellTopCol2">Field Name</TD><TD class="cellTopCol3" colspan="3">Description</TD><TD class="cellTopCol4">Type</TD><TD class="cellTopCol5">Reset</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="RXFMEMWRPOS_RESERVED4">31:4</a></TD><TD class="cellBitfieldCol2">RESERVED4</TD><TD class="cellBitfieldCol3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD><TD class="cellBitfieldCol4">RO</TD><TD class="cellBitfieldCol5">0x000 0000</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="RXFMEMWRPOS_POS">3:0</a></TD><TD class="cellBitfieldCol2">POS</TD><TD class="cellBitfieldCol3">FIFO write pointer value.<BR>
0x0: FIFO element #0<BR>
0x1: FIFO element #1<BR>
...<BR>
0xE: FIFO element #14<BR>
0xF: FIFO element #15</TD><TD class="cellBitfieldCol4">RO</TD><TD class="cellBitfieldCol5">0x0</TD></TR></TABLE>
<H3 class="mmapRegisterTitle"><A name="RXCNT"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">SPIS</A>:RXCNT</H3><TABLE cellspacing="0" class="mmapRegisterTable"><TR class="row"><TD class="cellCol1"><B>Address Offset</B></TD><TD class="cellCol2" colspan="3">0x0000 0088</TD></TR><TR class="row"><TD class="cellCol1">Physical Address</TD><TD class="cellCol2">0x4008 5088</TD><TD class="cellCol3">Instance</TD><TD class="cellCol4">0x4008 5088</TD></TR><TR class="row"><TD class="cellCol1">Description</TD><TD class="cellCol2" colspan="3">RX FIFO Byte Count<BR>
This register returns the number of bytes that currently reside in the FIFO.</TD></TR><TR class="row"><TD class="cellCol1">Type</TD><TD class="cellCol2" colspan="3">RO</TD></TR></TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable"><TR class="rowTop"><TD class="cellTopCol1">Bits</TD><TD class="cellTopCol2">Field Name</TD><TD class="cellTopCol3" colspan="3">Description</TD><TD class="cellTopCol4">Type</TD><TD class="cellTopCol5">Reset</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="RXCNT_RESERVED5">31:5</a></TD><TD class="cellBitfieldCol2">RESERVED5</TD><TD class="cellBitfieldCol3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD><TD class="cellBitfieldCol4">RO</TD><TD class="cellBitfieldCol5">0x000 0000</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="RXCNT_CNT">4:0</a></TD><TD class="cellBitfieldCol2">CNT</TD><TD class="cellBitfieldCol3">Number of bytes in present in RX FIFO.<BR>
<BR>
0x00: 0 bytes in FIFO<BR>
0x01: 1 bytes in FIFO<BR>
...<BR>
0x0E: 14 bytes in FIFO<BR>
0x0F: 15 bytes in FIFO<BR>
0x10: 16 bytes in FIFO<BR>
0x11 to 0x1F: Unreachable values</TD><TD class="cellBitfieldCol4">RO</TD><TD class="cellBitfieldCol5">0x00</TD></TR></TABLE>
<H3 class="mmapRegisterTitle"><A name="TXFMEM__0-TXFMEM__15"></A><A name="TXFMEM__0-TXFMEM__150"></A><A name="TXFMEM__0-TXFMEM__151"></A><A name="TXFMEM__0-TXFMEM__152"></A><A name="TXFMEM__0-TXFMEM__153"></A><A name="TXFMEM__0-TXFMEM__154"></A><A name="TXFMEM__0-TXFMEM__155"></A><A name="TXFMEM__0-TXFMEM__156"></A><A name="TXFMEM__0-TXFMEM__157"></A><A name="TXFMEM__0-TXFMEM__158"></A><A name="TXFMEM__0-TXFMEM__159"></A><A name="TXFMEM__0-TXFMEM__1510"></A><A name="TXFMEM__0-TXFMEM__1511"></A><A name="TXFMEM__0-TXFMEM__1512"></A><A name="TXFMEM__0-TXFMEM__1513"></A><A name="TXFMEM__0-TXFMEM__1514"></A><A name="TXFMEM__0-TXFMEM__1515"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">SPIS</A>:TXFMEM__0-TXFMEM__15</H3><TABLE cellspacing="0" class="mmapRegisterTable"><TR class="row"><TD class="cellCol1"><B>Address Offset</B></TD><TD class="cellCol2" colspan="3">0x0000 0400 - 0x0000 043C</TD></TR><TR class="row"><TD class="cellCol1">Physical Address</TD><TD class="cellCol2">0x4008 5400 - 0x4008 543C</TD><TD class="cellCol3">Instance</TD><TD class="cellCol4">0x4008 5400 - 0x4008 543C</TD></TR><TR class="row"><TD class="cellCol1">Description</TD><TD class="cellCol2" colspan="3">TX FIFO Memory<BR>
The contents of the TX FIFO can be read by accessing this register.</TD></TR><TR class="row"><TD class="cellCol1">Type</TD><TD class="cellCol2" colspan="3">RO</TD></TR></TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable"><TR class="rowTop"><TD class="cellTopCol1">Bits</TD><TD class="cellTopCol2">Field Name</TD><TD class="cellTopCol3" colspan="3">Description</TD><TD class="cellTopCol4">Type</TD><TD class="cellTopCol5">Reset</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="TXFMEM__0-TXFMEM__15_RESERVED8">31:8</a></TD><TD class="cellBitfieldCol2">RESERVED8</TD><TD class="cellBitfieldCol3">Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.</TD><TD class="cellBitfieldCol4">RO</TD><TD class="cellBitfieldCol5">0x00 0000</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="TXFMEM__0-TXFMEM__15_DATA">7:0</a></TD><TD class="cellBitfieldCol2">DATA</TD><TD class="cellBitfieldCol3">FIFO data element</TD><TD class="cellBitfieldCol4">RO</TD><TD class="cellBitfieldCol5">0x00</TD></TR></TABLE>
<H3 class="mmapRegisterTitle"><A name="RXFMEM__0-RXFMEM__15"></A><A name="RXFMEM__0-RXFMEM__150"></A><A name="RXFMEM__0-RXFMEM__151"></A><A name="RXFMEM__0-RXFMEM__152"></A><A name="RXFMEM__0-RXFMEM__153"></A><A name="RXFMEM__0-RXFMEM__154"></A><A name="RXFMEM__0-RXFMEM__155"></A><A name="RXFMEM__0-RXFMEM__156"></A><A name="RXFMEM__0-RXFMEM__157"></A><A name="RXFMEM__0-RXFMEM__158"></A><A name="RXFMEM__0-RXFMEM__159"></A><A name="RXFMEM__0-RXFMEM__1510"></A><A name="RXFMEM__0-RXFMEM__1511"></A><A name="RXFMEM__0-RXFMEM__1512"></A><A name="RXFMEM__0-RXFMEM__1513"></A><A name="RXFMEM__0-RXFMEM__1514"></A><A name="RXFMEM__0-RXFMEM__1515"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">SPIS</A>:RXFMEM__0-RXFMEM__15</H3><TABLE cellspacing="0" class="mmapRegisterTable"><TR class="row"><TD class="cellCol1"><B>Address Offset</B></TD><TD class="cellCol2" colspan="3">0x0000 0800 - 0x0000 083C</TD></TR><TR class="row"><TD class="cellCol1">Physical Address</TD><TD class="cellCol2">0x4008 5800 - 0x4008 583C</TD><TD class="cellCol3">Instance</TD><TD class="cellCol4">0x4008 5800 - 0x4008 583C</TD></TR><TR class="row"><TD class="cellCol1">Description</TD><TD class="cellCol2" colspan="3">RX FIFO Data<BR>
The contents of the RX FIFO can be read from this register.</TD></TR><TR class="row"><TD class="cellCol1">Type</TD><TD class="cellCol2" colspan="3">RO</TD></TR></TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable"><TR class="rowTop"><TD class="cellTopCol1">Bits</TD><TD class="cellTopCol2">Field Name</TD><TD class="cellTopCol3" colspan="3">Description</TD><TD class="cellTopCol4">Type</TD><TD class="cellTopCol5">Reset</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="RXFMEM__0-RXFMEM__15_RESERVED8">31:8</a></TD><TD class="cellBitfieldCol2">RESERVED8</TD><TD class="cellBitfieldCol3">Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.</TD><TD class="cellBitfieldCol4">RO</TD><TD class="cellBitfieldCol5">0x00 0000</TD></TR><TR class="rowBitfield"><TD class="cellBitfieldCol1"><a name="RXFMEM__0-RXFMEM__15_DATA">7:0</a></TD><TD class="cellBitfieldCol2">DATA</TD><TD class="cellBitfieldCol3">FIFO data.</TD><TD class="cellBitfieldCol4">RO</TD><TD class="cellBitfieldCol5">0x00</TD></TR></TABLE>
<BR><BR><hr><table class="footer"><tr><td>&copy; 2015. Texas Instruments | All Rights Reserved</td></tr></table>
</BODY></HTML>
