# Microprocessor
Verilog project to build a Harvard, RISC-like, five-stages pipeline processor with hazard detection and forward units
