{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1508741014029 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1508741014035 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 22 23:43:33 2017 " "Processing started: Sun Oct 22 23:43:33 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1508741014035 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1508741014035 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1508741014035 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1508741014683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter_tb " "Found entity 1: shifter_tb" {  } { { "shifter_tb.v" "" { Text "C:/Users/Will/Documents/GitHub/lab6/shifter_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508741026486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508741026486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "C:/Users/Will/Documents/GitHub/lab6/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508741026488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508741026488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 testreg " "Found entity 1: testreg" {  } { { "regfile_tb.v" "" { Text "C:/Users/Will/Documents/GitHub/lab6/regfile_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508741026490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508741026490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 7 7 " "Found 7 design units, including 7 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 vDFFE " "Found entity 1: vDFFE" {  } { { "regfile.v" "" { Text "C:/Users/Will/Documents/GitHub/lab6/regfile.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508741026492 ""} { "Info" "ISGN_ENTITY_NAME" "2 DEC " "Found entity 2: DEC" {  } { { "regfile.v" "" { Text "C:/Users/Will/Documents/GitHub/lab6/regfile.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508741026492 ""} { "Info" "ISGN_ENTITY_NAME" "3 MUX2 " "Found entity 3: MUX2" {  } { { "regfile.v" "" { Text "C:/Users/Will/Documents/GitHub/lab6/regfile.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508741026492 ""} { "Info" "ISGN_ENTITY_NAME" "4 MUX8 " "Found entity 4: MUX8" {  } { { "regfile.v" "" { Text "C:/Users/Will/Documents/GitHub/lab6/regfile.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508741026492 ""} { "Info" "ISGN_ENTITY_NAME" "5 MUX3 " "Found entity 5: MUX3" {  } { { "regfile.v" "" { Text "C:/Users/Will/Documents/GitHub/lab6/regfile.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508741026492 ""} { "Info" "ISGN_ENTITY_NAME" "6 MUX4 " "Found entity 6: MUX4" {  } { { "regfile.v" "" { Text "C:/Users/Will/Documents/GitHub/lab6/regfile.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508741026492 ""} { "Info" "ISGN_ENTITY_NAME" "7 registerFile " "Found entity 7: registerFile" {  } { { "regfile.v" "" { Text "C:/Users/Will/Documents/GitHub/lab6/regfile.v" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508741026492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508741026492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6_top.v 4 4 " "Found 4 design units, including 4 entities, in source file lab6_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab6_top " "Found entity 1: lab6_top" {  } { { "lab6_top.v" "" { Text "C:/Users/Will/Documents/GitHub/lab6/lab6_top.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508741026495 ""} { "Info" "ISGN_ENTITY_NAME" "2 input_iface " "Found entity 2: input_iface" {  } { { "lab6_top.v" "" { Text "C:/Users/Will/Documents/GitHub/lab6/lab6_top.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508741026495 ""} { "Info" "ISGN_ENTITY_NAME" "3 vDFF " "Found entity 3: vDFF" {  } { { "lab6_top.v" "" { Text "C:/Users/Will/Documents/GitHub/lab6/lab6_top.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508741026495 ""} { "Info" "ISGN_ENTITY_NAME" "4 sseg " "Found entity 4: sseg" {  } { { "lab6_top.v" "" { Text "C:/Users/Will/Documents/GitHub/lab6/lab6_top.v" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508741026495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508741026495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 testfsm " "Found entity 1: testfsm" {  } { { "fsm_tb.v" "" { Text "C:/Users/Will/Documents/GitHub/lab6/fsm_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508741026496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508741026496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 testdatapath " "Found entity 1: testdatapath" {  } { { "datapath_tb.v" "" { Text "C:/Users/Will/Documents/GitHub/lab6/datapath_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508741026498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508741026498 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "loada loadA datapath.v(6) " "Verilog HDL Declaration information at datapath.v(6): object \"loada\" differs only in case from object \"loadA\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/Will/Documents/GitHub/lab6/datapath.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1508741026500 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "loadb loadB datapath.v(6) " "Verilog HDL Declaration information at datapath.v(6): object \"loadb\" differs only in case from object \"loadB\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/Will/Documents/GitHub/lab6/datapath.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1508741026500 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "shift Shift datapath.v(7) " "Verilog HDL Declaration information at datapath.v(7): object \"shift\" differs only in case from object \"Shift\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/Will/Documents/GitHub/lab6/datapath.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1508741026500 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "loadc loadC datapath.v(6) " "Verilog HDL Declaration information at datapath.v(6): object \"loadc\" differs only in case from object \"loadC\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/Will/Documents/GitHub/lab6/datapath.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1508741026500 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "loads loadS datapath.v(6) " "Verilog HDL Declaration information at datapath.v(6): object \"loads\" differs only in case from object \"loadS\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/Will/Documents/GitHub/lab6/datapath.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1508741026500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/Users/Will/Documents/GitHub/lab6/datapath.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508741026500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508741026500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_tb_autograder_example.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_tb_autograder_example.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_autograder_example_tb " "Found entity 1: cpu_autograder_example_tb" {  } { { "cpu_tb_autograder_example.v" "" { Text "C:/Users/Will/Documents/GitHub/lab6/cpu_tb_autograder_example.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508741026502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508741026502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 testcpu " "Found entity 1: testcpu" {  } { { "cpu_tb.v" "" { Text "C:/Users/Will/Documents/GitHub/lab6/cpu_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508741026503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508741026503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 3 3 " "Found 3 design units, including 3 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "C:/Users/Will/Documents/GitHub/lab6/cpu.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508741026505 ""} { "Info" "ISGN_ENTITY_NAME" "2 instructionDecoder " "Found entity 2: instructionDecoder" {  } { { "cpu.v" "" { Text "C:/Users/Will/Documents/GitHub/lab6/cpu.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508741026505 ""} { "Info" "ISGN_ENTITY_NAME" "3 stateMachine " "Found entity 3: stateMachine" {  } { { "cpu.v" "" { Text "C:/Users/Will/Documents/GitHub/lab6/cpu.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508741026505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508741026505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 testalu " "Found entity 1: testalu" {  } { { "alu_tb.v" "" { Text "C:/Users/Will/Documents/GitHub/lab6/alu_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508741026507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508741026507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 2 2 " "Found 2 design units, including 2 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.v" "" { Text "C:/Users/Will/Documents/GitHub/lab6/alu.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508741026509 ""} { "Info" "ISGN_ENTITY_NAME" "2 AddSub " "Found entity 2: AddSub" {  } { { "alu.v" "" { Text "C:/Users/Will/Documents/GitHub/lab6/alu.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508741026509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508741026509 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write fsm_tb.v(13) " "Verilog HDL Implicit Net warning at fsm_tb.v(13): created implicit net for \"write\"" {  } { { "fsm_tb.v" "" { Text "C:/Users/Will/Documents/GitHub/lab6/fsm_tb.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508741026509 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab6_top " "Elaborating entity \"lab6_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1508741026559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_iface input_iface:IN " "Elaborating entity \"input_iface\" for hierarchy \"input_iface:IN\"" {  } { { "lab6_top.v" "IN" { Text "C:/Users/Will/Documents/GitHub/lab6/lab6_top.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508741026562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFF input_iface:IN\|vDFF:REG " "Elaborating entity \"vDFF\" for hierarchy \"input_iface:IN\|vDFF:REG\"" {  } { { "lab6_top.v" "REG" { Text "C:/Users/Will/Documents/GitHub/lab6/lab6_top.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508741026563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:U " "Elaborating entity \"cpu\" for hierarchy \"cpu:U\"" {  } { { "lab6_top.v" "U" { Text "C:/Users/Will/Documents/GitHub/lab6/lab6_top.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508741026564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFFE cpu:U\|vDFFE:instruction " "Elaborating entity \"vDFFE\" for hierarchy \"cpu:U\|vDFFE:instruction\"" {  } { { "cpu.v" "instruction" { Text "C:/Users/Will/Documents/GitHub/lab6/cpu.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508741026582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionDecoder cpu:U\|instructionDecoder:insDec " "Elaborating entity \"instructionDecoder\" for hierarchy \"cpu:U\|instructionDecoder:insDec\"" {  } { { "cpu.v" "insDec" { Text "C:/Users/Will/Documents/GitHub/lab6/cpu.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508741026597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX3 cpu:U\|instructionDecoder:insDec\|MUX3:Rmux " "Elaborating entity \"MUX3\" for hierarchy \"cpu:U\|instructionDecoder:insDec\|MUX3:Rmux\"" {  } { { "cpu.v" "Rmux" { Text "C:/Users/Will/Documents/GitHub/lab6/cpu.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508741026621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stateMachine cpu:U\|stateMachine:FSM " "Elaborating entity \"stateMachine\" for hierarchy \"cpu:U\|stateMachine:FSM\"" {  } { { "cpu.v" "FSM" { Text "C:/Users/Will/Documents/GitHub/lab6/cpu.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508741026644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath cpu:U\|datapath:DP " "Elaborating entity \"datapath\" for hierarchy \"cpu:U\|datapath:DP\"" {  } { { "cpu.v" "DP" { Text "C:/Users/Will/Documents/GitHub/lab6/cpu.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508741026665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile cpu:U\|datapath:DP\|registerFile:REGFILE " "Elaborating entity \"registerFile\" for hierarchy \"cpu:U\|datapath:DP\|registerFile:REGFILE\"" {  } { { "datapath.v" "REGFILE" { Text "C:/Users/Will/Documents/GitHub/lab6/datapath.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508741026684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEC cpu:U\|datapath:DP\|registerFile:REGFILE\|DEC:writenum_dec " "Elaborating entity \"DEC\" for hierarchy \"cpu:U\|datapath:DP\|registerFile:REGFILE\|DEC:writenum_dec\"" {  } { { "regfile.v" "writenum_dec" { Text "C:/Users/Will/Documents/GitHub/lab6/regfile.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508741026701 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 regfile.v(24) " "Verilog HDL assignment warning at regfile.v(24): truncated value with size 32 to match size of target (8)" {  } { { "regfile.v" "" { Text "C:/Users/Will/Documents/GitHub/lab6/regfile.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1508741026701 "|lab6_top|cpu:U|datapath:DP|registerFile:REGFILE|DEC:writenum_dec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFFE cpu:U\|datapath:DP\|registerFile:REGFILE\|vDFFE:Reg0 " "Elaborating entity \"vDFFE\" for hierarchy \"cpu:U\|datapath:DP\|registerFile:REGFILE\|vDFFE:Reg0\"" {  } { { "regfile.v" "Reg0" { Text "C:/Users/Will/Documents/GitHub/lab6/regfile.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508741026714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX8 cpu:U\|datapath:DP\|registerFile:REGFILE\|MUX8:regmux " "Elaborating entity \"MUX8\" for hierarchy \"cpu:U\|datapath:DP\|registerFile:REGFILE\|MUX8:regmux\"" {  } { { "regfile.v" "regmux" { Text "C:/Users/Will/Documents/GitHub/lab6/regfile.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508741026727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEC cpu:U\|datapath:DP\|DEC:aselonehot " "Elaborating entity \"DEC\" for hierarchy \"cpu:U\|datapath:DP\|DEC:aselonehot\"" {  } { { "datapath.v" "aselonehot" { Text "C:/Users/Will/Documents/GitHub/lab6/datapath.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508741026747 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 regfile.v(24) " "Verilog HDL assignment warning at regfile.v(24): truncated value with size 32 to match size of target (2)" {  } { { "regfile.v" "" { Text "C:/Users/Will/Documents/GitHub/lab6/regfile.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1508741026747 "|lab6_top|cpu:U|datapath:DP|DEC:aselonehot"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEC cpu:U\|datapath:DP\|DEC:vselonehot " "Elaborating entity \"DEC\" for hierarchy \"cpu:U\|datapath:DP\|DEC:vselonehot\"" {  } { { "datapath.v" "vselonehot" { Text "C:/Users/Will/Documents/GitHub/lab6/datapath.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508741026761 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 regfile.v(24) " "Verilog HDL assignment warning at regfile.v(24): truncated value with size 32 to match size of target (4)" {  } { { "regfile.v" "" { Text "C:/Users/Will/Documents/GitHub/lab6/regfile.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1508741026762 "|lab6_top|cpu:U|datapath:DP|DEC:vselonehot"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter cpu:U\|datapath:DP\|shifter:Shift " "Elaborating entity \"shifter\" for hierarchy \"cpu:U\|datapath:DP\|shifter:Shift\"" {  } { { "datapath.v" "Shift" { Text "C:/Users/Will/Documents/GitHub/lab6/datapath.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508741026775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2 cpu:U\|datapath:DP\|MUX2:Muxa " "Elaborating entity \"MUX2\" for hierarchy \"cpu:U\|datapath:DP\|MUX2:Muxa\"" {  } { { "datapath.v" "Muxa" { Text "C:/Users/Will/Documents/GitHub/lab6/datapath.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508741026777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU cpu:U\|datapath:DP\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"cpu:U\|datapath:DP\|ALU:alu\"" {  } { { "datapath.v" "alu" { Text "C:/Users/Will/Documents/GitHub/lab6/datapath.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508741026791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddSub cpu:U\|datapath:DP\|ALU:alu\|AddSub:addersubtractor " "Elaborating entity \"AddSub\" for hierarchy \"cpu:U\|datapath:DP\|ALU:alu\|AddSub:addersubtractor\"" {  } { { "alu.v" "addersubtractor" { Text "C:/Users/Will/Documents/GitHub/lab6/alu.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508741026792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFFE cpu:U\|datapath:DP\|vDFFE:loadS " "Elaborating entity \"vDFFE\" for hierarchy \"cpu:U\|datapath:DP\|vDFFE:loadS\"" {  } { { "datapath.v" "loadS" { Text "C:/Users/Will/Documents/GitHub/lab6/datapath.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508741026794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4 cpu:U\|datapath:DP\|MUX4:Mux1lab6 " "Elaborating entity \"MUX4\" for hierarchy \"cpu:U\|datapath:DP\|MUX4:Mux1lab6\"" {  } { { "datapath.v" "Mux1lab6" { Text "C:/Users/Will/Documents/GitHub/lab6/datapath.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508741026807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg sseg:H0 " "Elaborating entity \"sseg\" for hierarchy \"sseg:H0\"" {  } { { "lab6_top.v" "H0" { Text "C:/Users/Will/Documents/GitHub/lab6/lab6_top.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508741026821 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "out U " "Port \"out\" does not exist in macrofunction \"U\"" {  } { { "lab6_top.v" "U" { Text "C:/Users/Will/Documents/GitHub/lab6/lab6_top.v" 60 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508741026891 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1508741026910 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Will/Documents/GitHub/lab6/output_files/lab6_top.map.smsg " "Generated suppressed messages file C:/Users/Will/Documents/GitHub/lab6/output_files/lab6_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1508741026947 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "723 " "Peak virtual memory: 723 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1508741027054 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 22 23:43:47 2017 " "Processing ended: Sun Oct 22 23:43:47 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1508741027054 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1508741027054 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1508741027054 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1508741027054 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 5 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 5 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1508741027664 ""}
