{
  "module_name": "mdp5.xml.h",
  "hash_id": "da35901a36cc5bfe26a9c25af2b47a15a382e0294fda36bbf7eeb20d6b23881b",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/msm/disp/mdp5/mdp5.xml.h",
  "human_readable_source": "#ifndef MDP5_XML\n#define MDP5_XML\n\n \n\n\nenum mdp5_intf_type {\n\tINTF_DISABLED = 0,\n\tINTF_DSI = 1,\n\tINTF_HDMI = 3,\n\tINTF_LCDC = 5,\n\tINTF_eDP = 9,\n\tINTF_VIRTUAL = 100,\n\tINTF_WB = 101,\n};\n\nenum mdp5_intfnum {\n\tNO_INTF = 0,\n\tINTF0 = 1,\n\tINTF1 = 2,\n\tINTF2 = 3,\n\tINTF3 = 4,\n};\n\nenum mdp5_pipe {\n\tSSPP_NONE = 0,\n\tSSPP_VIG0 = 1,\n\tSSPP_VIG1 = 2,\n\tSSPP_VIG2 = 3,\n\tSSPP_RGB0 = 4,\n\tSSPP_RGB1 = 5,\n\tSSPP_RGB2 = 6,\n\tSSPP_DMA0 = 7,\n\tSSPP_DMA1 = 8,\n\tSSPP_VIG3 = 9,\n\tSSPP_RGB3 = 10,\n\tSSPP_CURSOR0 = 11,\n\tSSPP_CURSOR1 = 12,\n};\n\nenum mdp5_format {\n\tDUMMY = 0,\n};\n\nenum mdp5_ctl_mode {\n\tMODE_NONE = 0,\n\tMODE_WB_0_BLOCK = 1,\n\tMODE_WB_1_BLOCK = 2,\n\tMODE_WB_0_LINE = 3,\n\tMODE_WB_1_LINE = 4,\n\tMODE_WB_2_LINE = 5,\n};\n\nenum mdp5_pack_3d {\n\tPACK_3D_FRAME_INT = 0,\n\tPACK_3D_H_ROW_INT = 1,\n\tPACK_3D_V_ROW_INT = 2,\n\tPACK_3D_COL_INT = 3,\n};\n\nenum mdp5_scale_filter {\n\tSCALE_FILTER_NEAREST = 0,\n\tSCALE_FILTER_BIL = 1,\n\tSCALE_FILTER_PCMN = 2,\n\tSCALE_FILTER_CA = 3,\n};\n\nenum mdp5_pipe_bwc {\n\tBWC_LOSSLESS = 0,\n\tBWC_Q_HIGH = 1,\n\tBWC_Q_MED = 2,\n};\n\nenum mdp5_cursor_format {\n\tCURSOR_FMT_ARGB8888 = 0,\n\tCURSOR_FMT_ARGB1555 = 2,\n\tCURSOR_FMT_ARGB4444 = 4,\n};\n\nenum mdp5_cursor_alpha {\n\tCURSOR_ALPHA_CONST = 0,\n\tCURSOR_ALPHA_PER_PIXEL = 2,\n};\n\nenum mdp5_igc_type {\n\tIGC_VIG = 0,\n\tIGC_RGB = 1,\n\tIGC_DMA = 2,\n\tIGC_DSPP = 3,\n};\n\nenum mdp5_data_format {\n\tDATA_FORMAT_RGB = 0,\n\tDATA_FORMAT_YUV = 1,\n};\n\nenum mdp5_block_size {\n\tBLOCK_SIZE_64 = 0,\n\tBLOCK_SIZE_128 = 1,\n};\n\nenum mdp5_rotate_mode {\n\tROTATE_0 = 0,\n\tROTATE_90 = 1,\n};\n\nenum mdp5_chroma_downsample_method {\n\tDS_MTHD_NO_PIXEL_DROP = 0,\n\tDS_MTHD_PIXEL_DROP = 1,\n};\n\n#define MDP5_IRQ_WB_0_DONE\t\t\t\t\t0x00000001\n#define MDP5_IRQ_WB_1_DONE\t\t\t\t\t0x00000002\n#define MDP5_IRQ_WB_2_DONE\t\t\t\t\t0x00000010\n#define MDP5_IRQ_PING_PONG_0_DONE\t\t\t\t0x00000100\n#define MDP5_IRQ_PING_PONG_1_DONE\t\t\t\t0x00000200\n#define MDP5_IRQ_PING_PONG_2_DONE\t\t\t\t0x00000400\n#define MDP5_IRQ_PING_PONG_3_DONE\t\t\t\t0x00000800\n#define MDP5_IRQ_PING_PONG_0_RD_PTR\t\t\t\t0x00001000\n#define MDP5_IRQ_PING_PONG_1_RD_PTR\t\t\t\t0x00002000\n#define MDP5_IRQ_PING_PONG_2_RD_PTR\t\t\t\t0x00004000\n#define MDP5_IRQ_PING_PONG_3_RD_PTR\t\t\t\t0x00008000\n#define MDP5_IRQ_PING_PONG_0_WR_PTR\t\t\t\t0x00010000\n#define MDP5_IRQ_PING_PONG_1_WR_PTR\t\t\t\t0x00020000\n#define MDP5_IRQ_PING_PONG_2_WR_PTR\t\t\t\t0x00040000\n#define MDP5_IRQ_PING_PONG_3_WR_PTR\t\t\t\t0x00080000\n#define MDP5_IRQ_PING_PONG_0_AUTO_REF\t\t\t\t0x00100000\n#define MDP5_IRQ_PING_PONG_1_AUTO_REF\t\t\t\t0x00200000\n#define MDP5_IRQ_PING_PONG_2_AUTO_REF\t\t\t\t0x00400000\n#define MDP5_IRQ_PING_PONG_3_AUTO_REF\t\t\t\t0x00800000\n#define MDP5_IRQ_INTF0_UNDER_RUN\t\t\t\t0x01000000\n#define MDP5_IRQ_INTF0_VSYNC\t\t\t\t\t0x02000000\n#define MDP5_IRQ_INTF1_UNDER_RUN\t\t\t\t0x04000000\n#define MDP5_IRQ_INTF1_VSYNC\t\t\t\t\t0x08000000\n#define MDP5_IRQ_INTF2_UNDER_RUN\t\t\t\t0x10000000\n#define MDP5_IRQ_INTF2_VSYNC\t\t\t\t\t0x20000000\n#define MDP5_IRQ_INTF3_UNDER_RUN\t\t\t\t0x40000000\n#define MDP5_IRQ_INTF3_VSYNC\t\t\t\t\t0x80000000\n#define REG_MDSS_HW_VERSION\t\t\t\t\t0x00000000\n#define MDSS_HW_VERSION_STEP__MASK\t\t\t\t0x0000ffff\n#define MDSS_HW_VERSION_STEP__SHIFT\t\t\t\t0\nstatic inline uint32_t MDSS_HW_VERSION_STEP(uint32_t val)\n{\n\treturn ((val) << MDSS_HW_VERSION_STEP__SHIFT) & MDSS_HW_VERSION_STEP__MASK;\n}\n#define MDSS_HW_VERSION_MINOR__MASK\t\t\t\t0x0fff0000\n#define MDSS_HW_VERSION_MINOR__SHIFT\t\t\t\t16\nstatic inline uint32_t MDSS_HW_VERSION_MINOR(uint32_t val)\n{\n\treturn ((val) << MDSS_HW_VERSION_MINOR__SHIFT) & MDSS_HW_VERSION_MINOR__MASK;\n}\n#define MDSS_HW_VERSION_MAJOR__MASK\t\t\t\t0xf0000000\n#define MDSS_HW_VERSION_MAJOR__SHIFT\t\t\t\t28\nstatic inline uint32_t MDSS_HW_VERSION_MAJOR(uint32_t val)\n{\n\treturn ((val) << MDSS_HW_VERSION_MAJOR__SHIFT) & MDSS_HW_VERSION_MAJOR__MASK;\n}\n\n#define REG_MDSS_HW_INTR_STATUS\t\t\t\t\t0x00000010\n#define MDSS_HW_INTR_STATUS_INTR_MDP\t\t\t\t0x00000001\n#define MDSS_HW_INTR_STATUS_INTR_DSI0\t\t\t\t0x00000010\n#define MDSS_HW_INTR_STATUS_INTR_DSI1\t\t\t\t0x00000020\n#define MDSS_HW_INTR_STATUS_INTR_HDMI\t\t\t\t0x00000100\n#define MDSS_HW_INTR_STATUS_INTR_EDP\t\t\t\t0x00001000\n\n#define REG_MDP5_HW_VERSION\t\t\t\t\t0x00000000\n#define MDP5_HW_VERSION_STEP__MASK\t\t\t\t0x0000ffff\n#define MDP5_HW_VERSION_STEP__SHIFT\t\t\t\t0\nstatic inline uint32_t MDP5_HW_VERSION_STEP(uint32_t val)\n{\n\treturn ((val) << MDP5_HW_VERSION_STEP__SHIFT) & MDP5_HW_VERSION_STEP__MASK;\n}\n#define MDP5_HW_VERSION_MINOR__MASK\t\t\t\t0x0fff0000\n#define MDP5_HW_VERSION_MINOR__SHIFT\t\t\t\t16\nstatic inline uint32_t MDP5_HW_VERSION_MINOR(uint32_t val)\n{\n\treturn ((val) << MDP5_HW_VERSION_MINOR__SHIFT) & MDP5_HW_VERSION_MINOR__MASK;\n}\n#define MDP5_HW_VERSION_MAJOR__MASK\t\t\t\t0xf0000000\n#define MDP5_HW_VERSION_MAJOR__SHIFT\t\t\t\t28\nstatic inline uint32_t MDP5_HW_VERSION_MAJOR(uint32_t val)\n{\n\treturn ((val) << MDP5_HW_VERSION_MAJOR__SHIFT) & MDP5_HW_VERSION_MAJOR__MASK;\n}\n\n#define REG_MDP5_DISP_INTF_SEL\t\t\t\t\t0x00000004\n#define MDP5_DISP_INTF_SEL_INTF0__MASK\t\t\t\t0x000000ff\n#define MDP5_DISP_INTF_SEL_INTF0__SHIFT\t\t\t\t0\nstatic inline uint32_t MDP5_DISP_INTF_SEL_INTF0(enum mdp5_intf_type val)\n{\n\treturn ((val) << MDP5_DISP_INTF_SEL_INTF0__SHIFT) & MDP5_DISP_INTF_SEL_INTF0__MASK;\n}\n#define MDP5_DISP_INTF_SEL_INTF1__MASK\t\t\t\t0x0000ff00\n#define MDP5_DISP_INTF_SEL_INTF1__SHIFT\t\t\t\t8\nstatic inline uint32_t MDP5_DISP_INTF_SEL_INTF1(enum mdp5_intf_type val)\n{\n\treturn ((val) << MDP5_DISP_INTF_SEL_INTF1__SHIFT) & MDP5_DISP_INTF_SEL_INTF1__MASK;\n}\n#define MDP5_DISP_INTF_SEL_INTF2__MASK\t\t\t\t0x00ff0000\n#define MDP5_DISP_INTF_SEL_INTF2__SHIFT\t\t\t\t16\nstatic inline uint32_t MDP5_DISP_INTF_SEL_INTF2(enum mdp5_intf_type val)\n{\n\treturn ((val) << MDP5_DISP_INTF_SEL_INTF2__SHIFT) & MDP5_DISP_INTF_SEL_INTF2__MASK;\n}\n#define MDP5_DISP_INTF_SEL_INTF3__MASK\t\t\t\t0xff000000\n#define MDP5_DISP_INTF_SEL_INTF3__SHIFT\t\t\t\t24\nstatic inline uint32_t MDP5_DISP_INTF_SEL_INTF3(enum mdp5_intf_type val)\n{\n\treturn ((val) << MDP5_DISP_INTF_SEL_INTF3__SHIFT) & MDP5_DISP_INTF_SEL_INTF3__MASK;\n}\n\n#define REG_MDP5_INTR_EN\t\t\t\t\t0x00000010\n\n#define REG_MDP5_INTR_STATUS\t\t\t\t\t0x00000014\n\n#define REG_MDP5_INTR_CLEAR\t\t\t\t\t0x00000018\n\n#define REG_MDP5_HIST_INTR_EN\t\t\t\t\t0x0000001c\n\n#define REG_MDP5_HIST_INTR_STATUS\t\t\t\t0x00000020\n\n#define REG_MDP5_HIST_INTR_CLEAR\t\t\t\t0x00000024\n\n#define REG_MDP5_SPARE_0\t\t\t\t\t0x00000028\n#define MDP5_SPARE_0_SPLIT_DPL_SINGLE_FLUSH_EN\t\t\t0x00000001\n\nstatic inline uint32_t REG_MDP5_SMP_ALLOC_W(uint32_t i0) { return 0x00000080 + 0x4*i0; }\n\nstatic inline uint32_t REG_MDP5_SMP_ALLOC_W_REG(uint32_t i0) { return 0x00000080 + 0x4*i0; }\n#define MDP5_SMP_ALLOC_W_REG_CLIENT0__MASK\t\t\t0x000000ff\n#define MDP5_SMP_ALLOC_W_REG_CLIENT0__SHIFT\t\t\t0\nstatic inline uint32_t MDP5_SMP_ALLOC_W_REG_CLIENT0(uint32_t val)\n{\n\treturn ((val) << MDP5_SMP_ALLOC_W_REG_CLIENT0__SHIFT) & MDP5_SMP_ALLOC_W_REG_CLIENT0__MASK;\n}\n#define MDP5_SMP_ALLOC_W_REG_CLIENT1__MASK\t\t\t0x0000ff00\n#define MDP5_SMP_ALLOC_W_REG_CLIENT1__SHIFT\t\t\t8\nstatic inline uint32_t MDP5_SMP_ALLOC_W_REG_CLIENT1(uint32_t val)\n{\n\treturn ((val) << MDP5_SMP_ALLOC_W_REG_CLIENT1__SHIFT) & MDP5_SMP_ALLOC_W_REG_CLIENT1__MASK;\n}\n#define MDP5_SMP_ALLOC_W_REG_CLIENT2__MASK\t\t\t0x00ff0000\n#define MDP5_SMP_ALLOC_W_REG_CLIENT2__SHIFT\t\t\t16\nstatic inline uint32_t MDP5_SMP_ALLOC_W_REG_CLIENT2(uint32_t val)\n{\n\treturn ((val) << MDP5_SMP_ALLOC_W_REG_CLIENT2__SHIFT) & MDP5_SMP_ALLOC_W_REG_CLIENT2__MASK;\n}\n\nstatic inline uint32_t REG_MDP5_SMP_ALLOC_R(uint32_t i0) { return 0x00000130 + 0x4*i0; }\n\nstatic inline uint32_t REG_MDP5_SMP_ALLOC_R_REG(uint32_t i0) { return 0x00000130 + 0x4*i0; }\n#define MDP5_SMP_ALLOC_R_REG_CLIENT0__MASK\t\t\t0x000000ff\n#define MDP5_SMP_ALLOC_R_REG_CLIENT0__SHIFT\t\t\t0\nstatic inline uint32_t MDP5_SMP_ALLOC_R_REG_CLIENT0(uint32_t val)\n{\n\treturn ((val) << MDP5_SMP_ALLOC_R_REG_CLIENT0__SHIFT) & MDP5_SMP_ALLOC_R_REG_CLIENT0__MASK;\n}\n#define MDP5_SMP_ALLOC_R_REG_CLIENT1__MASK\t\t\t0x0000ff00\n#define MDP5_SMP_ALLOC_R_REG_CLIENT1__SHIFT\t\t\t8\nstatic inline uint32_t MDP5_SMP_ALLOC_R_REG_CLIENT1(uint32_t val)\n{\n\treturn ((val) << MDP5_SMP_ALLOC_R_REG_CLIENT1__SHIFT) & MDP5_SMP_ALLOC_R_REG_CLIENT1__MASK;\n}\n#define MDP5_SMP_ALLOC_R_REG_CLIENT2__MASK\t\t\t0x00ff0000\n#define MDP5_SMP_ALLOC_R_REG_CLIENT2__SHIFT\t\t\t16\nstatic inline uint32_t MDP5_SMP_ALLOC_R_REG_CLIENT2(uint32_t val)\n{\n\treturn ((val) << MDP5_SMP_ALLOC_R_REG_CLIENT2__SHIFT) & MDP5_SMP_ALLOC_R_REG_CLIENT2__MASK;\n}\n\nstatic inline uint32_t __offset_IGC(enum mdp5_igc_type idx)\n{\n\tswitch (idx) {\n\t\tcase IGC_VIG: return 0x00000200;\n\t\tcase IGC_RGB: return 0x00000210;\n\t\tcase IGC_DMA: return 0x00000220;\n\t\tcase IGC_DSPP: return 0x00000300;\n\t\tdefault: return INVALID_IDX(idx);\n\t}\n}\nstatic inline uint32_t REG_MDP5_IGC(enum mdp5_igc_type i0) { return 0x00000000 + __offset_IGC(i0); }\n\nstatic inline uint32_t REG_MDP5_IGC_LUT(enum mdp5_igc_type i0, uint32_t i1) { return 0x00000000 + __offset_IGC(i0) + 0x4*i1; }\n\nstatic inline uint32_t REG_MDP5_IGC_LUT_REG(enum mdp5_igc_type i0, uint32_t i1) { return 0x00000000 + __offset_IGC(i0) + 0x4*i1; }\n#define MDP5_IGC_LUT_REG_VAL__MASK\t\t\t\t0x00000fff\n#define MDP5_IGC_LUT_REG_VAL__SHIFT\t\t\t\t0\nstatic inline uint32_t MDP5_IGC_LUT_REG_VAL(uint32_t val)\n{\n\treturn ((val) << MDP5_IGC_LUT_REG_VAL__SHIFT) & MDP5_IGC_LUT_REG_VAL__MASK;\n}\n#define MDP5_IGC_LUT_REG_INDEX_UPDATE\t\t\t\t0x02000000\n#define MDP5_IGC_LUT_REG_DISABLE_PIPE_0\t\t\t\t0x10000000\n#define MDP5_IGC_LUT_REG_DISABLE_PIPE_1\t\t\t\t0x20000000\n#define MDP5_IGC_LUT_REG_DISABLE_PIPE_2\t\t\t\t0x40000000\n\n#define REG_MDP5_SPLIT_DPL_EN\t\t\t\t\t0x000002f4\n\n#define REG_MDP5_SPLIT_DPL_UPPER\t\t\t\t0x000002f8\n#define MDP5_SPLIT_DPL_UPPER_SMART_PANEL\t\t\t0x00000002\n#define MDP5_SPLIT_DPL_UPPER_SMART_PANEL_FREE_RUN\t\t0x00000004\n#define MDP5_SPLIT_DPL_UPPER_INTF1_SW_TRG_MUX\t\t\t0x00000010\n#define MDP5_SPLIT_DPL_UPPER_INTF2_SW_TRG_MUX\t\t\t0x00000100\n\n#define REG_MDP5_SPLIT_DPL_LOWER\t\t\t\t0x000003f0\n#define MDP5_SPLIT_DPL_LOWER_SMART_PANEL\t\t\t0x00000002\n#define MDP5_SPLIT_DPL_LOWER_SMART_PANEL_FREE_RUN\t\t0x00000004\n#define MDP5_SPLIT_DPL_LOWER_INTF1_TG_SYNC\t\t\t0x00000010\n#define MDP5_SPLIT_DPL_LOWER_INTF2_TG_SYNC\t\t\t0x00000100\n\nstatic inline uint32_t __offset_CTL(uint32_t idx)\n{\n\tswitch (idx) {\n\t\tcase 0: return (mdp5_cfg->ctl.base[0]);\n\t\tcase 1: return (mdp5_cfg->ctl.base[1]);\n\t\tcase 2: return (mdp5_cfg->ctl.base[2]);\n\t\tcase 3: return (mdp5_cfg->ctl.base[3]);\n\t\tcase 4: return (mdp5_cfg->ctl.base[4]);\n\t\tdefault: return INVALID_IDX(idx);\n\t}\n}\nstatic inline uint32_t REG_MDP5_CTL(uint32_t i0) { return 0x00000000 + __offset_CTL(i0); }\n\nstatic inline uint32_t __offset_LAYER(uint32_t idx)\n{\n\tswitch (idx) {\n\t\tcase 0: return 0x00000000;\n\t\tcase 1: return 0x00000004;\n\t\tcase 2: return 0x00000008;\n\t\tcase 3: return 0x0000000c;\n\t\tcase 4: return 0x00000010;\n\t\tcase 5: return 0x00000024;\n\t\tdefault: return INVALID_IDX(idx);\n\t}\n}\nstatic inline uint32_t REG_MDP5_CTL_LAYER(uint32_t i0, uint32_t i1) { return 0x00000000 + __offset_CTL(i0) + __offset_LAYER(i1); }\n\nstatic inline uint32_t REG_MDP5_CTL_LAYER_REG(uint32_t i0, uint32_t i1) { return 0x00000000 + __offset_CTL(i0) + __offset_LAYER(i1); }\n#define MDP5_CTL_LAYER_REG_VIG0__MASK\t\t\t\t0x00000007\n#define MDP5_CTL_LAYER_REG_VIG0__SHIFT\t\t\t\t0\nstatic inline uint32_t MDP5_CTL_LAYER_REG_VIG0(uint32_t val)\n{\n\treturn ((val) << MDP5_CTL_LAYER_REG_VIG0__SHIFT) & MDP5_CTL_LAYER_REG_VIG0__MASK;\n}\n#define MDP5_CTL_LAYER_REG_VIG1__MASK\t\t\t\t0x00000038\n#define MDP5_CTL_LAYER_REG_VIG1__SHIFT\t\t\t\t3\nstatic inline uint32_t MDP5_CTL_LAYER_REG_VIG1(uint32_t val)\n{\n\treturn ((val) << MDP5_CTL_LAYER_REG_VIG1__SHIFT) & MDP5_CTL_LAYER_REG_VIG1__MASK;\n}\n#define MDP5_CTL_LAYER_REG_VIG2__MASK\t\t\t\t0x000001c0\n#define MDP5_CTL_LAYER_REG_VIG2__SHIFT\t\t\t\t6\nstatic inline uint32_t MDP5_CTL_LAYER_REG_VIG2(uint32_t val)\n{\n\treturn ((val) << MDP5_CTL_LAYER_REG_VIG2__SHIFT) & MDP5_CTL_LAYER_REG_VIG2__MASK;\n}\n#define MDP5_CTL_LAYER_REG_RGB0__MASK\t\t\t\t0x00000e00\n#define MDP5_CTL_LAYER_REG_RGB0__SHIFT\t\t\t\t9\nstatic inline uint32_t MDP5_CTL_LAYER_REG_RGB0(uint32_t val)\n{\n\treturn ((val) << MDP5_CTL_LAYER_REG_RGB0__SHIFT) & MDP5_CTL_LAYER_REG_RGB0__MASK;\n}\n#define MDP5_CTL_LAYER_REG_RGB1__MASK\t\t\t\t0x00007000\n#define MDP5_CTL_LAYER_REG_RGB1__SHIFT\t\t\t\t12\nstatic inline uint32_t MDP5_CTL_LAYER_REG_RGB1(uint32_t val)\n{\n\treturn ((val) << MDP5_CTL_LAYER_REG_RGB1__SHIFT) & MDP5_CTL_LAYER_REG_RGB1__MASK;\n}\n#define MDP5_CTL_LAYER_REG_RGB2__MASK\t\t\t\t0x00038000\n#define MDP5_CTL_LAYER_REG_RGB2__SHIFT\t\t\t\t15\nstatic inline uint32_t MDP5_CTL_LAYER_REG_RGB2(uint32_t val)\n{\n\treturn ((val) << MDP5_CTL_LAYER_REG_RGB2__SHIFT) & MDP5_CTL_LAYER_REG_RGB2__MASK;\n}\n#define MDP5_CTL_LAYER_REG_DMA0__MASK\t\t\t\t0x001c0000\n#define MDP5_CTL_LAYER_REG_DMA0__SHIFT\t\t\t\t18\nstatic inline uint32_t MDP5_CTL_LAYER_REG_DMA0(uint32_t val)\n{\n\treturn ((val) << MDP5_CTL_LAYER_REG_DMA0__SHIFT) & MDP5_CTL_LAYER_REG_DMA0__MASK;\n}\n#define MDP5_CTL_LAYER_REG_DMA1__MASK\t\t\t\t0x00e00000\n#define MDP5_CTL_LAYER_REG_DMA1__SHIFT\t\t\t\t21\nstatic inline uint32_t MDP5_CTL_LAYER_REG_DMA1(uint32_t val)\n{\n\treturn ((val) << MDP5_CTL_LAYER_REG_DMA1__SHIFT) & MDP5_CTL_LAYER_REG_DMA1__MASK;\n}\n#define MDP5_CTL_LAYER_REG_BORDER_COLOR\t\t\t\t0x01000000\n#define MDP5_CTL_LAYER_REG_CURSOR_OUT\t\t\t\t0x02000000\n#define MDP5_CTL_LAYER_REG_VIG3__MASK\t\t\t\t0x1c000000\n#define MDP5_CTL_LAYER_REG_VIG3__SHIFT\t\t\t\t26\nstatic inline uint32_t MDP5_CTL_LAYER_REG_VIG3(uint32_t val)\n{\n\treturn ((val) << MDP5_CTL_LAYER_REG_VIG3__SHIFT) & MDP5_CTL_LAYER_REG_VIG3__MASK;\n}\n#define MDP5_CTL_LAYER_REG_RGB3__MASK\t\t\t\t0xe0000000\n#define MDP5_CTL_LAYER_REG_RGB3__SHIFT\t\t\t\t29\nstatic inline uint32_t MDP5_CTL_LAYER_REG_RGB3(uint32_t val)\n{\n\treturn ((val) << MDP5_CTL_LAYER_REG_RGB3__SHIFT) & MDP5_CTL_LAYER_REG_RGB3__MASK;\n}\n\nstatic inline uint32_t REG_MDP5_CTL_OP(uint32_t i0) { return 0x00000014 + __offset_CTL(i0); }\n#define MDP5_CTL_OP_MODE__MASK\t\t\t\t\t0x0000000f\n#define MDP5_CTL_OP_MODE__SHIFT\t\t\t\t\t0\nstatic inline uint32_t MDP5_CTL_OP_MODE(enum mdp5_ctl_mode val)\n{\n\treturn ((val) << MDP5_CTL_OP_MODE__SHIFT) & MDP5_CTL_OP_MODE__MASK;\n}\n#define MDP5_CTL_OP_INTF_NUM__MASK\t\t\t\t0x00000070\n#define MDP5_CTL_OP_INTF_NUM__SHIFT\t\t\t\t4\nstatic inline uint32_t MDP5_CTL_OP_INTF_NUM(enum mdp5_intfnum val)\n{\n\treturn ((val) << MDP5_CTL_OP_INTF_NUM__SHIFT) & MDP5_CTL_OP_INTF_NUM__MASK;\n}\n#define MDP5_CTL_OP_CMD_MODE\t\t\t\t\t0x00020000\n#define MDP5_CTL_OP_PACK_3D_ENABLE\t\t\t\t0x00080000\n#define MDP5_CTL_OP_PACK_3D__MASK\t\t\t\t0x00300000\n#define MDP5_CTL_OP_PACK_3D__SHIFT\t\t\t\t20\nstatic inline uint32_t MDP5_CTL_OP_PACK_3D(enum mdp5_pack_3d val)\n{\n\treturn ((val) << MDP5_CTL_OP_PACK_3D__SHIFT) & MDP5_CTL_OP_PACK_3D__MASK;\n}\n\nstatic inline uint32_t REG_MDP5_CTL_FLUSH(uint32_t i0) { return 0x00000018 + __offset_CTL(i0); }\n#define MDP5_CTL_FLUSH_VIG0\t\t\t\t\t0x00000001\n#define MDP5_CTL_FLUSH_VIG1\t\t\t\t\t0x00000002\n#define MDP5_CTL_FLUSH_VIG2\t\t\t\t\t0x00000004\n#define MDP5_CTL_FLUSH_RGB0\t\t\t\t\t0x00000008\n#define MDP5_CTL_FLUSH_RGB1\t\t\t\t\t0x00000010\n#define MDP5_CTL_FLUSH_RGB2\t\t\t\t\t0x00000020\n#define MDP5_CTL_FLUSH_LM0\t\t\t\t\t0x00000040\n#define MDP5_CTL_FLUSH_LM1\t\t\t\t\t0x00000080\n#define MDP5_CTL_FLUSH_LM2\t\t\t\t\t0x00000100\n#define MDP5_CTL_FLUSH_LM3\t\t\t\t\t0x00000200\n#define MDP5_CTL_FLUSH_LM4\t\t\t\t\t0x00000400\n#define MDP5_CTL_FLUSH_DMA0\t\t\t\t\t0x00000800\n#define MDP5_CTL_FLUSH_DMA1\t\t\t\t\t0x00001000\n#define MDP5_CTL_FLUSH_DSPP0\t\t\t\t\t0x00002000\n#define MDP5_CTL_FLUSH_DSPP1\t\t\t\t\t0x00004000\n#define MDP5_CTL_FLUSH_DSPP2\t\t\t\t\t0x00008000\n#define MDP5_CTL_FLUSH_WB\t\t\t\t\t0x00010000\n#define MDP5_CTL_FLUSH_CTL\t\t\t\t\t0x00020000\n#define MDP5_CTL_FLUSH_VIG3\t\t\t\t\t0x00040000\n#define MDP5_CTL_FLUSH_RGB3\t\t\t\t\t0x00080000\n#define MDP5_CTL_FLUSH_LM5\t\t\t\t\t0x00100000\n#define MDP5_CTL_FLUSH_DSPP3\t\t\t\t\t0x00200000\n#define MDP5_CTL_FLUSH_CURSOR_0\t\t\t\t\t0x00400000\n#define MDP5_CTL_FLUSH_CURSOR_1\t\t\t\t\t0x00800000\n#define MDP5_CTL_FLUSH_CHROMADOWN_0\t\t\t\t0x04000000\n#define MDP5_CTL_FLUSH_TIMING_3\t\t\t\t\t0x10000000\n#define MDP5_CTL_FLUSH_TIMING_2\t\t\t\t\t0x20000000\n#define MDP5_CTL_FLUSH_TIMING_1\t\t\t\t\t0x40000000\n#define MDP5_CTL_FLUSH_TIMING_0\t\t\t\t\t0x80000000\n\nstatic inline uint32_t REG_MDP5_CTL_START(uint32_t i0) { return 0x0000001c + __offset_CTL(i0); }\n\nstatic inline uint32_t REG_MDP5_CTL_PACK_3D(uint32_t i0) { return 0x00000020 + __offset_CTL(i0); }\n\nstatic inline uint32_t __offset_LAYER_EXT(uint32_t idx)\n{\n\tswitch (idx) {\n\t\tcase 0: return 0x00000040;\n\t\tcase 1: return 0x00000044;\n\t\tcase 2: return 0x00000048;\n\t\tcase 3: return 0x0000004c;\n\t\tcase 4: return 0x00000050;\n\t\tcase 5: return 0x00000054;\n\t\tdefault: return INVALID_IDX(idx);\n\t}\n}\nstatic inline uint32_t REG_MDP5_CTL_LAYER_EXT(uint32_t i0, uint32_t i1) { return 0x00000000 + __offset_CTL(i0) + __offset_LAYER_EXT(i1); }\n\nstatic inline uint32_t REG_MDP5_CTL_LAYER_EXT_REG(uint32_t i0, uint32_t i1) { return 0x00000000 + __offset_CTL(i0) + __offset_LAYER_EXT(i1); }\n#define MDP5_CTL_LAYER_EXT_REG_VIG0_BIT3\t\t\t0x00000001\n#define MDP5_CTL_LAYER_EXT_REG_VIG1_BIT3\t\t\t0x00000004\n#define MDP5_CTL_LAYER_EXT_REG_VIG2_BIT3\t\t\t0x00000010\n#define MDP5_CTL_LAYER_EXT_REG_VIG3_BIT3\t\t\t0x00000040\n#define MDP5_CTL_LAYER_EXT_REG_RGB0_BIT3\t\t\t0x00000100\n#define MDP5_CTL_LAYER_EXT_REG_RGB1_BIT3\t\t\t0x00000400\n#define MDP5_CTL_LAYER_EXT_REG_RGB2_BIT3\t\t\t0x00001000\n#define MDP5_CTL_LAYER_EXT_REG_RGB3_BIT3\t\t\t0x00004000\n#define MDP5_CTL_LAYER_EXT_REG_DMA0_BIT3\t\t\t0x00010000\n#define MDP5_CTL_LAYER_EXT_REG_DMA1_BIT3\t\t\t0x00040000\n#define MDP5_CTL_LAYER_EXT_REG_CURSOR0__MASK\t\t\t0x00f00000\n#define MDP5_CTL_LAYER_EXT_REG_CURSOR0__SHIFT\t\t\t20\nstatic inline uint32_t MDP5_CTL_LAYER_EXT_REG_CURSOR0(enum mdp_mixer_stage_id val)\n{\n\treturn ((val) << MDP5_CTL_LAYER_EXT_REG_CURSOR0__SHIFT) & MDP5_CTL_LAYER_EXT_REG_CURSOR0__MASK;\n}\n#define MDP5_CTL_LAYER_EXT_REG_CURSOR1__MASK\t\t\t0x3c000000\n#define MDP5_CTL_LAYER_EXT_REG_CURSOR1__SHIFT\t\t\t26\nstatic inline uint32_t MDP5_CTL_LAYER_EXT_REG_CURSOR1(enum mdp_mixer_stage_id val)\n{\n\treturn ((val) << MDP5_CTL_LAYER_EXT_REG_CURSOR1__SHIFT) & MDP5_CTL_LAYER_EXT_REG_CURSOR1__MASK;\n}\n\nstatic inline uint32_t __offset_PIPE(enum mdp5_pipe idx)\n{\n\tswitch (idx) {\n\t\tcase SSPP_NONE: return (INVALID_IDX(idx));\n\t\tcase SSPP_VIG0: return (mdp5_cfg->pipe_vig.base[0]);\n\t\tcase SSPP_VIG1: return (mdp5_cfg->pipe_vig.base[1]);\n\t\tcase SSPP_VIG2: return (mdp5_cfg->pipe_vig.base[2]);\n\t\tcase SSPP_RGB0: return (mdp5_cfg->pipe_rgb.base[0]);\n\t\tcase SSPP_RGB1: return (mdp5_cfg->pipe_rgb.base[1]);\n\t\tcase SSPP_RGB2: return (mdp5_cfg->pipe_rgb.base[2]);\n\t\tcase SSPP_DMA0: return (mdp5_cfg->pipe_dma.base[0]);\n\t\tcase SSPP_DMA1: return (mdp5_cfg->pipe_dma.base[1]);\n\t\tcase SSPP_VIG3: return (mdp5_cfg->pipe_vig.base[3]);\n\t\tcase SSPP_RGB3: return (mdp5_cfg->pipe_rgb.base[3]);\n\t\tcase SSPP_CURSOR0: return (mdp5_cfg->pipe_cursor.base[0]);\n\t\tcase SSPP_CURSOR1: return (mdp5_cfg->pipe_cursor.base[1]);\n\t\tdefault: return INVALID_IDX(idx);\n\t}\n}\nstatic inline uint32_t REG_MDP5_PIPE(enum mdp5_pipe i0) { return 0x00000000 + __offset_PIPE(i0); }\n\nstatic inline uint32_t REG_MDP5_PIPE_OP_MODE(enum mdp5_pipe i0) { return 0x00000200 + __offset_PIPE(i0); }\n#define MDP5_PIPE_OP_MODE_CSC_DST_DATA_FORMAT__MASK\t\t0x00080000\n#define MDP5_PIPE_OP_MODE_CSC_DST_DATA_FORMAT__SHIFT\t\t19\nstatic inline uint32_t MDP5_PIPE_OP_MODE_CSC_DST_DATA_FORMAT(enum mdp5_data_format val)\n{\n\treturn ((val) << MDP5_PIPE_OP_MODE_CSC_DST_DATA_FORMAT__SHIFT) & MDP5_PIPE_OP_MODE_CSC_DST_DATA_FORMAT__MASK;\n}\n#define MDP5_PIPE_OP_MODE_CSC_SRC_DATA_FORMAT__MASK\t\t0x00040000\n#define MDP5_PIPE_OP_MODE_CSC_SRC_DATA_FORMAT__SHIFT\t\t18\nstatic inline uint32_t MDP5_PIPE_OP_MODE_CSC_SRC_DATA_FORMAT(enum mdp5_data_format val)\n{\n\treturn ((val) << MDP5_PIPE_OP_MODE_CSC_SRC_DATA_FORMAT__SHIFT) & MDP5_PIPE_OP_MODE_CSC_SRC_DATA_FORMAT__MASK;\n}\n#define MDP5_PIPE_OP_MODE_CSC_1_EN\t\t\t\t0x00020000\n\nstatic inline uint32_t REG_MDP5_PIPE_HIST_CTL_BASE(enum mdp5_pipe i0) { return 0x000002c4 + __offset_PIPE(i0); }\n\nstatic inline uint32_t REG_MDP5_PIPE_HIST_LUT_BASE(enum mdp5_pipe i0) { return 0x000002f0 + __offset_PIPE(i0); }\n\nstatic inline uint32_t REG_MDP5_PIPE_HIST_LUT_SWAP(enum mdp5_pipe i0) { return 0x00000300 + __offset_PIPE(i0); }\n\nstatic inline uint32_t REG_MDP5_PIPE_CSC_1_MATRIX_COEFF_0(enum mdp5_pipe i0) { return 0x00000320 + __offset_PIPE(i0); }\n#define MDP5_PIPE_CSC_1_MATRIX_COEFF_0_COEFF_11__MASK\t\t0x00001fff\n#define MDP5_PIPE_CSC_1_MATRIX_COEFF_0_COEFF_11__SHIFT\t\t0\nstatic inline uint32_t MDP5_PIPE_CSC_1_MATRIX_COEFF_0_COEFF_11(uint32_t val)\n{\n\treturn ((val) << MDP5_PIPE_CSC_1_MATRIX_COEFF_0_COEFF_11__SHIFT) & MDP5_PIPE_CSC_1_MATRIX_COEFF_0_COEFF_11__MASK;\n}\n#define MDP5_PIPE_CSC_1_MATRIX_COEFF_0_COEFF_12__MASK\t\t0x1fff0000\n#define MDP5_PIPE_CSC_1_MATRIX_COEFF_0_COEFF_12__SHIFT\t\t16\nstatic inline uint32_t MDP5_PIPE_CSC_1_MATRIX_COEFF_0_COEFF_12(uint32_t val)\n{\n\treturn ((val) << MDP5_PIPE_CSC_1_MATRIX_COEFF_0_COEFF_12__SHIFT) & MDP5_PIPE_CSC_1_MATRIX_COEFF_0_COEFF_12__MASK;\n}\n\nstatic inline uint32_t REG_MDP5_PIPE_CSC_1_MATRIX_COEFF_1(enum mdp5_pipe i0) { return 0x00000324 + __offset_PIPE(i0); }\n#define MDP5_PIPE_CSC_1_MATRIX_COEFF_1_COEFF_13__MASK\t\t0x00001fff\n#define MDP5_PIPE_CSC_1_MATRIX_COEFF_1_COEFF_13__SHIFT\t\t0\nstatic inline uint32_t MDP5_PIPE_CSC_1_MATRIX_COEFF_1_COEFF_13(uint32_t val)\n{\n\treturn ((val) << MDP5_PIPE_CSC_1_MATRIX_COEFF_1_COEFF_13__SHIFT) & MDP5_PIPE_CSC_1_MATRIX_COEFF_1_COEFF_13__MASK;\n}\n#define MDP5_PIPE_CSC_1_MATRIX_COEFF_1_COEFF_21__MASK\t\t0x1fff0000\n#define MDP5_PIPE_CSC_1_MATRIX_COEFF_1_COEFF_21__SHIFT\t\t16\nstatic inline uint32_t MDP5_PIPE_CSC_1_MATRIX_COEFF_1_COEFF_21(uint32_t val)\n{\n\treturn ((val) << MDP5_PIPE_CSC_1_MATRIX_COEFF_1_COEFF_21__SHIFT) & MDP5_PIPE_CSC_1_MATRIX_COEFF_1_COEFF_21__MASK;\n}\n\nstatic inline uint32_t REG_MDP5_PIPE_CSC_1_MATRIX_COEFF_2(enum mdp5_pipe i0) { return 0x00000328 + __offset_PIPE(i0); }\n#define MDP5_PIPE_CSC_1_MATRIX_COEFF_2_COEFF_22__MASK\t\t0x00001fff\n#define MDP5_PIPE_CSC_1_MATRIX_COEFF_2_COEFF_22__SHIFT\t\t0\nstatic inline uint32_t MDP5_PIPE_CSC_1_MATRIX_COEFF_2_COEFF_22(uint32_t val)\n{\n\treturn ((val) << MDP5_PIPE_CSC_1_MATRIX_COEFF_2_COEFF_22__SHIFT) & MDP5_PIPE_CSC_1_MATRIX_COEFF_2_COEFF_22__MASK;\n}\n#define MDP5_PIPE_CSC_1_MATRIX_COEFF_2_COEFF_23__MASK\t\t0x1fff0000\n#define MDP5_PIPE_CSC_1_MATRIX_COEFF_2_COEFF_23__SHIFT\t\t16\nstatic inline uint32_t MDP5_PIPE_CSC_1_MATRIX_COEFF_2_COEFF_23(uint32_t val)\n{\n\treturn ((val) << MDP5_PIPE_CSC_1_MATRIX_COEFF_2_COEFF_23__SHIFT) & MDP5_PIPE_CSC_1_MATRIX_COEFF_2_COEFF_23__MASK;\n}\n\nstatic inline uint32_t REG_MDP5_PIPE_CSC_1_MATRIX_COEFF_3(enum mdp5_pipe i0) { return 0x0000032c + __offset_PIPE(i0); }\n#define MDP5_PIPE_CSC_1_MATRIX_COEFF_3_COEFF_31__MASK\t\t0x00001fff\n#define MDP5_PIPE_CSC_1_MATRIX_COEFF_3_COEFF_31__SHIFT\t\t0\nstatic inline uint32_t MDP5_PIPE_CSC_1_MATRIX_COEFF_3_COEFF_31(uint32_t val)\n{\n\treturn ((val) << MDP5_PIPE_CSC_1_MATRIX_COEFF_3_COEFF_31__SHIFT) & MDP5_PIPE_CSC_1_MATRIX_COEFF_3_COEFF_31__MASK;\n}\n#define MDP5_PIPE_CSC_1_MATRIX_COEFF_3_COEFF_32__MASK\t\t0x1fff0000\n#define MDP5_PIPE_CSC_1_MATRIX_COEFF_3_COEFF_32__SHIFT\t\t16\nstatic inline uint32_t MDP5_PIPE_CSC_1_MATRIX_COEFF_3_COEFF_32(uint32_t val)\n{\n\treturn ((val) << MDP5_PIPE_CSC_1_MATRIX_COEFF_3_COEFF_32__SHIFT) & MDP5_PIPE_CSC_1_MATRIX_COEFF_3_COEFF_32__MASK;\n}\n\nstatic inline uint32_t REG_MDP5_PIPE_CSC_1_MATRIX_COEFF_4(enum mdp5_pipe i0) { return 0x00000330 + __offset_PIPE(i0); }\n#define MDP5_PIPE_CSC_1_MATRIX_COEFF_4_COEFF_33__MASK\t\t0x00001fff\n#define MDP5_PIPE_CSC_1_MATRIX_COEFF_4_COEFF_33__SHIFT\t\t0\nstatic inline uint32_t MDP5_PIPE_CSC_1_MATRIX_COEFF_4_COEFF_33(uint32_t val)\n{\n\treturn ((val) << MDP5_PIPE_CSC_1_MATRIX_COEFF_4_COEFF_33__SHIFT) & MDP5_PIPE_CSC_1_MATRIX_COEFF_4_COEFF_33__MASK;\n}\n\nstatic inline uint32_t REG_MDP5_PIPE_CSC_1_PRE_CLAMP(enum mdp5_pipe i0, uint32_t i1) { return 0x00000334 + __offset_PIPE(i0) + 0x4*i1; }\n\nstatic inline uint32_t REG_MDP5_PIPE_CSC_1_PRE_CLAMP_REG(enum mdp5_pipe i0, uint32_t i1) { return 0x00000334 + __offset_PIPE(i0) + 0x4*i1; }\n#define MDP5_PIPE_CSC_1_PRE_CLAMP_REG_HIGH__MASK\t\t0x000000ff\n#define MDP5_PIPE_CSC_1_PRE_CLAMP_REG_HIGH__SHIFT\t\t0\nstatic inline uint32_t MDP5_PIPE_CSC_1_PRE_CLAMP_REG_HIGH(uint32_t val)\n{\n\treturn ((val) << MDP5_PIPE_CSC_1_PRE_CLAMP_REG_HIGH__SHIFT) & MDP5_PIPE_CSC_1_PRE_CLAMP_REG_HIGH__MASK;\n}\n#define MDP5_PIPE_CSC_1_PRE_CLAMP_REG_LOW__MASK\t\t\t0x0000ff00\n#define MDP5_PIPE_CSC_1_PRE_CLAMP_REG_LOW__SHIFT\t\t8\nstatic inline uint32_t MDP5_PIPE_CSC_1_PRE_CLAMP_REG_LOW(uint32_t val)\n{\n\treturn ((val) << MDP5_PIPE_CSC_1_PRE_CLAMP_REG_LOW__SHIFT) & MDP5_PIPE_CSC_1_PRE_CLAMP_REG_LOW__MASK;\n}\n\nstatic inline uint32_t REG_MDP5_PIPE_CSC_1_POST_CLAMP(enum mdp5_pipe i0, uint32_t i1) { return 0x00000340 + __offset_PIPE(i0) + 0x4*i1; }\n\nstatic inline uint32_t REG_MDP5_PIPE_CSC_1_POST_CLAMP_REG(enum mdp5_pipe i0, uint32_t i1) { return 0x00000340 + __offset_PIPE(i0) + 0x4*i1; }\n#define MDP5_PIPE_CSC_1_POST_CLAMP_REG_HIGH__MASK\t\t0x000000ff\n#define MDP5_PIPE_CSC_1_POST_CLAMP_REG_HIGH__SHIFT\t\t0\nstatic inline uint32_t MDP5_PIPE_CSC_1_POST_CLAMP_REG_HIGH(uint32_t val)\n{\n\treturn ((val) << MDP5_PIPE_CSC_1_POST_CLAMP_REG_HIGH__SHIFT) & MDP5_PIPE_CSC_1_POST_CLAMP_REG_HIGH__MASK;\n}\n#define MDP5_PIPE_CSC_1_POST_CLAMP_REG_LOW__MASK\t\t0x0000ff00\n#define MDP5_PIPE_CSC_1_POST_CLAMP_REG_LOW__SHIFT\t\t8\nstatic inline uint32_t MDP5_PIPE_CSC_1_POST_CLAMP_REG_LOW(uint32_t val)\n{\n\treturn ((val) << MDP5_PIPE_CSC_1_POST_CLAMP_REG_LOW__SHIFT) & MDP5_PIPE_CSC_1_POST_CLAMP_REG_LOW__MASK;\n}\n\nstatic inline uint32_t REG_MDP5_PIPE_CSC_1_PRE_BIAS(enum mdp5_pipe i0, uint32_t i1) { return 0x0000034c + __offset_PIPE(i0) + 0x4*i1; }\n\nstatic inline uint32_t REG_MDP5_PIPE_CSC_1_PRE_BIAS_REG(enum mdp5_pipe i0, uint32_t i1) { return 0x0000034c + __offset_PIPE(i0) + 0x4*i1; }\n#define MDP5_PIPE_CSC_1_PRE_BIAS_REG_VALUE__MASK\t\t0x000001ff\n#define MDP5_PIPE_CSC_1_PRE_BIAS_REG_VALUE__SHIFT\t\t0\nstatic inline uint32_t MDP5_PIPE_CSC_1_PRE_BIAS_REG_VALUE(uint32_t val)\n{\n\treturn ((val) << MDP5_PIPE_CSC_1_PRE_BIAS_REG_VALUE__SHIFT) & MDP5_PIPE_CSC_1_PRE_BIAS_REG_VALUE__MASK;\n}\n\nstatic inline uint32_t REG_MDP5_PIPE_CSC_1_POST_BIAS(enum mdp5_pipe i0, uint32_t i1) { return 0x00000358 + __offset_PIPE(i0) + 0x4*i1; }\n\nstatic inline uint32_t REG_MDP5_PIPE_CSC_1_POST_BIAS_REG(enum mdp5_pipe i0, uint32_t i1) { return 0x00000358 + __offset_PIPE(i0) + 0x4*i1; }\n#define MDP5_PIPE_CSC_1_POST_BIAS_REG_VALUE__MASK\t\t0x000001ff\n#define MDP5_PIPE_CSC_1_POST_BIAS_REG_VALUE__SHIFT\t\t0\nstatic inline uint32_t MDP5_PIPE_CSC_1_POST_BIAS_REG_VALUE(uint32_t val)\n{\n\treturn ((val) << MDP5_PIPE_CSC_1_POST_BIAS_REG_VALUE__SHIFT) & MDP5_PIPE_CSC_1_POST_BIAS_REG_VALUE__MASK;\n}\n\nstatic inline uint32_t REG_MDP5_PIPE_SRC_SIZE(enum mdp5_pipe i0) { return 0x00000000 + __offset_PIPE(i0); }\n#define MDP5_PIPE_SRC_SIZE_HEIGHT__MASK\t\t\t\t0xffff0000\n#define MDP5_PIPE_SRC_SIZE_HEIGHT__SHIFT\t\t\t16\nstatic inline uint32_t MDP5_PIPE_SRC_SIZE_HEIGHT(uint32_t val)\n{\n\treturn ((val) << MDP5_PIPE_SRC_SIZE_HEIGHT__SHIFT) & MDP5_PIPE_SRC_SIZE_HEIGHT__MASK;\n}\n#define MDP5_PIPE_SRC_SIZE_WIDTH__MASK\t\t\t\t0x0000ffff\n#define MDP5_PIPE_SRC_SIZE_WIDTH__SHIFT\t\t\t\t0\nstatic inline uint32_t MDP5_PIPE_SRC_SIZE_WIDTH(uint32_t val)\n{\n\treturn ((val) << MDP5_PIPE_SRC_SIZE_WIDTH__SHIFT) & MDP5_PIPE_SRC_SIZE_WIDTH__MASK;\n}\n\nstatic inline uint32_t REG_MDP5_PIPE_SRC_IMG_SIZE(enum mdp5_pipe i0) { return 0x00000004 + __offset_PIPE(i0); }\n#define MDP5_PIPE_SRC_IMG_SIZE_HEIGHT__MASK\t\t\t0xffff0000\n#define MDP5_PIPE_SRC_IMG_SIZE_HEIGHT__SHIFT\t\t\t16\nstatic inline uint32_t MDP5_PIPE_SRC_IMG_SIZE_HEIGHT(uint32_t val)\n{\n\treturn ((val) << MDP5_PIPE_SRC_IMG_SIZE_HEIGHT__SHIFT) & MDP5_PIPE_SRC_IMG_SIZE_HEIGHT__MASK;\n}\n#define MDP5_PIPE_SRC_IMG_SIZE_WIDTH__MASK\t\t\t0x0000ffff\n#define MDP5_PIPE_SRC_IMG_SIZE_WIDTH__SHIFT\t\t\t0\nstatic inline uint32_t MDP5_PIPE_SRC_IMG_SIZE_WIDTH(uint32_t val)\n{\n\treturn ((val) << MDP5_PIPE_SRC_IMG_SIZE_WIDTH__SHIFT) & MDP5_PIPE_SRC_IMG_SIZE_WIDTH__MASK;\n}\n\nstatic inline uint32_t REG_MDP5_PIPE_SRC_XY(enum mdp5_pipe i0) { return 0x00000008 + __offset_PIPE(i0); }\n#define MDP5_PIPE_SRC_XY_Y__MASK\t\t\t\t0xffff0000\n#define MDP5_PIPE_SRC_XY_Y__SHIFT\t\t\t\t16\nstatic inline uint32_t MDP5_PIPE_SRC_XY_Y(uint32_t val)\n{\n\treturn ((val) << MDP5_PIPE_SRC_XY_Y__SHIFT) & MDP5_PIPE_SRC_XY_Y__MASK;\n}\n#define MDP5_PIPE_SRC_XY_X__MASK\t\t\t\t0x0000ffff\n#define MDP5_PIPE_SRC_XY_X__SHIFT\t\t\t\t0\nstatic inline uint32_t MDP5_PIPE_SRC_XY_X(uint32_t val)\n{\n\treturn ((val) << MDP5_PIPE_SRC_XY_X__SHIFT) & MDP5_PIPE_SRC_XY_X__MASK;\n}\n\nstatic inline uint32_t REG_MDP5_PIPE_OUT_SIZE(enum mdp5_pipe i0) { return 0x0000000c + __offset_PIPE(i0); }\n#define MDP5_PIPE_OUT_SIZE_HEIGHT__MASK\t\t\t\t0xffff0000\n#define MDP5_PIPE_OUT_SIZE_HEIGHT__SHIFT\t\t\t16\nstatic inline uint32_t MDP5_PIPE_OUT_SIZE_HEIGHT(uint32_t val)\n{\n\treturn ((val) << MDP5_PIPE_OUT_SIZE_HEIGHT__SHIFT) & MDP5_PIPE_OUT_SIZE_HEIGHT__MASK;\n}\n#define MDP5_PIPE_OUT_SIZE_WIDTH__MASK\t\t\t\t0x0000ffff\n#define MDP5_PIPE_OUT_SIZE_WIDTH__SHIFT\t\t\t\t0\nstatic inline uint32_t MDP5_PIPE_OUT_SIZE_WIDTH(uint32_t val)\n{\n\treturn ((val) << MDP5_PIPE_OUT_SIZE_WIDTH__SHIFT) & MDP5_PIPE_OUT_SIZE_WIDTH__MASK;\n}\n\nstatic inline uint32_t REG_MDP5_PIPE_OUT_XY(enum mdp5_pipe i0) { return 0x00000010 + __offset_PIPE(i0); }\n#define MDP5_PIPE_OUT_XY_Y__MASK\t\t\t\t0xffff0000\n#define MDP5_PIPE_OUT_XY_Y__SHIFT\t\t\t\t16\nstatic inline uint32_t MDP5_PIPE_OUT_XY_Y(uint32_t val)\n{\n\treturn ((val) << MDP5_PIPE_OUT_XY_Y__SHIFT) & MDP5_PIPE_OUT_XY_Y__MASK;\n}\n#define MDP5_PIPE_OUT_XY_X__MASK\t\t\t\t0x0000ffff\n#define MDP5_PIPE_OUT_XY_X__SHIFT\t\t\t\t0\nstatic inline uint32_t MDP5_PIPE_OUT_XY_X(uint32_t val)\n{\n\treturn ((val) << MDP5_PIPE_OUT_XY_X__SHIFT) & MDP5_PIPE_OUT_XY_X__MASK;\n}\n\nstatic inline uint32_t REG_MDP5_PIPE_SRC0_ADDR(enum mdp5_pipe i0) { return 0x00000014 + __offset_PIPE(i0); }\n\nstatic inline uint32_t REG_MDP5_PIPE_SRC1_ADDR(enum mdp5_pipe i0) { return 0x00000018 + __offset_PIPE(i0); }\n\nstatic inline uint32_t REG_MDP5_PIPE_SRC2_ADDR(enum mdp5_pipe i0) { return 0x0000001c + __offset_PIPE(i0); }\n\nstatic inline uint32_t REG_MDP5_PIPE_SRC3_ADDR(enum mdp5_pipe i0) { return 0x00000020 + __offset_PIPE(i0); }\n\nstatic inline uint32_t REG_MDP5_PIPE_SRC_STRIDE_A(enum mdp5_pipe i0) { return 0x00000024 + __offset_PIPE(i0); }\n#define MDP5_PIPE_SRC_STRIDE_A_P0__MASK\t\t\t\t0x0000ffff\n#define MDP5_PIPE_SRC_STRIDE_A_P0__SHIFT\t\t\t0\nstatic inline uint32_t MDP5_PIPE_SRC_STRIDE_A_P0(uint32_t val)\n{\n\treturn ((val) << MDP5_PIPE_SRC_STRIDE_A_P0__SHIFT) & MDP5_PIPE_SRC_STRIDE_A_P0__MASK;\n}\n#define MDP5_PIPE_SRC_STRIDE_A_P1__MASK\t\t\t\t0xffff0000\n#define MDP5_PIPE_SRC_STRIDE_A_P1__SHIFT\t\t\t16\nstatic inline uint32_t MDP5_PIPE_SRC_STRIDE_A_P1(uint32_t val)\n{\n\treturn ((val) << MDP5_PIPE_SRC_STRIDE_A_P1__SHIFT) & MDP5_PIPE_SRC_STRIDE_A_P1__MASK;\n}\n\nstatic inline uint32_t REG_MDP5_PIPE_SRC_STRIDE_B(enum mdp5_pipe i0) { return 0x00000028 + __offset_PIPE(i0); }\n#define MDP5_PIPE_SRC_STRIDE_B_P2__MASK\t\t\t\t0x0000ffff\n#define MDP5_PIPE_SRC_STRIDE_B_P2__SHIFT\t\t\t0\nstatic inline uint32_t MDP5_PIPE_SRC_STRIDE_B_P2(uint32_t val)\n{\n\treturn ((val) << MDP5_PIPE_SRC_STRIDE_B_P2__SHIFT) & MDP5_PIPE_SRC_STRIDE_B_P2__MASK;\n}\n#define MDP5_PIPE_SRC_STRIDE_B_P3__MASK\t\t\t\t0xffff0000\n#define MDP5_PIPE_SRC_STRIDE_B_P3__SHIFT\t\t\t16\nstatic inline uint32_t MDP5_PIPE_SRC_STRIDE_B_P3(uint32_t val)\n{\n\treturn ((val) << MDP5_PIPE_SRC_STRIDE_B_P3__SHIFT) & MDP5_PIPE_SRC_STRIDE_B_P3__MASK;\n}\n\nstatic inline uint32_t REG_MDP5_PIPE_STILE_FRAME_SIZE(enum mdp5_pipe i0) { return 0x0000002c + __offset_PIPE(i0); }\n\nstatic inline uint32_t REG_MDP5_PIPE_SRC_FORMAT(enum mdp5_pipe i0) { return 0x00000030 + __offset_PIPE(i0); }\n#define MDP5_PIPE_SRC_FORMAT_G_BPC__MASK\t\t\t0x00000003\n#define MDP5_PIPE_SRC_FORMAT_G_BPC__SHIFT\t\t\t0\nstatic inline uint32_t MDP5_PIPE_SRC_FORMAT_G_BPC(enum mdp_bpc val)\n{\n\treturn ((val) << MDP5_PIPE_SRC_FORMAT_G_BPC__SHIFT) & MDP5_PIPE_SRC_FORMAT_G_BPC__MASK;\n}\n#define MDP5_PIPE_SRC_FORMAT_B_BPC__MASK\t\t\t0x0000000c\n#define MDP5_PIPE_SRC_FORMAT_B_BPC__SHIFT\t\t\t2\nstatic inline uint32_t MDP5_PIPE_SRC_FORMAT_B_BPC(enum mdp_bpc val)\n{\n\treturn ((val) << MDP5_PIPE_SRC_FORMAT_B_BPC__SHIFT) & MDP5_PIPE_SRC_FORMAT_B_BPC__MASK;\n}\n#define MDP5_PIPE_SRC_FORMAT_R_BPC__MASK\t\t\t0x00000030\n#define MDP5_PIPE_SRC_FORMAT_R_BPC__SHIFT\t\t\t4\nstatic inline uint32_t MDP5_PIPE_SRC_FORMAT_R_BPC(enum mdp_bpc val)\n{\n\treturn ((val) << MDP5_PIPE_SRC_FORMAT_R_BPC__SHIFT) & MDP5_PIPE_SRC_FORMAT_R_BPC__MASK;\n}\n#define MDP5_PIPE_SRC_FORMAT_A_BPC__MASK\t\t\t0x000000c0\n#define MDP5_PIPE_SRC_FORMAT_A_BPC__SHIFT\t\t\t6\nstatic inline uint32_t MDP5_PIPE_SRC_FORMAT_A_BPC(enum mdp_bpc_alpha val)\n{\n\treturn ((val) << MDP5_PIPE_SRC_FORMAT_A_BPC__SHIFT) & MDP5_PIPE_SRC_FORMAT_A_BPC__MASK;\n}\n#define MDP5_PIPE_SRC_FORMAT_ALPHA_ENABLE\t\t\t0x00000100\n#define MDP5_PIPE_SRC_FORMAT_CPP__MASK\t\t\t\t0x00000600\n#define MDP5_PIPE_SRC_FORMAT_CPP__SHIFT\t\t\t\t9\nstatic inline uint32_t MDP5_PIPE_SRC_FORMAT_CPP(uint32_t val)\n{\n\treturn ((val) << MDP5_PIPE_SRC_FORMAT_CPP__SHIFT) & MDP5_PIPE_SRC_FORMAT_CPP__MASK;\n}\n#define MDP5_PIPE_SRC_FORMAT_ROT90\t\t\t\t0x00000800\n#define MDP5_PIPE_SRC_FORMAT_UNPACK_COUNT__MASK\t\t\t0x00003000\n#define MDP5_PIPE_SRC_FORMAT_UNPACK_COUNT__SHIFT\t\t12\nstatic inline uint32_t MDP5_PIPE_SRC_FORMAT_UNPACK_COUNT(uint32_t val)\n{\n\treturn ((val) << MDP5_PIPE_SRC_FORMAT_UNPACK_COUNT__SHIFT) & MDP5_PIPE_SRC_FORMAT_UNPACK_COUNT__MASK;\n}\n#define MDP5_PIPE_SRC_FORMAT_UNPACK_TIGHT\t\t\t0x00020000\n#define MDP5_PIPE_SRC_FORMAT_UNPACK_ALIGN_MSB\t\t\t0x00040000\n#define MDP5_PIPE_SRC_FORMAT_FETCH_TYPE__MASK\t\t\t0x00180000\n#define MDP5_PIPE_SRC_FORMAT_FETCH_TYPE__SHIFT\t\t\t19\nstatic inline uint32_t MDP5_PIPE_SRC_FORMAT_FETCH_TYPE(enum mdp_fetch_type val)\n{\n\treturn ((val) << MDP5_PIPE_SRC_FORMAT_FETCH_TYPE__SHIFT) & MDP5_PIPE_SRC_FORMAT_FETCH_TYPE__MASK;\n}\n#define MDP5_PIPE_SRC_FORMAT_CHROMA_SAMP__MASK\t\t\t0x01800000\n#define MDP5_PIPE_SRC_FORMAT_CHROMA_SAMP__SHIFT\t\t\t23\nstatic inline uint32_t MDP5_PIPE_SRC_FORMAT_CHROMA_SAMP(enum mdp_chroma_samp_type val)\n{\n\treturn ((val) << MDP5_PIPE_SRC_FORMAT_CHROMA_SAMP__SHIFT) & MDP5_PIPE_SRC_FORMAT_CHROMA_SAMP__MASK;\n}\n\nstatic inline uint32_t REG_MDP5_PIPE_SRC_UNPACK(enum mdp5_pipe i0) { return 0x00000034 + __offset_PIPE(i0); }\n#define MDP5_PIPE_SRC_UNPACK_ELEM0__MASK\t\t\t0x000000ff\n#define MDP5_PIPE_SRC_UNPACK_ELEM0__SHIFT\t\t\t0\nstatic inline uint32_t MDP5_PIPE_SRC_UNPACK_ELEM0(uint32_t val)\n{\n\treturn ((val) << MDP5_PIPE_SRC_UNPACK_ELEM0__SHIFT) & MDP5_PIPE_SRC_UNPACK_ELEM0__MASK;\n}\n#define MDP5_PIPE_SRC_UNPACK_ELEM1__MASK\t\t\t0x0000ff00\n#define MDP5_PIPE_SRC_UNPACK_ELEM1__SHIFT\t\t\t8\nstatic inline uint32_t MDP5_PIPE_SRC_UNPACK_ELEM1(uint32_t val)\n{\n\treturn ((val) << MDP5_PIPE_SRC_UNPACK_ELEM1__SHIFT) & MDP5_PIPE_SRC_UNPACK_ELEM1__MASK;\n}\n#define MDP5_PIPE_SRC_UNPACK_ELEM2__MASK\t\t\t0x00ff0000\n#define MDP5_PIPE_SRC_UNPACK_ELEM2__SHIFT\t\t\t16\nstatic inline uint32_t MDP5_PIPE_SRC_UNPACK_ELEM2(uint32_t val)\n{\n\treturn ((val) << MDP5_PIPE_SRC_UNPACK_ELEM2__SHIFT) & MDP5_PIPE_SRC_UNPACK_ELEM2__MASK;\n}\n#define MDP5_PIPE_SRC_UNPACK_ELEM3__MASK\t\t\t0xff000000\n#define MDP5_PIPE_SRC_UNPACK_ELEM3__SHIFT\t\t\t24\nstatic inline uint32_t MDP5_PIPE_SRC_UNPACK_ELEM3(uint32_t val)\n{\n\treturn ((val) << MDP5_PIPE_SRC_UNPACK_ELEM3__SHIFT) & MDP5_PIPE_SRC_UNPACK_ELEM3__MASK;\n}\n\nstatic inline uint32_t REG_MDP5_PIPE_SRC_OP_MODE(enum mdp5_pipe i0) { return 0x00000038 + __offset_PIPE(i0); }\n#define MDP5_PIPE_SRC_OP_MODE_BWC_EN\t\t\t\t0x00000001\n#define MDP5_PIPE_SRC_OP_MODE_BWC__MASK\t\t\t\t0x00000006\n#define MDP5_PIPE_SRC_OP_MODE_BWC__SHIFT\t\t\t1\nstatic inline uint32_t MDP5_PIPE_SRC_OP_MODE_BWC(enum mdp5_pipe_bwc val)\n{\n\treturn ((val) << MDP5_PIPE_SRC_OP_MODE_BWC__SHIFT) & MDP5_PIPE_SRC_OP_MODE_BWC__MASK;\n}\n#define MDP5_PIPE_SRC_OP_MODE_FLIP_LR\t\t\t\t0x00002000\n#define MDP5_PIPE_SRC_OP_MODE_FLIP_UD\t\t\t\t0x00004000\n#define MDP5_PIPE_SRC_OP_MODE_IGC_EN\t\t\t\t0x00010000\n#define MDP5_PIPE_SRC_OP_MODE_IGC_ROM_0\t\t\t\t0x00020000\n#define MDP5_PIPE_SRC_OP_MODE_IGC_ROM_1\t\t\t\t0x00040000\n#define MDP5_PIPE_SRC_OP_MODE_DEINTERLACE\t\t\t0x00400000\n#define MDP5_PIPE_SRC_OP_MODE_DEINTERLACE_ODD\t\t\t0x00800000\n#define MDP5_PIPE_SRC_OP_MODE_SW_PIX_EXT_OVERRIDE\t\t0x80000000\n\nstatic inline uint32_t REG_MDP5_PIPE_SRC_CONSTANT_COLOR(enum mdp5_pipe i0) { return 0x0000003c + __offset_PIPE(i0); }\n\nstatic inline uint32_t REG_MDP5_PIPE_FETCH_CONFIG(enum mdp5_pipe i0) { return 0x00000048 + __offset_PIPE(i0); }\n\nstatic inline uint32_t REG_MDP5_PIPE_VC1_RANGE(enum mdp5_pipe i0) { return 0x0000004c + __offset_PIPE(i0); }\n\nstatic inline uint32_t REG_MDP5_PIPE_REQPRIO_FIFO_WM_0(enum mdp5_pipe i0) { return 0x00000050 + __offset_PIPE(i0); }\n\nstatic inline uint32_t REG_MDP5_PIPE_REQPRIO_FIFO_WM_1(enum mdp5_pipe i0) { return 0x00000054 + __offset_PIPE(i0); }\n\nstatic inline uint32_t REG_MDP5_PIPE_REQPRIO_FIFO_WM_2(enum mdp5_pipe i0) { return 0x00000058 + __offset_PIPE(i0); }\n\nstatic inline uint32_t REG_MDP5_PIPE_SRC_ADDR_SW_STATUS(enum mdp5_pipe i0) { return 0x00000070 + __offset_PIPE(i0); }\n\nstatic inline uint32_t REG_MDP5_PIPE_CURRENT_SRC0_ADDR(enum mdp5_pipe i0) { return 0x000000a4 + __offset_PIPE(i0); }\n\nstatic inline uint32_t REG_MDP5_PIPE_CURRENT_SRC1_ADDR(enum mdp5_pipe i0) { return 0x000000a8 + __offset_PIPE(i0); }\n\nstatic inline uint32_t REG_MDP5_PIPE_CURRENT_SRC2_ADDR(enum mdp5_pipe i0) { return 0x000000ac + __offset_PIPE(i0); }\n\nstatic inline uint32_t REG_MDP5_PIPE_CURRENT_SRC3_ADDR(enum mdp5_pipe i0) { return 0x000000b0 + __offset_PIPE(i0); }\n\nstatic inline uint32_t REG_MDP5_PIPE_DECIMATION(enum mdp5_pipe i0) { return 0x000000b4 + __offset_PIPE(i0); }\n#define MDP5_PIPE_DECIMATION_VERT__MASK\t\t\t\t0x000000ff\n#define MDP5_PIPE_DECIMATION_VERT__SHIFT\t\t\t0\nstatic inline uint32_t MDP5_PIPE_DECIMATION_VERT(uint32_t val)\n{\n\treturn ((val) << MDP5_PIPE_DECIMATION_VERT__SHIFT) & MDP5_PIPE_DECIMATION_VERT__MASK;\n}\n#define MDP5_PIPE_DECIMATION_HORZ__MASK\t\t\t\t0x0000ff00\n#define MDP5_PIPE_DECIMATION_HORZ__SHIFT\t\t\t8\nstatic inline uint32_t MDP5_PIPE_DECIMATION_HORZ(uint32_t val)\n{\n\treturn ((val) << MDP5_PIPE_DECIMATION_HORZ__SHIFT) & MDP5_PIPE_DECIMATION_HORZ__MASK;\n}\n\nstatic inline uint32_t __offset_SW_PIX_EXT(enum mdp_component_type idx)\n{\n\tswitch (idx) {\n\t\tcase COMP_0: return 0x00000100;\n\t\tcase COMP_1_2: return 0x00000110;\n\t\tcase COMP_3: return 0x00000120;\n\t\tdefault: return INVALID_IDX(idx);\n\t}\n}\nstatic inline uint32_t REG_MDP5_PIPE_SW_PIX_EXT(enum mdp5_pipe i0, enum mdp_component_type i1) { return 0x00000000 + __offset_PIPE(i0) + __offset_SW_PIX_EXT(i1); }\n\nstatic inline uint32_t REG_MDP5_PIPE_SW_PIX_EXT_LR(enum mdp5_pipe i0, enum mdp_component_type i1) { return 0x00000000 + __offset_PIPE(i0) + __offset_SW_PIX_EXT(i1); }\n#define MDP5_PIPE_SW_PIX_EXT_LR_LEFT_RPT__MASK\t\t\t0x000000ff\n#define MDP5_PIPE_SW_PIX_EXT_LR_LEFT_RPT__SHIFT\t\t\t0\nstatic inline uint32_t MDP5_PIPE_SW_PIX_EXT_LR_LEFT_RPT(uint32_t val)\n{\n\treturn ((val) << MDP5_PIPE_SW_PIX_EXT_LR_LEFT_RPT__SHIFT) & MDP5_PIPE_SW_PIX_EXT_LR_LEFT_RPT__MASK;\n}\n#define MDP5_PIPE_SW_PIX_EXT_LR_LEFT_OVF__MASK\t\t\t0x0000ff00\n#define MDP5_PIPE_SW_PIX_EXT_LR_LEFT_OVF__SHIFT\t\t\t8\nstatic inline uint32_t MDP5_PIPE_SW_PIX_EXT_LR_LEFT_OVF(int32_t val)\n{\n\treturn ((val) << MDP5_PIPE_SW_PIX_EXT_LR_LEFT_OVF__SHIFT) & MDP5_PIPE_SW_PIX_EXT_LR_LEFT_OVF__MASK;\n}\n#define MDP5_PIPE_SW_PIX_EXT_LR_RIGHT_RPT__MASK\t\t\t0x00ff0000\n#define MDP5_PIPE_SW_PIX_EXT_LR_RIGHT_RPT__SHIFT\t\t16\nstatic inline uint32_t MDP5_PIPE_SW_PIX_EXT_LR_RIGHT_RPT(uint32_t val)\n{\n\treturn ((val) << MDP5_PIPE_SW_PIX_EXT_LR_RIGHT_RPT__SHIFT) & MDP5_PIPE_SW_PIX_EXT_LR_RIGHT_RPT__MASK;\n}\n#define MDP5_PIPE_SW_PIX_EXT_LR_RIGHT_OVF__MASK\t\t\t0xff000000\n#define MDP5_PIPE_SW_PIX_EXT_LR_RIGHT_OVF__SHIFT\t\t24\nstatic inline uint32_t MDP5_PIPE_SW_PIX_EXT_LR_RIGHT_OVF(int32_t val)\n{\n\treturn ((val) << MDP5_PIPE_SW_PIX_EXT_LR_RIGHT_OVF__SHIFT) & MDP5_PIPE_SW_PIX_EXT_LR_RIGHT_OVF__MASK;\n}\n\nstatic inline uint32_t REG_MDP5_PIPE_SW_PIX_EXT_TB(enum mdp5_pipe i0, enum mdp_component_type i1) { return 0x00000004 + __offset_PIPE(i0) + __offset_SW_PIX_EXT(i1); }\n#define MDP5_PIPE_SW_PIX_EXT_TB_TOP_RPT__MASK\t\t\t0x000000ff\n#define MDP5_PIPE_SW_PIX_EXT_TB_TOP_RPT__SHIFT\t\t\t0\nstatic inline uint32_t MDP5_PIPE_SW_PIX_EXT_TB_TOP_RPT(uint32_t val)\n{\n\treturn ((val) << MDP5_PIPE_SW_PIX_EXT_TB_TOP_RPT__SHIFT) & MDP5_PIPE_SW_PIX_EXT_TB_TOP_RPT__MASK;\n}\n#define MDP5_PIPE_SW_PIX_EXT_TB_TOP_OVF__MASK\t\t\t0x0000ff00\n#define MDP5_PIPE_SW_PIX_EXT_TB_TOP_OVF__SHIFT\t\t\t8\nstatic inline uint32_t MDP5_PIPE_SW_PIX_EXT_TB_TOP_OVF(int32_t val)\n{\n\treturn ((val) << MDP5_PIPE_SW_PIX_EXT_TB_TOP_OVF__SHIFT) & MDP5_PIPE_SW_PIX_EXT_TB_TOP_OVF__MASK;\n}\n#define MDP5_PIPE_SW_PIX_EXT_TB_BOTTOM_RPT__MASK\t\t0x00ff0000\n#define MDP5_PIPE_SW_PIX_EXT_TB_BOTTOM_RPT__SHIFT\t\t16\nstatic inline uint32_t MDP5_PIPE_SW_PIX_EXT_TB_BOTTOM_RPT(uint32_t val)\n{\n\treturn ((val) << MDP5_PIPE_SW_PIX_EXT_TB_BOTTOM_RPT__SHIFT) & MDP5_PIPE_SW_PIX_EXT_TB_BOTTOM_RPT__MASK;\n}\n#define MDP5_PIPE_SW_PIX_EXT_TB_BOTTOM_OVF__MASK\t\t0xff000000\n#define MDP5_PIPE_SW_PIX_EXT_TB_BOTTOM_OVF__SHIFT\t\t24\nstatic inline uint32_t MDP5_PIPE_SW_PIX_EXT_TB_BOTTOM_OVF(int32_t val)\n{\n\treturn ((val) << MDP5_PIPE_SW_PIX_EXT_TB_BOTTOM_OVF__SHIFT) & MDP5_PIPE_SW_PIX_EXT_TB_BOTTOM_OVF__MASK;\n}\n\nstatic inline uint32_t REG_MDP5_PIPE_SW_PIX_EXT_REQ_PIXELS(enum mdp5_pipe i0, enum mdp_component_type i1) { return 0x00000008 + __offset_PIPE(i0) + __offset_SW_PIX_EXT(i1); }\n#define MDP5_PIPE_SW_PIX_EXT_REQ_PIXELS_LEFT_RIGHT__MASK\t0x0000ffff\n#define MDP5_PIPE_SW_PIX_EXT_REQ_PIXELS_LEFT_RIGHT__SHIFT\t0\nstatic inline uint32_t MDP5_PIPE_SW_PIX_EXT_REQ_PIXELS_LEFT_RIGHT(uint32_t val)\n{\n\treturn ((val) << MDP5_PIPE_SW_PIX_EXT_REQ_PIXELS_LEFT_RIGHT__SHIFT) & MDP5_PIPE_SW_PIX_EXT_REQ_PIXELS_LEFT_RIGHT__MASK;\n}\n#define MDP5_PIPE_SW_PIX_EXT_REQ_PIXELS_TOP_BOTTOM__MASK\t0xffff0000\n#define MDP5_PIPE_SW_PIX_EXT_REQ_PIXELS_TOP_BOTTOM__SHIFT\t16\nstatic inline uint32_t MDP5_PIPE_SW_PIX_EXT_REQ_PIXELS_TOP_BOTTOM(uint32_t val)\n{\n\treturn ((val) << MDP5_PIPE_SW_PIX_EXT_REQ_PIXELS_TOP_BOTTOM__SHIFT) & MDP5_PIPE_SW_PIX_EXT_REQ_PIXELS_TOP_BOTTOM__MASK;\n}\n\nstatic inline uint32_t REG_MDP5_PIPE_SCALE_CONFIG(enum mdp5_pipe i0) { return 0x00000204 + __offset_PIPE(i0); }\n#define MDP5_PIPE_SCALE_CONFIG_SCALEX_EN\t\t\t0x00000001\n#define MDP5_PIPE_SCALE_CONFIG_SCALEY_EN\t\t\t0x00000002\n#define MDP5_PIPE_SCALE_CONFIG_SCALEX_FILTER_COMP_0__MASK\t0x00000300\n#define MDP5_PIPE_SCALE_CONFIG_SCALEX_FILTER_COMP_0__SHIFT\t8\nstatic inline uint32_t MDP5_PIPE_SCALE_CONFIG_SCALEX_FILTER_COMP_0(enum mdp5_scale_filter val)\n{\n\treturn ((val) << MDP5_PIPE_SCALE_CONFIG_SCALEX_FILTER_COMP_0__SHIFT) & MDP5_PIPE_SCALE_CONFIG_SCALEX_FILTER_COMP_0__MASK;\n}\n#define MDP5_PIPE_SCALE_CONFIG_SCALEY_FILTER_COMP_0__MASK\t0x00000c00\n#define MDP5_PIPE_SCALE_CONFIG_SCALEY_FILTER_COMP_0__SHIFT\t10\nstatic inline uint32_t MDP5_PIPE_SCALE_CONFIG_SCALEY_FILTER_COMP_0(enum mdp5_scale_filter val)\n{\n\treturn ((val) << MDP5_PIPE_SCALE_CONFIG_SCALEY_FILTER_COMP_0__SHIFT) & MDP5_PIPE_SCALE_CONFIG_SCALEY_FILTER_COMP_0__MASK;\n}\n#define MDP5_PIPE_SCALE_CONFIG_SCALEX_FILTER_COMP_1_2__MASK\t0x00003000\n#define MDP5_PIPE_SCALE_CONFIG_SCALEX_FILTER_COMP_1_2__SHIFT\t12\nstatic inline uint32_t MDP5_PIPE_SCALE_CONFIG_SCALEX_FILTER_COMP_1_2(enum mdp5_scale_filter val)\n{\n\treturn ((val) << MDP5_PIPE_SCALE_CONFIG_SCALEX_FILTER_COMP_1_2__SHIFT) & MDP5_PIPE_SCALE_CONFIG_SCALEX_FILTER_COMP_1_2__MASK;\n}\n#define MDP5_PIPE_SCALE_CONFIG_SCALEY_FILTER_COMP_1_2__MASK\t0x0000c000\n#define MDP5_PIPE_SCALE_CONFIG_SCALEY_FILTER_COMP_1_2__SHIFT\t14\nstatic inline uint32_t MDP5_PIPE_SCALE_CONFIG_SCALEY_FILTER_COMP_1_2(enum mdp5_scale_filter val)\n{\n\treturn ((val) << MDP5_PIPE_SCALE_CONFIG_SCALEY_FILTER_COMP_1_2__SHIFT) & MDP5_PIPE_SCALE_CONFIG_SCALEY_FILTER_COMP_1_2__MASK;\n}\n#define MDP5_PIPE_SCALE_CONFIG_SCALEX_FILTER_COMP_3__MASK\t0x00030000\n#define MDP5_PIPE_SCALE_CONFIG_SCALEX_FILTER_COMP_3__SHIFT\t16\nstatic inline uint32_t MDP5_PIPE_SCALE_CONFIG_SCALEX_FILTER_COMP_3(enum mdp5_scale_filter val)\n{\n\treturn ((val) << MDP5_PIPE_SCALE_CONFIG_SCALEX_FILTER_COMP_3__SHIFT) & MDP5_PIPE_SCALE_CONFIG_SCALEX_FILTER_COMP_3__MASK;\n}\n#define MDP5_PIPE_SCALE_CONFIG_SCALEY_FILTER_COMP_3__MASK\t0x000c0000\n#define MDP5_PIPE_SCALE_CONFIG_SCALEY_FILTER_COMP_3__SHIFT\t18\nstatic inline uint32_t MDP5_PIPE_SCALE_CONFIG_SCALEY_FILTER_COMP_3(enum mdp5_scale_filter val)\n{\n\treturn ((val) << MDP5_PIPE_SCALE_CONFIG_SCALEY_FILTER_COMP_3__SHIFT) & MDP5_PIPE_SCALE_CONFIG_SCALEY_FILTER_COMP_3__MASK;\n}\n\nstatic inline uint32_t REG_MDP5_PIPE_SCALE_PHASE_STEP_X(enum mdp5_pipe i0) { return 0x00000210 + __offset_PIPE(i0); }\n\nstatic inline uint32_t REG_MDP5_PIPE_SCALE_PHASE_STEP_Y(enum mdp5_pipe i0) { return 0x00000214 + __offset_PIPE(i0); }\n\nstatic inline uint32_t REG_MDP5_PIPE_SCALE_CR_PHASE_STEP_X(enum mdp5_pipe i0) { return 0x00000218 + __offset_PIPE(i0); }\n\nstatic inline uint32_t REG_MDP5_PIPE_SCALE_CR_PHASE_STEP_Y(enum mdp5_pipe i0) { return 0x0000021c + __offset_PIPE(i0); }\n\nstatic inline uint32_t REG_MDP5_PIPE_SCALE_INIT_PHASE_X(enum mdp5_pipe i0) { return 0x00000220 + __offset_PIPE(i0); }\n\nstatic inline uint32_t REG_MDP5_PIPE_SCALE_INIT_PHASE_Y(enum mdp5_pipe i0) { return 0x00000224 + __offset_PIPE(i0); }\n\nstatic inline uint32_t __offset_LM(uint32_t idx)\n{\n\tswitch (idx) {\n\t\tcase 0: return (mdp5_cfg->lm.base[0]);\n\t\tcase 1: return (mdp5_cfg->lm.base[1]);\n\t\tcase 2: return (mdp5_cfg->lm.base[2]);\n\t\tcase 3: return (mdp5_cfg->lm.base[3]);\n\t\tcase 4: return (mdp5_cfg->lm.base[4]);\n\t\tcase 5: return (mdp5_cfg->lm.base[5]);\n\t\tdefault: return INVALID_IDX(idx);\n\t}\n}\nstatic inline uint32_t REG_MDP5_LM(uint32_t i0) { return 0x00000000 + __offset_LM(i0); }\n\nstatic inline uint32_t REG_MDP5_LM_BLEND_COLOR_OUT(uint32_t i0) { return 0x00000000 + __offset_LM(i0); }\n#define MDP5_LM_BLEND_COLOR_OUT_STAGE0_FG_ALPHA\t\t\t0x00000002\n#define MDP5_LM_BLEND_COLOR_OUT_STAGE1_FG_ALPHA\t\t\t0x00000004\n#define MDP5_LM_BLEND_COLOR_OUT_STAGE2_FG_ALPHA\t\t\t0x00000008\n#define MDP5_LM_BLEND_COLOR_OUT_STAGE3_FG_ALPHA\t\t\t0x00000010\n#define MDP5_LM_BLEND_COLOR_OUT_STAGE4_FG_ALPHA\t\t\t0x00000020\n#define MDP5_LM_BLEND_COLOR_OUT_STAGE5_FG_ALPHA\t\t\t0x00000040\n#define MDP5_LM_BLEND_COLOR_OUT_STAGE6_FG_ALPHA\t\t\t0x00000080\n#define MDP5_LM_BLEND_COLOR_OUT_SPLIT_LEFT_RIGHT\t\t0x80000000\n\nstatic inline uint32_t REG_MDP5_LM_OUT_SIZE(uint32_t i0) { return 0x00000004 + __offset_LM(i0); }\n#define MDP5_LM_OUT_SIZE_HEIGHT__MASK\t\t\t\t0xffff0000\n#define MDP5_LM_OUT_SIZE_HEIGHT__SHIFT\t\t\t\t16\nstatic inline uint32_t MDP5_LM_OUT_SIZE_HEIGHT(uint32_t val)\n{\n\treturn ((val) << MDP5_LM_OUT_SIZE_HEIGHT__SHIFT) & MDP5_LM_OUT_SIZE_HEIGHT__MASK;\n}\n#define MDP5_LM_OUT_SIZE_WIDTH__MASK\t\t\t\t0x0000ffff\n#define MDP5_LM_OUT_SIZE_WIDTH__SHIFT\t\t\t\t0\nstatic inline uint32_t MDP5_LM_OUT_SIZE_WIDTH(uint32_t val)\n{\n\treturn ((val) << MDP5_LM_OUT_SIZE_WIDTH__SHIFT) & MDP5_LM_OUT_SIZE_WIDTH__MASK;\n}\n\nstatic inline uint32_t REG_MDP5_LM_BORDER_COLOR_0(uint32_t i0) { return 0x00000008 + __offset_LM(i0); }\n\nstatic inline uint32_t REG_MDP5_LM_BORDER_COLOR_1(uint32_t i0) { return 0x00000010 + __offset_LM(i0); }\n\nstatic inline uint32_t __offset_BLEND(uint32_t idx)\n{\n\tswitch (idx) {\n\t\tcase 0: return 0x00000020;\n\t\tcase 1: return 0x00000050;\n\t\tcase 2: return 0x00000080;\n\t\tcase 3: return 0x000000b0;\n\t\tcase 4: return 0x00000230;\n\t\tcase 5: return 0x00000260;\n\t\tcase 6: return 0x00000290;\n\t\tdefault: return INVALID_IDX(idx);\n\t}\n}\nstatic inline uint32_t REG_MDP5_LM_BLEND(uint32_t i0, uint32_t i1) { return 0x00000000 + __offset_LM(i0) + __offset_BLEND(i1); }\n\nstatic inline uint32_t REG_MDP5_LM_BLEND_OP_MODE(uint32_t i0, uint32_t i1) { return 0x00000000 + __offset_LM(i0) + __offset_BLEND(i1); }\n#define MDP5_LM_BLEND_OP_MODE_FG_ALPHA__MASK\t\t\t0x00000003\n#define MDP5_LM_BLEND_OP_MODE_FG_ALPHA__SHIFT\t\t\t0\nstatic inline uint32_t MDP5_LM_BLEND_OP_MODE_FG_ALPHA(enum mdp_alpha_type val)\n{\n\treturn ((val) << MDP5_LM_BLEND_OP_MODE_FG_ALPHA__SHIFT) & MDP5_LM_BLEND_OP_MODE_FG_ALPHA__MASK;\n}\n#define MDP5_LM_BLEND_OP_MODE_FG_INV_ALPHA\t\t\t0x00000004\n#define MDP5_LM_BLEND_OP_MODE_FG_MOD_ALPHA\t\t\t0x00000008\n#define MDP5_LM_BLEND_OP_MODE_FG_INV_MOD_ALPHA\t\t\t0x00000010\n#define MDP5_LM_BLEND_OP_MODE_FG_TRANSP_EN\t\t\t0x00000020\n#define MDP5_LM_BLEND_OP_MODE_BG_ALPHA__MASK\t\t\t0x00000300\n#define MDP5_LM_BLEND_OP_MODE_BG_ALPHA__SHIFT\t\t\t8\nstatic inline uint32_t MDP5_LM_BLEND_OP_MODE_BG_ALPHA(enum mdp_alpha_type val)\n{\n\treturn ((val) << MDP5_LM_BLEND_OP_MODE_BG_ALPHA__SHIFT) & MDP5_LM_BLEND_OP_MODE_BG_ALPHA__MASK;\n}\n#define MDP5_LM_BLEND_OP_MODE_BG_INV_ALPHA\t\t\t0x00000400\n#define MDP5_LM_BLEND_OP_MODE_BG_MOD_ALPHA\t\t\t0x00000800\n#define MDP5_LM_BLEND_OP_MODE_BG_INV_MOD_ALPHA\t\t\t0x00001000\n#define MDP5_LM_BLEND_OP_MODE_BG_TRANSP_EN\t\t\t0x00002000\n\nstatic inline uint32_t REG_MDP5_LM_BLEND_FG_ALPHA(uint32_t i0, uint32_t i1) { return 0x00000004 + __offset_LM(i0) + __offset_BLEND(i1); }\n\nstatic inline uint32_t REG_MDP5_LM_BLEND_BG_ALPHA(uint32_t i0, uint32_t i1) { return 0x00000008 + __offset_LM(i0) + __offset_BLEND(i1); }\n\nstatic inline uint32_t REG_MDP5_LM_BLEND_FG_TRANSP_LOW0(uint32_t i0, uint32_t i1) { return 0x0000000c + __offset_LM(i0) + __offset_BLEND(i1); }\n\nstatic inline uint32_t REG_MDP5_LM_BLEND_FG_TRANSP_LOW1(uint32_t i0, uint32_t i1) { return 0x00000010 + __offset_LM(i0) + __offset_BLEND(i1); }\n\nstatic inline uint32_t REG_MDP5_LM_BLEND_FG_TRANSP_HIGH0(uint32_t i0, uint32_t i1) { return 0x00000014 + __offset_LM(i0) + __offset_BLEND(i1); }\n\nstatic inline uint32_t REG_MDP5_LM_BLEND_FG_TRANSP_HIGH1(uint32_t i0, uint32_t i1) { return 0x00000018 + __offset_LM(i0) + __offset_BLEND(i1); }\n\nstatic inline uint32_t REG_MDP5_LM_BLEND_BG_TRANSP_LOW0(uint32_t i0, uint32_t i1) { return 0x0000001c + __offset_LM(i0) + __offset_BLEND(i1); }\n\nstatic inline uint32_t REG_MDP5_LM_BLEND_BG_TRANSP_LOW1(uint32_t i0, uint32_t i1) { return 0x00000020 + __offset_LM(i0) + __offset_BLEND(i1); }\n\nstatic inline uint32_t REG_MDP5_LM_BLEND_BG_TRANSP_HIGH0(uint32_t i0, uint32_t i1) { return 0x00000024 + __offset_LM(i0) + __offset_BLEND(i1); }\n\nstatic inline uint32_t REG_MDP5_LM_BLEND_BG_TRANSP_HIGH1(uint32_t i0, uint32_t i1) { return 0x00000028 + __offset_LM(i0) + __offset_BLEND(i1); }\n\nstatic inline uint32_t REG_MDP5_LM_CURSOR_IMG_SIZE(uint32_t i0) { return 0x000000e0 + __offset_LM(i0); }\n#define MDP5_LM_CURSOR_IMG_SIZE_SRC_W__MASK\t\t\t0x0000ffff\n#define MDP5_LM_CURSOR_IMG_SIZE_SRC_W__SHIFT\t\t\t0\nstatic inline uint32_t MDP5_LM_CURSOR_IMG_SIZE_SRC_W(uint32_t val)\n{\n\treturn ((val) << MDP5_LM_CURSOR_IMG_SIZE_SRC_W__SHIFT) & MDP5_LM_CURSOR_IMG_SIZE_SRC_W__MASK;\n}\n#define MDP5_LM_CURSOR_IMG_SIZE_SRC_H__MASK\t\t\t0xffff0000\n#define MDP5_LM_CURSOR_IMG_SIZE_SRC_H__SHIFT\t\t\t16\nstatic inline uint32_t MDP5_LM_CURSOR_IMG_SIZE_SRC_H(uint32_t val)\n{\n\treturn ((val) << MDP5_LM_CURSOR_IMG_SIZE_SRC_H__SHIFT) & MDP5_LM_CURSOR_IMG_SIZE_SRC_H__MASK;\n}\n\nstatic inline uint32_t REG_MDP5_LM_CURSOR_SIZE(uint32_t i0) { return 0x000000e4 + __offset_LM(i0); }\n#define MDP5_LM_CURSOR_SIZE_ROI_W__MASK\t\t\t\t0x0000ffff\n#define MDP5_LM_CURSOR_SIZE_ROI_W__SHIFT\t\t\t0\nstatic inline uint32_t MDP5_LM_CURSOR_SIZE_ROI_W(uint32_t val)\n{\n\treturn ((val) << MDP5_LM_CURSOR_SIZE_ROI_W__SHIFT) & MDP5_LM_CURSOR_SIZE_ROI_W__MASK;\n}\n#define MDP5_LM_CURSOR_SIZE_ROI_H__MASK\t\t\t\t0xffff0000\n#define MDP5_LM_CURSOR_SIZE_ROI_H__SHIFT\t\t\t16\nstatic inline uint32_t MDP5_LM_CURSOR_SIZE_ROI_H(uint32_t val)\n{\n\treturn ((val) << MDP5_LM_CURSOR_SIZE_ROI_H__SHIFT) & MDP5_LM_CURSOR_SIZE_ROI_H__MASK;\n}\n\nstatic inline uint32_t REG_MDP5_LM_CURSOR_XY(uint32_t i0) { return 0x000000e8 + __offset_LM(i0); }\n#define MDP5_LM_CURSOR_XY_SRC_X__MASK\t\t\t\t0x0000ffff\n#define MDP5_LM_CURSOR_XY_SRC_X__SHIFT\t\t\t\t0\nstatic inline uint32_t MDP5_LM_CURSOR_XY_SRC_X(uint32_t val)\n{\n\treturn ((val) << MDP5_LM_CURSOR_XY_SRC_X__SHIFT) & MDP5_LM_CURSOR_XY_SRC_X__MASK;\n}\n#define MDP5_LM_CURSOR_XY_SRC_Y__MASK\t\t\t\t0xffff0000\n#define MDP5_LM_CURSOR_XY_SRC_Y__SHIFT\t\t\t\t16\nstatic inline uint32_t MDP5_LM_CURSOR_XY_SRC_Y(uint32_t val)\n{\n\treturn ((val) << MDP5_LM_CURSOR_XY_SRC_Y__SHIFT) & MDP5_LM_CURSOR_XY_SRC_Y__MASK;\n}\n\nstatic inline uint32_t REG_MDP5_LM_CURSOR_STRIDE(uint32_t i0) { return 0x000000dc + __offset_LM(i0); }\n#define MDP5_LM_CURSOR_STRIDE_STRIDE__MASK\t\t\t0x0000ffff\n#define MDP5_LM_CURSOR_STRIDE_STRIDE__SHIFT\t\t\t0\nstatic inline uint32_t MDP5_LM_CURSOR_STRIDE_STRIDE(uint32_t val)\n{\n\treturn ((val) << MDP5_LM_CURSOR_STRIDE_STRIDE__SHIFT) & MDP5_LM_CURSOR_STRIDE_STRIDE__MASK;\n}\n\nstatic inline uint32_t REG_MDP5_LM_CURSOR_FORMAT(uint32_t i0) { return 0x000000ec + __offset_LM(i0); }\n#define MDP5_LM_CURSOR_FORMAT_FORMAT__MASK\t\t\t0x00000007\n#define MDP5_LM_CURSOR_FORMAT_FORMAT__SHIFT\t\t\t0\nstatic inline uint32_t MDP5_LM_CURSOR_FORMAT_FORMAT(enum mdp5_cursor_format val)\n{\n\treturn ((val) << MDP5_LM_CURSOR_FORMAT_FORMAT__SHIFT) & MDP5_LM_CURSOR_FORMAT_FORMAT__MASK;\n}\n\nstatic inline uint32_t REG_MDP5_LM_CURSOR_BASE_ADDR(uint32_t i0) { return 0x000000f0 + __offset_LM(i0); }\n\nstatic inline uint32_t REG_MDP5_LM_CURSOR_START_XY(uint32_t i0) { return 0x000000f4 + __offset_LM(i0); }\n#define MDP5_LM_CURSOR_START_XY_X_START__MASK\t\t\t0x0000ffff\n#define MDP5_LM_CURSOR_START_XY_X_START__SHIFT\t\t\t0\nstatic inline uint32_t MDP5_LM_CURSOR_START_XY_X_START(uint32_t val)\n{\n\treturn ((val) << MDP5_LM_CURSOR_START_XY_X_START__SHIFT) & MDP5_LM_CURSOR_START_XY_X_START__MASK;\n}\n#define MDP5_LM_CURSOR_START_XY_Y_START__MASK\t\t\t0xffff0000\n#define MDP5_LM_CURSOR_START_XY_Y_START__SHIFT\t\t\t16\nstatic inline uint32_t MDP5_LM_CURSOR_START_XY_Y_START(uint32_t val)\n{\n\treturn ((val) << MDP5_LM_CURSOR_START_XY_Y_START__SHIFT) & MDP5_LM_CURSOR_START_XY_Y_START__MASK;\n}\n\nstatic inline uint32_t REG_MDP5_LM_CURSOR_BLEND_CONFIG(uint32_t i0) { return 0x000000f8 + __offset_LM(i0); }\n#define MDP5_LM_CURSOR_BLEND_CONFIG_BLEND_EN\t\t\t0x00000001\n#define MDP5_LM_CURSOR_BLEND_CONFIG_BLEND_ALPHA_SEL__MASK\t0x00000006\n#define MDP5_LM_CURSOR_BLEND_CONFIG_BLEND_ALPHA_SEL__SHIFT\t1\nstatic inline uint32_t MDP5_LM_CURSOR_BLEND_CONFIG_BLEND_ALPHA_SEL(enum mdp5_cursor_alpha val)\n{\n\treturn ((val) << MDP5_LM_CURSOR_BLEND_CONFIG_BLEND_ALPHA_SEL__SHIFT) & MDP5_LM_CURSOR_BLEND_CONFIG_BLEND_ALPHA_SEL__MASK;\n}\n#define MDP5_LM_CURSOR_BLEND_CONFIG_BLEND_TRANSP_EN\t\t0x00000008\n\nstatic inline uint32_t REG_MDP5_LM_CURSOR_BLEND_PARAM(uint32_t i0) { return 0x000000fc + __offset_LM(i0); }\n\nstatic inline uint32_t REG_MDP5_LM_CURSOR_BLEND_TRANSP_LOW0(uint32_t i0) { return 0x00000100 + __offset_LM(i0); }\n\nstatic inline uint32_t REG_MDP5_LM_CURSOR_BLEND_TRANSP_LOW1(uint32_t i0) { return 0x00000104 + __offset_LM(i0); }\n\nstatic inline uint32_t REG_MDP5_LM_CURSOR_BLEND_TRANSP_HIGH0(uint32_t i0) { return 0x00000108 + __offset_LM(i0); }\n\nstatic inline uint32_t REG_MDP5_LM_CURSOR_BLEND_TRANSP_HIGH1(uint32_t i0) { return 0x0000010c + __offset_LM(i0); }\n\nstatic inline uint32_t REG_MDP5_LM_GC_LUT_BASE(uint32_t i0) { return 0x00000110 + __offset_LM(i0); }\n\nstatic inline uint32_t __offset_DSPP(uint32_t idx)\n{\n\tswitch (idx) {\n\t\tcase 0: return (mdp5_cfg->dspp.base[0]);\n\t\tcase 1: return (mdp5_cfg->dspp.base[1]);\n\t\tcase 2: return (mdp5_cfg->dspp.base[2]);\n\t\tcase 3: return (mdp5_cfg->dspp.base[3]);\n\t\tdefault: return INVALID_IDX(idx);\n\t}\n}\nstatic inline uint32_t REG_MDP5_DSPP(uint32_t i0) { return 0x00000000 + __offset_DSPP(i0); }\n\nstatic inline uint32_t REG_MDP5_DSPP_OP_MODE(uint32_t i0) { return 0x00000000 + __offset_DSPP(i0); }\n#define MDP5_DSPP_OP_MODE_IGC_LUT_EN\t\t\t\t0x00000001\n#define MDP5_DSPP_OP_MODE_IGC_TBL_IDX__MASK\t\t\t0x0000000e\n#define MDP5_DSPP_OP_MODE_IGC_TBL_IDX__SHIFT\t\t\t1\nstatic inline uint32_t MDP5_DSPP_OP_MODE_IGC_TBL_IDX(uint32_t val)\n{\n\treturn ((val) << MDP5_DSPP_OP_MODE_IGC_TBL_IDX__SHIFT) & MDP5_DSPP_OP_MODE_IGC_TBL_IDX__MASK;\n}\n#define MDP5_DSPP_OP_MODE_PCC_EN\t\t\t\t0x00000010\n#define MDP5_DSPP_OP_MODE_DITHER_EN\t\t\t\t0x00000100\n#define MDP5_DSPP_OP_MODE_HIST_EN\t\t\t\t0x00010000\n#define MDP5_DSPP_OP_MODE_AUTO_CLEAR\t\t\t\t0x00020000\n#define MDP5_DSPP_OP_MODE_HIST_LUT_EN\t\t\t\t0x00080000\n#define MDP5_DSPP_OP_MODE_PA_EN\t\t\t\t\t0x00100000\n#define MDP5_DSPP_OP_MODE_GAMUT_EN\t\t\t\t0x00800000\n#define MDP5_DSPP_OP_MODE_GAMUT_ORDER\t\t\t\t0x01000000\n\nstatic inline uint32_t REG_MDP5_DSPP_PCC_BASE(uint32_t i0) { return 0x00000030 + __offset_DSPP(i0); }\n\nstatic inline uint32_t REG_MDP5_DSPP_DITHER_DEPTH(uint32_t i0) { return 0x00000150 + __offset_DSPP(i0); }\n\nstatic inline uint32_t REG_MDP5_DSPP_HIST_CTL_BASE(uint32_t i0) { return 0x00000210 + __offset_DSPP(i0); }\n\nstatic inline uint32_t REG_MDP5_DSPP_HIST_LUT_BASE(uint32_t i0) { return 0x00000230 + __offset_DSPP(i0); }\n\nstatic inline uint32_t REG_MDP5_DSPP_HIST_LUT_SWAP(uint32_t i0) { return 0x00000234 + __offset_DSPP(i0); }\n\nstatic inline uint32_t REG_MDP5_DSPP_PA_BASE(uint32_t i0) { return 0x00000238 + __offset_DSPP(i0); }\n\nstatic inline uint32_t REG_MDP5_DSPP_GAMUT_BASE(uint32_t i0) { return 0x000002dc + __offset_DSPP(i0); }\n\nstatic inline uint32_t REG_MDP5_DSPP_GC_BASE(uint32_t i0) { return 0x000002b0 + __offset_DSPP(i0); }\n\nstatic inline uint32_t __offset_PP(uint32_t idx)\n{\n\tswitch (idx) {\n\t\tcase 0: return (mdp5_cfg->pp.base[0]);\n\t\tcase 1: return (mdp5_cfg->pp.base[1]);\n\t\tcase 2: return (mdp5_cfg->pp.base[2]);\n\t\tcase 3: return (mdp5_cfg->pp.base[3]);\n\t\tdefault: return INVALID_IDX(idx);\n\t}\n}\nstatic inline uint32_t REG_MDP5_PP(uint32_t i0) { return 0x00000000 + __offset_PP(i0); }\n\nstatic inline uint32_t REG_MDP5_PP_TEAR_CHECK_EN(uint32_t i0) { return 0x00000000 + __offset_PP(i0); }\n\nstatic inline uint32_t REG_MDP5_PP_SYNC_CONFIG_VSYNC(uint32_t i0) { return 0x00000004 + __offset_PP(i0); }\n#define MDP5_PP_SYNC_CONFIG_VSYNC_COUNT__MASK\t\t\t0x0007ffff\n#define MDP5_PP_SYNC_CONFIG_VSYNC_COUNT__SHIFT\t\t\t0\nstatic inline uint32_t MDP5_PP_SYNC_CONFIG_VSYNC_COUNT(uint32_t val)\n{\n\treturn ((val) << MDP5_PP_SYNC_CONFIG_VSYNC_COUNT__SHIFT) & MDP5_PP_SYNC_CONFIG_VSYNC_COUNT__MASK;\n}\n#define MDP5_PP_SYNC_CONFIG_VSYNC_COUNTER_EN\t\t\t0x00080000\n#define MDP5_PP_SYNC_CONFIG_VSYNC_IN_EN\t\t\t\t0x00100000\n\nstatic inline uint32_t REG_MDP5_PP_SYNC_CONFIG_HEIGHT(uint32_t i0) { return 0x00000008 + __offset_PP(i0); }\n\nstatic inline uint32_t REG_MDP5_PP_SYNC_WRCOUNT(uint32_t i0) { return 0x0000000c + __offset_PP(i0); }\n#define MDP5_PP_SYNC_WRCOUNT_LINE_COUNT__MASK\t\t\t0x0000ffff\n#define MDP5_PP_SYNC_WRCOUNT_LINE_COUNT__SHIFT\t\t\t0\nstatic inline uint32_t MDP5_PP_SYNC_WRCOUNT_LINE_COUNT(uint32_t val)\n{\n\treturn ((val) << MDP5_PP_SYNC_WRCOUNT_LINE_COUNT__SHIFT) & MDP5_PP_SYNC_WRCOUNT_LINE_COUNT__MASK;\n}\n#define MDP5_PP_SYNC_WRCOUNT_FRAME_COUNT__MASK\t\t\t0xffff0000\n#define MDP5_PP_SYNC_WRCOUNT_FRAME_COUNT__SHIFT\t\t\t16\nstatic inline uint32_t MDP5_PP_SYNC_WRCOUNT_FRAME_COUNT(uint32_t val)\n{\n\treturn ((val) << MDP5_PP_SYNC_WRCOUNT_FRAME_COUNT__SHIFT) & MDP5_PP_SYNC_WRCOUNT_FRAME_COUNT__MASK;\n}\n\nstatic inline uint32_t REG_MDP5_PP_VSYNC_INIT_VAL(uint32_t i0) { return 0x00000010 + __offset_PP(i0); }\n\nstatic inline uint32_t REG_MDP5_PP_INT_COUNT_VAL(uint32_t i0) { return 0x00000014 + __offset_PP(i0); }\n#define MDP5_PP_INT_COUNT_VAL_LINE_COUNT__MASK\t\t\t0x0000ffff\n#define MDP5_PP_INT_COUNT_VAL_LINE_COUNT__SHIFT\t\t\t0\nstatic inline uint32_t MDP5_PP_INT_COUNT_VAL_LINE_COUNT(uint32_t val)\n{\n\treturn ((val) << MDP5_PP_INT_COUNT_VAL_LINE_COUNT__SHIFT) & MDP5_PP_INT_COUNT_VAL_LINE_COUNT__MASK;\n}\n#define MDP5_PP_INT_COUNT_VAL_FRAME_COUNT__MASK\t\t\t0xffff0000\n#define MDP5_PP_INT_COUNT_VAL_FRAME_COUNT__SHIFT\t\t16\nstatic inline uint32_t MDP5_PP_INT_COUNT_VAL_FRAME_COUNT(uint32_t val)\n{\n\treturn ((val) << MDP5_PP_INT_COUNT_VAL_FRAME_COUNT__SHIFT) & MDP5_PP_INT_COUNT_VAL_FRAME_COUNT__MASK;\n}\n\nstatic inline uint32_t REG_MDP5_PP_SYNC_THRESH(uint32_t i0) { return 0x00000018 + __offset_PP(i0); }\n#define MDP5_PP_SYNC_THRESH_START__MASK\t\t\t\t0x0000ffff\n#define MDP5_PP_SYNC_THRESH_START__SHIFT\t\t\t0\nstatic inline uint32_t MDP5_PP_SYNC_THRESH_START(uint32_t val)\n{\n\treturn ((val) << MDP5_PP_SYNC_THRESH_START__SHIFT) & MDP5_PP_SYNC_THRESH_START__MASK;\n}\n#define MDP5_PP_SYNC_THRESH_CONTINUE__MASK\t\t\t0xffff0000\n#define MDP5_PP_SYNC_THRESH_CONTINUE__SHIFT\t\t\t16\nstatic inline uint32_t MDP5_PP_SYNC_THRESH_CONTINUE(uint32_t val)\n{\n\treturn ((val) << MDP5_PP_SYNC_THRESH_CONTINUE__SHIFT) & MDP5_PP_SYNC_THRESH_CONTINUE__MASK;\n}\n\nstatic inline uint32_t REG_MDP5_PP_START_POS(uint32_t i0) { return 0x0000001c + __offset_PP(i0); }\n\nstatic inline uint32_t REG_MDP5_PP_RD_PTR_IRQ(uint32_t i0) { return 0x00000020 + __offset_PP(i0); }\n\nstatic inline uint32_t REG_MDP5_PP_WR_PTR_IRQ(uint32_t i0) { return 0x00000024 + __offset_PP(i0); }\n\nstatic inline uint32_t REG_MDP5_PP_OUT_LINE_COUNT(uint32_t i0) { return 0x00000028 + __offset_PP(i0); }\n\nstatic inline uint32_t REG_MDP5_PP_PP_LINE_COUNT(uint32_t i0) { return 0x0000002c + __offset_PP(i0); }\n\nstatic inline uint32_t REG_MDP5_PP_AUTOREFRESH_CONFIG(uint32_t i0) { return 0x00000030 + __offset_PP(i0); }\n\nstatic inline uint32_t REG_MDP5_PP_FBC_MODE(uint32_t i0) { return 0x00000034 + __offset_PP(i0); }\n\nstatic inline uint32_t REG_MDP5_PP_FBC_BUDGET_CTL(uint32_t i0) { return 0x00000038 + __offset_PP(i0); }\n\nstatic inline uint32_t REG_MDP5_PP_FBC_LOSSY_MODE(uint32_t i0) { return 0x0000003c + __offset_PP(i0); }\n\nstatic inline uint32_t __offset_WB(uint32_t idx)\n{\n\tswitch (idx) {\n#if 0   \n\t\tcase 0: return (mdp5_cfg->wb.base[0]);\n\t\tcase 1: return (mdp5_cfg->wb.base[1]);\n\t\tcase 2: return (mdp5_cfg->wb.base[2]);\n\t\tcase 3: return (mdp5_cfg->wb.base[3]);\n\t\tcase 4: return (mdp5_cfg->wb.base[4]);\n#endif\n\t\tdefault: return INVALID_IDX(idx);\n\t}\n}\nstatic inline uint32_t REG_MDP5_WB(uint32_t i0) { return 0x00000000 + __offset_WB(i0); }\n\nstatic inline uint32_t REG_MDP5_WB_DST_FORMAT(uint32_t i0) { return 0x00000000 + __offset_WB(i0); }\n#define MDP5_WB_DST_FORMAT_DSTC0_OUT__MASK\t\t\t0x00000003\n#define MDP5_WB_DST_FORMAT_DSTC0_OUT__SHIFT\t\t\t0\nstatic inline uint32_t MDP5_WB_DST_FORMAT_DSTC0_OUT(uint32_t val)\n{\n\treturn ((val) << MDP5_WB_DST_FORMAT_DSTC0_OUT__SHIFT) & MDP5_WB_DST_FORMAT_DSTC0_OUT__MASK;\n}\n#define MDP5_WB_DST_FORMAT_DSTC1_OUT__MASK\t\t\t0x0000000c\n#define MDP5_WB_DST_FORMAT_DSTC1_OUT__SHIFT\t\t\t2\nstatic inline uint32_t MDP5_WB_DST_FORMAT_DSTC1_OUT(uint32_t val)\n{\n\treturn ((val) << MDP5_WB_DST_FORMAT_DSTC1_OUT__SHIFT) & MDP5_WB_DST_FORMAT_DSTC1_OUT__MASK;\n}\n#define MDP5_WB_DST_FORMAT_DSTC2_OUT__MASK\t\t\t0x00000030\n#define MDP5_WB_DST_FORMAT_DSTC2_OUT__SHIFT\t\t\t4\nstatic inline uint32_t MDP5_WB_DST_FORMAT_DSTC2_OUT(uint32_t val)\n{\n\treturn ((val) << MDP5_WB_DST_FORMAT_DSTC2_OUT__SHIFT) & MDP5_WB_DST_FORMAT_DSTC2_OUT__MASK;\n}\n#define MDP5_WB_DST_FORMAT_DSTC3_OUT__MASK\t\t\t0x000000c0\n#define MDP5_WB_DST_FORMAT_DSTC3_OUT__SHIFT\t\t\t6\nstatic inline uint32_t MDP5_WB_DST_FORMAT_DSTC3_OUT(uint32_t val)\n{\n\treturn ((val) << MDP5_WB_DST_FORMAT_DSTC3_OUT__SHIFT) & MDP5_WB_DST_FORMAT_DSTC3_OUT__MASK;\n}\n#define MDP5_WB_DST_FORMAT_DSTC3_EN\t\t\t\t0x00000100\n#define MDP5_WB_DST_FORMAT_DST_BPP__MASK\t\t\t0x00000600\n#define MDP5_WB_DST_FORMAT_DST_BPP__SHIFT\t\t\t9\nstatic inline uint32_t MDP5_WB_DST_FORMAT_DST_BPP(uint32_t val)\n{\n\treturn ((val) << MDP5_WB_DST_FORMAT_DST_BPP__SHIFT) & MDP5_WB_DST_FORMAT_DST_BPP__MASK;\n}\n#define MDP5_WB_DST_FORMAT_PACK_COUNT__MASK\t\t\t0x00003000\n#define MDP5_WB_DST_FORMAT_PACK_COUNT__SHIFT\t\t\t12\nstatic inline uint32_t MDP5_WB_DST_FORMAT_PACK_COUNT(uint32_t val)\n{\n\treturn ((val) << MDP5_WB_DST_FORMAT_PACK_COUNT__SHIFT) & MDP5_WB_DST_FORMAT_PACK_COUNT__MASK;\n}\n#define MDP5_WB_DST_FORMAT_DST_ALPHA_X\t\t\t\t0x00004000\n#define MDP5_WB_DST_FORMAT_PACK_TIGHT\t\t\t\t0x00020000\n#define MDP5_WB_DST_FORMAT_PACK_ALIGN_MSB\t\t\t0x00040000\n#define MDP5_WB_DST_FORMAT_WRITE_PLANES__MASK\t\t\t0x00180000\n#define MDP5_WB_DST_FORMAT_WRITE_PLANES__SHIFT\t\t\t19\nstatic inline uint32_t MDP5_WB_DST_FORMAT_WRITE_PLANES(uint32_t val)\n{\n\treturn ((val) << MDP5_WB_DST_FORMAT_WRITE_PLANES__SHIFT) & MDP5_WB_DST_FORMAT_WRITE_PLANES__MASK;\n}\n#define MDP5_WB_DST_FORMAT_DST_DITHER_EN\t\t\t0x00400000\n#define MDP5_WB_DST_FORMAT_DST_CHROMA_SAMP__MASK\t\t0x03800000\n#define MDP5_WB_DST_FORMAT_DST_CHROMA_SAMP__SHIFT\t\t23\nstatic inline uint32_t MDP5_WB_DST_FORMAT_DST_CHROMA_SAMP(uint32_t val)\n{\n\treturn ((val) << MDP5_WB_DST_FORMAT_DST_CHROMA_SAMP__SHIFT) & MDP5_WB_DST_FORMAT_DST_CHROMA_SAMP__MASK;\n}\n#define MDP5_WB_DST_FORMAT_DST_CHROMA_SITE__MASK\t\t0x3c000000\n#define MDP5_WB_DST_FORMAT_DST_CHROMA_SITE__SHIFT\t\t26\nstatic inline uint32_t MDP5_WB_DST_FORMAT_DST_CHROMA_SITE(uint32_t val)\n{\n\treturn ((val) << MDP5_WB_DST_FORMAT_DST_CHROMA_SITE__SHIFT) & MDP5_WB_DST_FORMAT_DST_CHROMA_SITE__MASK;\n}\n#define MDP5_WB_DST_FORMAT_FRAME_FORMAT__MASK\t\t\t0xc0000000\n#define MDP5_WB_DST_FORMAT_FRAME_FORMAT__SHIFT\t\t\t30\nstatic inline uint32_t MDP5_WB_DST_FORMAT_FRAME_FORMAT(uint32_t val)\n{\n\treturn ((val) << MDP5_WB_DST_FORMAT_FRAME_FORMAT__SHIFT) & MDP5_WB_DST_FORMAT_FRAME_FORMAT__MASK;\n}\n\nstatic inline uint32_t REG_MDP5_WB_DST_OP_MODE(uint32_t i0) { return 0x00000004 + __offset_WB(i0); }\n#define MDP5_WB_DST_OP_MODE_BWC_ENC_EN\t\t\t\t0x00000001\n#define MDP5_WB_DST_OP_MODE_BWC_ENC_OP__MASK\t\t\t0x00000006\n#define MDP5_WB_DST_OP_MODE_BWC_ENC_OP__SHIFT\t\t\t1\nstatic inline uint32_t MDP5_WB_DST_OP_MODE_BWC_ENC_OP(uint32_t val)\n{\n\treturn ((val) << MDP5_WB_DST_OP_MODE_BWC_ENC_OP__SHIFT) & MDP5_WB_DST_OP_MODE_BWC_ENC_OP__MASK;\n}\n#define MDP5_WB_DST_OP_MODE_BLOCK_SIZE__MASK\t\t\t0x00000010\n#define MDP5_WB_DST_OP_MODE_BLOCK_SIZE__SHIFT\t\t\t4\nstatic inline uint32_t MDP5_WB_DST_OP_MODE_BLOCK_SIZE(uint32_t val)\n{\n\treturn ((val) << MDP5_WB_DST_OP_MODE_BLOCK_SIZE__SHIFT) & MDP5_WB_DST_OP_MODE_BLOCK_SIZE__MASK;\n}\n#define MDP5_WB_DST_OP_MODE_ROT_MODE__MASK\t\t\t0x00000020\n#define MDP5_WB_DST_OP_MODE_ROT_MODE__SHIFT\t\t\t5\nstatic inline uint32_t MDP5_WB_DST_OP_MODE_ROT_MODE(uint32_t val)\n{\n\treturn ((val) << MDP5_WB_DST_OP_MODE_ROT_MODE__SHIFT) & MDP5_WB_DST_OP_MODE_ROT_MODE__MASK;\n}\n#define MDP5_WB_DST_OP_MODE_ROT_EN\t\t\t\t0x00000040\n#define MDP5_WB_DST_OP_MODE_CSC_EN\t\t\t\t0x00000100\n#define MDP5_WB_DST_OP_MODE_CSC_SRC_DATA_FORMAT__MASK\t\t0x00000200\n#define MDP5_WB_DST_OP_MODE_CSC_SRC_DATA_FORMAT__SHIFT\t\t9\nstatic inline uint32_t MDP5_WB_DST_OP_MODE_CSC_SRC_DATA_FORMAT(uint32_t val)\n{\n\treturn ((val) << MDP5_WB_DST_OP_MODE_CSC_SRC_DATA_FORMAT__SHIFT) & MDP5_WB_DST_OP_MODE_CSC_SRC_DATA_FORMAT__MASK;\n}\n#define MDP5_WB_DST_OP_MODE_CSC_DST_DATA_FORMAT__MASK\t\t0x00000400\n#define MDP5_WB_DST_OP_MODE_CSC_DST_DATA_FORMAT__SHIFT\t\t10\nstatic inline uint32_t MDP5_WB_DST_OP_MODE_CSC_DST_DATA_FORMAT(uint32_t val)\n{\n\treturn ((val) << MDP5_WB_DST_OP_MODE_CSC_DST_DATA_FORMAT__SHIFT) & MDP5_WB_DST_OP_MODE_CSC_DST_DATA_FORMAT__MASK;\n}\n#define MDP5_WB_DST_OP_MODE_CHROMA_DWN_SAMPLE_EN\t\t0x00000800\n#define MDP5_WB_DST_OP_MODE_CHROMA_DWN_SAMPLE_FORMAT__MASK\t0x00001000\n#define MDP5_WB_DST_OP_MODE_CHROMA_DWN_SAMPLE_FORMAT__SHIFT\t12\nstatic inline uint32_t MDP5_WB_DST_OP_MODE_CHROMA_DWN_SAMPLE_FORMAT(uint32_t val)\n{\n\treturn ((val) << MDP5_WB_DST_OP_MODE_CHROMA_DWN_SAMPLE_FORMAT__SHIFT) & MDP5_WB_DST_OP_MODE_CHROMA_DWN_SAMPLE_FORMAT__MASK;\n}\n#define MDP5_WB_DST_OP_MODE_CHROMA_DWN_SAMPLE_H_MTHD__MASK\t0x00002000\n#define MDP5_WB_DST_OP_MODE_CHROMA_DWN_SAMPLE_H_MTHD__SHIFT\t13\nstatic inline uint32_t MDP5_WB_DST_OP_MODE_CHROMA_DWN_SAMPLE_H_MTHD(uint32_t val)\n{\n\treturn ((val) << MDP5_WB_DST_OP_MODE_CHROMA_DWN_SAMPLE_H_MTHD__SHIFT) & MDP5_WB_DST_OP_MODE_CHROMA_DWN_SAMPLE_H_MTHD__MASK;\n}\n#define MDP5_WB_DST_OP_MODE_CHROMA_DWN_SAMPLE_V_MTHD__MASK\t0x00004000\n#define MDP5_WB_DST_OP_MODE_CHROMA_DWN_SAMPLE_V_MTHD__SHIFT\t14\nstatic inline uint32_t MDP5_WB_DST_OP_MODE_CHROMA_DWN_SAMPLE_V_MTHD(uint32_t val)\n{\n\treturn ((val) << MDP5_WB_DST_OP_MODE_CHROMA_DWN_SAMPLE_V_MTHD__SHIFT) & MDP5_WB_DST_OP_MODE_CHROMA_DWN_SAMPLE_V_MTHD__MASK;\n}\n\nstatic inline uint32_t REG_MDP5_WB_DST_PACK_PATTERN(uint32_t i0) { return 0x00000008 + __offset_WB(i0); }\n#define MDP5_WB_DST_PACK_PATTERN_ELEMENT0__MASK\t\t\t0x00000003\n#define MDP5_WB_DST_PACK_PATTERN_ELEMENT0__SHIFT\t\t0\nstatic inline uint32_t MDP5_WB_DST_PACK_PATTERN_ELEMENT0(uint32_t val)\n{\n\treturn ((val) << MDP5_WB_DST_PACK_PATTERN_ELEMENT0__SHIFT) & MDP5_WB_DST_PACK_PATTERN_ELEMENT0__MASK;\n}\n#define MDP5_WB_DST_PACK_PATTERN_ELEMENT1__MASK\t\t\t0x00000300\n#define MDP5_WB_DST_PACK_PATTERN_ELEMENT1__SHIFT\t\t8\nstatic inline uint32_t MDP5_WB_DST_PACK_PATTERN_ELEMENT1(uint32_t val)\n{\n\treturn ((val) << MDP5_WB_DST_PACK_PATTERN_ELEMENT1__SHIFT) & MDP5_WB_DST_PACK_PATTERN_ELEMENT1__MASK;\n}\n#define MDP5_WB_DST_PACK_PATTERN_ELEMENT2__MASK\t\t\t0x00030000\n#define MDP5_WB_DST_PACK_PATTERN_ELEMENT2__SHIFT\t\t16\nstatic inline uint32_t MDP5_WB_DST_PACK_PATTERN_ELEMENT2(uint32_t val)\n{\n\treturn ((val) << MDP5_WB_DST_PACK_PATTERN_ELEMENT2__SHIFT) & MDP5_WB_DST_PACK_PATTERN_ELEMENT2__MASK;\n}\n#define MDP5_WB_DST_PACK_PATTERN_ELEMENT3__MASK\t\t\t0x03000000\n#define MDP5_WB_DST_PACK_PATTERN_ELEMENT3__SHIFT\t\t24\nstatic inline uint32_t MDP5_WB_DST_PACK_PATTERN_ELEMENT3(uint32_t val)\n{\n\treturn ((val) << MDP5_WB_DST_PACK_PATTERN_ELEMENT3__SHIFT) & MDP5_WB_DST_PACK_PATTERN_ELEMENT3__MASK;\n}\n\nstatic inline uint32_t REG_MDP5_WB_DST0_ADDR(uint32_t i0) { return 0x0000000c + __offset_WB(i0); }\n\nstatic inline uint32_t REG_MDP5_WB_DST1_ADDR(uint32_t i0) { return 0x00000010 + __offset_WB(i0); }\n\nstatic inline uint32_t REG_MDP5_WB_DST2_ADDR(uint32_t i0) { return 0x00000014 + __offset_WB(i0); }\n\nstatic inline uint32_t REG_MDP5_WB_DST3_ADDR(uint32_t i0) { return 0x00000018 + __offset_WB(i0); }\n\nstatic inline uint32_t REG_MDP5_WB_DST_YSTRIDE0(uint32_t i0) { return 0x0000001c + __offset_WB(i0); }\n#define MDP5_WB_DST_YSTRIDE0_DST0_YSTRIDE__MASK\t\t\t0x0000ffff\n#define MDP5_WB_DST_YSTRIDE0_DST0_YSTRIDE__SHIFT\t\t0\nstatic inline uint32_t MDP5_WB_DST_YSTRIDE0_DST0_YSTRIDE(uint32_t val)\n{\n\treturn ((val) << MDP5_WB_DST_YSTRIDE0_DST0_YSTRIDE__SHIFT) & MDP5_WB_DST_YSTRIDE0_DST0_YSTRIDE__MASK;\n}\n#define MDP5_WB_DST_YSTRIDE0_DST1_YSTRIDE__MASK\t\t\t0xffff0000\n#define MDP5_WB_DST_YSTRIDE0_DST1_YSTRIDE__SHIFT\t\t16\nstatic inline uint32_t MDP5_WB_DST_YSTRIDE0_DST1_YSTRIDE(uint32_t val)\n{\n\treturn ((val) << MDP5_WB_DST_YSTRIDE0_DST1_YSTRIDE__SHIFT) & MDP5_WB_DST_YSTRIDE0_DST1_YSTRIDE__MASK;\n}\n\nstatic inline uint32_t REG_MDP5_WB_DST_YSTRIDE1(uint32_t i0) { return 0x00000020 + __offset_WB(i0); }\n#define MDP5_WB_DST_YSTRIDE1_DST2_YSTRIDE__MASK\t\t\t0x0000ffff\n#define MDP5_WB_DST_YSTRIDE1_DST2_YSTRIDE__SHIFT\t\t0\nstatic inline uint32_t MDP5_WB_DST_YSTRIDE1_DST2_YSTRIDE(uint32_t val)\n{\n\treturn ((val) << MDP5_WB_DST_YSTRIDE1_DST2_YSTRIDE__SHIFT) & MDP5_WB_DST_YSTRIDE1_DST2_YSTRIDE__MASK;\n}\n#define MDP5_WB_DST_YSTRIDE1_DST3_YSTRIDE__MASK\t\t\t0xffff0000\n#define MDP5_WB_DST_YSTRIDE1_DST3_YSTRIDE__SHIFT\t\t16\nstatic inline uint32_t MDP5_WB_DST_YSTRIDE1_DST3_YSTRIDE(uint32_t val)\n{\n\treturn ((val) << MDP5_WB_DST_YSTRIDE1_DST3_YSTRIDE__SHIFT) & MDP5_WB_DST_YSTRIDE1_DST3_YSTRIDE__MASK;\n}\n\nstatic inline uint32_t REG_MDP5_WB_DST_DITHER_BITDEPTH(uint32_t i0) { return 0x00000024 + __offset_WB(i0); }\n\nstatic inline uint32_t REG_MDP5_WB_DITHER_MATRIX_ROW0(uint32_t i0) { return 0x00000030 + __offset_WB(i0); }\n\nstatic inline uint32_t REG_MDP5_WB_DITHER_MATRIX_ROW1(uint32_t i0) { return 0x00000034 + __offset_WB(i0); }\n\nstatic inline uint32_t REG_MDP5_WB_DITHER_MATRIX_ROW2(uint32_t i0) { return 0x00000038 + __offset_WB(i0); }\n\nstatic inline uint32_t REG_MDP5_WB_DITHER_MATRIX_ROW3(uint32_t i0) { return 0x0000003c + __offset_WB(i0); }\n\nstatic inline uint32_t REG_MDP5_WB_DST_WRITE_CONFIG(uint32_t i0) { return 0x00000048 + __offset_WB(i0); }\n\nstatic inline uint32_t REG_MDP5_WB_ROTATION_DNSCALER(uint32_t i0) { return 0x00000050 + __offset_WB(i0); }\n\nstatic inline uint32_t REG_MDP5_WB_N16_INIT_PHASE_X_0_3(uint32_t i0) { return 0x00000060 + __offset_WB(i0); }\n\nstatic inline uint32_t REG_MDP5_WB_N16_INIT_PHASE_X_1_2(uint32_t i0) { return 0x00000064 + __offset_WB(i0); }\n\nstatic inline uint32_t REG_MDP5_WB_N16_INIT_PHASE_Y_0_3(uint32_t i0) { return 0x00000068 + __offset_WB(i0); }\n\nstatic inline uint32_t REG_MDP5_WB_N16_INIT_PHASE_Y_1_2(uint32_t i0) { return 0x0000006c + __offset_WB(i0); }\n\nstatic inline uint32_t REG_MDP5_WB_OUT_SIZE(uint32_t i0) { return 0x00000074 + __offset_WB(i0); }\n#define MDP5_WB_OUT_SIZE_DST_W__MASK\t\t\t\t0x0000ffff\n#define MDP5_WB_OUT_SIZE_DST_W__SHIFT\t\t\t\t0\nstatic inline uint32_t MDP5_WB_OUT_SIZE_DST_W(uint32_t val)\n{\n\treturn ((val) << MDP5_WB_OUT_SIZE_DST_W__SHIFT) & MDP5_WB_OUT_SIZE_DST_W__MASK;\n}\n#define MDP5_WB_OUT_SIZE_DST_H__MASK\t\t\t\t0xffff0000\n#define MDP5_WB_OUT_SIZE_DST_H__SHIFT\t\t\t\t16\nstatic inline uint32_t MDP5_WB_OUT_SIZE_DST_H(uint32_t val)\n{\n\treturn ((val) << MDP5_WB_OUT_SIZE_DST_H__SHIFT) & MDP5_WB_OUT_SIZE_DST_H__MASK;\n}\n\nstatic inline uint32_t REG_MDP5_WB_ALPHA_X_VALUE(uint32_t i0) { return 0x00000078 + __offset_WB(i0); }\n\nstatic inline uint32_t REG_MDP5_WB_CSC_MATRIX_COEFF_0(uint32_t i0) { return 0x00000260 + __offset_WB(i0); }\n#define MDP5_WB_CSC_MATRIX_COEFF_0_COEFF_11__MASK\t\t0x00001fff\n#define MDP5_WB_CSC_MATRIX_COEFF_0_COEFF_11__SHIFT\t\t0\nstatic inline uint32_t MDP5_WB_CSC_MATRIX_COEFF_0_COEFF_11(uint32_t val)\n{\n\treturn ((val) << MDP5_WB_CSC_MATRIX_COEFF_0_COEFF_11__SHIFT) & MDP5_WB_CSC_MATRIX_COEFF_0_COEFF_11__MASK;\n}\n#define MDP5_WB_CSC_MATRIX_COEFF_0_COEFF_12__MASK\t\t0x1fff0000\n#define MDP5_WB_CSC_MATRIX_COEFF_0_COEFF_12__SHIFT\t\t16\nstatic inline uint32_t MDP5_WB_CSC_MATRIX_COEFF_0_COEFF_12(uint32_t val)\n{\n\treturn ((val) << MDP5_WB_CSC_MATRIX_COEFF_0_COEFF_12__SHIFT) & MDP5_WB_CSC_MATRIX_COEFF_0_COEFF_12__MASK;\n}\n\nstatic inline uint32_t REG_MDP5_WB_CSC_MATRIX_COEFF_1(uint32_t i0) { return 0x00000264 + __offset_WB(i0); }\n#define MDP5_WB_CSC_MATRIX_COEFF_1_COEFF_13__MASK\t\t0x00001fff\n#define MDP5_WB_CSC_MATRIX_COEFF_1_COEFF_13__SHIFT\t\t0\nstatic inline uint32_t MDP5_WB_CSC_MATRIX_COEFF_1_COEFF_13(uint32_t val)\n{\n\treturn ((val) << MDP5_WB_CSC_MATRIX_COEFF_1_COEFF_13__SHIFT) & MDP5_WB_CSC_MATRIX_COEFF_1_COEFF_13__MASK;\n}\n#define MDP5_WB_CSC_MATRIX_COEFF_1_COEFF_21__MASK\t\t0x1fff0000\n#define MDP5_WB_CSC_MATRIX_COEFF_1_COEFF_21__SHIFT\t\t16\nstatic inline uint32_t MDP5_WB_CSC_MATRIX_COEFF_1_COEFF_21(uint32_t val)\n{\n\treturn ((val) << MDP5_WB_CSC_MATRIX_COEFF_1_COEFF_21__SHIFT) & MDP5_WB_CSC_MATRIX_COEFF_1_COEFF_21__MASK;\n}\n\nstatic inline uint32_t REG_MDP5_WB_CSC_MATRIX_COEFF_2(uint32_t i0) { return 0x00000268 + __offset_WB(i0); }\n#define MDP5_WB_CSC_MATRIX_COEFF_2_COEFF_22__MASK\t\t0x00001fff\n#define MDP5_WB_CSC_MATRIX_COEFF_2_COEFF_22__SHIFT\t\t0\nstatic inline uint32_t MDP5_WB_CSC_MATRIX_COEFF_2_COEFF_22(uint32_t val)\n{\n\treturn ((val) << MDP5_WB_CSC_MATRIX_COEFF_2_COEFF_22__SHIFT) & MDP5_WB_CSC_MATRIX_COEFF_2_COEFF_22__MASK;\n}\n#define MDP5_WB_CSC_MATRIX_COEFF_2_COEFF_23__MASK\t\t0x1fff0000\n#define MDP5_WB_CSC_MATRIX_COEFF_2_COEFF_23__SHIFT\t\t16\nstatic inline uint32_t MDP5_WB_CSC_MATRIX_COEFF_2_COEFF_23(uint32_t val)\n{\n\treturn ((val) << MDP5_WB_CSC_MATRIX_COEFF_2_COEFF_23__SHIFT) & MDP5_WB_CSC_MATRIX_COEFF_2_COEFF_23__MASK;\n}\n\nstatic inline uint32_t REG_MDP5_WB_CSC_MATRIX_COEFF_3(uint32_t i0) { return 0x0000026c + __offset_WB(i0); }\n#define MDP5_WB_CSC_MATRIX_COEFF_3_COEFF_31__MASK\t\t0x00001fff\n#define MDP5_WB_CSC_MATRIX_COEFF_3_COEFF_31__SHIFT\t\t0\nstatic inline uint32_t MDP5_WB_CSC_MATRIX_COEFF_3_COEFF_31(uint32_t val)\n{\n\treturn ((val) << MDP5_WB_CSC_MATRIX_COEFF_3_COEFF_31__SHIFT) & MDP5_WB_CSC_MATRIX_COEFF_3_COEFF_31__MASK;\n}\n#define MDP5_WB_CSC_MATRIX_COEFF_3_COEFF_32__MASK\t\t0x1fff0000\n#define MDP5_WB_CSC_MATRIX_COEFF_3_COEFF_32__SHIFT\t\t16\nstatic inline uint32_t MDP5_WB_CSC_MATRIX_COEFF_3_COEFF_32(uint32_t val)\n{\n\treturn ((val) << MDP5_WB_CSC_MATRIX_COEFF_3_COEFF_32__SHIFT) & MDP5_WB_CSC_MATRIX_COEFF_3_COEFF_32__MASK;\n}\n\nstatic inline uint32_t REG_MDP5_WB_CSC_MATRIX_COEFF_4(uint32_t i0) { return 0x00000270 + __offset_WB(i0); }\n#define MDP5_WB_CSC_MATRIX_COEFF_4_COEFF_33__MASK\t\t0x00001fff\n#define MDP5_WB_CSC_MATRIX_COEFF_4_COEFF_33__SHIFT\t\t0\nstatic inline uint32_t MDP5_WB_CSC_MATRIX_COEFF_4_COEFF_33(uint32_t val)\n{\n\treturn ((val) << MDP5_WB_CSC_MATRIX_COEFF_4_COEFF_33__SHIFT) & MDP5_WB_CSC_MATRIX_COEFF_4_COEFF_33__MASK;\n}\n\nstatic inline uint32_t REG_MDP5_WB_CSC_COMP_PRECLAMP(uint32_t i0, uint32_t i1) { return 0x00000274 + __offset_WB(i0) + 0x4*i1; }\n\nstatic inline uint32_t REG_MDP5_WB_CSC_COMP_PRECLAMP_REG(uint32_t i0, uint32_t i1) { return 0x00000274 + __offset_WB(i0) + 0x4*i1; }\n#define MDP5_WB_CSC_COMP_PRECLAMP_REG_HIGH__MASK\t\t0x000000ff\n#define MDP5_WB_CSC_COMP_PRECLAMP_REG_HIGH__SHIFT\t\t0\nstatic inline uint32_t MDP5_WB_CSC_COMP_PRECLAMP_REG_HIGH(uint32_t val)\n{\n\treturn ((val) << MDP5_WB_CSC_COMP_PRECLAMP_REG_HIGH__SHIFT) & MDP5_WB_CSC_COMP_PRECLAMP_REG_HIGH__MASK;\n}\n#define MDP5_WB_CSC_COMP_PRECLAMP_REG_LOW__MASK\t\t\t0x0000ff00\n#define MDP5_WB_CSC_COMP_PRECLAMP_REG_LOW__SHIFT\t\t8\nstatic inline uint32_t MDP5_WB_CSC_COMP_PRECLAMP_REG_LOW(uint32_t val)\n{\n\treturn ((val) << MDP5_WB_CSC_COMP_PRECLAMP_REG_LOW__SHIFT) & MDP5_WB_CSC_COMP_PRECLAMP_REG_LOW__MASK;\n}\n\nstatic inline uint32_t REG_MDP5_WB_CSC_COMP_POSTCLAMP(uint32_t i0, uint32_t i1) { return 0x00000280 + __offset_WB(i0) + 0x4*i1; }\n\nstatic inline uint32_t REG_MDP5_WB_CSC_COMP_POSTCLAMP_REG(uint32_t i0, uint32_t i1) { return 0x00000280 + __offset_WB(i0) + 0x4*i1; }\n#define MDP5_WB_CSC_COMP_POSTCLAMP_REG_HIGH__MASK\t\t0x000000ff\n#define MDP5_WB_CSC_COMP_POSTCLAMP_REG_HIGH__SHIFT\t\t0\nstatic inline uint32_t MDP5_WB_CSC_COMP_POSTCLAMP_REG_HIGH(uint32_t val)\n{\n\treturn ((val) << MDP5_WB_CSC_COMP_POSTCLAMP_REG_HIGH__SHIFT) & MDP5_WB_CSC_COMP_POSTCLAMP_REG_HIGH__MASK;\n}\n#define MDP5_WB_CSC_COMP_POSTCLAMP_REG_LOW__MASK\t\t0x0000ff00\n#define MDP5_WB_CSC_COMP_POSTCLAMP_REG_LOW__SHIFT\t\t8\nstatic inline uint32_t MDP5_WB_CSC_COMP_POSTCLAMP_REG_LOW(uint32_t val)\n{\n\treturn ((val) << MDP5_WB_CSC_COMP_POSTCLAMP_REG_LOW__SHIFT) & MDP5_WB_CSC_COMP_POSTCLAMP_REG_LOW__MASK;\n}\n\nstatic inline uint32_t REG_MDP5_WB_CSC_COMP_PREBIAS(uint32_t i0, uint32_t i1) { return 0x0000028c + __offset_WB(i0) + 0x4*i1; }\n\nstatic inline uint32_t REG_MDP5_WB_CSC_COMP_PREBIAS_REG(uint32_t i0, uint32_t i1) { return 0x0000028c + __offset_WB(i0) + 0x4*i1; }\n#define MDP5_WB_CSC_COMP_PREBIAS_REG_VALUE__MASK\t\t0x000001ff\n#define MDP5_WB_CSC_COMP_PREBIAS_REG_VALUE__SHIFT\t\t0\nstatic inline uint32_t MDP5_WB_CSC_COMP_PREBIAS_REG_VALUE(uint32_t val)\n{\n\treturn ((val) << MDP5_WB_CSC_COMP_PREBIAS_REG_VALUE__SHIFT) & MDP5_WB_CSC_COMP_PREBIAS_REG_VALUE__MASK;\n}\n\nstatic inline uint32_t REG_MDP5_WB_CSC_COMP_POSTBIAS(uint32_t i0, uint32_t i1) { return 0x00000298 + __offset_WB(i0) + 0x4*i1; }\n\nstatic inline uint32_t REG_MDP5_WB_CSC_COMP_POSTBIAS_REG(uint32_t i0, uint32_t i1) { return 0x00000298 + __offset_WB(i0) + 0x4*i1; }\n#define MDP5_WB_CSC_COMP_POSTBIAS_REG_VALUE__MASK\t\t0x000001ff\n#define MDP5_WB_CSC_COMP_POSTBIAS_REG_VALUE__SHIFT\t\t0\nstatic inline uint32_t MDP5_WB_CSC_COMP_POSTBIAS_REG_VALUE(uint32_t val)\n{\n\treturn ((val) << MDP5_WB_CSC_COMP_POSTBIAS_REG_VALUE__SHIFT) & MDP5_WB_CSC_COMP_POSTBIAS_REG_VALUE__MASK;\n}\n\nstatic inline uint32_t __offset_INTF(uint32_t idx)\n{\n\tswitch (idx) {\n\t\tcase 0: return (mdp5_cfg->intf.base[0]);\n\t\tcase 1: return (mdp5_cfg->intf.base[1]);\n\t\tcase 2: return (mdp5_cfg->intf.base[2]);\n\t\tcase 3: return (mdp5_cfg->intf.base[3]);\n\t\tcase 4: return (mdp5_cfg->intf.base[4]);\n\t\tdefault: return INVALID_IDX(idx);\n\t}\n}\nstatic inline uint32_t REG_MDP5_INTF(uint32_t i0) { return 0x00000000 + __offset_INTF(i0); }\n\nstatic inline uint32_t REG_MDP5_INTF_TIMING_ENGINE_EN(uint32_t i0) { return 0x00000000 + __offset_INTF(i0); }\n\nstatic inline uint32_t REG_MDP5_INTF_CONFIG(uint32_t i0) { return 0x00000004 + __offset_INTF(i0); }\n\nstatic inline uint32_t REG_MDP5_INTF_HSYNC_CTL(uint32_t i0) { return 0x00000008 + __offset_INTF(i0); }\n#define MDP5_INTF_HSYNC_CTL_PULSEW__MASK\t\t\t0x0000ffff\n#define MDP5_INTF_HSYNC_CTL_PULSEW__SHIFT\t\t\t0\nstatic inline uint32_t MDP5_INTF_HSYNC_CTL_PULSEW(uint32_t val)\n{\n\treturn ((val) << MDP5_INTF_HSYNC_CTL_PULSEW__SHIFT) & MDP5_INTF_HSYNC_CTL_PULSEW__MASK;\n}\n#define MDP5_INTF_HSYNC_CTL_PERIOD__MASK\t\t\t0xffff0000\n#define MDP5_INTF_HSYNC_CTL_PERIOD__SHIFT\t\t\t16\nstatic inline uint32_t MDP5_INTF_HSYNC_CTL_PERIOD(uint32_t val)\n{\n\treturn ((val) << MDP5_INTF_HSYNC_CTL_PERIOD__SHIFT) & MDP5_INTF_HSYNC_CTL_PERIOD__MASK;\n}\n\nstatic inline uint32_t REG_MDP5_INTF_VSYNC_PERIOD_F0(uint32_t i0) { return 0x0000000c + __offset_INTF(i0); }\n\nstatic inline uint32_t REG_MDP5_INTF_VSYNC_PERIOD_F1(uint32_t i0) { return 0x00000010 + __offset_INTF(i0); }\n\nstatic inline uint32_t REG_MDP5_INTF_VSYNC_LEN_F0(uint32_t i0) { return 0x00000014 + __offset_INTF(i0); }\n\nstatic inline uint32_t REG_MDP5_INTF_VSYNC_LEN_F1(uint32_t i0) { return 0x00000018 + __offset_INTF(i0); }\n\nstatic inline uint32_t REG_MDP5_INTF_DISPLAY_VSTART_F0(uint32_t i0) { return 0x0000001c + __offset_INTF(i0); }\n\nstatic inline uint32_t REG_MDP5_INTF_DISPLAY_VSTART_F1(uint32_t i0) { return 0x00000020 + __offset_INTF(i0); }\n\nstatic inline uint32_t REG_MDP5_INTF_DISPLAY_VEND_F0(uint32_t i0) { return 0x00000024 + __offset_INTF(i0); }\n\nstatic inline uint32_t REG_MDP5_INTF_DISPLAY_VEND_F1(uint32_t i0) { return 0x00000028 + __offset_INTF(i0); }\n\nstatic inline uint32_t REG_MDP5_INTF_ACTIVE_VSTART_F0(uint32_t i0) { return 0x0000002c + __offset_INTF(i0); }\n#define MDP5_INTF_ACTIVE_VSTART_F0_VAL__MASK\t\t\t0x7fffffff\n#define MDP5_INTF_ACTIVE_VSTART_F0_VAL__SHIFT\t\t\t0\nstatic inline uint32_t MDP5_INTF_ACTIVE_VSTART_F0_VAL(uint32_t val)\n{\n\treturn ((val) << MDP5_INTF_ACTIVE_VSTART_F0_VAL__SHIFT) & MDP5_INTF_ACTIVE_VSTART_F0_VAL__MASK;\n}\n#define MDP5_INTF_ACTIVE_VSTART_F0_ACTIVE_V_ENABLE\t\t0x80000000\n\nstatic inline uint32_t REG_MDP5_INTF_ACTIVE_VSTART_F1(uint32_t i0) { return 0x00000030 + __offset_INTF(i0); }\n#define MDP5_INTF_ACTIVE_VSTART_F1_VAL__MASK\t\t\t0x7fffffff\n#define MDP5_INTF_ACTIVE_VSTART_F1_VAL__SHIFT\t\t\t0\nstatic inline uint32_t MDP5_INTF_ACTIVE_VSTART_F1_VAL(uint32_t val)\n{\n\treturn ((val) << MDP5_INTF_ACTIVE_VSTART_F1_VAL__SHIFT) & MDP5_INTF_ACTIVE_VSTART_F1_VAL__MASK;\n}\n\nstatic inline uint32_t REG_MDP5_INTF_ACTIVE_VEND_F0(uint32_t i0) { return 0x00000034 + __offset_INTF(i0); }\n\nstatic inline uint32_t REG_MDP5_INTF_ACTIVE_VEND_F1(uint32_t i0) { return 0x00000038 + __offset_INTF(i0); }\n\nstatic inline uint32_t REG_MDP5_INTF_DISPLAY_HCTL(uint32_t i0) { return 0x0000003c + __offset_INTF(i0); }\n#define MDP5_INTF_DISPLAY_HCTL_START__MASK\t\t\t0x0000ffff\n#define MDP5_INTF_DISPLAY_HCTL_START__SHIFT\t\t\t0\nstatic inline uint32_t MDP5_INTF_DISPLAY_HCTL_START(uint32_t val)\n{\n\treturn ((val) << MDP5_INTF_DISPLAY_HCTL_START__SHIFT) & MDP5_INTF_DISPLAY_HCTL_START__MASK;\n}\n#define MDP5_INTF_DISPLAY_HCTL_END__MASK\t\t\t0xffff0000\n#define MDP5_INTF_DISPLAY_HCTL_END__SHIFT\t\t\t16\nstatic inline uint32_t MDP5_INTF_DISPLAY_HCTL_END(uint32_t val)\n{\n\treturn ((val) << MDP5_INTF_DISPLAY_HCTL_END__SHIFT) & MDP5_INTF_DISPLAY_HCTL_END__MASK;\n}\n\nstatic inline uint32_t REG_MDP5_INTF_ACTIVE_HCTL(uint32_t i0) { return 0x00000040 + __offset_INTF(i0); }\n#define MDP5_INTF_ACTIVE_HCTL_START__MASK\t\t\t0x00007fff\n#define MDP5_INTF_ACTIVE_HCTL_START__SHIFT\t\t\t0\nstatic inline uint32_t MDP5_INTF_ACTIVE_HCTL_START(uint32_t val)\n{\n\treturn ((val) << MDP5_INTF_ACTIVE_HCTL_START__SHIFT) & MDP5_INTF_ACTIVE_HCTL_START__MASK;\n}\n#define MDP5_INTF_ACTIVE_HCTL_END__MASK\t\t\t\t0x7fff0000\n#define MDP5_INTF_ACTIVE_HCTL_END__SHIFT\t\t\t16\nstatic inline uint32_t MDP5_INTF_ACTIVE_HCTL_END(uint32_t val)\n{\n\treturn ((val) << MDP5_INTF_ACTIVE_HCTL_END__SHIFT) & MDP5_INTF_ACTIVE_HCTL_END__MASK;\n}\n#define MDP5_INTF_ACTIVE_HCTL_ACTIVE_H_ENABLE\t\t\t0x80000000\n\nstatic inline uint32_t REG_MDP5_INTF_BORDER_COLOR(uint32_t i0) { return 0x00000044 + __offset_INTF(i0); }\n\nstatic inline uint32_t REG_MDP5_INTF_UNDERFLOW_COLOR(uint32_t i0) { return 0x00000048 + __offset_INTF(i0); }\n\nstatic inline uint32_t REG_MDP5_INTF_HSYNC_SKEW(uint32_t i0) { return 0x0000004c + __offset_INTF(i0); }\n\nstatic inline uint32_t REG_MDP5_INTF_POLARITY_CTL(uint32_t i0) { return 0x00000050 + __offset_INTF(i0); }\n#define MDP5_INTF_POLARITY_CTL_HSYNC_LOW\t\t\t0x00000001\n#define MDP5_INTF_POLARITY_CTL_VSYNC_LOW\t\t\t0x00000002\n#define MDP5_INTF_POLARITY_CTL_DATA_EN_LOW\t\t\t0x00000004\n\nstatic inline uint32_t REG_MDP5_INTF_TEST_CTL(uint32_t i0) { return 0x00000054 + __offset_INTF(i0); }\n\nstatic inline uint32_t REG_MDP5_INTF_TP_COLOR0(uint32_t i0) { return 0x00000058 + __offset_INTF(i0); }\n\nstatic inline uint32_t REG_MDP5_INTF_TP_COLOR1(uint32_t i0) { return 0x0000005c + __offset_INTF(i0); }\n\nstatic inline uint32_t REG_MDP5_INTF_DSI_CMD_MODE_TRIGGER_EN(uint32_t i0) { return 0x00000084 + __offset_INTF(i0); }\n\nstatic inline uint32_t REG_MDP5_INTF_PANEL_FORMAT(uint32_t i0) { return 0x00000090 + __offset_INTF(i0); }\n\nstatic inline uint32_t REG_MDP5_INTF_FRAME_LINE_COUNT_EN(uint32_t i0) { return 0x000000a8 + __offset_INTF(i0); }\n\nstatic inline uint32_t REG_MDP5_INTF_FRAME_COUNT(uint32_t i0) { return 0x000000ac + __offset_INTF(i0); }\n\nstatic inline uint32_t REG_MDP5_INTF_LINE_COUNT(uint32_t i0) { return 0x000000b0 + __offset_INTF(i0); }\n\nstatic inline uint32_t REG_MDP5_INTF_DEFLICKER_CONFIG(uint32_t i0) { return 0x000000f0 + __offset_INTF(i0); }\n\nstatic inline uint32_t REG_MDP5_INTF_DEFLICKER_STRNG_COEFF(uint32_t i0) { return 0x000000f4 + __offset_INTF(i0); }\n\nstatic inline uint32_t REG_MDP5_INTF_DEFLICKER_WEAK_COEFF(uint32_t i0) { return 0x000000f8 + __offset_INTF(i0); }\n\nstatic inline uint32_t REG_MDP5_INTF_TPG_ENABLE(uint32_t i0) { return 0x00000100 + __offset_INTF(i0); }\n\nstatic inline uint32_t REG_MDP5_INTF_TPG_MAIN_CONTROL(uint32_t i0) { return 0x00000104 + __offset_INTF(i0); }\n\nstatic inline uint32_t REG_MDP5_INTF_TPG_VIDEO_CONFIG(uint32_t i0) { return 0x00000108 + __offset_INTF(i0); }\n\nstatic inline uint32_t REG_MDP5_INTF_TPG_COMPONENT_LIMITS(uint32_t i0) { return 0x0000010c + __offset_INTF(i0); }\n\nstatic inline uint32_t REG_MDP5_INTF_TPG_RECTANGLE(uint32_t i0) { return 0x00000110 + __offset_INTF(i0); }\n\nstatic inline uint32_t REG_MDP5_INTF_TPG_INITIAL_VALUE(uint32_t i0) { return 0x00000114 + __offset_INTF(i0); }\n\nstatic inline uint32_t REG_MDP5_INTF_TPG_BLK_WHITE_PATTERN_FRAME(uint32_t i0) { return 0x00000118 + __offset_INTF(i0); }\n\nstatic inline uint32_t REG_MDP5_INTF_TPG_RGB_MAPPING(uint32_t i0) { return 0x0000011c + __offset_INTF(i0); }\n\nstatic inline uint32_t __offset_AD(uint32_t idx)\n{\n\tswitch (idx) {\n\t\tcase 0: return (mdp5_cfg->ad.base[0]);\n\t\tcase 1: return (mdp5_cfg->ad.base[1]);\n\t\tdefault: return INVALID_IDX(idx);\n\t}\n}\nstatic inline uint32_t REG_MDP5_AD(uint32_t i0) { return 0x00000000 + __offset_AD(i0); }\n\nstatic inline uint32_t REG_MDP5_AD_BYPASS(uint32_t i0) { return 0x00000000 + __offset_AD(i0); }\n\nstatic inline uint32_t REG_MDP5_AD_CTRL_0(uint32_t i0) { return 0x00000004 + __offset_AD(i0); }\n\nstatic inline uint32_t REG_MDP5_AD_CTRL_1(uint32_t i0) { return 0x00000008 + __offset_AD(i0); }\n\nstatic inline uint32_t REG_MDP5_AD_FRAME_SIZE(uint32_t i0) { return 0x0000000c + __offset_AD(i0); }\n\nstatic inline uint32_t REG_MDP5_AD_CON_CTRL_0(uint32_t i0) { return 0x00000010 + __offset_AD(i0); }\n\nstatic inline uint32_t REG_MDP5_AD_CON_CTRL_1(uint32_t i0) { return 0x00000014 + __offset_AD(i0); }\n\nstatic inline uint32_t REG_MDP5_AD_STR_MAN(uint32_t i0) { return 0x00000018 + __offset_AD(i0); }\n\nstatic inline uint32_t REG_MDP5_AD_VAR(uint32_t i0) { return 0x0000001c + __offset_AD(i0); }\n\nstatic inline uint32_t REG_MDP5_AD_DITH(uint32_t i0) { return 0x00000020 + __offset_AD(i0); }\n\nstatic inline uint32_t REG_MDP5_AD_DITH_CTRL(uint32_t i0) { return 0x00000024 + __offset_AD(i0); }\n\nstatic inline uint32_t REG_MDP5_AD_AMP_LIM(uint32_t i0) { return 0x00000028 + __offset_AD(i0); }\n\nstatic inline uint32_t REG_MDP5_AD_SLOPE(uint32_t i0) { return 0x0000002c + __offset_AD(i0); }\n\nstatic inline uint32_t REG_MDP5_AD_BW_LVL(uint32_t i0) { return 0x00000030 + __offset_AD(i0); }\n\nstatic inline uint32_t REG_MDP5_AD_LOGO_POS(uint32_t i0) { return 0x00000034 + __offset_AD(i0); }\n\nstatic inline uint32_t REG_MDP5_AD_LUT_FI(uint32_t i0) { return 0x00000038 + __offset_AD(i0); }\n\nstatic inline uint32_t REG_MDP5_AD_LUT_CC(uint32_t i0) { return 0x0000007c + __offset_AD(i0); }\n\nstatic inline uint32_t REG_MDP5_AD_STR_LIM(uint32_t i0) { return 0x000000c8 + __offset_AD(i0); }\n\nstatic inline uint32_t REG_MDP5_AD_CALIB_AB(uint32_t i0) { return 0x000000cc + __offset_AD(i0); }\n\nstatic inline uint32_t REG_MDP5_AD_CALIB_CD(uint32_t i0) { return 0x000000d0 + __offset_AD(i0); }\n\nstatic inline uint32_t REG_MDP5_AD_MODE_SEL(uint32_t i0) { return 0x000000d4 + __offset_AD(i0); }\n\nstatic inline uint32_t REG_MDP5_AD_TFILT_CTRL(uint32_t i0) { return 0x000000d8 + __offset_AD(i0); }\n\nstatic inline uint32_t REG_MDP5_AD_BL_MINMAX(uint32_t i0) { return 0x000000dc + __offset_AD(i0); }\n\nstatic inline uint32_t REG_MDP5_AD_BL(uint32_t i0) { return 0x000000e0 + __offset_AD(i0); }\n\nstatic inline uint32_t REG_MDP5_AD_BL_MAX(uint32_t i0) { return 0x000000e8 + __offset_AD(i0); }\n\nstatic inline uint32_t REG_MDP5_AD_AL(uint32_t i0) { return 0x000000ec + __offset_AD(i0); }\n\nstatic inline uint32_t REG_MDP5_AD_AL_MIN(uint32_t i0) { return 0x000000f0 + __offset_AD(i0); }\n\nstatic inline uint32_t REG_MDP5_AD_AL_FILT(uint32_t i0) { return 0x000000f4 + __offset_AD(i0); }\n\nstatic inline uint32_t REG_MDP5_AD_CFG_BUF(uint32_t i0) { return 0x000000f8 + __offset_AD(i0); }\n\nstatic inline uint32_t REG_MDP5_AD_LUT_AL(uint32_t i0) { return 0x00000100 + __offset_AD(i0); }\n\nstatic inline uint32_t REG_MDP5_AD_TARG_STR(uint32_t i0) { return 0x00000144 + __offset_AD(i0); }\n\nstatic inline uint32_t REG_MDP5_AD_START_CALC(uint32_t i0) { return 0x00000148 + __offset_AD(i0); }\n\nstatic inline uint32_t REG_MDP5_AD_STR_OUT(uint32_t i0) { return 0x0000014c + __offset_AD(i0); }\n\nstatic inline uint32_t REG_MDP5_AD_BL_OUT(uint32_t i0) { return 0x00000154 + __offset_AD(i0); }\n\nstatic inline uint32_t REG_MDP5_AD_CALC_DONE(uint32_t i0) { return 0x00000158 + __offset_AD(i0); }\n\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}