Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Nov 20 16:25:42 2023
| Host         : DESKTOP-CPLDPO1 running 64-bit major release  (build 9200)
| Command      : report_methodology -file mblaze_FND_cntr_wrapper_methodology_drc_routed.rpt -pb mblaze_FND_cntr_wrapper_methodology_drc_routed.pb -rpx mblaze_FND_cntr_wrapper_methodology_drc_routed.rpx
| Design       : mblaze_FND_cntr_wrapper
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 19
+-----------+------------------+-------------------------------+------------+
| Rule      | Severity         | Description                   | Violations |
+-----------+------------------+-------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell   | 4          |
| LUTAR-1   | Warning          | LUT drives async reset alert  | 3          |
| TIMING-9  | Warning          | Unknown CDC Logic             | 1          |
| TIMING-18 | Warning          | Missing input or output delay | 11         |
+-----------+------------------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_FND_cntr_i/myip_FND_cntr_0/inst/myip_FND_cntr_v1_0_S00_AXI_inst/fnd_cntr/ring1/temp_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_FND_cntr_i/myip_FND_cntr_0/inst/myip_FND_cntr_v1_0_S00_AXI_inst/fnd_cntr/ring1/temp_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_FND_cntr_i/myip_FND_cntr_0/inst/myip_FND_cntr_v1_0_S00_AXI_inst/fnd_cntr/ring1/temp_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin mblaze_FND_cntr_i/myip_FND_cntr_0/inst/myip_FND_cntr_v1_0_S00_AXI_inst/fnd_cntr/ring1/temp_reg[3]/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell mblaze_FND_cntr_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) mblaze_FND_cntr_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell mblaze_FND_cntr_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) mblaze_FND_cntr_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell mblaze_FND_cntr_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) mblaze_FND_cntr_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on usb_uart_rxd relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on seg_7_0[0] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on seg_7_0[1] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on seg_7_0[2] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on seg_7_0[3] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on seg_7_0[4] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on seg_7_0[5] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on seg_7_0[6] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on seg_7_0[7] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on usb_uart_txd relative to clock(s) sys_clock
Related violations: <none>


