design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GRT_ADJUSTMENT,STD_CELL_LIBRARY,DIODE_INSERTION_STRATEGY
/media/lucah/e6042058-84c8-448b-be8a-b40bc065b34b/TMBoC/openlane/AS512512512,wrapped_as512512512,23_05_30_10_11,flow completed,7h48m12s0ms,6h3m23s0ms,26009.803921568622,5.44,11704.411764705881,14.3,11367.12,63672,0,0,0,0,0,0,0,615,0,-1,-1,9800250,697567,-57.3,-314.45,0.0,0.0,0.0,-452771.88,-2854948.25,0.0,0.0,0.0,5376110777.0,0.0,41.13,55.83,14.69,40.76,-1,60184,79007,146,17303,0,0,0,71710,3221,13,1281,2963,11135,1706,1332,27776,10619,10602,49,2336,76050,0,78386,5364805.2736,-1,-1,-1,-1,-1,-1,-1,-1,-1,20.24,35.0,28.571428571428573,35,3,1,45,153.18,153.6,0.3,0.16,sky130_fd_sc_hd,10,AREA 0
