\hypertarget{iob_8cc}{
\section{dev/sparc/iob.cc}
\label{iob_8cc}\index{dev/sparc/iob.cc@{dev/sparc/iob.cc}}
}
{\ttfamily \#include $<$cstring$>$}\par
{\ttfamily \#include \char`\"{}arch/sparc/faults.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}arch/sparc/isa\_\-traits.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}base/bitfield.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}base/trace.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}cpu/intr\_\-control.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}cpu/thread\_\-context.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}debug/Iob.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}dev/sparc/iob.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}dev/platform.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}mem/packet\_\-access.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}mem/port.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}sim/faults.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}sim/system.hh\char`\"{}}\par


\subsection{説明}
This device implemetns the niagara I/O bridge chip. It manages incomming interrupts and posts them to the CPU when needed. It holds mask registers and various status registers for CPUs to check what interrupts are pending as well as facilities to send IPIs to other cpus. 