$date
	Thu Jun 03 21:38:58 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module fsm_ex1_type1_tb $end
$var wire 1 ! y1 $end
$var wire 1 " y0 $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % clk $end
$var reg 1 & reset $end
$scope module circuit1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % clk $end
$var wire 1 & reset $end
$var wire 1 " y0 $end
$var wire 1 ! y1 $end
$var reg 2 ' state_next [1:0] $end
$var reg 2 ( state_reg [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b0 '
1&
0%
x$
x#
x"
1!
$end
#10
1%
#20
0"
b1 '
0$
1#
0&
0%
#30
b0 '
b1 (
1%
#40
0%
#50
b1 '
b0 (
1%
#60
1"
b10 '
1$
0%
#70
0"
b0 '
0!
b10 (
1%
#80
0%
#90
1"
b10 '
1!
b0 (
1%
#100
0%
