ARM GAS  D:\Dev\msys64\tmp\ccagklkZ.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"sys.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.sys_msleep,"ax",%progbits
  18              		.align	1
  19              		.global	sys_msleep
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv5-sp-d16
  26              	sys_msleep:
  27              	.LVL0:
  28              	.LFB30:
  29              		.file 1 "Middlewares/Third_Party/LwIP/src/core/sys.c"
   1:Middlewares/Third_Party/LwIP/src/core/sys.c **** /**
   2:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * @file
   3:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * lwIP Operating System abstraction
   4:Middlewares/Third_Party/LwIP/src/core/sys.c ****  *
   5:Middlewares/Third_Party/LwIP/src/core/sys.c ****  */
   6:Middlewares/Third_Party/LwIP/src/core/sys.c **** 
   7:Middlewares/Third_Party/LwIP/src/core/sys.c **** /*
   8:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * Copyright (c) 2001-2004 Swedish Institute of Computer Science.
   9:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * All rights reserved.
  10:Middlewares/Third_Party/LwIP/src/core/sys.c ****  *
  11:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * Redistribution and use in source and binary forms, with or without modification,
  12:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * are permitted provided that the following conditions are met:
  13:Middlewares/Third_Party/LwIP/src/core/sys.c ****  *
  14:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * 1. Redistributions of source code must retain the above copyright notice,
  15:Middlewares/Third_Party/LwIP/src/core/sys.c ****  *    this list of conditions and the following disclaimer.
  16:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  17:Middlewares/Third_Party/LwIP/src/core/sys.c ****  *    this list of conditions and the following disclaimer in the documentation
  18:Middlewares/Third_Party/LwIP/src/core/sys.c ****  *    and/or other materials provided with the distribution.
  19:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * 3. The name of the author may not be used to endorse or promote products
  20:Middlewares/Third_Party/LwIP/src/core/sys.c ****  *    derived from this software without specific prior written permission.
  21:Middlewares/Third_Party/LwIP/src/core/sys.c ****  *
  22:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR IMPLIED
  23:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  24:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT
  25:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
  26:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT
  27:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING
ARM GAS  D:\Dev\msys64\tmp\ccagklkZ.s 			page 2


  30:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  31:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * OF SUCH DAMAGE.
  32:Middlewares/Third_Party/LwIP/src/core/sys.c ****  *
  33:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * This file is part of the lwIP TCP/IP stack.
  34:Middlewares/Third_Party/LwIP/src/core/sys.c ****  *
  35:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * Author: Adam Dunkels <adam@sics.se>
  36:Middlewares/Third_Party/LwIP/src/core/sys.c ****  *
  37:Middlewares/Third_Party/LwIP/src/core/sys.c ****  */
  38:Middlewares/Third_Party/LwIP/src/core/sys.c **** 
  39:Middlewares/Third_Party/LwIP/src/core/sys.c **** /**
  40:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * @defgroup sys_layer Porting (system abstraction layer)
  41:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * @ingroup lwip
  42:Middlewares/Third_Party/LwIP/src/core/sys.c ****  *
  43:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * @defgroup sys_os OS abstraction layer
  44:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * @ingroup sys_layer
  45:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * No need to implement functions in this section in NO_SYS mode.
  46:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * The OS-specific code should be implemented in arch/sys_arch.h
  47:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * and sys_arch.c of your port.
  48:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * 
  49:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * The operating system emulation layer provides a common interface
  50:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * between the lwIP code and the underlying operating system kernel. The
  51:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * general idea is that porting lwIP to new architectures requires only
  52:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * small changes to a few header files and a new sys_arch
  53:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * implementation. It is also possible to do a sys_arch implementation
  54:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * that does not rely on any underlying operating system.
  55:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * 
  56:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * The sys_arch provides semaphores, mailboxes and mutexes to lwIP. For the full
  57:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * lwIP functionality, multiple threads support can be implemented in the
  58:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * sys_arch, but this is not required for the basic lwIP
  59:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * functionality. Timer scheduling is implemented in lwIP, but can be implemented
  60:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * by the sys_arch port (LWIP_TIMERS_CUSTOM==1).
  61:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * 
  62:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * In addition to the source file providing the functionality of sys_arch,
  63:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * the OS emulation layer must provide several header files defining
  64:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * macros used throughout lwip.  The files required and the macros they
  65:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * must define are listed below the sys_arch description.
  66:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * 
  67:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * Since lwIP 1.4.0, semaphore, mutexes and mailbox functions are prototyped in a way that
  68:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * allows both using pointers or actual OS structures to be used. This way, memory
  69:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * required for such types can be either allocated in place (globally or on the
  70:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * stack) or on the heap (allocated internally in the "*_new()" functions).
  71:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * 
  72:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * Note:
  73:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * -----
  74:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * Be careful with using mem_malloc() in sys_arch. When malloc() refers to
  75:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * mem_malloc() you can run into a circular function call problem. In mem.c
  76:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * mem_init() tries to allocate a semaphore using mem_malloc, which of course
  77:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * can't be performed when sys_arch uses mem_malloc.
  78:Middlewares/Third_Party/LwIP/src/core/sys.c ****  *
  79:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * @defgroup sys_sem Semaphores
  80:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * @ingroup sys_os
  81:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * Semaphores can be either counting or binary - lwIP works with both
  82:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * kinds.
  83:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * Semaphores are represented by the type "sys_sem_t" which is typedef'd
  84:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * in the sys_arch.h file. Mailboxes are equivalently represented by the
  85:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * type "sys_mbox_t". Mutexes are represented by the type "sys_mutex_t".
  86:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * lwIP does not place any restrictions on how these types are represented
ARM GAS  D:\Dev\msys64\tmp\ccagklkZ.s 			page 3


  87:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * internally.
  88:Middlewares/Third_Party/LwIP/src/core/sys.c ****  *
  89:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * @defgroup sys_mutex Mutexes
  90:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * @ingroup sys_os
  91:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * Mutexes are recommended to correctly handle priority inversion,
  92:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * especially if you use LWIP_CORE_LOCKING .
  93:Middlewares/Third_Party/LwIP/src/core/sys.c ****  *
  94:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * @defgroup sys_mbox Mailboxes
  95:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * @ingroup sys_os
  96:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * Mailboxes should be implemented as a queue which allows multiple messages
  97:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * to be posted (implementing as a rendez-vous point where only one message can be
  98:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * posted at a time can have a highly negative impact on performance). A message
  99:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * in a mailbox is just a pointer, nothing more. 
 100:Middlewares/Third_Party/LwIP/src/core/sys.c ****  *
 101:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * @defgroup sys_time Time
 102:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * @ingroup sys_layer
 103:Middlewares/Third_Party/LwIP/src/core/sys.c ****  *
 104:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * @defgroup sys_prot Critical sections
 105:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * @ingroup sys_layer
 106:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * Used to protect short regions of code against concurrent access.
 107:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * - Your system is a bare-metal system (probably with an RTOS)
 108:Middlewares/Third_Party/LwIP/src/core/sys.c ****  *   and interrupts are under your control:
 109:Middlewares/Third_Party/LwIP/src/core/sys.c ****  *   Implement this as LockInterrupts() / UnlockInterrupts()
 110:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * - Your system uses an RTOS with deferred interrupt handling from a
 111:Middlewares/Third_Party/LwIP/src/core/sys.c ****  *   worker thread: Implement as a global mutex or lock/unlock scheduler
 112:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * - Your system uses a high-level OS with e.g. POSIX signals:
 113:Middlewares/Third_Party/LwIP/src/core/sys.c ****  *   Implement as a global mutex
 114:Middlewares/Third_Party/LwIP/src/core/sys.c ****  *
 115:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * @defgroup sys_misc Misc
 116:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * @ingroup sys_os
 117:Middlewares/Third_Party/LwIP/src/core/sys.c ****  */
 118:Middlewares/Third_Party/LwIP/src/core/sys.c **** 
 119:Middlewares/Third_Party/LwIP/src/core/sys.c **** #include "lwip/opt.h"
 120:Middlewares/Third_Party/LwIP/src/core/sys.c **** 
 121:Middlewares/Third_Party/LwIP/src/core/sys.c **** #include "lwip/sys.h"
 122:Middlewares/Third_Party/LwIP/src/core/sys.c **** 
 123:Middlewares/Third_Party/LwIP/src/core/sys.c **** /* Most of the functions defined in sys.h must be implemented in the
 124:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * architecture-dependent file sys_arch.c */
 125:Middlewares/Third_Party/LwIP/src/core/sys.c **** 
 126:Middlewares/Third_Party/LwIP/src/core/sys.c **** #if !NO_SYS
 127:Middlewares/Third_Party/LwIP/src/core/sys.c **** 
 128:Middlewares/Third_Party/LwIP/src/core/sys.c **** #ifndef sys_msleep
 129:Middlewares/Third_Party/LwIP/src/core/sys.c **** /**
 130:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * Sleep for some ms. Timeouts are NOT processed while sleeping.
 131:Middlewares/Third_Party/LwIP/src/core/sys.c ****  *
 132:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * @param ms number of milliseconds to sleep
 133:Middlewares/Third_Party/LwIP/src/core/sys.c ****  */
 134:Middlewares/Third_Party/LwIP/src/core/sys.c **** void
 135:Middlewares/Third_Party/LwIP/src/core/sys.c **** sys_msleep(u32_t ms)
 136:Middlewares/Third_Party/LwIP/src/core/sys.c **** {
  30              		.loc 1 136 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 8
  33              		@ frame_needed = 0, uses_anonymous_args = 0
 137:Middlewares/Third_Party/LwIP/src/core/sys.c ****   if (ms > 0) {
  34              		.loc 1 137 3 view .LVU1
  35              		.loc 1 137 6 is_stmt 0 view .LVU2
ARM GAS  D:\Dev\msys64\tmp\ccagklkZ.s 			page 4


  36 0000 00B9     		cbnz	r0, .L8
  37 0002 7047     		bx	lr
  38              	.L8:
 136:Middlewares/Third_Party/LwIP/src/core/sys.c ****   if (ms > 0) {
  39              		.loc 1 136 1 view .LVU3
  40 0004 10B5     		push	{r4, lr}
  41              	.LCFI0:
  42              		.cfi_def_cfa_offset 8
  43              		.cfi_offset 4, -8
  44              		.cfi_offset 14, -4
  45 0006 82B0     		sub	sp, sp, #8
  46              	.LCFI1:
  47              		.cfi_def_cfa_offset 16
  48 0008 0446     		mov	r4, r0
  49              	.LBB2:
 138:Middlewares/Third_Party/LwIP/src/core/sys.c ****     sys_sem_t delaysem;
  50              		.loc 1 138 5 is_stmt 1 view .LVU4
 139:Middlewares/Third_Party/LwIP/src/core/sys.c ****     err_t err = sys_sem_new(&delaysem, 0);
  51              		.loc 1 139 5 view .LVU5
  52              		.loc 1 139 17 is_stmt 0 view .LVU6
  53 000a 0021     		movs	r1, #0
  54 000c 01A8     		add	r0, sp, #4
  55              	.LVL1:
  56              		.loc 1 139 17 view .LVU7
  57 000e FFF7FEFF 		bl	sys_sem_new
  58              	.LVL2:
 140:Middlewares/Third_Party/LwIP/src/core/sys.c ****     if (err == ERR_OK) {
  59              		.loc 1 140 5 is_stmt 1 view .LVU8
  60              		.loc 1 140 8 is_stmt 0 view .LVU9
  61 0012 08B1     		cbz	r0, .L9
  62              	.LVL3:
  63              	.L1:
  64              		.loc 1 140 8 view .LVU10
  65              	.LBE2:
 141:Middlewares/Third_Party/LwIP/src/core/sys.c ****       sys_arch_sem_wait(&delaysem, ms);
 142:Middlewares/Third_Party/LwIP/src/core/sys.c ****       sys_sem_free(&delaysem);
 143:Middlewares/Third_Party/LwIP/src/core/sys.c ****     }
 144:Middlewares/Third_Party/LwIP/src/core/sys.c ****   }
 145:Middlewares/Third_Party/LwIP/src/core/sys.c **** }
  66              		.loc 1 145 1 view .LVU11
  67 0014 02B0     		add	sp, sp, #8
  68              	.LCFI2:
  69              		.cfi_remember_state
  70              		.cfi_def_cfa_offset 8
  71              		@ sp needed
  72 0016 10BD     		pop	{r4, pc}
  73              	.LVL4:
  74              	.L9:
  75              	.LCFI3:
  76              		.cfi_restore_state
  77              	.LBB3:
 141:Middlewares/Third_Party/LwIP/src/core/sys.c ****       sys_arch_sem_wait(&delaysem, ms);
  78              		.loc 1 141 7 is_stmt 1 view .LVU12
  79 0018 2146     		mov	r1, r4
  80 001a 01A8     		add	r0, sp, #4
  81              	.LVL5:
 141:Middlewares/Third_Party/LwIP/src/core/sys.c ****       sys_arch_sem_wait(&delaysem, ms);
ARM GAS  D:\Dev\msys64\tmp\ccagklkZ.s 			page 5


  82              		.loc 1 141 7 is_stmt 0 view .LVU13
  83 001c FFF7FEFF 		bl	sys_arch_sem_wait
  84              	.LVL6:
 142:Middlewares/Third_Party/LwIP/src/core/sys.c ****     }
  85              		.loc 1 142 7 is_stmt 1 view .LVU14
  86 0020 01A8     		add	r0, sp, #4
  87 0022 FFF7FEFF 		bl	sys_sem_free
  88              	.LVL7:
  89              	.LBE3:
  90              		.loc 1 145 1 is_stmt 0 view .LVU15
  91 0026 F5E7     		b	.L1
  92              		.cfi_endproc
  93              	.LFE30:
  95              		.text
  96              	.Letext0:
  97              		.file 2 "d:\\dev\\gcc-arm-none-eabi\\9_2019_q4-major\\arm-none-eabi\\include\\machine\\_default_ty
  98              		.file 3 "d:\\dev\\gcc-arm-none-eabi\\9_2019_q4-major\\arm-none-eabi\\include\\sys\\lock.h"
  99              		.file 4 "d:\\dev\\gcc-arm-none-eabi\\9_2019_q4-major\\arm-none-eabi\\include\\sys\\_types.h"
 100              		.file 5 "d:\\dev\\gcc-arm-none-eabi\\9_2019_q4-major\\lib\\gcc\\arm-none-eabi\\9.2.1\\include\\std
 101              		.file 6 "d:\\dev\\gcc-arm-none-eabi\\9_2019_q4-major\\arm-none-eabi\\include\\sys\\reent.h"
 102              		.file 7 "d:\\dev\\gcc-arm-none-eabi\\9_2019_q4-major\\arm-none-eabi\\include\\stdlib.h"
 103              		.file 8 "d:\\dev\\gcc-arm-none-eabi\\9_2019_q4-major\\arm-none-eabi\\include\\sys\\_stdint.h"
 104              		.file 9 "d:\\dev\\gcc-arm-none-eabi\\9_2019_q4-major\\arm-none-eabi\\include\\time.h"
 105              		.file 10 "Middlewares/Third_Party/LwIP/src/include/lwip/arch.h"
 106              		.file 11 "d:\\dev\\gcc-arm-none-eabi\\9_2019_q4-major\\arm-none-eabi\\include\\ctype.h"
 107              		.file 12 "Middlewares/Third_Party/LwIP/src/include/lwip/err.h"
 108              		.file 13 "Core/Inc/FreeRTOSConfig.h"
 109              		.file 14 "Middlewares/Third_Party/FreeRTOS/Source/include/queue.h"
 110              		.file 15 "Middlewares/Third_Party/FreeRTOS/Source/include/semphr.h"
 111              		.file 16 "Middlewares/Third_Party/FreeRTOS/Source/CMSIS_RTOS/cmsis_os.h"
 112              		.file 17 "Middlewares/Third_Party/LwIP/system/arch/sys_arch.h"
 113              		.file 18 "Middlewares/Third_Party/LwIP/src/include/lwip/sys.h"
ARM GAS  D:\Dev\msys64\tmp\ccagklkZ.s 			page 6


DEFINED SYMBOLS
                            *ABS*:00000000 sys.c
D:\Dev\msys64\tmp\ccagklkZ.s:18     .text.sys_msleep:00000000 $t
D:\Dev\msys64\tmp\ccagklkZ.s:26     .text.sys_msleep:00000000 sys_msleep

UNDEFINED SYMBOLS
sys_sem_new
sys_arch_sem_wait
sys_sem_free
