library verilog;
use verilog.vl_types.all;
entity ex_ipcore is
    port(
        clk             : in     vl_logic;
        oclk1           : out    vl_logic;
        oclk2           : out    vl_logic;
        cnt             : out    vl_logic_vector(1 downto 0);
        odata           : out    vl_logic_vector(7 downto 0);
        locked          : out    vl_logic
    );
end ex_ipcore;
