##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
		4.3::Critical Path Report for CyBUS_CLK
		4.4::Critical Path Report for XBee_UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. XBee_UART_IntClock:R)
		5.4::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.5::Critical Path Report for (Clock_1:R vs. CyBUS_CLK:R)
		5.6::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.7::Critical Path Report for (XBee_UART_IntClock:R vs. XBee_UART_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 8
Clock: Clock_1             | Frequency: 52.21 MHz  | Target: 12.00 MHz  | 
Clock: Clock_2             | Frequency: 84.28 MHz  | Target: 12.00 MHz  | 
Clock: CyBUS_CLK           | Frequency: 47.46 MHz  | Target: 24.00 MHz  | 
Clock: CyILO               | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO               | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK        | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT           | N/A                   | Target: 24.00 MHz  | 
Clock: XBee_UART_IntClock  | Frequency: 53.75 MHz  | Target: 0.08 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock        Capture Clock       Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------  ------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1             Clock_1             83333.3          67572       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_1             CyBUS_CLK           41666.7          22514       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2             Clock_2             83333.3          71468       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK           Clock_1             41666.7          27077       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK           CyBUS_CLK           41666.7          20599       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK           XBee_UART_IntClock  41666.7          25361       N/A              N/A         N/A              N/A         N/A              N/A         
XBee_UART_IntClock  XBee_UART_IntClock  1.30417e+007     13023061    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name             Clock to Out  Clock Name:Phase  
--------------------  ------------  ----------------  
LED_out(0)_PAD        23607         CyBUS_CLK:R       
Moteur_BL_inA(0)_PAD  24952         CyBUS_CLK:R       
Moteur_BL_inB(0)_PAD  23557         CyBUS_CLK:R       
Moteur_BR_inA(0)_PAD  24499         CyBUS_CLK:R       
Moteur_BR_inB(0)_PAD  26112         CyBUS_CLK:R       
Moteur_FL_inA(0)_PAD  23184         CyBUS_CLK:R       
Moteur_FL_inB(0)_PAD  23685         CyBUS_CLK:R       
Moteur_FR_inA(0)_PAD  24641         CyBUS_CLK:R       
Moteur_FR_inB(0)_PAD  23715         CyBUS_CLK:R       
PWM_BL(0)_PAD         22602         Clock_2:R         
PWM_BR(0)_PAD         22461         Clock_2:R         
PWM_FL(0)_PAD         25045         Clock_2:R         
PWM_FR(0)_PAD         24737         Clock_2:R         
PWM_US_1(0)_PAD       23406         Clock_1:R         
PWM_US_2(0)_PAD       23636         Clock_1:R         
Pin_4(0)_PAD          26615         Clock_1:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 52.21 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_272/q
Path End       : \Counter_1:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \Counter_1:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 22514p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                     -6060
----------------------------------------------   ----- 
End-of-path required time (ps)                   35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13093
-------------------------------------   ----- 
End-of-path arrival time (ps)           13093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_272/clock_0                                            macrocell20         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_272/q                                          macrocell20     1250   1250  22514  RISE       1
\Counter_1:CounterUDB:count_enable\/main_0         macrocell6      6184   7434  22514  RISE       1
\Counter_1:CounterUDB:count_enable\/q              macrocell6      3350  10784  22514  RISE       1
\Counter_1:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell6   2309  13093  22514  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC8:counterdp:u0\/clock               datapathcell6       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 84.28 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Front:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Front:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Front:PWMUDB:genblk8:stsreg\/clock
Path slack     : 71468p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11366
-------------------------------------   ----- 
End-of-path arrival time (ps)           11366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Front:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell10   2290   2290  71468  RISE       1
\PWM_Front:PWMUDB:status_2\/main_1          macrocell8       3411   5701  71468  RISE       1
\PWM_Front:PWMUDB:status_2\/q               macrocell8       3350   9051  71468  RISE       1
\PWM_Front:PWMUDB:genblk8:stsreg\/status_2  statusicell5     2315  11366  71468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:genblk8:stsreg\/clock                    statusicell5        0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 47.46 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_US:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer_US:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 20599p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16838
-------------------------------------   ----- 
End-of-path arrival time (ps)           16838
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:sT24:timerdp:u0\/z0         datapathcell3    760    760  20599  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell4      0    760  20599  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/z0         datapathcell4   1210   1970  20599  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell5      0   1970  20599  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell5   2740   4710  20599  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell3   3698   8408  20599  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell3   5130  13538  20599  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/ci         datapathcell4      0  13538  20599  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell4   3300  16838  20599  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/ci         datapathcell5      0  16838  20599  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/clock                   datapathcell5       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for XBee_UART_IntClock
************************************************
Clock: XBee_UART_IntClock
Frequency: 53.75 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_state_3\/q
Path End       : \XBee_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \XBee_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 13023061p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -5360
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13246
-------------------------------------   ----- 
End-of-path arrival time (ps)           13246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_3\/clock_0                       macrocell46         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_state_3\/q            macrocell46   1250   1250  13023061  RISE       1
\XBee_UART:BUART:rx_counter_load\/main_2  macrocell10   6334   7584  13023061  RISE       1
\XBee_UART:BUART:rx_counter_load\/q       macrocell10   3350  10934  13023061  RISE       1
\XBee_UART:BUART:sRX:RxBitCounter\/load   count7cell    2312  13246  13023061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_US:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer_US:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 20599p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16838
-------------------------------------   ----- 
End-of-path arrival time (ps)           16838
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:sT24:timerdp:u0\/z0         datapathcell3    760    760  20599  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell4      0    760  20599  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/z0         datapathcell4   1210   1970  20599  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell5      0   1970  20599  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell5   2740   4710  20599  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell3   3698   8408  20599  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell3   5130  13538  20599  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/ci         datapathcell4      0  13538  20599  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell4   3300  16838  20599  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/ci         datapathcell5      0  16838  20599  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/clock                   datapathcell5       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
*********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:sT24:timerdp:u2\/f0_blk_stat_comb
Path End       : Net_553/main_1
Capture Clock  : Net_553/clock_0
Path slack     : 27077p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11080
-------------------------------------   ----- 
End-of-path arrival time (ps)           11080
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/busclk                  datapathcell5       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:sT24:timerdp:u2\/f0_blk_stat_comb  datapathcell5   4020   4020  27077  RISE       1
\Timer_US:TimerUDB:rstSts:stsreg\/status_2            statusicell2    2289   6309  27077  RISE       1
\Timer_US:TimerUDB:rstSts:stsreg\/interrupt           statusicell2    2460   8769  27077  RISE       1
Net_553/main_1                                        macrocell28     2310  11080  27077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_553/clock_0                                            macrocell28         0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. XBee_UART_IntClock:R)
********************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : XBee_Rx(0)/fb
Path End       : \XBee_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \XBee_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25361p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. XBee_UART_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12836
-------------------------------------   ----- 
End-of-path arrival time (ps)           12836
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
XBee_Rx(0)/in_clock                                         iocell13            0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
XBee_Rx(0)/fb                                iocell13         2133   2133  25361  RISE       1
\XBee_UART:BUART:rx_postpoll\/main_1         macrocell11      5040   7173  25361  RISE       1
\XBee_UART:BUART:rx_postpoll\/q              macrocell11      3350  10523  25361  RISE       1
\XBee_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell12   2312  12836  25361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:sRX:RxShifter:u0\/clock                   datapathcell12      0      0  RISE       1


5.4::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Front:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Front:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Front:PWMUDB:genblk8:stsreg\/clock
Path slack     : 71468p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11366
-------------------------------------   ----- 
End-of-path arrival time (ps)           11366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Front:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell10   2290   2290  71468  RISE       1
\PWM_Front:PWMUDB:status_2\/main_1          macrocell8       3411   5701  71468  RISE       1
\PWM_Front:PWMUDB:status_2\/q               macrocell8       3350   9051  71468  RISE       1
\PWM_Front:PWMUDB:genblk8:stsreg\/status_2  statusicell5     2315  11366  71468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:genblk8:stsreg\/clock                    statusicell5        0      0  RISE       1


5.5::Critical Path Report for (Clock_1:R vs. CyBUS_CLK:R)
*********************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_272/q
Path End       : \Counter_1:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \Counter_1:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 22514p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                     -6060
----------------------------------------------   ----- 
End-of-path required time (ps)                   35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13093
-------------------------------------   ----- 
End-of-path arrival time (ps)           13093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_272/clock_0                                            macrocell20         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_272/q                                          macrocell20     1250   1250  22514  RISE       1
\Counter_1:CounterUDB:count_enable\/main_0         macrocell6      6184   7434  22514  RISE       1
\Counter_1:CounterUDB:count_enable\/q              macrocell6      3350  10784  22514  RISE       1
\Counter_1:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell6   2309  13093  22514  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC8:counterdp:u0\/clock               datapathcell6       0      0  RISE       1


5.6::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \US_40kHz:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \US_40kHz:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 67572p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11531
-------------------------------------   ----- 
End-of-path arrival time (ps)           11531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  67572  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  67572  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  67572  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2901   6401  67572  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  11531  67572  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  11531  67572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell2       0      0  RISE       1


5.7::Critical Path Report for (XBee_UART_IntClock:R vs. XBee_UART_IntClock:R)
*****************************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_state_3\/q
Path End       : \XBee_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \XBee_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 13023061p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -5360
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13246
-------------------------------------   ----- 
End-of-path arrival time (ps)           13246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_3\/clock_0                       macrocell46         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_state_3\/q            macrocell46   1250   1250  13023061  RISE       1
\XBee_UART:BUART:rx_counter_load\/main_2  macrocell10   6334   7584  13023061  RISE       1
\XBee_UART:BUART:rx_counter_load\/q       macrocell10   3350  10934  13023061  RISE       1
\XBee_UART:BUART:sRX:RxBitCounter\/load   count7cell    2312  13246  13023061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_US:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer_US:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 20599p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16838
-------------------------------------   ----- 
End-of-path arrival time (ps)           16838
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:sT24:timerdp:u0\/z0         datapathcell3    760    760  20599  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell4      0    760  20599  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/z0         datapathcell4   1210   1970  20599  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell5      0   1970  20599  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell5   2740   4710  20599  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell3   3698   8408  20599  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell3   5130  13538  20599  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/ci         datapathcell4      0  13538  20599  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell4   3300  16838  20599  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/ci         datapathcell5      0  16838  20599  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/clock                   datapathcell5       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_periode:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_periode:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer_periode:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 20740p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16697
-------------------------------------   ----- 
End-of-path arrival time (ps)           16697
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u0\/clock              datapathcell7       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_periode:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    760    760  20740  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    760  20740  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8   1210   1970  20740  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1970  20740  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   2740   4710  20740  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell7   3557   8267  20740  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell7   5130  13397  20740  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u1\/ci         datapathcell8      0  13397  20740  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell8   3300  16697  20740  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u2\/ci         datapathcell9      0  16697  20740  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u2\/clock              datapathcell9       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_272/q
Path End       : \Counter_1:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \Counter_1:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 22514p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                     -6060
----------------------------------------------   ----- 
End-of-path required time (ps)                   35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13093
-------------------------------------   ----- 
End-of-path arrival time (ps)           13093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_272/clock_0                                            macrocell20         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_272/q                                          macrocell20     1250   1250  22514  RISE       1
\Counter_1:CounterUDB:count_enable\/main_0         macrocell6      6184   7434  22514  RISE       1
\Counter_1:CounterUDB:count_enable\/q              macrocell6      3350  10784  22514  RISE       1
\Counter_1:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell6   2309  13093  22514  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC8:counterdp:u0\/clock               datapathcell6       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_US:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \Timer_US:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 23899p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13538
-------------------------------------   ----- 
End-of-path arrival time (ps)           13538
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:sT24:timerdp:u0\/z0         datapathcell3    760    760  20599  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell4      0    760  20599  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/z0         datapathcell4   1210   1970  20599  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell5      0   1970  20599  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell5   2740   4710  20599  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell3   3698   8408  20599  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell3   5130  13538  20599  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/ci         datapathcell4      0  13538  23899  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/clock                   datapathcell4       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_periode:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_periode:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \Timer_periode:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 24040p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13397
-------------------------------------   ----- 
End-of-path arrival time (ps)           13397
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u0\/clock              datapathcell7       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_periode:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    760    760  20740  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    760  20740  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8   1210   1970  20740  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1970  20740  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   2740   4710  20740  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell7   3557   8267  20740  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell7   5130  13397  20740  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u1\/ci         datapathcell8      0  13397  24040  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u1\/clock              datapathcell8       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:capture_last\/q
Path End       : \Timer_US:TimerUDB:sT24:timerdp:u2\/f0_load
Capture Clock  : \Timer_US:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 24990p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13546
-------------------------------------   ----- 
End-of-path arrival time (ps)           13546
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:capture_last\/clock_0                    macrocell21         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:capture_last\/q           macrocell21     1250   1250  24990  RISE       1
\Timer_US:TimerUDB:capt_fifo_load\/main_2    macrocell2      5275   6525  24990  RISE       1
\Timer_US:TimerUDB:capt_fifo_load\/q         macrocell2      3350   9875  24990  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/f0_load  datapathcell5   3671  13546  24990  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/clock                   datapathcell5       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : XBee_Rx(0)/fb
Path End       : \XBee_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \XBee_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25361p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. XBee_UART_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12836
-------------------------------------   ----- 
End-of-path arrival time (ps)           12836
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
XBee_Rx(0)/in_clock                                         iocell13            0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
XBee_Rx(0)/fb                                iocell13         2133   2133  25361  RISE       1
\XBee_UART:BUART:rx_postpoll\/main_1         macrocell11      5040   7173  25361  RISE       1
\XBee_UART:BUART:rx_postpoll\/q              macrocell11      3350  10523  25361  RISE       1
\XBee_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell12   2312  12836  25361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:sRX:RxShifter:u0\/clock                   datapathcell12      0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:capture_last\/q
Path End       : \Timer_US:TimerUDB:sT24:timerdp:u0\/f0_load
Capture Clock  : \Timer_US:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 25868p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12669
-------------------------------------   ----- 
End-of-path arrival time (ps)           12669
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:capture_last\/clock_0                    macrocell21         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:capture_last\/q           macrocell21     1250   1250  24990  RISE       1
\Timer_US:TimerUDB:capt_fifo_load\/main_2    macrocell2      5275   6525  24990  RISE       1
\Timer_US:TimerUDB:capt_fifo_load\/q         macrocell2      3350   9875  24990  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/f0_load  datapathcell3   2794  12669  25868  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:capture_last\/q
Path End       : \Timer_US:TimerUDB:sT24:timerdp:u1\/f0_load
Capture Clock  : \Timer_US:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 25894p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12642
-------------------------------------   ----- 
End-of-path arrival time (ps)           12642
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:capture_last\/clock_0                    macrocell21         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:capture_last\/q           macrocell21     1250   1250  24990  RISE       1
\Timer_US:TimerUDB:capt_fifo_load\/main_2    macrocell2      5275   6525  24990  RISE       1
\Timer_US:TimerUDB:capt_fifo_load\/q         macrocell2      3350   9875  24990  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/f0_load  datapathcell4   2767  12642  25894  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/clock                   datapathcell4       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:sT24:timerdp:u2\/f0_blk_stat_comb
Path End       : Net_553/main_1
Capture Clock  : Net_553/clock_0
Path slack     : 27077p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11080
-------------------------------------   ----- 
End-of-path arrival time (ps)           11080
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/busclk                  datapathcell5       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:sT24:timerdp:u2\/f0_blk_stat_comb  datapathcell5   4020   4020  27077  RISE       1
\Timer_US:TimerUDB:rstSts:stsreg\/status_2            statusicell2    2289   6309  27077  RISE       1
\Timer_US:TimerUDB:rstSts:stsreg\/interrupt           statusicell2    2460   8769  27077  RISE       1
Net_553/main_1                                        macrocell28     2310  11080  27077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_553/clock_0                                            macrocell28         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_US:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_US:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 27187p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8420
-------------------------------------   ---- 
End-of-path arrival time (ps)           8420
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:sT24:timerdp:u0\/z0         datapathcell3    760    760  20599  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell4      0    760  20599  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/z0         datapathcell4   1210   1970  20599  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell5      0   1970  20599  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell5   2740   4710  20599  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell4   3710   8420  27187  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/clock                   datapathcell4       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_US:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_US:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 27199p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8408
-------------------------------------   ---- 
End-of-path arrival time (ps)           8408
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:sT24:timerdp:u0\/z0         datapathcell3    760    760  20599  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell4      0    760  20599  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/z0         datapathcell4   1210   1970  20599  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell5      0   1970  20599  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell5   2740   4710  20599  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell3   3698   8408  27199  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_periode:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_periode:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_periode:TimerUDB:rstSts:stsreg\/clock
Path slack     : 27218p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13949
-------------------------------------   ----- 
End-of-path arrival time (ps)           13949
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u0\/clock              datapathcell7       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_periode:TimerUDB:sT24:timerdp:u0\/z0       datapathcell7    760    760  20740  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell8      0    760  20740  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u1\/z0       datapathcell8   1210   1970  20740  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell9      0   1970  20740  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell9   2740   4710  20740  RISE       1
\Timer_periode:TimerUDB:status_tc\/main_1         macrocell7      3575   8285  27218  RISE       1
\Timer_periode:TimerUDB:status_tc\/q              macrocell7      3350  11635  27218  RISE       1
\Timer_periode:TimerUDB:rstSts:stsreg\/status_0   statusicell4    2314  13949  27218  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_periode:TimerUDB:rstSts:stsreg\/clock                statusicell4        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_periode:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_periode:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_periode:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 27339p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8268
-------------------------------------   ---- 
End-of-path arrival time (ps)           8268
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u0\/clock              datapathcell7       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_periode:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    760    760  20740  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    760  20740  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8   1210   1970  20740  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1970  20740  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   2740   4710  20740  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell8   3558   8268  27339  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u1\/clock              datapathcell8       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_periode:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_periode:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_periode:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 27340p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8267
-------------------------------------   ---- 
End-of-path arrival time (ps)           8267
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u0\/clock              datapathcell7       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_periode:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    760    760  20740  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    760  20740  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8   1210   1970  20740  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1970  20740  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   2740   4710  20740  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell7   3557   8267  27340  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u0\/clock              datapathcell7       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_0
Path End       : \Timer_US:TimerUDB:sT24:timerdp:u2\/cs_addr_2
Capture Clock  : \Timer_US:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 27944p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7663
-------------------------------------   ---- 
End-of-path arrival time (ps)           7663
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell2        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_0        controlcell2    2050   2050  23098  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/cs_addr_2  datapathcell5   5613   7663  27944  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/clock                   datapathcell5       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_US:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_US:TimerUDB:rstSts:stsreg\/clock
Path slack     : 28019p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13148
-------------------------------------   ----- 
End-of-path arrival time (ps)           13148
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:sT24:timerdp:u0\/z0       datapathcell3    760    760  20599  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell4      0    760  20599  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/z0       datapathcell4   1210   1970  20599  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell5      0   1970  20599  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell5   2740   4710  20599  RISE       1
\Timer_US:TimerUDB:status_tc\/main_0         macrocell3      2792   7502  28019  RISE       1
\Timer_US:TimerUDB:status_tc\/q              macrocell3      3350  10852  28019  RISE       1
\Timer_US:TimerUDB:rstSts:stsreg\/status_0   statusicell2    2296  13148  28019  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:rstSts:stsreg\/clock                     statusicell2        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_US:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \Timer_US:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 28097p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7509
-------------------------------------   ---- 
End-of-path arrival time (ps)           7509
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:sT24:timerdp:u0\/z0         datapathcell3    760    760  20599  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell4      0    760  20599  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/z0         datapathcell4   1210   1970  20599  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell5      0   1970  20599  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell5   2740   4710  20599  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell5   2799   7509  28097  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/clock                   datapathcell5       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_1:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \Counter_1:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \Counter_1:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 28508p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12659
-------------------------------------   ----- 
End-of-path arrival time (ps)           12659
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC8:counterdp:u0\/clock               datapathcell6       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_1:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell6   2290   2290  28508  RISE       1
\Counter_1:CounterUDB:status_3\/main_0           macrocell5      4712   7002  28508  RISE       1
\Counter_1:CounterUDB:status_3\/q                macrocell5      3350  10352  28508  RISE       1
\Counter_1:CounterUDB:sSTSReg:stsreg\/status_3   statusicell3    2306  12659  28508  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sSTSReg:stsreg\/clock                 statusicell3        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_periode:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_periode:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \Timer_periode:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 28593p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7014
-------------------------------------   ---- 
End-of-path arrival time (ps)           7014
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u0\/clock              datapathcell7       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_periode:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    760    760  20740  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    760  20740  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8   1210   1970  20740  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1970  20740  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   2740   4710  20740  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell9   2304   7014  28593  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u2\/clock              datapathcell9       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : XBee_Rx(0)/fb
Path End       : \XBee_UART:BUART:rx_state_2\/main_8
Capture Clock  : \XBee_UART:BUART:rx_state_2\/clock_0
Path slack     : 29280p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. XBee_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8877
-------------------------------------   ---- 
End-of-path arrival time (ps)           8877
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
XBee_Rx(0)/in_clock                                         iocell13            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
XBee_Rx(0)/fb                        iocell13      2133   2133  25361  RISE       1
\XBee_UART:BUART:rx_state_2\/main_8  macrocell47   6744   8877  29280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_2\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : XBee_Rx(0)/fb
Path End       : \XBee_UART:BUART:rx_last\/main_0
Capture Clock  : \XBee_UART:BUART:rx_last\/clock_0
Path slack     : 29280p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. XBee_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8877
-------------------------------------   ---- 
End-of-path arrival time (ps)           8877
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
XBee_Rx(0)/in_clock                                         iocell13            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
XBee_Rx(0)/fb                     iocell13      2133   2133  25361  RISE       1
\XBee_UART:BUART:rx_last\/main_0  macrocell53   6744   8877  29280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_last\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_0
Path End       : \Timer_US:TimerUDB:sT24:timerdp:u1\/cs_addr_2
Capture Clock  : \Timer_US:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 29383p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6224
-------------------------------------   ---- 
End-of-path arrival time (ps)           6224
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell2        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_0        controlcell2    2050   2050  23098  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/cs_addr_2  datapathcell4   4174   6224  29383  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/clock                   datapathcell4       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_553/q
Path End       : \Timer_US:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_US:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 29542p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                     -6060
----------------------------------------------   ----- 
End-of-path required time (ps)                   35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6064
-------------------------------------   ---- 
End-of-path arrival time (ps)           6064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_553/clock_0                                            macrocell28         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_553/q                                      macrocell28     1250   1250  22944  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/cs_addr_1  datapathcell4   4814   6064  29542  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/clock                   datapathcell4       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_553/q
Path End       : \Timer_US:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_US:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 29544p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                     -6060
----------------------------------------------   ----- 
End-of-path required time (ps)                   35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6063
-------------------------------------   ---- 
End-of-path arrival time (ps)           6063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_553/clock_0                                            macrocell28         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_553/q                                      macrocell28     1250   1250  22944  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/cs_addr_1  datapathcell3   4813   6063  29544  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_0
Path End       : \Timer_US:TimerUDB:sT24:timerdp:u0\/cs_addr_2
Capture Clock  : \Timer_US:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 29698p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5909
-------------------------------------   ---- 
End-of-path arrival time (ps)           5909
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell2        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_0        controlcell2    2050   2050  23098  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/cs_addr_2  datapathcell3   3859   5909  29698  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_1:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \Counter_1:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Counter_1:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 30033p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11133
-------------------------------------   ----- 
End-of-path arrival time (ps)           11133
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC8:counterdp:u0\/clock               datapathcell6       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_1:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell6   2430   2430  30033  RISE       1
\Counter_1:CounterUDB:status_0\/main_0            macrocell4      3042   5472  30033  RISE       1
\Counter_1:CounterUDB:status_0\/q                 macrocell4      3350   8822  30033  RISE       1
\Counter_1:CounterUDB:sSTSReg:stsreg\/status_0    statusicell3    2311  11133  30033  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sSTSReg:stsreg\/clock                 statusicell3        0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : XBee_Rx(0)/fb
Path End       : \XBee_UART:BUART:rx_state_0\/main_9
Capture Clock  : \XBee_UART:BUART:rx_state_0\/clock_0
Path slack     : 30067p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. XBee_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8090
-------------------------------------   ---- 
End-of-path arrival time (ps)           8090
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
XBee_Rx(0)/in_clock                                         iocell13            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
XBee_Rx(0)/fb                        iocell13      2133   2133  25361  RISE       1
\XBee_UART:BUART:rx_state_0\/main_9  macrocell44   5957   8090  30067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_0\/clock_0                       macrocell44         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : XBee_Rx(0)/fb
Path End       : \XBee_UART:BUART:pollcount_0\/main_2
Capture Clock  : \XBee_UART:BUART:pollcount_0\/clock_0
Path slack     : 30202p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. XBee_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7955
-------------------------------------   ---- 
End-of-path arrival time (ps)           7955
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
XBee_Rx(0)/in_clock                                         iocell13            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
XBee_Rx(0)/fb                         iocell13      2133   2133  25361  RISE       1
\XBee_UART:BUART:pollcount_0\/main_2  macrocell51   5822   7955  30202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:pollcount_0\/clock_0                      macrocell51         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_1:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \Counter_1:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \Counter_1:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 30382p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5225
-------------------------------------   ---- 
End-of-path arrival time (ps)           5225
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC8:counterdp:u0\/clock               datapathcell6       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_1:CounterUDB:sC8:counterdp:u0\/z0_comb    datapathcell6   2290   2290  28508  RISE       1
\Counter_1:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell6   2935   5225  30382  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC8:counterdp:u0\/clock               datapathcell6       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_periode:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_periode:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \Timer_periode:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 30395p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5212
-------------------------------------   ---- 
End-of-path arrival time (ps)           5212
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_periode:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell3        0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_periode:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  24684  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell9   4002   5212  30395  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u2\/clock              datapathcell9       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_0
Path End       : \Timer_US:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \Timer_US:TimerUDB:capt_int_temp\/clock_0
Path slack     : 30473p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7684
-------------------------------------   ---- 
End-of-path arrival time (ps)           7684
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell2        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_0   controlcell2   2050   2050  23098  RISE       1
\Timer_US:TimerUDB:capt_int_temp\/main_0  macrocell24    5634   7684  30473  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:capt_int_temp\/clock_0                   macrocell24         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_0
Path End       : \Timer_US:TimerUDB:capture_last\/main_0
Capture Clock  : \Timer_US:TimerUDB:capture_last\/clock_0
Path slack     : 30486p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7671
-------------------------------------   ---- 
End-of-path arrival time (ps)           7671
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell2        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_0  controlcell2   2050   2050  23098  RISE       1
\Timer_US:TimerUDB:capture_last\/main_0  macrocell21    5621   7671  30486  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:capture_last\/clock_0                    macrocell21         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_272/q
Path End       : \Counter_1:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Counter_1:CounterUDB:count_stored_i\/clock_0
Path slack     : 30723p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7434
-------------------------------------   ---- 
End-of-path arrival time (ps)           7434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_272/clock_0                                            macrocell20         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_272/q                                     macrocell20   1250   1250  22514  RISE       1
\Counter_1:CounterUDB:count_stored_i\/main_0  macrocell27   6184   7434  30723  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:count_stored_i\/clock_0               macrocell27         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_553/q
Path End       : \Timer_US:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \Timer_US:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 30963p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                     -6060
----------------------------------------------   ----- 
End-of-path required time (ps)                   35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_553/clock_0                                            macrocell28         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_553/q                                      macrocell28     1250   1250  22944  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/cs_addr_1  datapathcell5   3393   4643  30963  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/clock                   datapathcell5       0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : XBee_Rx(0)/fb
Path End       : \XBee_UART:BUART:pollcount_1\/main_3
Capture Clock  : \XBee_UART:BUART:pollcount_1\/clock_0
Path slack     : 30983p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. XBee_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7173
-------------------------------------   ---- 
End-of-path arrival time (ps)           7173
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
XBee_Rx(0)/in_clock                                         iocell13            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
XBee_Rx(0)/fb                         iocell13      2133   2133  25361  RISE       1
\XBee_UART:BUART:pollcount_1\/main_3  macrocell50   5040   7173  30983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:pollcount_1\/clock_0                      macrocell50         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : XBee_Rx(0)/fb
Path End       : \XBee_UART:BUART:rx_status_3\/main_6
Capture Clock  : \XBee_UART:BUART:rx_status_3\/clock_0
Path slack     : 30983p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. XBee_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7173
-------------------------------------   ---- 
End-of-path arrival time (ps)           7173
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
XBee_Rx(0)/in_clock                                         iocell13            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
XBee_Rx(0)/fb                         iocell13      2133   2133  25361  RISE       1
\XBee_UART:BUART:rx_status_3\/main_6  macrocell52   5040   7173  30983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_status_3\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:capture_last\/q
Path End       : MODIN2_1/main_2
Capture Clock  : MODIN2_1/clock_0
Path slack     : 31080p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7076
-------------------------------------   ---- 
End-of-path arrival time (ps)           7076
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:capture_last\/clock_0                    macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:capture_last\/q  macrocell21   1250   1250  24990  RISE       1
MODIN2_1/main_2                     macrocell22   5826   7076  31080  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                            macrocell22         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:capture_last\/q
Path End       : MODIN2_0/main_2
Capture Clock  : MODIN2_0/clock_0
Path slack     : 31081p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7076
-------------------------------------   ---- 
End-of-path arrival time (ps)           7076
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:capture_last\/clock_0                    macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:capture_last\/q  macrocell21   1250   1250  24990  RISE       1
MODIN2_0/main_2                     macrocell23   5826   7076  31081  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                            macrocell23         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_periode:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_periode:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_periode:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 31281p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4326
-------------------------------------   ---- 
End-of-path arrival time (ps)           4326
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_periode:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell3        0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_periode:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  24684  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell8   3116   4326  31281  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u1\/clock              datapathcell8       0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_periode:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_periode:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_periode:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 31284p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4323
-------------------------------------   ---- 
End-of-path arrival time (ps)           4323
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_periode:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell3        0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_periode:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  24684  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell7   3113   4323  31284  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u0\/clock              datapathcell7       0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_0
Path End       : Net_553/main_0
Capture Clock  : Net_553/clock_0
Path slack     : 31560p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6596
-------------------------------------   ---- 
End-of-path arrival time (ps)           6596
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell2        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_0  controlcell2   2050   2050  31560  RISE       1
Net_553/main_0                           macrocell28    4546   6596  31560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_553/clock_0                                            macrocell28         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_0
Path End       : MODIN2_1/main_0
Capture Clock  : MODIN2_1/clock_0
Path slack     : 31903p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6254
-------------------------------------   ---- 
End-of-path arrival time (ps)           6254
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell2        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_0  controlcell2   2050   2050  23098  RISE       1
MODIN2_1/main_0                          macrocell22    4204   6254  31903  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                            macrocell22         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_0
Path End       : \US_40kHz:PWMUDB:runmode_enable\/main_0
Capture Clock  : \US_40kHz:PWMUDB:runmode_enable\/clock_0
Path slack     : 31907p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6250
-------------------------------------   ---- 
End-of-path arrival time (ps)           6250
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell2        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_0  controlcell2   2050   2050  31560  RISE       1
\US_40kHz:PWMUDB:runmode_enable\/main_0  macrocell14    4200   6250  31907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:runmode_enable\/clock_0                   macrocell14         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_0
Path End       : MODIN2_0/main_0
Capture Clock  : MODIN2_0/clock_0
Path slack     : 31922p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6234
-------------------------------------   ---- 
End-of-path arrival time (ps)           6234
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell2        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_0  controlcell2   2050   2050  23098  RISE       1
MODIN2_0/main_0                          macrocell23    4184   6234  31922  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                            macrocell23         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_553/q
Path End       : MODIN2_0/main_3
Capture Clock  : MODIN2_0/clock_0
Path slack     : 32102p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6054
-------------------------------------   ---- 
End-of-path arrival time (ps)           6054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_553/clock_0                                            macrocell28         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_553/q        macrocell28   1250   1250  22944  RISE       1
MODIN2_0/main_3  macrocell23   4804   6054  32102  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                            macrocell23         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_553/q
Path End       : MODIN2_1/main_3
Capture Clock  : MODIN2_1/clock_0
Path slack     : 32134p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6023
-------------------------------------   ---- 
End-of-path arrival time (ps)           6023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_553/clock_0                                            macrocell28         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_553/q        macrocell28   1250   1250  22944  RISE       1
MODIN2_1/main_3  macrocell22   4773   6023  32134  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                            macrocell22         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_1:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \Counter_1:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Counter_1:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 32655p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8512
-------------------------------------   ---- 
End-of-path arrival time (ps)           8512
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC8:counterdp:u0\/clock               datapathcell6       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_1:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell6   2290   2290  28508  RISE       1
\Counter_1:CounterUDB:sSTSReg:stsreg\/status_1   statusicell3    6222   8512  32655  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sSTSReg:stsreg\/clock                 statusicell3        0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_1:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \Counter_1:CounterUDB:prevCompare\/main_0
Capture Clock  : \Counter_1:CounterUDB:prevCompare\/clock_0
Path slack     : 32661p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5496
-------------------------------------   ---- 
End-of-path arrival time (ps)           5496
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC8:counterdp:u0\/clock               datapathcell6       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_1:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell6   2430   2430  30033  RISE       1
\Counter_1:CounterUDB:prevCompare\/main_0         macrocell26     3066   5496  32661  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:prevCompare\/clock_0                  macrocell26         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_1:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \Counter_1:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \Counter_1:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 32929p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5228
-------------------------------------   ---- 
End-of-path arrival time (ps)           5228
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC8:counterdp:u0\/clock               datapathcell6       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_1:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell6   2290   2290  28508  RISE       1
\Counter_1:CounterUDB:underflow_reg_i\/main_0    macrocell25     2938   5228  32929  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:underflow_reg_i\/clock_0              macrocell25         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_0/q
Path End       : \Timer_US:TimerUDB:capt_int_temp\/main_5
Capture Clock  : \Timer_US:TimerUDB:capt_int_temp\/clock_0
Path slack     : 33193p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4964
-------------------------------------   ---- 
End-of-path arrival time (ps)           4964
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                            macrocell23         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN2_0/q                                macrocell23   1250   1250  33193  RISE       1
\Timer_US:TimerUDB:capt_int_temp\/main_5  macrocell24   3714   4964  33193  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:capt_int_temp\/clock_0                   macrocell24         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_1/q
Path End       : \Timer_US:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \Timer_US:TimerUDB:capt_int_temp\/clock_0
Path slack     : 33211p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4945
-------------------------------------   ---- 
End-of-path arrival time (ps)           4945
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                            macrocell22         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN2_1/q                                macrocell22   1250   1250  33211  RISE       1
\Timer_US:TimerUDB:capt_int_temp\/main_4  macrocell24   3695   4945  33211  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:capt_int_temp\/clock_0                   macrocell24         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_553/q
Path End       : \Timer_US:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \Timer_US:TimerUDB:capt_int_temp\/clock_0
Path slack     : 33523p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4633
-------------------------------------   ---- 
End-of-path arrival time (ps)           4633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_553/clock_0                                            macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_553/q                                 macrocell28   1250   1250  22944  RISE       1
\Timer_US:TimerUDB:capt_int_temp\/main_3  macrocell24   3383   4633  33523  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:capt_int_temp\/clock_0                   macrocell24         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_0
Path End       : \Timer_US:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \Timer_US:TimerUDB:rstSts:stsreg\/clock
Path slack     : 34040p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7627
-------------------------------------   ---- 
End-of-path arrival time (ps)           7627
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell2        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_0  controlcell2   2050   2050  23098  RISE       1
\Timer_US:TimerUDB:rstSts:stsreg\/reset  statusicell2   5577   7627  34040  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:rstSts:stsreg\/clock                     statusicell2        0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_0/q
Path End       : MODIN2_1/main_5
Capture Clock  : MODIN2_1/clock_0
Path slack     : 34119p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4038
-------------------------------------   ---- 
End-of-path arrival time (ps)           4038
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                            macrocell23         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN2_0/q       macrocell23   1250   1250  33193  RISE       1
MODIN2_1/main_5  macrocell22   2788   4038  34119  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                            macrocell22         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_0/q
Path End       : MODIN2_0/main_5
Capture Clock  : MODIN2_0/clock_0
Path slack     : 34125p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                            macrocell23         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN2_0/q       macrocell23   1250   1250  33193  RISE       1
MODIN2_0/main_5  macrocell23   2781   4031  34125  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                            macrocell23         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_1/q
Path End       : MODIN2_0/main_4
Capture Clock  : MODIN2_0/clock_0
Path slack     : 34129p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                            macrocell22         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN2_1/q       macrocell22   1250   1250  33211  RISE       1
MODIN2_0/main_4  macrocell23   2778   4028  34129  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                            macrocell23         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_1/q
Path End       : MODIN2_1/main_4
Capture Clock  : MODIN2_1/clock_0
Path slack     : 34139p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                            macrocell22         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN2_1/q       macrocell22   1250   1250  33211  RISE       1
MODIN2_1/main_4  macrocell22   2768   4018  34139  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                            macrocell22         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:capture_last\/q
Path End       : \Timer_US:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \Timer_US:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34282p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:capture_last\/clock_0                    macrocell21         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:capture_last\/q        macrocell21   1250   1250  24990  RISE       1
\Timer_US:TimerUDB:capt_int_temp\/main_2  macrocell24   2625   3875  34282  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:capt_int_temp\/clock_0                   macrocell24         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:capt_int_temp\/q
Path End       : \Timer_US:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \Timer_US:TimerUDB:rstSts:stsreg\/clock
Path slack     : 37601p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3566
-------------------------------------   ---- 
End-of-path arrival time (ps)           3566
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:capt_int_temp\/clock_0                   macrocell24         0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:capt_int_temp\/q         macrocell24    1250   1250  37601  RISE       1
\Timer_US:TimerUDB:rstSts:stsreg\/status_1  statusicell2   2316   3566  37601  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:rstSts:stsreg\/clock                     statusicell2        0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \US_40kHz:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \US_40kHz:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 67572p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11531
-------------------------------------   ----- 
End-of-path arrival time (ps)           11531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  67572  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  67572  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  67572  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2901   6401  67572  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  11531  67572  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  11531  67572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell2       0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \US_40kHz:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \US_40kHz:PWMUDB:genblk8:stsreg\/clock
Path slack     : 70751p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12082
-------------------------------------   ----- 
End-of-path arrival time (ps)           12082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  67572  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  67572  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  67572  RISE       1
\US_40kHz:PWMUDB:status_2\/main_1          macrocell1      2919   6419  70751  RISE       1
\US_40kHz:PWMUDB:status_2\/q               macrocell1      3350   9769  70751  RISE       1
\US_40kHz:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2313  12082  70751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:genblk8:stsreg\/clock                     statusicell1        0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \US_40kHz:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \US_40kHz:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 70870p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6403
-------------------------------------   ---- 
End-of-path arrival time (ps)           6403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  67572  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  67572  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  67572  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell2   2903   6403  70870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell2       0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \US_40kHz:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \US_40kHz:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 70872p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6401
-------------------------------------   ---- 
End-of-path arrival time (ps)           6401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  67572  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  67572  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  67572  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2901   6401  70872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Front:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Front:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Front:PWMUDB:genblk8:stsreg\/clock
Path slack     : 71468p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11366
-------------------------------------   ----- 
End-of-path arrival time (ps)           11366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Front:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell10   2290   2290  71468  RISE       1
\PWM_Front:PWMUDB:status_2\/main_1          macrocell8       3411   5701  71468  RISE       1
\PWM_Front:PWMUDB:status_2\/q               macrocell8       3350   9051  71468  RISE       1
\PWM_Front:PWMUDB:genblk8:stsreg\/status_2  statusicell5     2315  11366  71468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:genblk8:stsreg\/clock                    statusicell5        0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:runmode_enable\/q
Path End       : \US_40kHz:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \US_40kHz:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 71658p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5616
-------------------------------------   ---- 
End-of-path arrival time (ps)           5616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:runmode_enable\/clock_0                   macrocell14         0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:runmode_enable\/q         macrocell14     1250   1250  68767  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell2   4366   5616  71658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell2       0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:runmode_enable\/q
Path End       : \US_40kHz:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \US_40kHz:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 72067p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5206
-------------------------------------   ---- 
End-of-path arrival time (ps)           5206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:runmode_enable\/clock_0                   macrocell14         0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:runmode_enable\/q         macrocell14     1250   1250  68767  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell1   3956   5206  72067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Back:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Back:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Back:PWMUDB:genblk8:stsreg\/clock
Path slack     : 72106p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10727
-------------------------------------   ----- 
End-of-path arrival time (ps)           10727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Back:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell11      0      0  RISE       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Back:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell11   2290   2290  72106  RISE       1
\PWM_Back:PWMUDB:status_2\/main_1          macrocell9       2769   5059  72106  RISE       1
\PWM_Back:PWMUDB:status_2\/q               macrocell9       3350   8409  72106  RISE       1
\PWM_Back:PWMUDB:genblk8:stsreg\/status_2  statusicell6     2318  10727  72106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Back:PWMUDB:genblk8:stsreg\/clock                     statusicell6        0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Back:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Back:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Back:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 72218p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5055
-------------------------------------   ---- 
End-of-path arrival time (ps)           5055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Back:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell11      0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Back:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell11   2290   2290  72106  RISE       1
\PWM_Back:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell11   2765   5055  72218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Back:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell11      0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Front:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Front:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Front:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 72350p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4924
-------------------------------------   ---- 
End-of-path arrival time (ps)           4924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell10      0      0  RISE       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Front:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell10   2290   2290  71468  RISE       1
\PWM_Front:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell10   2634   4924  72350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell10      0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Front:PWMUDB:runmode_enable\/q
Path End       : \PWM_Front:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Front:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 72483p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4791
-------------------------------------   ---- 
End-of-path arrival time (ps)           4791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:runmode_enable\/clock_0                  macrocell29         0      0  RISE       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Front:PWMUDB:runmode_enable\/q        macrocell29      1250   1250  72483  RISE       1
\PWM_Front:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell10   3541   4791  72483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell10      0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Back:PWMUDB:runmode_enable\/q
Path End       : \PWM_Back:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Back:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 72958p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4316
-------------------------------------   ---- 
End-of-path arrival time (ps)           4316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Back:PWMUDB:runmode_enable\/clock_0                   macrocell36         0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Back:PWMUDB:runmode_enable\/q        macrocell36      1250   1250  72958  RISE       1
\PWM_Back:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell11   3066   4316  72958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Back:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell11      0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \US_40kHz:PWMUDB:status_0\/main_1
Capture Clock  : \US_40kHz:PWMUDB:status_0\/clock_0
Path slack     : 73167p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6656
-------------------------------------   ---- 
End-of-path arrival time (ps)           6656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  73167  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  73167  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  73167  RISE       1
\US_40kHz:PWMUDB:status_0\/main_1         macrocell17     2906   6656  73167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:status_0\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_491/main_1
Capture Clock  : Net_491/clock_0
Path slack     : 73173p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6650
-------------------------------------   ---- 
End-of-path arrival time (ps)           6650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  73167  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  73167  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  73167  RISE       1
Net_491/main_1                            macrocell19     2900   6650  73173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_491/clock_0                                            macrocell19         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \US_40kHz:PWMUDB:prevCompare1\/main_0
Capture Clock  : \US_40kHz:PWMUDB:prevCompare1\/clock_0
Path slack     : 73176p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6647
-------------------------------------   ---- 
End-of-path arrival time (ps)           6647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  73167  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  73167  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  73167  RISE       1
\US_40kHz:PWMUDB:prevCompare1\/main_0     macrocell15     2897   6647  73176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:prevCompare1\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \US_40kHz:PWMUDB:prevCompare2\/main_0
Capture Clock  : \US_40kHz:PWMUDB:prevCompare2\/clock_0
Path slack     : 73353p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6470
-------------------------------------   ---- 
End-of-path arrival time (ps)           6470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell1   1600   1600  73353  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell2      0   1600  73353  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell2   2270   3870  73353  RISE       1
\US_40kHz:PWMUDB:prevCompare2\/main_0     macrocell16     2600   6470  73353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:prevCompare2\/clock_0                     macrocell16         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \US_40kHz:PWMUDB:status_1\/main_1
Capture Clock  : \US_40kHz:PWMUDB:status_1\/clock_0
Path slack     : 73362p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6461
-------------------------------------   ---- 
End-of-path arrival time (ps)           6461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell1   1600   1600  73353  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell2      0   1600  73353  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell2   2270   3870  73353  RISE       1
\US_40kHz:PWMUDB:status_1\/main_1         macrocell18     2591   6461  73362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:status_1\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_272/main_1
Capture Clock  : Net_272/clock_0
Path slack     : 73362p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6461
-------------------------------------   ---- 
End-of-path arrival time (ps)           6461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell1   1600   1600  73353  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell2      0   1600  73353  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell2   2270   3870  73353  RISE       1
Net_272/main_1                            macrocell20     2591   6461  73362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_272/clock_0                                            macrocell20         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:runmode_enable\/q
Path End       : Net_491/main_0
Capture Clock  : Net_491/clock_0
Path slack     : 73657p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6166
-------------------------------------   ---- 
End-of-path arrival time (ps)           6166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:runmode_enable\/clock_0                   macrocell14         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:runmode_enable\/q  macrocell14   1250   1250  68767  RISE       1
Net_491/main_0                      macrocell19   4916   6166  73657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_491/clock_0                                            macrocell19         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Front:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_Front:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Front:PWMUDB:prevCompare1\/clock_0
Path slack     : 73912p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5912
-------------------------------------   ---- 
End-of-path arrival time (ps)           5912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell10      0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Front:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell10   2510   2510  73912  RISE       1
\PWM_Front:PWMUDB:prevCompare1\/main_0    macrocell30      3402   5912  73912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:prevCompare1\/clock_0                    macrocell30         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Front:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_Front:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Front:PWMUDB:status_0\/clock_0
Path slack     : 73925p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5898
-------------------------------------   ---- 
End-of-path arrival time (ps)           5898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell10      0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Front:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell10   2510   2510  73912  RISE       1
\PWM_Front:PWMUDB:status_0\/main_1        macrocell32      3388   5898  73925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:status_0\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:runmode_enable\/q
Path End       : Net_272/main_0
Capture Clock  : Net_272/clock_0
Path slack     : 74636p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5188
-------------------------------------   ---- 
End-of-path arrival time (ps)           5188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:runmode_enable\/clock_0                   macrocell14         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:runmode_enable\/q  macrocell14   1250   1250  68767  RISE       1
Net_272/main_0                      macrocell20   3938   5188  74636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_272/clock_0                                            macrocell20         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Back:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_Back:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Back:PWMUDB:prevCompare1\/clock_0
Path slack     : 74713p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5110
-------------------------------------   ---- 
End-of-path arrival time (ps)           5110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Back:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell11      0      0  RISE       1

Data path
pin name                                 model name      delay     AT  slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Back:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell11   2510   2510  74713  RISE       1
\PWM_Back:PWMUDB:prevCompare1\/main_0    macrocell37      2600   5110  74713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Back:PWMUDB:prevCompare1\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Back:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_828/main_1
Capture Clock  : Net_828/clock_0
Path slack     : 74713p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5110
-------------------------------------   ---- 
End-of-path arrival time (ps)           5110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Back:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell11      0      0  RISE       1

Data path
pin name                                 model name      delay     AT  slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Back:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell11   2510   2510  74713  RISE       1
Net_828/main_1                           macrocell41      2600   5110  74713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_828/clock_0                                            macrocell41         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Back:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_Back:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Back:PWMUDB:status_0\/clock_0
Path slack     : 74722p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5101
-------------------------------------   ---- 
End-of-path arrival time (ps)           5101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Back:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell11      0      0  RISE       1

Data path
pin name                                 model name      delay     AT  slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Back:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell11   2510   2510  74713  RISE       1
\PWM_Back:PWMUDB:status_0\/main_1        macrocell39      2591   5101  74722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Back:PWMUDB:status_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Front:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_772/main_1
Capture Clock  : Net_772/clock_0
Path slack     : 75010p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4813
-------------------------------------   ---- 
End-of-path arrival time (ps)           4813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell10      0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Front:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell10   2510   2510  73912  RISE       1
Net_772/main_1                            macrocell34      2303   4813  75010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_772/clock_0                                            macrocell34         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Front:PWMUDB:runmode_enable\/q
Path End       : Net_773/main_0
Capture Clock  : Net_773/clock_0
Path slack     : 75038p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4785
-------------------------------------   ---- 
End-of-path arrival time (ps)           4785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:runmode_enable\/clock_0                  macrocell29         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_Front:PWMUDB:runmode_enable\/q  macrocell29   1250   1250  72483  RISE       1
Net_773/main_0                       macrocell35   3535   4785  75038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_773/clock_0                                            macrocell35         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Front:PWMUDB:runmode_enable\/q
Path End       : Net_772/main_0
Capture Clock  : Net_772/clock_0
Path slack     : 75057p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4766
-------------------------------------   ---- 
End-of-path arrival time (ps)           4766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:runmode_enable\/clock_0                  macrocell29         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_Front:PWMUDB:runmode_enable\/q  macrocell29   1250   1250  72483  RISE       1
Net_772/main_0                       macrocell34   3516   4766  75057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_772/clock_0                                            macrocell34         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_553/q
Path End       : Net_553/main_2
Capture Clock  : Net_553/clock_0
Path slack     : 75189p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4634
-------------------------------------   ---- 
End-of-path arrival time (ps)           4634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_553/clock_0                                            macrocell28         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_553/q       macrocell28   1250   1250  75189  RISE       1
Net_553/main_2  macrocell28   3384   4634  75189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_553/clock_0                                            macrocell28         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Back:PWMUDB:runmode_enable\/q
Path End       : Net_828/main_0
Capture Clock  : Net_828/clock_0
Path slack     : 75516p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4308
-------------------------------------   ---- 
End-of-path arrival time (ps)           4308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Back:PWMUDB:runmode_enable\/clock_0                   macrocell36         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_Back:PWMUDB:runmode_enable\/q  macrocell36   1250   1250  72958  RISE       1
Net_828/main_0                      macrocell41   3058   4308  75516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_828/clock_0                                            macrocell41         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Back:PWMUDB:runmode_enable\/q
Path End       : Net_829/main_0
Capture Clock  : Net_829/clock_0
Path slack     : 75516p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4308
-------------------------------------   ---- 
End-of-path arrival time (ps)           4308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Back:PWMUDB:runmode_enable\/clock_0                   macrocell36         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_Back:PWMUDB:runmode_enable\/q  macrocell36   1250   1250  72958  RISE       1
Net_829/main_0                      macrocell42   3058   4308  75516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_829/clock_0                                            macrocell42         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:prevCompare1\/q
Path End       : \US_40kHz:PWMUDB:status_0\/main_0
Capture Clock  : \US_40kHz:PWMUDB:status_0\/clock_0
Path slack     : 76273p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:prevCompare1\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:prevCompare1\/q   macrocell15   1250   1250  76273  RISE       1
\US_40kHz:PWMUDB:status_0\/main_0  macrocell17   2300   3550  76273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:status_0\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Back:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Back:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Back:PWMUDB:runmode_enable\/clock_0
Path slack     : 76273p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Back:PWMUDB:genblk1:ctrlreg\/clock                    controlcell5        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_Back:PWMUDB:genblk1:ctrlreg\/control_7  controlcell5   1210   1210  76273  RISE       1
\PWM_Back:PWMUDB:runmode_enable\/main_0      macrocell36    2340   3550  76273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Back:PWMUDB:runmode_enable\/clock_0                   macrocell36         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Back:PWMUDB:prevCompare1\/q
Path End       : \PWM_Back:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Back:PWMUDB:status_0\/clock_0
Path slack     : 76274p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Back:PWMUDB:prevCompare1\/clock_0                     macrocell37         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_Back:PWMUDB:prevCompare1\/q   macrocell37   1250   1250  76274  RISE       1
\PWM_Back:PWMUDB:status_0\/main_0  macrocell39   2300   3550  76274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Back:PWMUDB:status_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:prevCompare2\/q
Path End       : \US_40kHz:PWMUDB:status_1\/main_0
Capture Clock  : \US_40kHz:PWMUDB:status_1\/clock_0
Path slack     : 76276p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:prevCompare2\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:prevCompare2\/q   macrocell16   1250   1250  76276  RISE       1
\US_40kHz:PWMUDB:status_1\/main_0  macrocell18   2297   3547  76276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:status_1\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Front:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Front:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Front:PWMUDB:runmode_enable\/clock_0
Path slack     : 76278p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:genblk1:ctrlreg\/clock                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_Front:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   1210   1210  76278  RISE       1
\PWM_Front:PWMUDB:runmode_enable\/main_0      macrocell29    2336   3546  76278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:runmode_enable\/clock_0                  macrocell29         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Back:PWMUDB:prevCompare2\/q
Path End       : \PWM_Back:PWMUDB:status_1\/main_0
Capture Clock  : \PWM_Back:PWMUDB:status_1\/clock_0
Path slack     : 76279p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Back:PWMUDB:prevCompare2\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_Back:PWMUDB:prevCompare2\/q   macrocell38   1250   1250  76279  RISE       1
\PWM_Back:PWMUDB:status_1\/main_0  macrocell40   2295   3545  76279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Back:PWMUDB:status_1\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Front:PWMUDB:prevCompare2\/q
Path End       : \PWM_Front:PWMUDB:status_1\/main_0
Capture Clock  : \PWM_Front:PWMUDB:status_1\/clock_0
Path slack     : 76280p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:prevCompare2\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_Front:PWMUDB:prevCompare2\/q   macrocell31   1250   1250  76280  RISE       1
\PWM_Front:PWMUDB:status_1\/main_0  macrocell33   2293   3543  76280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:status_1\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Front:PWMUDB:prevCompare1\/q
Path End       : \PWM_Front:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Front:PWMUDB:status_0\/clock_0
Path slack     : 76289p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:prevCompare1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_Front:PWMUDB:prevCompare1\/q   macrocell30   1250   1250  76289  RISE       1
\PWM_Front:PWMUDB:status_0\/main_0  macrocell32   2284   3534  76289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:status_0\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Front:PWMUDB:status_0\/q
Path End       : \PWM_Front:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Front:PWMUDB:genblk8:stsreg\/clock
Path slack     : 79259p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3574
-------------------------------------   ---- 
End-of-path arrival time (ps)           3574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:status_0\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_Front:PWMUDB:status_0\/q               macrocell32    1250   1250  79259  RISE       1
\PWM_Front:PWMUDB:genblk8:stsreg\/status_0  statusicell5   2324   3574  79259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:genblk8:stsreg\/clock                    statusicell5        0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Back:PWMUDB:status_0\/q
Path End       : \PWM_Back:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Back:PWMUDB:genblk8:stsreg\/clock
Path slack     : 79260p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Back:PWMUDB:status_0\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_Back:PWMUDB:status_0\/q               macrocell39    1250   1250  79260  RISE       1
\PWM_Back:PWMUDB:genblk8:stsreg\/status_0  statusicell6   2323   3573  79260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Back:PWMUDB:genblk8:stsreg\/clock                     statusicell6        0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:status_1\/q
Path End       : \US_40kHz:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \US_40kHz:PWMUDB:genblk8:stsreg\/clock
Path slack     : 79262p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:status_1\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:status_1\/q               macrocell18    1250   1250  79262  RISE       1
\US_40kHz:PWMUDB:genblk8:stsreg\/status_1  statusicell1   2321   3571  79262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:genblk8:stsreg\/clock                     statusicell1        0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Back:PWMUDB:status_1\/q
Path End       : \PWM_Back:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \PWM_Back:PWMUDB:genblk8:stsreg\/clock
Path slack     : 79262p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Back:PWMUDB:status_1\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_Back:PWMUDB:status_1\/q               macrocell40    1250   1250  79262  RISE       1
\PWM_Back:PWMUDB:genblk8:stsreg\/status_1  statusicell6   2321   3571  79262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Back:PWMUDB:genblk8:stsreg\/clock                     statusicell6        0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:status_0\/q
Path End       : \US_40kHz:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \US_40kHz:PWMUDB:genblk8:stsreg\/clock
Path slack     : 79269p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:status_0\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:status_0\/q               macrocell17    1250   1250  79269  RISE       1
\US_40kHz:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2314   3564  79269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:genblk8:stsreg\/clock                     statusicell1        0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Front:PWMUDB:status_1\/q
Path End       : \PWM_Front:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \PWM_Front:PWMUDB:genblk8:stsreg\/clock
Path slack     : 79284p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:status_1\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_Front:PWMUDB:status_1\/q               macrocell33    1250   1250  79284  RISE       1
\PWM_Front:PWMUDB:genblk8:stsreg\/status_1  statusicell5   2299   3549  79284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:genblk8:stsreg\/clock                    statusicell5        0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_state_3\/q
Path End       : \XBee_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \XBee_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 13023061p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -5360
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13246
-------------------------------------   ----- 
End-of-path arrival time (ps)           13246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_3\/clock_0                       macrocell46         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_state_3\/q            macrocell46   1250   1250  13023061  RISE       1
\XBee_UART:BUART:rx_counter_load\/main_2  macrocell10   6334   7584  13023061  RISE       1
\XBee_UART:BUART:rx_counter_load\/q       macrocell10   3350  10934  13023061  RISE       1
\XBee_UART:BUART:sRX:RxBitCounter\/load   count7cell    2312  13246  13023061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_state_3\/q
Path End       : \XBee_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \XBee_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13027635p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10522
-------------------------------------   ----- 
End-of-path arrival time (ps)           10522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_3\/clock_0                       macrocell46         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_state_3\/q         macrocell46   1250   1250  13023061  RISE       1
\XBee_UART:BUART:rx_load_fifo\/main_3  macrocell45   9272  10522  13027635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_load_fifo\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_state_1\/q
Path End       : \XBee_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \XBee_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13028419p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7237
-------------------------------------   ---- 
End-of-path arrival time (ps)           7237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_1\/clock_0                       macrocell43         0      0  RISE       1

Data path
pin name                                      model name      delay     AT     slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_state_1\/q                macrocell43      1250   1250  13025252  RISE       1
\XBee_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell12   5987   7237  13028419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:sRX:RxShifter:u0\/clock                   datapathcell12      0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_state_3\/q
Path End       : \XBee_UART:BUART:rx_status_3\/main_3
Capture Clock  : \XBee_UART:BUART:rx_status_3\/clock_0
Path slack     : 13029366p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8790
-------------------------------------   ---- 
End-of-path arrival time (ps)           8790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_3\/clock_0                       macrocell46         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_state_3\/q        macrocell46   1250   1250  13023061  RISE       1
\XBee_UART:BUART:rx_status_3\/main_3  macrocell52   7540   8790  13029366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_status_3\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \XBee_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \XBee_UART:BUART:sRX:RxSts\/clock
Path slack     : 13029626p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                             -500
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11540
-------------------------------------   ----- 
End-of-path arrival time (ps)           11540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:sRX:RxShifter:u0\/clock                   datapathcell12      0      0  RISE       1

Data path
pin name                                             model name      delay     AT     slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  --------  ----  ------
\XBee_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell12   3580   3580  13029626  RISE       1
\XBee_UART:BUART:rx_status_4\/main_1                 macrocell12      2293   5873  13029626  RISE       1
\XBee_UART:BUART:rx_status_4\/q                      macrocell12      3350   9223  13029626  RISE       1
\XBee_UART:BUART:sRX:RxSts\/status_4                 statusicell7     2317  11540  13029626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:sRX:RxSts\/clock                          statusicell7        0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_state_3\/q
Path End       : \XBee_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \XBee_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13029940p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8217
-------------------------------------   ---- 
End-of-path arrival time (ps)           8217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_3\/clock_0                       macrocell46         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_state_3\/q               macrocell46   1250   1250  13023061  RISE       1
\XBee_UART:BUART:rx_state_stop1_reg\/main_2  macrocell49   6967   8217  13029940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_stop1_reg\/clock_0               macrocell49         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_state_0\/q
Path End       : \XBee_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \XBee_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13030173p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5483
-------------------------------------   ---- 
End-of-path arrival time (ps)           5483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_0\/clock_0                       macrocell44         0      0  RISE       1

Data path
pin name                                      model name      delay     AT     slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_state_0\/q                macrocell44      1250   1250  13026277  RISE       1
\XBee_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell12   4233   5483  13030173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:sRX:RxShifter:u0\/clock                   datapathcell12      0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_state_3\/q
Path End       : \XBee_UART:BUART:rx_state_0\/main_3
Capture Clock  : \XBee_UART:BUART:rx_state_0\/clock_0
Path slack     : 13030573p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7584
-------------------------------------   ---- 
End-of-path arrival time (ps)           7584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_3\/clock_0                       macrocell46         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_state_3\/q       macrocell46   1250   1250  13023061  RISE       1
\XBee_UART:BUART:rx_state_0\/main_3  macrocell44   6334   7584  13030573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_0\/clock_0                       macrocell44         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_state_1\/q
Path End       : \XBee_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \XBee_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13030927p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7230
-------------------------------------   ---- 
End-of-path arrival time (ps)           7230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_1\/clock_0                       macrocell43         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_state_1\/q               macrocell43   1250   1250  13025252  RISE       1
\XBee_UART:BUART:rx_state_stop1_reg\/main_0  macrocell49   5980   7230  13030927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_stop1_reg\/clock_0               macrocell49         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \XBee_UART:BUART:rx_state_2\/main_7
Capture Clock  : \XBee_UART:BUART:rx_state_2\/clock_0
Path slack     : 13030956p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7200
-------------------------------------   ---- 
End-of-path arrival time (ps)           7200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13030956  RISE       1
\XBee_UART:BUART:rx_state_2\/main_7         macrocell47   5260   7200  13030956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_2\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \XBee_UART:BUART:rx_state_2\/main_5
Capture Clock  : \XBee_UART:BUART:rx_state_2\/clock_0
Path slack     : 13031122p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7034
-------------------------------------   ---- 
End-of-path arrival time (ps)           7034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13031122  RISE       1
\XBee_UART:BUART:rx_state_2\/main_5         macrocell47   5094   7034  13031122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_2\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \XBee_UART:BUART:rx_state_2\/main_6
Capture Clock  : \XBee_UART:BUART:rx_state_2\/clock_0
Path slack     : 13031164p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6993
-------------------------------------   ---- 
End-of-path arrival time (ps)           6993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13031164  RISE       1
\XBee_UART:BUART:rx_state_2\/main_6         macrocell47   5053   6993  13031164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_2\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_state_0\/q
Path End       : \XBee_UART:BUART:rx_state_2\/main_1
Capture Clock  : \XBee_UART:BUART:rx_state_2\/clock_0
Path slack     : 13031346p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6811
-------------------------------------   ---- 
End-of-path arrival time (ps)           6811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_0\/clock_0                       macrocell44         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_state_0\/q       macrocell44   1250   1250  13026277  RISE       1
\XBee_UART:BUART:rx_state_2\/main_1  macrocell47   5561   6811  13031346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_2\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \XBee_UART:BUART:rx_state_3\/main_7
Capture Clock  : \XBee_UART:BUART:rx_state_3\/clock_0
Path slack     : 13031516p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6641
-------------------------------------   ---- 
End-of-path arrival time (ps)           6641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13030956  RISE       1
\XBee_UART:BUART:rx_state_3\/main_7         macrocell46   4701   6641  13031516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_3\/clock_0                       macrocell46         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \XBee_UART:BUART:rx_state_3\/main_5
Capture Clock  : \XBee_UART:BUART:rx_state_3\/clock_0
Path slack     : 13031682p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6475
-------------------------------------   ---- 
End-of-path arrival time (ps)           6475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13031122  RISE       1
\XBee_UART:BUART:rx_state_3\/main_5         macrocell46   4535   6475  13031682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_3\/clock_0                       macrocell46         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \XBee_UART:BUART:rx_state_3\/main_6
Capture Clock  : \XBee_UART:BUART:rx_state_3\/clock_0
Path slack     : 13031718p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6438
-------------------------------------   ---- 
End-of-path arrival time (ps)           6438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13031164  RISE       1
\XBee_UART:BUART:rx_state_3\/main_6         macrocell46   4498   6438  13031718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_3\/clock_0                       macrocell46         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_bitclk_enable\/q
Path End       : \XBee_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \XBee_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031781p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell48         0      0  RISE       1

Data path
pin name                                      model name      delay     AT     slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_bitclk_enable\/q          macrocell48      1250   1250  13031781  RISE       1
\XBee_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell12   2625   3875  13031781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:sRX:RxShifter:u0\/clock                   datapathcell12      0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_state_1\/q
Path End       : \XBee_UART:BUART:rx_status_3\/main_0
Capture Clock  : \XBee_UART:BUART:rx_status_3\/clock_0
Path slack     : 13031802p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6355
-------------------------------------   ---- 
End-of-path arrival time (ps)           6355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_1\/clock_0                       macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_state_1\/q        macrocell43   1250   1250  13025252  RISE       1
\XBee_UART:BUART:rx_status_3\/main_0  macrocell52   5105   6355  13031802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_status_3\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_state_2\/q
Path End       : \XBee_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \XBee_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13031824p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6333
-------------------------------------   ---- 
End-of-path arrival time (ps)           6333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_2\/clock_0                       macrocell47         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_state_2\/q               macrocell47   1250   1250  13024971  RISE       1
\XBee_UART:BUART:rx_state_stop1_reg\/main_3  macrocell49   5083   6333  13031824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_stop1_reg\/clock_0               macrocell49         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_state_2\/q
Path End       : \XBee_UART:BUART:rx_status_3\/main_4
Capture Clock  : \XBee_UART:BUART:rx_status_3\/clock_0
Path slack     : 13031841p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6316
-------------------------------------   ---- 
End-of-path arrival time (ps)           6316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_2\/clock_0                       macrocell47         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_state_2\/q        macrocell47   1250   1250  13024971  RISE       1
\XBee_UART:BUART:rx_status_3\/main_4  macrocell52   5066   6316  13031841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_status_3\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_state_0\/q
Path End       : \XBee_UART:BUART:rx_state_3\/main_1
Capture Clock  : \XBee_UART:BUART:rx_state_3\/clock_0
Path slack     : 13031903p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6254
-------------------------------------   ---- 
End-of-path arrival time (ps)           6254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_0\/clock_0                       macrocell44         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_state_0\/q       macrocell44   1250   1250  13026277  RISE       1
\XBee_UART:BUART:rx_state_3\/main_1  macrocell46   5004   6254  13031903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_3\/clock_0                       macrocell46         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_state_2\/q
Path End       : \XBee_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \XBee_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13031920p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6237
-------------------------------------   ---- 
End-of-path arrival time (ps)           6237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_2\/clock_0                       macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_state_2\/q         macrocell47   1250   1250  13024971  RISE       1
\XBee_UART:BUART:rx_load_fifo\/main_4  macrocell45   4987   6237  13031920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_load_fifo\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \XBee_UART:BUART:pollcount_0\/main_1
Capture Clock  : \XBee_UART:BUART:pollcount_0\/clock_0
Path slack     : 13031983p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6174
-------------------------------------   ---- 
End-of-path arrival time (ps)           6174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13031983  RISE       1
\XBee_UART:BUART:pollcount_0\/main_1        macrocell51   4234   6174  13031983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:pollcount_0\/clock_0                      macrocell51         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_bitclk_enable\/q
Path End       : \XBee_UART:BUART:rx_state_3\/main_2
Capture Clock  : \XBee_UART:BUART:rx_state_3\/clock_0
Path slack     : 13032087p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6069
-------------------------------------   ---- 
End-of-path arrival time (ps)           6069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell48         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_bitclk_enable\/q  macrocell48   1250   1250  13031781  RISE       1
\XBee_UART:BUART:rx_state_3\/main_2   macrocell46   4819   6069  13032087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_3\/clock_0                       macrocell46         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_bitclk_enable\/q
Path End       : \XBee_UART:BUART:rx_state_2\/main_2
Capture Clock  : \XBee_UART:BUART:rx_state_2\/clock_0
Path slack     : 13032097p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6060
-------------------------------------   ---- 
End-of-path arrival time (ps)           6060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell48         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_bitclk_enable\/q  macrocell48   1250   1250  13031781  RISE       1
\XBee_UART:BUART:rx_state_2\/main_2   macrocell47   4810   6060  13032097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_2\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \XBee_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \XBee_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13032105p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6052
-------------------------------------   ---- 
End-of-path arrival time (ps)           6052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13031983  RISE       1
\XBee_UART:BUART:rx_bitclk_enable\/main_1   macrocell48   4112   6052  13032105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell48         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \XBee_UART:BUART:pollcount_1\/main_1
Capture Clock  : \XBee_UART:BUART:pollcount_1\/clock_0
Path slack     : 13032105p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6052
-------------------------------------   ---- 
End-of-path arrival time (ps)           6052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13031983  RISE       1
\XBee_UART:BUART:pollcount_1\/main_1        macrocell50   4112   6052  13032105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:pollcount_1\/clock_0                      macrocell50         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:pollcount_1\/q
Path End       : \XBee_UART:BUART:rx_state_0\/main_8
Capture Clock  : \XBee_UART:BUART:rx_state_0\/clock_0
Path slack     : 13032392p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5764
-------------------------------------   ---- 
End-of-path arrival time (ps)           5764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:pollcount_1\/clock_0                      macrocell50         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:pollcount_1\/q      macrocell50   1250   1250  13028103  RISE       1
\XBee_UART:BUART:rx_state_0\/main_8  macrocell44   4514   5764  13032392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_0\/clock_0                       macrocell44         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_state_2\/q
Path End       : \XBee_UART:BUART:rx_state_0\/main_4
Capture Clock  : \XBee_UART:BUART:rx_state_0\/clock_0
Path slack     : 13032483p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5674
-------------------------------------   ---- 
End-of-path arrival time (ps)           5674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_2\/clock_0                       macrocell47         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_state_2\/q       macrocell47   1250   1250  13024971  RISE       1
\XBee_UART:BUART:rx_state_0\/main_4  macrocell44   4424   5674  13032483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_0\/clock_0                       macrocell44         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_state_0\/q
Path End       : \XBee_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \XBee_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032685p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5472
-------------------------------------   ---- 
End-of-path arrival time (ps)           5472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_0\/clock_0                       macrocell44         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_state_0\/q               macrocell44   1250   1250  13026277  RISE       1
\XBee_UART:BUART:rx_state_stop1_reg\/main_1  macrocell49   4222   5472  13032685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_stop1_reg\/clock_0               macrocell49         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_state_0\/q
Path End       : \XBee_UART:BUART:rx_status_3\/main_1
Capture Clock  : \XBee_UART:BUART:rx_status_3\/clock_0
Path slack     : 13032705p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5452
-------------------------------------   ---- 
End-of-path arrival time (ps)           5452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_0\/clock_0                       macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_state_0\/q        macrocell44   1250   1250  13026277  RISE       1
\XBee_UART:BUART:rx_status_3\/main_1  macrocell52   4202   5452  13032705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_status_3\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_state_1\/q
Path End       : \XBee_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \XBee_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13032725p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5432
-------------------------------------   ---- 
End-of-path arrival time (ps)           5432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_1\/clock_0                       macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_state_1\/q         macrocell43   1250   1250  13025252  RISE       1
\XBee_UART:BUART:rx_load_fifo\/main_0  macrocell45   4182   5432  13032725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_load_fifo\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_state_1\/q
Path End       : \XBee_UART:BUART:rx_state_0\/main_0
Capture Clock  : \XBee_UART:BUART:rx_state_0\/clock_0
Path slack     : 13032764p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5393
-------------------------------------   ---- 
End-of-path arrival time (ps)           5393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_1\/clock_0                       macrocell43         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_state_1\/q       macrocell43   1250   1250  13025252  RISE       1
\XBee_UART:BUART:rx_state_0\/main_0  macrocell44   4143   5393  13032764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_0\/clock_0                       macrocell44         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \XBee_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \XBee_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13032835p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5322
-------------------------------------   ---- 
End-of-path arrival time (ps)           5322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13032835  RISE       1
\XBee_UART:BUART:rx_bitclk_enable\/main_0   macrocell48   3382   5322  13032835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell48         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \XBee_UART:BUART:pollcount_1\/main_0
Capture Clock  : \XBee_UART:BUART:pollcount_1\/clock_0
Path slack     : 13032835p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5322
-------------------------------------   ---- 
End-of-path arrival time (ps)           5322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13032835  RISE       1
\XBee_UART:BUART:pollcount_1\/main_0        macrocell50   3382   5322  13032835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:pollcount_1\/clock_0                      macrocell50         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_bitclk_enable\/q
Path End       : \XBee_UART:BUART:rx_state_0\/main_2
Capture Clock  : \XBee_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033190p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4967
-------------------------------------   ---- 
End-of-path arrival time (ps)           4967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell48         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_bitclk_enable\/q  macrocell48   1250   1250  13031781  RISE       1
\XBee_UART:BUART:rx_state_0\/main_2   macrocell44   3717   4967  13033190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_0\/clock_0                       macrocell44         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_bitclk_enable\/q
Path End       : \XBee_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \XBee_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033199p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4957
-------------------------------------   ---- 
End-of-path arrival time (ps)           4957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell48         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_bitclk_enable\/q   macrocell48   1250   1250  13031781  RISE       1
\XBee_UART:BUART:rx_load_fifo\/main_2  macrocell45   3707   4957  13033199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_load_fifo\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \XBee_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \XBee_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033323p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4833
-------------------------------------   ---- 
End-of-path arrival time (ps)           4833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13033323  RISE       1
\XBee_UART:BUART:rx_bitclk_enable\/main_2   macrocell48   2893   4833  13033323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell48         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:pollcount_0\/q
Path End       : \XBee_UART:BUART:pollcount_1\/main_4
Capture Clock  : \XBee_UART:BUART:pollcount_1\/clock_0
Path slack     : 13033395p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4762
-------------------------------------   ---- 
End-of-path arrival time (ps)           4762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:pollcount_0\/clock_0                      macrocell51         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:pollcount_0\/q       macrocell51   1250   1250  13027772  RISE       1
\XBee_UART:BUART:pollcount_1\/main_4  macrocell50   3512   4762  13033395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:pollcount_1\/clock_0                      macrocell50         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:pollcount_0\/q
Path End       : \XBee_UART:BUART:rx_status_3\/main_7
Capture Clock  : \XBee_UART:BUART:rx_status_3\/clock_0
Path slack     : 13033395p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4762
-------------------------------------   ---- 
End-of-path arrival time (ps)           4762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:pollcount_0\/clock_0                      macrocell51         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:pollcount_0\/q       macrocell51   1250   1250  13027772  RISE       1
\XBee_UART:BUART:rx_status_3\/main_7  macrocell52   3512   4762  13033395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_status_3\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \XBee_UART:BUART:rx_state_0\/main_7
Capture Clock  : \XBee_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033395p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4762
-------------------------------------   ---- 
End-of-path arrival time (ps)           4762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13030956  RISE       1
\XBee_UART:BUART:rx_state_0\/main_7         macrocell44   2822   4762  13033395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_0\/clock_0                       macrocell44         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \XBee_UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \XBee_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033427p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4730
-------------------------------------   ---- 
End-of-path arrival time (ps)           4730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13030956  RISE       1
\XBee_UART:BUART:rx_load_fifo\/main_7       macrocell45   2790   4730  13033427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_load_fifo\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \XBee_UART:BUART:rx_state_0\/main_5
Capture Clock  : \XBee_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033564p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4593
-------------------------------------   ---- 
End-of-path arrival time (ps)           4593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13031122  RISE       1
\XBee_UART:BUART:rx_state_0\/main_5         macrocell44   2653   4593  13033564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_0\/clock_0                       macrocell44         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \XBee_UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \XBee_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033574p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4582
-------------------------------------   ---- 
End-of-path arrival time (ps)           4582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13031122  RISE       1
\XBee_UART:BUART:rx_load_fifo\/main_5       macrocell45   2642   4582  13033574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_load_fifo\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \XBee_UART:BUART:pollcount_0\/main_0
Capture Clock  : \XBee_UART:BUART:pollcount_0\/clock_0
Path slack     : 13033584p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4572
-------------------------------------   ---- 
End-of-path arrival time (ps)           4572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13032835  RISE       1
\XBee_UART:BUART:pollcount_0\/main_0        macrocell51   2632   4572  13033584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:pollcount_0\/clock_0                      macrocell51         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \XBee_UART:BUART:rx_state_0\/main_6
Capture Clock  : \XBee_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033595p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4562
-------------------------------------   ---- 
End-of-path arrival time (ps)           4562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13031164  RISE       1
\XBee_UART:BUART:rx_state_0\/main_6         macrocell44   2622   4562  13033595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_0\/clock_0                       macrocell44         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \XBee_UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \XBee_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033603p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4553
-------------------------------------   ---- 
End-of-path arrival time (ps)           4553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13031164  RISE       1
\XBee_UART:BUART:rx_load_fifo\/main_6       macrocell45   2613   4553  13033603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_load_fifo\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:pollcount_1\/q
Path End       : \XBee_UART:BUART:pollcount_1\/main_2
Capture Clock  : \XBee_UART:BUART:pollcount_1\/clock_0
Path slack     : 13033725p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4432
-------------------------------------   ---- 
End-of-path arrival time (ps)           4432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:pollcount_1\/clock_0                      macrocell50         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:pollcount_1\/q       macrocell50   1250   1250  13028103  RISE       1
\XBee_UART:BUART:pollcount_1\/main_2  macrocell50   3182   4432  13033725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:pollcount_1\/clock_0                      macrocell50         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:pollcount_1\/q
Path End       : \XBee_UART:BUART:rx_status_3\/main_5
Capture Clock  : \XBee_UART:BUART:rx_status_3\/clock_0
Path slack     : 13033725p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4432
-------------------------------------   ---- 
End-of-path arrival time (ps)           4432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:pollcount_1\/clock_0                      macrocell50         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:pollcount_1\/q       macrocell50   1250   1250  13028103  RISE       1
\XBee_UART:BUART:rx_status_3\/main_5  macrocell52   3182   4432  13033725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_status_3\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_state_0\/q
Path End       : \XBee_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \XBee_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033770p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4387
-------------------------------------   ---- 
End-of-path arrival time (ps)           4387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_0\/clock_0                       macrocell44         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_state_0\/q         macrocell44   1250   1250  13026277  RISE       1
\XBee_UART:BUART:rx_load_fifo\/main_1  macrocell45   3137   4387  13033770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_load_fifo\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_state_0\/q
Path End       : \XBee_UART:BUART:rx_state_0\/main_1
Capture Clock  : \XBee_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033788p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4368
-------------------------------------   ---- 
End-of-path arrival time (ps)           4368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_0\/clock_0                       macrocell44         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_state_0\/q       macrocell44   1250   1250  13026277  RISE       1
\XBee_UART:BUART:rx_state_0\/main_1  macrocell44   3118   4368  13033788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_0\/clock_0                       macrocell44         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_state_3\/q
Path End       : \XBee_UART:BUART:rx_state_2\/main_3
Capture Clock  : \XBee_UART:BUART:rx_state_2\/clock_0
Path slack     : 13034128p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4029
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_3\/clock_0                       macrocell46         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_state_3\/q       macrocell46   1250   1250  13023061  RISE       1
\XBee_UART:BUART:rx_state_2\/main_3  macrocell47   2779   4029  13034128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_2\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_state_3\/q
Path End       : \XBee_UART:BUART:rx_state_3\/main_3
Capture Clock  : \XBee_UART:BUART:rx_state_3\/clock_0
Path slack     : 13034142p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_3\/clock_0                       macrocell46         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_state_3\/q       macrocell46   1250   1250  13023061  RISE       1
\XBee_UART:BUART:rx_state_3\/main_3  macrocell46   2765   4015  13034142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_3\/clock_0                       macrocell46         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_load_fifo\/q
Path End       : \XBee_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \XBee_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13034202p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3130
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4335
-------------------------------------   ---- 
End-of-path arrival time (ps)           4335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_load_fifo\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_load_fifo\/q            macrocell45      1250   1250  13031169  RISE       1
\XBee_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell12   3085   4335  13034202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:sRX:RxShifter:u0\/clock                   datapathcell12      0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_bitclk_enable\/q
Path End       : \XBee_UART:BUART:rx_status_3\/main_2
Capture Clock  : \XBee_UART:BUART:rx_status_3\/clock_0
Path slack     : 13034292p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell48         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_bitclk_enable\/q  macrocell48   1250   1250  13031781  RISE       1
\XBee_UART:BUART:rx_status_3\/main_2  macrocell52   2615   3865  13034292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_status_3\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:pollcount_0\/q
Path End       : \XBee_UART:BUART:rx_state_0\/main_10
Capture Clock  : \XBee_UART:BUART:rx_state_0\/clock_0
Path slack     : 13034295p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:pollcount_0\/clock_0                      macrocell51         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:pollcount_0\/q       macrocell51   1250   1250  13027772  RISE       1
\XBee_UART:BUART:rx_state_0\/main_10  macrocell44   2611   3861  13034295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_0\/clock_0                       macrocell44         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:pollcount_0\/q
Path End       : \XBee_UART:BUART:pollcount_0\/main_3
Capture Clock  : \XBee_UART:BUART:pollcount_0\/clock_0
Path slack     : 13034297p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3860
-------------------------------------   ---- 
End-of-path arrival time (ps)           3860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:pollcount_0\/clock_0                      macrocell51         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:pollcount_0\/q       macrocell51   1250   1250  13027772  RISE       1
\XBee_UART:BUART:pollcount_0\/main_3  macrocell51   2610   3860  13034297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:pollcount_0\/clock_0                      macrocell51         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_state_2\/q
Path End       : \XBee_UART:BUART:rx_state_2\/main_4
Capture Clock  : \XBee_UART:BUART:rx_state_2\/clock_0
Path slack     : 13034298p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_2\/clock_0                       macrocell47         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_state_2\/q       macrocell47   1250   1250  13024971  RISE       1
\XBee_UART:BUART:rx_state_2\/main_4  macrocell47   2609   3859  13034298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_2\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_state_2\/q
Path End       : \XBee_UART:BUART:rx_state_3\/main_4
Capture Clock  : \XBee_UART:BUART:rx_state_3\/clock_0
Path slack     : 13034298p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_2\/clock_0                       macrocell47         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_state_2\/q       macrocell47   1250   1250  13024971  RISE       1
\XBee_UART:BUART:rx_state_3\/main_4  macrocell46   2609   3859  13034298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_3\/clock_0                       macrocell46         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_state_1\/q
Path End       : \XBee_UART:BUART:rx_state_3\/main_0
Capture Clock  : \XBee_UART:BUART:rx_state_3\/clock_0
Path slack     : 13034313p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_1\/clock_0                       macrocell43         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_state_1\/q       macrocell43   1250   1250  13025252  RISE       1
\XBee_UART:BUART:rx_state_3\/main_0  macrocell46   2593   3843  13034313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_3\/clock_0                       macrocell46         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_state_1\/q
Path End       : \XBee_UART:BUART:rx_state_2\/main_0
Capture Clock  : \XBee_UART:BUART:rx_state_2\/clock_0
Path slack     : 13034314p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_1\/clock_0                       macrocell43         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_state_1\/q       macrocell43   1250   1250  13025252  RISE       1
\XBee_UART:BUART:rx_state_2\/main_0  macrocell47   2593   3843  13034314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_2\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_last\/q
Path End       : \XBee_UART:BUART:rx_state_2\/main_9
Capture Clock  : \XBee_UART:BUART:rx_state_2\/clock_0
Path slack     : 13034605p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_last\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_last\/q          macrocell53   1250   1250  13034605  RISE       1
\XBee_UART:BUART:rx_state_2\/main_9  macrocell47   2302   3552  13034605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_2\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_status_3\/q
Path End       : \XBee_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \XBee_UART:BUART:sRX:RxSts\/clock
Path slack     : 13037605p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                             -500
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_status_3\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_status_3\/q       macrocell52    1250   1250  13037605  RISE       1
\XBee_UART:BUART:sRX:RxSts\/status_3  statusicell7   2312   3562  13037605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:sRX:RxSts\/clock                          statusicell7        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

