<?xml version="1.0" encoding="UTF-8"?>
<gtr:projectOverview xmlns:gtr="http://gtr.rcuk.ac.uk/api"><gtr:projectComposition><gtr:collaborations/><gtr:leadResearchOrganisation url="http://gtr.rcuk.ac.uk:80/organisation/46387D84-F71E-4B7D-8C7D-9C288F113510"><gtr:id>46387D84-F71E-4B7D-8C7D-9C288F113510</gtr:id><gtr:name>Imperial College London</gtr:name><gtr:department>Dept of Computing</gtr:department><gtr:address><gtr:line1>South Kensington Campus</gtr:line1><gtr:line2>Exhibition Road</gtr:line2><gtr:line4>London</gtr:line4><gtr:postCode>SW7 2AZ</gtr:postCode><gtr:region>London</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:typeInd>RO</gtr:typeInd></gtr:leadResearchOrganisation><gtr:organisationRoles><gtr:organisationRole url="http://gtr.rcuk.ac.uk:80/organisation/46387D84-F71E-4B7D-8C7D-9C288F113510"><gtr:id>46387D84-F71E-4B7D-8C7D-9C288F113510</gtr:id><gtr:name>Imperial College London</gtr:name><gtr:address><gtr:line1>South Kensington Campus</gtr:line1><gtr:line2>Exhibition Road</gtr:line2><gtr:line4>London</gtr:line4><gtr:postCode>SW7 2AZ</gtr:postCode><gtr:region>London</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>LEAD_RO</gtr:name></gtr:role></gtr:roles></gtr:organisationRole></gtr:organisationRoles><gtr:personRoles><gtr:personRole url="http://gtr.rcuk.ac.uk:80/person/FC01162D-80CC-47BC-8247-E37B071770AD"><gtr:id>FC01162D-80CC-47BC-8247-E37B071770AD</gtr:id><gtr:firstName>Wayne</gtr:firstName><gtr:surname>Luk</gtr:surname><gtr:roles><gtr:role><gtr:name>PRINCIPAL_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.rcuk.ac.uk:80/person/F9F04318-5E25-4929-A968-95C8CFB9ADE0"><gtr:id>F9F04318-5E25-4929-A968-95C8CFB9ADE0</gtr:id><gtr:firstName>Oskar</gtr:firstName><gtr:otherNames>Paul</gtr:otherNames><gtr:surname>Mencer</gtr:surname><gtr:roles><gtr:role><gtr:name>CO_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.rcuk.ac.uk:80/person/B79D3944-3A99-4EB4-B4B4-438DEEED1585"><gtr:id>B79D3944-3A99-4EB4-B4B4-438DEEED1585</gtr:id><gtr:firstName>Peter Y K</gtr:firstName><gtr:surname>Cheung</gtr:surname><gtr:roles><gtr:role><gtr:name>CO_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.rcuk.ac.uk:80/person/68C37A96-4688-4DF1-A1E8-6E8E2AD37C5D"><gtr:id>68C37A96-4688-4DF1-A1E8-6E8E2AD37C5D</gtr:id><gtr:firstName>Philip</gtr:firstName><gtr:surname>Leong</gtr:surname><gtr:roles><gtr:role><gtr:name>CO_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole></gtr:personRoles><gtr:project url="http://gtr.rcuk.ac.uk:80/projects?ref=EP%2FD060567%2F1"><gtr:id>996C76FD-FE83-47CB-A26D-890E74BE1EE9</gtr:id><gtr:title>Reconfigurable Architectures for Floating Point Applications</gtr:title><gtr:status>Closed</gtr:status><gtr:grantCategory>Research Grant</gtr:grantCategory><gtr:grantReference>EP/D060567/1</gtr:grantReference><gtr:abstractText>Field programmable gate arrays (FPGAs) are integrated circuits whose functionality can be described via a downloadable bitstream. By downloading different bitstream configurations, customised applications can be developed with improvements in power and area over microprocessor based designs. To date, most FPGA-based applications have used fixed point arithmetic as floating point is expensive to implement on an FPGA. The two leading FPGA vendors, Xilinx and Altera, employ the so called island style architecture in which relatively small logic cells that implement the user-defined logic are surrounded by programmable routing channels.In this project we propose to develop FPGAs that are specifically optimised for floating point applications in signal processing, embedded systems and high performance computing. These will have speed and power advantages over existing FPGAs and microprocessors for floating point intensive computations and, to the best of our knowledge, no previous FPFPGAs have been reported.Three key tools will be developed in the course of this project: the development of a place and route tool that supports generalised FPFPGA architectures; benchmark problems that will be used to measure the performance of proposed FPFPGA archiectures and a tool which will produce integrated circuit layouts from the high level architectural description of the FPFPGA.Our development of the place and route tool will begin from the existing VPR tool developed at the University of Toronto. This will be modified to allow additional integer functional units and floating point units to be added to the basic island style architecture supported by VPR.</gtr:abstractText><gtr:fund><gtr:end>2009-11-30</gtr:end><gtr:funder url="http://gtr.rcuk.ac.uk:80/organisation/798CB33D-C79E-4578-83F2-72606407192C"><gtr:id>798CB33D-C79E-4578-83F2-72606407192C</gtr:id><gtr:name>EPSRC</gtr:name></gtr:funder><gtr:start>2006-06-01</gtr:start><gtr:type>INCOME_ACTUAL</gtr:type><gtr:valuePounds>490632</gtr:valuePounds></gtr:fund><gtr:output><gtr:artisticAndCreativeProductOutputs/><gtr:collaborationOutputs/><gtr:disseminationOutputs/><gtr:exploitationOutputs/><gtr:furtherFundingOutputs/><gtr:impactSummaryOutputs/><gtr:intellectualPropertyOutputs/><gtr:otherResearchOutputs/><gtr:policyInfluenceOutputs/><gtr:productOutputs/><gtr:researchDatabaseAndModelOutputs/><gtr:researchMaterialOutputs/><gtr:softwareAndTechnicalProductOutputs/><gtr:spinOutOutputs/></gtr:output><gtr:publications><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/C32220C1-367F-4AC5-92C2-A280C92FA690"><gtr:id>C32220C1-367F-4AC5-92C2-A280C92FA690</gtr:id><gtr:title>A Synthesizable Datapath-Oriented Embedded FPGA Fabric for Silicon Debug Applications</gtr:title><gtr:parentPublicationTitle>ACM Transactions on Reconfigurable Technology and Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/47256985d34f8a7fdbd1333a8456a37a"><gtr:id>47256985d34f8a7fdbd1333a8456a37a</gtr:id><gtr:otherNames>Wilton S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2008-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/53F7DA8B-0D61-47B2-A671-3461EA8B8480"><gtr:id>53F7DA8B-0D61-47B2-A671-3461EA8B8480</gtr:id><gtr:title>Floating-Point FPGA: Architecture and Modeling</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/99de4b594bc2242138c133cec0586dab"><gtr:id>99de4b594bc2242138c133cec0586dab</gtr:id><gtr:otherNames>Chun Hok Ho</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/BF1BB314-9F8D-46BB-B6EC-F658BB172B20"><gtr:id>BF1BB314-9F8D-46BB-B6EC-F658BB172B20</gtr:id><gtr:title>Rapid estimation of power consumption for hybrid FPGAs</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/99de4b594bc2242138c133cec0586dab"><gtr:id>99de4b594bc2242138c133cec0586dab</gtr:id><gtr:otherNames>Chun Hok Ho</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2008-01-01</gtr:date><gtr:isbn>978-1-4244-1960-9</gtr:isbn></gtr:publication></gtr:publications><gtr:identifiers><gtr:identifier type="RCUK">EP/D060567/1</gtr:identifier></gtr:identifiers><gtr:healthCategories/><gtr:researchActivities/><gtr:researchSubjects><gtr:researchSubject><gtr:id>EB5F16BB-2772-4DDE-BD6C-3B7A6914B64C</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>Info. &amp; commun. Technol.</gtr:text></gtr:researchSubject></gtr:researchSubjects><gtr:researchTopics><gtr:researchTopic><gtr:id>1E31C833-3A35-4F54-A499-31D0C245B5D5</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>System on Chip</gtr:text></gtr:researchTopic></gtr:researchTopics><gtr:rcukProgrammes/></gtr:project></gtr:projectComposition></gtr:projectOverview>