<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>CU_lib</spirit:library>
  <spirit:name>ControlUnit</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>reset</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>reset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET">reset</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>CU_top</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>5e162b20</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>CU_top</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>5e162b20</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>712d65c7</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>reset</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>memOP_finished</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>halt_core</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>store_systemData</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>IR_inp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_bus_B</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>branch_re</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>PC_dra</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pc_write</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>IR_dra</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>PC_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>PMP_enable</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>PMP_instruction</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>PMP_size</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>PMP_rw</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>DMU_IN_MUX_ctrl</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>DMU_OUT_MUX_ctrl</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>R_MUX_ctrl</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>PMP_MUX_ctrl</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>B_MUX_ctrl</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>A_MUX_ctrl</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>register_read_A</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>register_read_B</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>register_write</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>CSR_address</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>save_CSR</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>write_CSR</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>read_CSR</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ALU_OP</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>mask_ctrl</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>iie_CU</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ece_CU</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>be_CU</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ret</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>immediate</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>instr_finished</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="STD_LOGIC_VECTOR(31 downto 0)">
        <spirit:name>PC_base_address</spirit:name>
        <spirit:displayName>Pc Base Address</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.PC_base_address" spirit:bitStringLength="32">0x00000000</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/CU_lib/CU_FSM.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>CU_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/CU_lib/CU_PC.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>CU_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/CU_lib/CU_decoder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>CU_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/CU_lib/CU_execute_enable.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>CU_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/CU_lib/CU_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>CU_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/CU_lib/CU_top.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_e270b8df</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>CU_lib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/CU_lib/CU_FSM.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>CU_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/CU_lib/CU_PC.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>CU_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/CU_lib/CU_decoder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>CU_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/CU_lib/CU_execute_enable.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>CU_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/CU_lib/CU_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>CU_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/CU_lib/CU_top.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>CU_lib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/ControlUnit_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_712d65c7</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>ControlUnit_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">CU_top_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>PC_base_address</spirit:name>
      <spirit:displayName>PC_base_address</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.PC_base_address" spirit:bitStringLength="32">0x00000000</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>ControlUnit_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>7</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>user.org:user:CU_top:1.0</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2021-07-10T14:53:40Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f3ae66a_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@187330bf_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@683de22f_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f828c8e_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4483acc1_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b630844_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38702162_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@8006914_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@350cafe0_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@26250efe_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e1fba2f_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6332af69_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f8bb612_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2dc3aa17_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2aaa1fff_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6cf305d3_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b455457_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2940f921_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@53e94be4_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e099a45_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b080be4_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7bb23743_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43901ad3_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4fe59ab4_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@29514222_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d95077c_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50d32d02_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@72455149_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4572a1d6_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@693eeb53_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f3206a5_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4529db81_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@73305360_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a20256f_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@116f56a5_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@fe8a602_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3561f6b9_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@291ccbaa_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@14ed85a6_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@74936f4a_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@62297fc5_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56d4f012_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@355e1307_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32d7e290_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5351b30_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3dfccb69_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@62f5954e_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@393df9_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d7dd27f_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@166329f8_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e92e968_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7501709_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@638e0f7c_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@70cf5d1c_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6696b62f_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@587927c9_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19008399_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@271a6685_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ea10b05_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@100c68da_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b98b97d_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d7321e3_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ca492b5_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@15fcd4a1_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@160b0ddf_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@70d8804b_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51d36e6e_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@40ee58df_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a4ceb61_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@acb5536_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c792e25_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@708acf6b_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37870ac_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42d3acd9_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@113c00c8_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@96a79d_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@622065a6_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@28eedc70_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a2e2105_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c21de5c_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@709ddcc9_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3bfbcfbb_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@70e27f26_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a1a83c4_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44bd5452_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44541d5b_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@26f88c18_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d45a9da_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47accafb_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e8682b8_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7169c40c_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@33cfd200_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b9bd8a_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@74d64c6a_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f75f627_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@297c802a_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25363c95_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d1d0bec_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@79239197_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39e1c76d_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51d4bb15_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@30d1d1a0_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6000b778_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3676bd8_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71f979cd_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@66f227e8_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1386214_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d3afe01_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@345f1ff6_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2806a4b3_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@28668e1b_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6157f0fd_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f476746_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b28912a_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@62279beb_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52e525b0_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a62a7d1_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@ca12fb8_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@353c2713_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f0495b2_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5fb26127_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@462e2eca_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7dee51b3_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c624bc7_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@704ad877_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6bb7a22a_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@60a7f6b9_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@791ffb74_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@60a5924c_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42183d9f_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f23b73e_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b30d31d_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c447af5_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39ce0ddc_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1313d19d_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2db8abee_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63898f40_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@442278b9_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@72e1b186_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@49fe208f_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67eb75fd_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75315826_ARCHIVE_LOCATION">/home/levi/Software/EDRICO/ip_repo/ControlUnit</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="50102c5c"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="ff9215d2"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="019b9651"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="e10a95ae"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="83d8070e"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
