Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Feb 14 16:14:16 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------+
|      Characteristics      |     WorstPath to Src     |                                                              Path #1                                                              |  WorstPath from Dst  |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------+
| Requirement               |                    6.250 |                                                                                                                             6.250 |                6.250 |
| Path Delay                |                    0.789 |                                                                                                                            10.214 |                0.467 |
| Logic Delay               | 0.093(12%)               | 3.101(31%)                                                                                                                        | 0.095(21%)           |
| Net Delay                 | 0.696(88%)               | 7.113(69%)                                                                                                                        | 0.372(79%)           |
| Clock Skew                |                   -0.022 |                                                                                                                            -0.156 |               -0.031 |
| Slack                     |                    5.431 |                                                                                                                            -4.128 |                5.744 |
| Timing Exception          |                          |                                                                                                                                   |                      |
| Bounding Box Size         | 0% x 0%                  | 11% x 1%                                                                                                                          | 0% x 0%              |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                            | (0, 0)               |
| Cumulative Fanout         |                        3 |                                                                                                                               202 |                    1 |
| Fixed Loc                 |                        0 |                                                                                                                                 0 |                    0 |
| Fixed Route               |                        0 |                                                                                                                                 0 |                    0 |
| Hold Fix Detour           |                        0 |                                                                                                                                 0 |                    0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                 0 |                    0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                      | Safely Timed         |
| Logic Levels              |                        0 |                                                                                                                                24 |                    0 |
| Routes                    |                        1 |                                                                                                                                24 |                    1 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT5 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT6 LUT4 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE FDRE            |
| Start Point Clock         | clk                      | clk                                                                                                                               | clk                  |
| End Point Clock           | clk                      | clk                                                                                                                               | clk                  |
| DSP Block                 | None                     | None                                                                                                                              | None                 |
| BRAM                      | None                     | None                                                                                                                              | None                 |
| IO Crossings              |                        0 |                                                                                                                                 0 |                    0 |
| SLR Crossings             |                        0 |                                                                                                                                 0 |                    0 |
| PBlocks                   |                        0 |                                                                                                                                 0 |                    0 |
| High Fanout               |                        3 |                                                                                                                                28 |                    1 |
| Dont Touch                |                        0 |                                                                                                                                 0 |                    0 |
| Mark Debug                |                        0 |                                                                                                                                 0 |                    0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                            | FDRE/C               |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                            | FDRE/D               |
| Start Point Pin           | sr_p.sr_3[132]/C         | muon_cand_8.pt_fast[0]/C                                                                                                          | sr_p.sr_1_6.roi[0]/C |
| End Point Pin             | muon_cand_8.pt_fast[0]/D | sr_p.sr_1_6.roi[0]/D                                                                                                              | sr_p.sr_2_6.roi[0]/D |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                            Path #2                                                           |                                                 WorstPath from Dst                                                 |
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    6.250 |                                                                                                                        6.250 |                                                                                                              6.250 |
| Path Delay                |                    0.789 |                                                                                                                       10.252 |                                                                                                              8.914 |
| Logic Delay               | 0.093(12%)               | 2.715(27%)                                                                                                                   | 2.176(25%)                                                                                                         |
| Net Delay                 | 0.696(88%)               | 7.537(73%)                                                                                                                   | 6.738(75%)                                                                                                         |
| Clock Skew                |                   -0.022 |                                                                                                                       -0.114 |                                                                                                             -0.108 |
| Slack                     |                    5.431 |                                                                                                                       -4.125 |                                                                                                             -2.780 |
| Timing Exception          |                          |                                                                                                                              |                                                                                                                    |
| Bounding Box Size         | 0% x 0%                  | 7% x 1%                                                                                                                      | 11% x 1%                                                                                                           |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                       | (0, 0)                                                                                                             |
| Cumulative Fanout         |                        3 |                                                                                                                          232 |                                                                                                                273 |
| Fixed Loc                 |                        0 |                                                                                                                            0 |                                                                                                                  0 |
| Fixed Route               |                        0 |                                                                                                                            0 |                                                                                                                  0 |
| Hold Fix Detour           |                        0 |                                                                                                                            0 |                                                                                                                  0 |
| Combined LUT Pairs        |                        0 |                                                                                                                            0 |                                                                                                                  0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                 | Safely Timed                                                                                                       |
| Logic Levels              |                        0 |                                                                                                                           23 |                                                                                                                 21 |
| Routes                    |                        1 |                                                                                                                           23 |                                                                                                                 21 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT3 LUT6 LUT4 LUT4 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 LUT4 LUT6 LUT4 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT5 FDRE | FDRE LUT4 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT4 LUT5 LUT3 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT4 LUT4 LUT6 LUT5 FDRE |
| Start Point Clock         | clk                      | clk                                                                                                                          | clk                                                                                                                |
| End Point Clock           | clk                      | clk                                                                                                                          | clk                                                                                                                |
| DSP Block                 | None                     | None                                                                                                                         | None                                                                                                               |
| BRAM                      | None                     | None                                                                                                                         | None                                                                                                               |
| IO Crossings              |                        0 |                                                                                                                            0 |                                                                                                                  0 |
| SLR Crossings             |                        0 |                                                                                                                            0 |                                                                                                                  0 |
| PBlocks                   |                        0 |                                                                                                                            0 |                                                                                                                  0 |
| High Fanout               |                        3 |                                                                                                                           36 |                                                                                                                 43 |
| Dont Touch                |                        0 |                                                                                                                            0 |                                                                                                                  0 |
| Mark Debug                |                        0 |                                                                                                                            0 |                                                                                                                  0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                       | FDRE/C                                                                                                             |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                       | FDRE/D                                                                                                             |
| Start Point Pin           | sr_p.sr_3[132]/C         | muon_cand_8.pt_fast[0]/C                                                                                                     | sr_p.sr_1_7.roi_ret_144/C                                                                                          |
| End Point Pin             | muon_cand_8.pt_fast[0]/D | sr_p.sr_1_7.roi_ret_144/D                                                                                                    | sr_p.sr_2_15.roi_ret_419/D                                                                                         |
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------+
|      Characteristics      |     WorstPath to Src     |                                                              Path #3                                                              |  WorstPath from Dst |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------+
| Requirement               |                    6.250 |                                                                                                                             6.250 |               6.250 |
| Path Delay                |                    0.789 |                                                                                                                            10.252 |               0.525 |
| Logic Delay               | 0.093(12%)               | 2.778(28%)                                                                                                                        | 0.096(19%)          |
| Net Delay                 | 0.696(88%)               | 7.474(72%)                                                                                                                        | 0.429(81%)          |
| Clock Skew                |                   -0.022 |                                                                                                                            -0.101 |              -0.152 |
| Slack                     |                    5.431 |                                                                                                                            -4.112 |               5.565 |
| Timing Exception          |                          |                                                                                                                                   |                     |
| Bounding Box Size         | 0% x 0%                  | 11% x 1%                                                                                                                          | 0% x 0%             |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                            | (0, 0)              |
| Cumulative Fanout         |                        3 |                                                                                                                               210 |                   1 |
| Fixed Loc                 |                        0 |                                                                                                                                 0 |                   0 |
| Fixed Route               |                        0 |                                                                                                                                 0 |                   0 |
| Hold Fix Detour           |                        0 |                                                                                                                                 0 |                   0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                 0 |                   0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                      | Safely Timed        |
| Logic Levels              |                        0 |                                                                                                                                24 |                   0 |
| Routes                    |                        1 |                                                                                                                                24 |                   1 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT5 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT6 LUT4 LUT6 LUT5 LUT4 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE           |
| Start Point Clock         | clk                      | clk                                                                                                                               | clk                 |
| End Point Clock           | clk                      | clk                                                                                                                               | clk                 |
| DSP Block                 | None                     | None                                                                                                                              | None                |
| BRAM                      | None                     | None                                                                                                                              | None                |
| IO Crossings              |                        0 |                                                                                                                                 0 |                   0 |
| SLR Crossings             |                        0 |                                                                                                                                 0 |                   0 |
| PBlocks                   |                        0 |                                                                                                                                 0 |                   0 |
| High Fanout               |                        3 |                                                                                                                                27 |                   1 |
| Dont Touch                |                        0 |                                                                                                                                 0 |                   0 |
| Mark Debug                |                        0 |                                                                                                                                 0 |                   0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                            | FDRE/C              |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                            | FDRE/D              |
| Start Point Pin           | sr_p.sr_3[132]/C         | muon_cand_8.pt_fast[0]/C                                                                                                          | sr_p.sr_1_6.pt[0]/C |
| End Point Pin             | muon_cand_8.pt_fast[0]/D | sr_p.sr_1_6.pt[0]/D                                                                                                               | sr_p.sr_2_6.pt[0]/D |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                            Path #4                                                           |                                                 WorstPath from Dst                                                 |
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    6.250 |                                                                                                                        6.250 |                                                                                                              6.250 |
| Path Delay                |                    0.789 |                                                                                                                       10.231 |                                                                                                              9.004 |
| Logic Delay               | 0.093(12%)               | 2.705(27%)                                                                                                                   | 2.255(26%)                                                                                                         |
| Net Delay                 | 0.696(88%)               | 7.526(73%)                                                                                                                   | 6.749(74%)                                                                                                         |
| Clock Skew                |                   -0.022 |                                                                                                                       -0.120 |                                                                                                             -0.108 |
| Slack                     |                    5.431 |                                                                                                                       -4.110 |                                                                                                             -2.870 |
| Timing Exception          |                          |                                                                                                                              |                                                                                                                    |
| Bounding Box Size         | 0% x 0%                  | 8% x 1%                                                                                                                      | 11% x 1%                                                                                                           |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                       | (0, 0)                                                                                                             |
| Cumulative Fanout         |                        3 |                                                                                                                          220 |                                                                                                                255 |
| Fixed Loc                 |                        0 |                                                                                                                            0 |                                                                                                                  0 |
| Fixed Route               |                        0 |                                                                                                                            0 |                                                                                                                  0 |
| Hold Fix Detour           |                        0 |                                                                                                                            0 |                                                                                                                  0 |
| Combined LUT Pairs        |                        0 |                                                                                                                            0 |                                                                                                                  0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                 | Safely Timed                                                                                                       |
| Logic Levels              |                        0 |                                                                                                                           23 |                                                                                                                 21 |
| Routes                    |                        1 |                                                                                                                           23 |                                                                                                                 21 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT3 LUT6 LUT4 LUT4 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 LUT4 LUT6 LUT4 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT4 LUT5 LUT3 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT4 LUT4 LUT6 LUT5 FDRE |
| Start Point Clock         | clk                      | clk                                                                                                                          | clk                                                                                                                |
| End Point Clock           | clk                      | clk                                                                                                                          | clk                                                                                                                |
| DSP Block                 | None                     | None                                                                                                                         | None                                                                                                               |
| BRAM                      | None                     | None                                                                                                                         | None                                                                                                               |
| IO Crossings              |                        0 |                                                                                                                            0 |                                                                                                                  0 |
| SLR Crossings             |                        0 |                                                                                                                            0 |                                                                                                                  0 |
| PBlocks                   |                        0 |                                                                                                                            0 |                                                                                                                  0 |
| High Fanout               |                        3 |                                                                                                                           36 |                                                                                                                 43 |
| Dont Touch                |                        0 |                                                                                                                            0 |                                                                                                                  0 |
| Mark Debug                |                        0 |                                                                                                                            0 |                                                                                                                  0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                       | FDRE/C                                                                                                             |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                       | FDRE/D                                                                                                             |
| Start Point Pin           | sr_p.sr_3[132]/C         | muon_cand_8.pt_fast[0]/C                                                                                                     | sr_p.sr_1_8.roi_ret_166/C                                                                                          |
| End Point Pin             | muon_cand_8.pt_fast[0]/D | sr_p.sr_1_8.roi_ret_166/D                                                                                                    | sr_p.sr_2_15.roi_ret_419/D                                                                                         |
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                            Path #5                                                           |                                                 WorstPath from Dst                                                 |
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    6.250 |                                                                                                                        6.250 |                                                                                                              6.250 |
| Path Delay                |                    0.789 |                                                                                                                       10.203 |                                                                                                              9.347 |
| Logic Delay               | 0.093(12%)               | 2.464(25%)                                                                                                                   | 2.610(28%)                                                                                                         |
| Net Delay                 | 0.696(88%)               | 7.739(75%)                                                                                                                   | 6.737(72%)                                                                                                         |
| Clock Skew                |                   -0.022 |                                                                                                                       -0.145 |                                                                                                             -0.087 |
| Slack                     |                    5.431 |                                                                                                                       -4.106 |                                                                                                             -3.192 |
| Timing Exception          |                          |                                                                                                                              |                                                                                                                    |
| Bounding Box Size         | 0% x 0%                  | 7% x 1%                                                                                                                      | 11% x 1%                                                                                                           |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                       | (0, 0)                                                                                                             |
| Cumulative Fanout         |                        3 |                                                                                                                          228 |                                                                                                                240 |
| Fixed Loc                 |                        0 |                                                                                                                            0 |                                                                                                                  0 |
| Fixed Route               |                        0 |                                                                                                                            0 |                                                                                                                  0 |
| Hold Fix Detour           |                        0 |                                                                                                                            0 |                                                                                                                  0 |
| Combined LUT Pairs        |                        0 |                                                                                                                            0 |                                                                                                                  0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                 | Safely Timed                                                                                                       |
| Logic Levels              |                        0 |                                                                                                                           23 |                                                                                                                 21 |
| Routes                    |                        1 |                                                                                                                           23 |                                                                                                                 21 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT3 LUT6 LUT4 LUT4 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 LUT4 LUT6 LUT4 LUT6 LUT6 LUT4 LUT5 LUT5 LUT5 LUT4 FDRE | FDRE LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT4 LUT6 FDRE |
| Start Point Clock         | clk                      | clk                                                                                                                          | clk                                                                                                                |
| End Point Clock           | clk                      | clk                                                                                                                          | clk                                                                                                                |
| DSP Block                 | None                     | None                                                                                                                         | None                                                                                                               |
| BRAM                      | None                     | None                                                                                                                         | None                                                                                                               |
| IO Crossings              |                        0 |                                                                                                                            0 |                                                                                                                  0 |
| SLR Crossings             |                        0 |                                                                                                                            0 |                                                                                                                  0 |
| PBlocks                   |                        0 |                                                                                                                            0 |                                                                                                                  0 |
| High Fanout               |                        3 |                                                                                                                           36 |                                                                                                                 51 |
| Dont Touch                |                        0 |                                                                                                                            0 |                                                                                                                  0 |
| Mark Debug                |                        0 |                                                                                                                            0 |                                                                                                                  0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                       | FDRE/C                                                                                                             |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                       | FDRE/D                                                                                                             |
| Start Point Pin           | sr_p.sr_3[132]/C         | muon_cand_8.pt_fast[0]/C                                                                                                     | sr_p.sr_1_8.roi_ret_148/C                                                                                          |
| End Point Pin             | muon_cand_8.pt_fast[0]/D | sr_p.sr_1_8.roi_ret_148/D                                                                                                    | sr_p.sr_2_15.sector_ret_211/D                                                                                      |
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                            Path #6                                                           |                                                 WorstPath from Dst                                                 |
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    6.250 |                                                                                                                        6.250 |                                                                                                              6.250 |
| Path Delay                |                    1.048 |                                                                                                                       10.217 |                                                                                                              9.416 |
| Logic Delay               | 0.093(9%)                | 2.827(28%)                                                                                                                   | 2.203(24%)                                                                                                         |
| Net Delay                 | 0.955(91%)               | 7.390(72%)                                                                                                                   | 7.213(76%)                                                                                                         |
| Clock Skew                |                   -0.125 |                                                                                                                       -0.131 |                                                                                                             -0.072 |
| Slack                     |                    5.068 |                                                                                                                       -4.106 |                                                                                                             -3.246 |
| Timing Exception          |                          |                                                                                                                              |                                                                                                                    |
| Bounding Box Size         | 0% x 0%                  | 8% x 1%                                                                                                                      | 11% x 1%                                                                                                           |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                       | (0, 0)                                                                                                             |
| Cumulative Fanout         |                        3 |                                                                                                                          179 |                                                                                                                261 |
| Fixed Loc                 |                        0 |                                                                                                                            0 |                                                                                                                  0 |
| Fixed Route               |                        0 |                                                                                                                            0 |                                                                                                                  0 |
| Hold Fix Detour           |                        0 |                                                                                                                            0 |                                                                                                                  0 |
| Combined LUT Pairs        |                        0 |                                                                                                                            0 |                                                                                                                  0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                 | Safely Timed                                                                                                       |
| Logic Levels              |                        0 |                                                                                                                           23 |                                                                                                                 21 |
| Routes                    |                        1 |                                                                                                                           23 |                                                                                                                 21 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 FDRE | FDRE LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT4 LUT5 LUT3 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT4 LUT4 LUT6 LUT5 FDRE |
| Start Point Clock         | clk                      | clk                                                                                                                          | clk                                                                                                                |
| End Point Clock           | clk                      | clk                                                                                                                          | clk                                                                                                                |
| DSP Block                 | None                     | None                                                                                                                         | None                                                                                                               |
| BRAM                      | None                     | None                                                                                                                         | None                                                                                                               |
| IO Crossings              |                        0 |                                                                                                                            0 |                                                                                                                  0 |
| SLR Crossings             |                        0 |                                                                                                                            0 |                                                                                                                  0 |
| PBlocks                   |                        0 |                                                                                                                            0 |                                                                                                                  0 |
| High Fanout               |                        3 |                                                                                                                           21 |                                                                                                                 43 |
| Dont Touch                |                        0 |                                                                                                                            0 |                                                                                                                  0 |
| Mark Debug                |                        0 |                                                                                                                            0 |                                                                                                                  0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                       | FDRE/C                                                                                                             |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                       | FDRE/D                                                                                                             |
| Start Point Pin           | sr_p.sr_3[197]/C         | muon_cand_12.pt_1_rep1/C                                                                                                     | sr_p.sr_1_10.roi_ret_213/C                                                                                         |
| End Point Pin             | muon_cand_12.pt_1_rep1/D | sr_p.sr_1_10.roi_ret_213/D                                                                                                   | sr_p.sr_2_15.roi_ret_419/D                                                                                         |
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------+
|      Characteristics      |     WorstPath to Src     |                                                       Path #7                                                      |  WorstPath from Dst  |
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------+
| Requirement               |                    6.250 |                                                                                                              6.250 |                6.250 |
| Path Delay                |                    0.789 |                                                                                                             10.305 |                0.295 |
| Logic Delay               | 0.093(12%)               | 2.555(25%)                                                                                                         | 0.096(33%)           |
| Net Delay                 | 0.696(88%)               | 7.750(75%)                                                                                                         | 0.199(67%)           |
| Clock Skew                |                   -0.022 |                                                                                                             -0.041 |               -0.223 |
| Slack                     |                    5.431 |                                                                                                             -4.104 |                5.724 |
| Timing Exception          |                          |                                                                                                                    |                      |
| Bounding Box Size         | 0% x 0%                  | 11% x 1%                                                                                                           | 0% x 0%              |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                             | (0, 0)               |
| Cumulative Fanout         |                        3 |                                                                                                                235 |                    1 |
| Fixed Loc                 |                        0 |                                                                                                                  0 |                    0 |
| Fixed Route               |                        0 |                                                                                                                  0 |                    0 |
| Hold Fix Detour           |                        0 |                                                                                                                  0 |                    0 |
| Combined LUT Pairs        |                        0 |                                                                                                                  0 |                    0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                       | Safely Timed         |
| Logic Levels              |                        0 |                                                                                                                 21 |                    0 |
| Routes                    |                        1 |                                                                                                                 21 |                    1 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT5 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT4 LUT4 LUT6 LUT4 LUT6 LUT4 LUT6 LUT6 LUT6 FDRE | FDRE FDRE            |
| Start Point Clock         | clk                      | clk                                                                                                                | clk                  |
| End Point Clock           | clk                      | clk                                                                                                                | clk                  |
| DSP Block                 | None                     | None                                                                                                               | None                 |
| BRAM                      | None                     | None                                                                                                               | None                 |
| IO Crossings              |                        0 |                                                                                                                  0 |                    0 |
| SLR Crossings             |                        0 |                                                                                                                  0 |                    0 |
| PBlocks                   |                        0 |                                                                                                                  0 |                    0 |
| High Fanout               |                        3 |                                                                                                                 37 |                    1 |
| Dont Touch                |                        0 |                                                                                                                  0 |                    0 |
| Mark Debug                |                        0 |                                                                                                                  0 |                    0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                             | FDRE/C               |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                             | FDRE/D               |
| Start Point Pin           | sr_p.sr_3[132]/C         | muon_cand_8.pt_fast[0]/C                                                                                           | sr_p.sr_1_6.roi[7]/C |
| End Point Pin             | muon_cand_8.pt_fast[0]/D | sr_p.sr_1_6.roi[7]/D                                                                                               | sr_p.sr_2_6.roi[7]/D |
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------+
|      Characteristics      |     WorstPath to Src     |                                                              Path #8                                                              |  WorstPath from Dst  |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------+
| Requirement               |                    6.250 |                                                                                                                             6.250 |                6.250 |
| Path Delay                |                    0.789 |                                                                                                                            10.247 |                1.623 |
| Logic Delay               | 0.093(12%)               | 3.238(32%)                                                                                                                        | 0.096(6%)            |
| Net Delay                 | 0.696(88%)               | 7.009(68%)                                                                                                                        | 1.527(94%)           |
| Clock Skew                |                   -0.022 |                                                                                                                            -0.097 |               -0.128 |
| Slack                     |                    5.431 |                                                                                                                            -4.103 |                4.490 |
| Timing Exception          |                          |                                                                                                                                   |                      |
| Bounding Box Size         | 0% x 0%                  | 11% x 1%                                                                                                                          | 6% x 0%              |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                            | (0, 0)               |
| Cumulative Fanout         |                        3 |                                                                                                                               202 |                    1 |
| Fixed Loc                 |                        0 |                                                                                                                                 0 |                    0 |
| Fixed Route               |                        0 |                                                                                                                                 0 |                    0 |
| Hold Fix Detour           |                        0 |                                                                                                                                 0 |                    0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                 0 |                    0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                      | Safely Timed         |
| Logic Levels              |                        0 |                                                                                                                                24 |                    0 |
| Routes                    |                        1 |                                                                                                                                24 |                    1 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT5 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT6 LUT4 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE FDRE            |
| Start Point Clock         | clk                      | clk                                                                                                                               | clk                  |
| End Point Clock           | clk                      | clk                                                                                                                               | clk                  |
| DSP Block                 | None                     | None                                                                                                                              | None                 |
| BRAM                      | None                     | None                                                                                                                              | None                 |
| IO Crossings              |                        0 |                                                                                                                                 0 |                    3 |
| SLR Crossings             |                        0 |                                                                                                                                 0 |                    0 |
| PBlocks                   |                        0 |                                                                                                                                 0 |                    0 |
| High Fanout               |                        3 |                                                                                                                                28 |                    1 |
| Dont Touch                |                        0 |                                                                                                                                 0 |                    0 |
| Mark Debug                |                        0 |                                                                                                                                 0 |                    0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                            | FDRE/C               |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                            | FDRE/D               |
| Start Point Pin           | sr_p.sr_3[132]/C         | muon_cand_8.pt_fast[0]/C                                                                                                          | sr_p.sr_1_6.roi[5]/C |
| End Point Pin             | muon_cand_8.pt_fast[0]/D | sr_p.sr_1_6.roi[5]/D                                                                                                              | sr_p.sr_2_6.roi[5]/D |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                              Path #9                                                              |                                                 WorstPath from Dst                                                 |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    6.250 |                                                                                                                             6.250 |                                                                                                              6.250 |
| Path Delay                |                    0.789 |                                                                                                                            10.430 |                                                                                                              9.049 |
| Logic Delay               | 0.093(12%)               | 3.168(31%)                                                                                                                        | 2.648(30%)                                                                                                         |
| Net Delay                 | 0.696(88%)               | 7.262(69%)                                                                                                                        | 6.401(70%)                                                                                                         |
| Clock Skew                |                   -0.022 |                                                                                                                             0.090 |                                                                                                             -0.365 |
| Slack                     |                    5.431 |                                                                                                                            -4.099 |                                                                                                             -3.173 |
| Timing Exception          |                          |                                                                                                                                   |                                                                                                                    |
| Bounding Box Size         | 0% x 0%                  | 10% x 1%                                                                                                                          | 11% x 1%                                                                                                           |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                            | (0, 0)                                                                                                             |
| Cumulative Fanout         |                        3 |                                                                                                                               187 |                                                                                                                244 |
| Fixed Loc                 |                        0 |                                                                                                                                 0 |                                                                                                                  0 |
| Fixed Route               |                        0 |                                                                                                                                 0 |                                                                                                                  0 |
| Hold Fix Detour           |                        0 |                                                                                                                                 0 |                                                                                                                  0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                 0 |                                                                                                                  0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                      | Safely Timed                                                                                                       |
| Logic Levels              |                        0 |                                                                                                                                24 |                                                                                                                 21 |
| Routes                    |                        1 |                                                                                                                                24 |                                                                                                                 21 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT5 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT6 LUT4 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 FDRE | FDRE LUT6 LUT4 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT4 LUT6 FDRE |
| Start Point Clock         | clk                      | clk                                                                                                                               | clk                                                                                                                |
| End Point Clock           | clk                      | clk                                                                                                                               | clk                                                                                                                |
| DSP Block                 | None                     | None                                                                                                                              | None                                                                                                               |
| BRAM                      | None                     | None                                                                                                                              | None                                                                                                               |
| IO Crossings              |                        0 |                                                                                                                                 0 |                                                                                                                  0 |
| SLR Crossings             |                        0 |                                                                                                                                 0 |                                                                                                                  0 |
| PBlocks                   |                        0 |                                                                                                                                 0 |                                                                                                                  0 |
| High Fanout               |                        3 |                                                                                                                                25 |                                                                                                                 51 |
| Dont Touch                |                        0 |                                                                                                                                 0 |                                                                                                                  0 |
| Mark Debug                |                        0 |                                                                                                                                 0 |                                                                                                                  0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                            | FDRE/C                                                                                                             |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                            | FDRE/D                                                                                                             |
| Start Point Pin           | sr_p.sr_3[132]/C         | muon_cand_8.pt_fast[0]/C                                                                                                          | sr_p.sr_1_7.pt_ret_195/C                                                                                           |
| End Point Pin             | muon_cand_8.pt_fast[0]/D | sr_p.sr_1_7.pt_ret_195/D                                                                                                          | sr_p.sr_2_15.sector_ret_211/D                                                                                      |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                         Path #10                                                        |                                                    WorstPath from Dst                                                   |
+---------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    6.250 |                                                                                                                   6.250 |                                                                                                                   6.250 |
| Path Delay                |                    0.789 |                                                                                                                  10.127 |                                                                                                                   9.140 |
| Logic Delay               | 0.093(12%)               | 2.943(30%)                                                                                                              | 2.393(27%)                                                                                                              |
| Net Delay                 | 0.696(88%)               | 7.184(70%)                                                                                                              | 6.747(73%)                                                                                                              |
| Clock Skew                |                   -0.022 |                                                                                                                  -0.114 |                                                                                                                  -0.119 |
| Slack                     |                    5.431 |                                                                                                                  -4.099 |                                                                                                                  -3.018 |
| Timing Exception          |                          |                                                                                                                         |                                                                                                                         |
| Bounding Box Size         | 0% x 0%                  | 10% x 1%                                                                                                                | 12% x 1%                                                                                                                |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                  | (0, 0)                                                                                                                  |
| Cumulative Fanout         |                        3 |                                                                                                                     187 |                                                                                                                     244 |
| Fixed Loc                 |                        0 |                                                                                                                       0 |                                                                                                                       0 |
| Fixed Route               |                        0 |                                                                                                                       0 |                                                                                                                       0 |
| Hold Fix Detour           |                        0 |                                                                                                                       0 |                                                                                                                       0 |
| Combined LUT Pairs        |                        0 |                                                                                                                       0 |                                                                                                                       0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                            | Safely Timed                                                                                                            |
| Logic Levels              |                        0 |                                                                                                                      22 |                                                                                                                      22 |
| Routes                    |                        1 |                                                                                                                      23 |                                                                                                                      22 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT5 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT6 LUT4 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 FDRE | FDRE LUT4 LUT5 LUT4 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 FDRE |
| Start Point Clock         | clk                      | clk                                                                                                                     | clk                                                                                                                     |
| End Point Clock           | clk                      | clk                                                                                                                     | clk                                                                                                                     |
| DSP Block                 | None                     | None                                                                                                                    | None                                                                                                                    |
| BRAM                      | None                     | None                                                                                                                    | None                                                                                                                    |
| IO Crossings              |                        0 |                                                                                                                       0 |                                                                                                                       0 |
| SLR Crossings             |                        0 |                                                                                                                       0 |                                                                                                                       0 |
| PBlocks                   |                        0 |                                                                                                                       0 |                                                                                                                       0 |
| High Fanout               |                        3 |                                                                                                                      25 |                                                                                                                      43 |
| Dont Touch                |                        0 |                                                                                                                       0 |                                                                                                                       0 |
| Mark Debug                |                        0 |                                                                                                                       0 |                                                                                                                       0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                  | FDRE/C                                                                                                                  |
| End Point Pin Primitive   | FDRE/D                   | FDRE/R                                                                                                                  | FDRE/D                                                                                                                  |
| Start Point Pin           | sr_p.sr_3[132]/C         | muon_cand_8.pt_fast[0]/C                                                                                                | sr_p.sr_1_10.sector_ret_1044_rep1/C                                                                                     |
| End Point Pin             | muon_cand_8.pt_fast[0]/D | sr_p.sr_1_10.sector_ret_1044_rep1/R                                                                                     | sr_p.sr_2_15.sector_ret_242/D                                                                                           |
+---------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+---+----+---+---+----+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  | 2 |  3 | 4 | 5 |  6 |  7 | 8 |  9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 |
+-----------------+-------------+-----+---+----+---+---+----+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk             | 6.250ns     | 268 | 6 | 17 | 9 | 7 | 35 | 14 | 7 | 13 | 18 |  2 | 17 | 18 | 51 | 25 | 18 | 27 | 35 | 80 | 80 | 94 | 85 | 37 | 27 | 10 |
+-----------------+-------------+-----+---+----+---+---+----+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+----------------+-------------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
|    Instance    |                            Module                           | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3   |    LUT4    |     LUT5    |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+----------------+-------------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
| (top)          |                                                     wrapper | 0.81 |           3.65 |            9688 | 0(0.0%) | 103(1.8%) | 141(2.4%) | 684(11.7%) | 1424(24.3%) | 3510(59.9%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1 | muon_sorter_I016_O016_D002_SHORTSR-freq160retfan10000_rev_1 | 0.67 |           4.16 |            7075 | 0(0.0%) | 102(1.8%) | 141(2.4%) | 599(10.4%) | 1424(24.7%) | 3510(60.8%) |          0 |   0 |    0 |    0 |    0 |
+----------------+-------------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                2 |       113% | (CLEL_R_X62Y510,CLEM_X64Y513) | wrapper(100%) |            0% |        5.1875 | 99%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                2 |       135% | (CLEL_R_X62Y502,CLEM_X64Y505) | wrapper(100%) |            0% |       5.42969 | 99%          | 0%         |  15% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                3 |       102% | (CLEM_X60Y503,CLEM_X64Y510)   | wrapper(100%) |            0% |       5.47321 | 100%         | 0%         |   4% |   0% | NA   | 0%   | NA  |    0% |  0% |
| West      |                2 |       120% | (CLEL_R_X62Y508,CLEM_X64Y511) | wrapper(100%) |            0% |       5.38281 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                2 |           0.087% | (CLEM_X60Y504,CLEM_X63Y507)   | wrapper(100%) |            0% |       5.59375 | 100%         | 0%         |   3% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Global |                2 |           0.028% | (CLEM_X63Y489,CLEM_X66Y496)   | wrapper(100%) |            0% |       4.97917 | 90%          | 0%         |  13% |   0% | NA   | NA   | 0%  |    0% |  0% |
| East      | Global |                3 |           0.104% | (CLEM_X58Y500,CLEM_X69Y507)   | wrapper(100%) |            0% |        5.2934 | 98%          | 0%         |  13% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| West      | Global |                4 |           0.184% | (CLEM_X60Y488,CLEM_X67Y519)   | wrapper(100%) |            0% |       4.99772 | 91%          | 0%         |  16% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| North     | Long   |                0 |           0.001% | (CLEM_X59Y505,CLEM_X59Y505)   | wrapper(100%) |            0% |         5.625 | 100%         | 0%         |   6% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Long   |                1 |           0.009% | (CLEM_X60Y502,CLEM_X61Y503)   | wrapper(100%) |            0% |       5.10417 | 100%         | 0%         |  16% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      | Long   |                0 |           0.009% | (CLEM_X63Y517,CLEM_X63Y517)   | wrapper(100%) |            0% |          3.75 | 62%          | 0%         |  62% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Short  |                5 |           0.252% | (CLEL_R_X55Y491,CLEM_X70Y522) | wrapper(100%) |            0% |       4.25068 | 78%          | 0%         |  18% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                3 |           0.118% | (CLEM_X60Y488,CLEM_X67Y499)   | wrapper(100%) |            0% |       4.98003 | 90%          | 0%         |  17% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                5 |           0.207% | (CLEM_X54Y489,CLEM_X69Y520)   | wrapper(100%) |            0% |       4.05973 | 74%          | 0%         |  16% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                5 |           0.331% | (CLEM_X58Y488,CLEM_X73Y519)   | wrapper(100%) |            0% |       4.40788 | 80%          | 0%         |  16% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |      Congestion Window      |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| West      |                0 |        93% | (CLEM_X63Y510,CLEM_X63Y510) | wrapper(100%) |            0% |           5.5 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X61Y511   | 368             | 402          | 35%                  | wrapper(100%) | Y                   |
| CLEM_X61Y510   | 368             | 403          | 35%                  | wrapper(100%) | Y                   |
| CLEL_R_X58Y500 | 356             | 414          | 35%                  | wrapper(100%) | Y                   |
| CLEM_X58Y502   | 354             | 412          | 34%                  | wrapper(100%) | Y                   |
| CLEM_X58Y501   | 354             | 413          | 34%                  | wrapper(100%) | Y                   |
| CLEM_X58Y499   | 354             | 415          | 34%                  | wrapper(100%) | Y                   |
| CLEM_X61Y509   | 368             | 405          | 34%                  | wrapper(100%) | Y                   |
| CLEL_R_X60Y510 | 365             | 403          | 34%                  | wrapper(100%) | Y                   |
| CLEL_R_X58Y501 | 356             | 413          | 34%                  | wrapper(100%) | Y                   |
| CLEM_X58Y498   | 354             | 416          | 34%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X63Y502   | 377             | 412          | 45%                  | wrapper(100%) | Y                   |
| CLEL_R_X67Y516 | 395             | 397          | 45%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y502 | 379             | 412          | 45%                  | wrapper(100%) | Y                   |
| CLEM_X65Y502   | 384             | 412          | 43%                  | wrapper(100%) | Y                   |
| CLEM_X64Y502   | 380             | 412          | 43%                  | wrapper(100%) | Y                   |
| CLEL_R_X68Y516 | 399             | 397          | 42%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y503 | 379             | 411          | 41%                  | wrapper(100%) | Y                   |
| CLEL_R_X62Y501 | 374             | 413          | 41%                  | wrapper(100%) | Y                   |
| CLEM_X65Y501   | 384             | 413          | 41%                  | wrapper(100%) | Y                   |
| CLEM_X64Y501   | 380             | 413          | 41%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


