// Seed: 1536616980
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output logic id_1,
    input id_2,
    output logic id_3,
    input id_4,
    input uwire id_5
);
  assign id_3 = id_5[1];
endmodule
