library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.numeric_std.all;

Entity REGB is 
	PORT(
		MOB: in std_logic_vector(7 downto 0);
		CLK: in std_logic;
		REGB: out std_logic_vector(7 downto 0) );
End REGB;

architecture behavior of REGB is 
	signal node: std_logic_vector(7 downto 0);
begin
	with CLK select 
	node <= MOB when '1',
			  Null when others;
	REGB <= node;
end behavior;