read_verilog ../top_latch.v
synth -top top
flowmap top
write_verilog synth.v
