git clone --depth 1 --no-tags https://github.com/Vincent-ice/5th-loongson-class-in-NEUQ.git f:/verilog_sva_gh_scraper/data/full_repos/692774721
git clone --depth 1 --no-tags https://github.com/evietron/BackBit-OpenSource.git f:/verilog_sva_gh_scraper/data/full_repos/695086776
git clone --depth 1 --no-tags https://github.com/ACMClassCourse-2022/RISC-V-CPU-2023.git f:/verilog_sva_gh_scraper/data/full_repos/697313582
git clone --depth 1 --no-tags https://github.com/Youssefmdany/10-Gigabit-Ethernet-MAC-Core-UVM-Verification-.git f:/verilog_sva_gh_scraper/data/full_repos/695735486
git clone --depth 1 --no-tags https://github.com/HKUSTGZ-MICS-LYU/FlattenRTL.git f:/verilog_sva_gh_scraper/data/full_repos/696671752
git clone --depth 1 --no-tags https://github.com/lauchinyuan/FPGA_DDR3_Ctrl.git f:/verilog_sva_gh_scraper/data/full_repos/692741072
git clone --depth 1 --no-tags https://github.com/AhmedAmrAbdellatif1/Multi-Clock-Domain-System.git f:/verilog_sva_gh_scraper/data/full_repos/695510661
git clone --depth 1 --no-tags https://github.com/jeceljr/baby8.git f:/verilog_sva_gh_scraper/data/full_repos/697993024
git clone --depth 1 --no-tags https://github.com/Vikkdsun/FLASH-SPI.git f:/verilog_sva_gh_scraper/data/full_repos/694705623
git clone --depth 1 --no-tags https://github.com/mole99/tt05-one-sprite-pony.git f:/verilog_sva_gh_scraper/data/full_repos/692997383
git clone --depth 1 --no-tags https://github.com/MostafaHassan0053/RISC-V-implementation-using-Verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/696972892
git clone --depth 1 --no-tags https://github.com/wihn2021/THUEE-CPU-2023.git f:/verilog_sva_gh_scraper/data/full_repos/695821049
git clone --depth 1 --no-tags https://github.com/AbbyShenCs/5StagePipelinedCPU.git f:/verilog_sva_gh_scraper/data/full_repos/692983551
git clone --depth 1 --no-tags https://github.com/Eslzzyl/riscv-pipeline-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/694032751
git clone --depth 1 --no-tags https://github.com/ieee-ceda-datc/RDF-2023.git f:/verilog_sva_gh_scraper/data/full_repos/695616457
git clone --depth 1 --no-tags https://github.com/twd2/tang-mega-138k-pro-tests.git f:/verilog_sva_gh_scraper/data/full_repos/699494697
git clone --depth 1 --no-tags https://github.com/exhan100chou/QCLDPC-RTL.git f:/verilog_sva_gh_scraper/data/full_repos/694645397
git clone --depth 1 --no-tags https://github.com/ARX-0/projects_ALU.git f:/verilog_sva_gh_scraper/data/full_repos/694186583
git clone --depth 1 --no-tags https://github.com/fedy0/zta.git f:/verilog_sva_gh_scraper/data/full_repos/699310903
git clone --depth 1 --no-tags https://github.com/Mohammed-Abed-Alkareem/Modeling-a-Multifunction-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/695088607
git clone --depth 1 --no-tags https://github.com/GX400-Friends/gx400-src.git f:/verilog_sva_gh_scraper/data/full_repos/698422547
git clone --depth 1 --no-tags https://github.com/DOUDIU/Video-Stitching-Using-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/696831344
git clone --depth 1 --no-tags https://github.com/NEUQNPEE/CS_Computer-Science-and-Technology.git f:/verilog_sva_gh_scraper/data/full_repos/699826708
git clone --depth 1 --no-tags https://github.com/Mohammed-Abed-Alkareem/Simple-accumulator-computer-system-.git f:/verilog_sva_gh_scraper/data/full_repos/695084437
git clone --depth 1 --no-tags https://github.com/AdachiChidori/Pi_calculator.git f:/verilog_sva_gh_scraper/data/full_repos/694205474
git clone --depth 1 --no-tags https://github.com/shahdramez2/UART-Protocol-verilog-proj.git f:/verilog_sva_gh_scraper/data/full_repos/692624402
git clone --depth 1 --no-tags https://github.com/CesarHRS/basic_circuits.git f:/verilog_sva_gh_scraper/data/full_repos/697965616
git clone --depth 1 --no-tags https://github.com/ahmedkha2/USB_UTMI.git f:/verilog_sva_gh_scraper/data/full_repos/692908490
git clone --depth 1 --no-tags https://github.com/YupengSu/SME309_MicroprocessorDesign.git f:/verilog_sva_gh_scraper/data/full_repos/697278932
git clone --depth 1 --no-tags https://github.com/Chill-97068/undergraduate_project-CRYSTALS_KYBER_system.git f:/verilog_sva_gh_scraper/data/full_repos/694677739
git clone --depth 1 --no-tags https://github.com/posoco2000/posoco.git f:/verilog_sva_gh_scraper/data/full_repos/698439440
git clone --depth 1 --no-tags https://github.com/EngAhmed21/Sub-RTL-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/692894121
git clone --depth 1 --no-tags https://github.com/RISCV-MYTH-WORKSHOP/riscv-myth-workshop-sep23-fayizferosh.git f:/verilog_sva_gh_scraper/data/full_repos/694977677
git clone --depth 1 --no-tags https://github.com/MaZirui2001/DIgital-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/692736949
git clone --depth 1 --no-tags https://github.com/exhan100chou/RS_EUCLIDEAN_RTL.git f:/verilog_sva_gh_scraper/data/full_repos/697847553
git clone --depth 1 --no-tags https://github.com/urish/tt05-silife-8x8.git f:/verilog_sva_gh_scraper/data/full_repos/693809063
git clone --depth 1 --no-tags https://github.com/NiharGowdaS/MP_EE_24-V.git f:/verilog_sva_gh_scraper/data/full_repos/699942706
git clone --depth 1 --no-tags https://github.com/vernamlab/GarbledEDA.git f:/verilog_sva_gh_scraper/data/full_repos/697460459
git clone --depth 1 --no-tags https://github.com/NikhilRout/verilog-dsd.git f:/verilog_sva_gh_scraper/data/full_repos/694802523
git clone --depth 1 --no-tags https://github.com/TinyTapeout/tt05-dffram-example.git f:/verilog_sva_gh_scraper/data/full_repos/694308258
git clone --depth 1 --no-tags https://github.com/tusharshenoy/RTL-Day-9-CMOS-Logic-Gates.git f:/verilog_sva_gh_scraper/data/full_repos/697786988
git clone --depth 1 --no-tags https://github.com/Joy-Zhe/ComputerArchitecture.git f:/verilog_sva_gh_scraper/data/full_repos/695727800
git clone --depth 1 --no-tags https://github.com/w1049/SJTU-course.git f:/verilog_sva_gh_scraper/data/full_repos/695411172
git clone --depth 1 --no-tags https://github.com/Hibiki33/Intelligent-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/696305269
git clone --depth 1 --no-tags https://github.com/Jolllly-bot/LoongArch-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/698052233
git clone --depth 1 --no-tags https://github.com/QifanWang28/SME309_Microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/699702416
git clone --depth 1 --no-tags https://github.com/SherifMohamed2602/RISC-V-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/692762007
git clone --depth 1 --no-tags https://github.com/vossi1/nu6509.git f:/verilog_sva_gh_scraper/data/full_repos/699180068
git clone --depth 1 --no-tags https://github.com/muzhiyun/Tang_138K_HDMI.git f:/verilog_sva_gh_scraper/data/full_repos/698543314
git clone --depth 1 --no-tags https://github.com/Benisonpin/ADC_LVDS.git f:/verilog_sva_gh_scraper/data/full_repos/697073345
git clone --depth 1 --no-tags https://github.com/tusharshenoy/RTL-Day-14-Decoder.git f:/verilog_sva_gh_scraper/data/full_repos/699498567
git clone --depth 1 --no-tags https://github.com/tusharshenoy/RTL-Day-10-Johnson-Counter.git f:/verilog_sva_gh_scraper/data/full_repos/698266012
git clone --depth 1 --no-tags https://github.com/HeiHuDie/UCAS-CA.git f:/verilog_sva_gh_scraper/data/full_repos/698825873
git clone --depth 1 --no-tags https://github.com/Jaya-Bansal/ONN.git f:/verilog_sva_gh_scraper/data/full_repos/695789216
git clone --depth 1 --no-tags https://github.com/eslamaoao/Low_Power_Configurable_Multi_Clock_Digital_System.git f:/verilog_sva_gh_scraper/data/full_repos/697596715
git clone --depth 1 --no-tags https://github.com/FluFFka/uart.git f:/verilog_sva_gh_scraper/data/full_repos/699189517
git clone --depth 1 --no-tags https://github.com/clsf/Problema_1_Monitoramento_Umidade_e_Temperatura.git f:/verilog_sva_gh_scraper/data/full_repos/692732837
git clone --depth 1 --no-tags https://github.com/SS1234567890/corundum_13p.git f:/verilog_sva_gh_scraper/data/full_repos/696530207
git clone --depth 1 --no-tags https://github.com/tusharshenoy/RTL-Day-2-Adder-Subtractor.git f:/verilog_sva_gh_scraper/data/full_repos/694170967
git clone --depth 1 --no-tags https://github.com/tusharshenoy/RTL-Day-3-Sequential-Circuits.git f:/verilog_sva_gh_scraper/data/full_repos/694691190
git clone --depth 1 --no-tags https://github.com/sk20ecsksjti/VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/692698870
git clone --depth 1 --no-tags https://github.com/tusharshenoy/RTL-Day-8-4x1Mux-using-2x1Mux.git f:/verilog_sva_gh_scraper/data/full_repos/697307212
git clone --depth 1 --no-tags https://github.com/adrianparvino/myrv.git f:/verilog_sva_gh_scraper/data/full_repos/698265231
git clone --depth 1 --no-tags https://github.com/JoyenBenitto/physical-design-exploration.git f:/verilog_sva_gh_scraper/data/full_repos/693083052
git clone --depth 1 --no-tags https://github.com/tusharshenoy/RTL-Day-13-Encoder.git f:/verilog_sva_gh_scraper/data/full_repos/699389246
git clone --depth 1 --no-tags https://github.com/osainhh/9K_projects.git f:/verilog_sva_gh_scraper/data/full_repos/699017988
git clone --depth 1 --no-tags https://github.com/sususjysjy/Linux-on-c906-with-litex.git f:/verilog_sva_gh_scraper/data/full_repos/697369652
git clone --depth 1 --no-tags https://github.com/Vmykfmp/NYCU_ICLAB_2023F.git f:/verilog_sva_gh_scraper/data/full_repos/695578672
git clone --depth 1 --no-tags https://github.com/tusharshenoy/RTL-Day-11-Ring-and-Gray-Counter.git f:/verilog_sva_gh_scraper/data/full_repos/698631420
git clone --depth 1 --no-tags https://github.com/tusharshenoy/RTL-Day-4-Up-Down-Counter.git f:/verilog_sva_gh_scraper/data/full_repos/695134283
git clone --depth 1 --no-tags https://github.com/Vikkdsun/IIC_EEPROM.git f:/verilog_sva_gh_scraper/data/full_repos/699229286
git clone --depth 1 --no-tags https://github.com/Cal-Poly-RAMP/tapeout-ci-2311.git f:/verilog_sva_gh_scraper/data/full_repos/698400480
git clone --depth 1 --no-tags https://github.com/Manancdac/Verilog_lab_CDAC.git f:/verilog_sva_gh_scraper/data/full_repos/698969089
git clone --depth 1 --no-tags https://github.com/acawhiz/DE10-LITE-Digital-Oscilloscope-with-FFT.git f:/verilog_sva_gh_scraper/data/full_repos/695290816
git clone --depth 1 --no-tags https://github.com/madhumitamukherjee/Ditty_systems.git f:/verilog_sva_gh_scraper/data/full_repos/699247446
git clone --depth 1 --no-tags https://github.com/Wolfenstein31/RTL-Design-and-Synthesis-of-CNN.git f:/verilog_sva_gh_scraper/data/full_repos/693922971
git clone --depth 1 --no-tags https://github.com/Peng-Yuyang-2003/RAW-to-RGB888-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/693070805
git clone --depth 1 --no-tags https://github.com/alvin0912/ImageDemosaicing.git f:/verilog_sva_gh_scraper/data/full_repos/699418533
git clone --depth 1 --no-tags https://github.com/AndrejChoo/AVR_like_core_on_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/693976113
git clone --depth 1 --no-tags https://github.com/DishanChulawnasa/YosysModuleExporter.git f:/verilog_sva_gh_scraper/data/full_repos/698586125
git clone --depth 1 --no-tags https://github.com/almtorres805/eec180.git f:/verilog_sva_gh_scraper/data/full_repos/696496161
git clone --depth 1 --no-tags https://github.com/ObrinaOlivewing/DigitalCircuits.git f:/verilog_sva_gh_scraper/data/full_repos/699442486
git clone --depth 1 --no-tags https://github.com/KONGM1MG/structure.git f:/verilog_sva_gh_scraper/data/full_repos/698516465
git clone --depth 1 --no-tags https://github.com/eslamaoao/UART_RX.git f:/verilog_sva_gh_scraper/data/full_repos/697594951
git clone --depth 1 --no-tags https://github.com/OmarBadr108/Low-Power-Configurable-Multi-Clock-Digital-System.git f:/verilog_sva_gh_scraper/data/full_repos/699654994
git clone --depth 1 --no-tags https://github.com/tusharshenoy/RTL-Day-6-Parallel-Adder-Subtractor.git f:/verilog_sva_gh_scraper/data/full_repos/696138118
git clone --depth 1 --no-tags https://github.com/birdybro/PartyParrot_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/696507287
git clone --depth 1 --no-tags https://github.com/Fireinthesky1/Digital-Clock-Project.git f:/verilog_sva_gh_scraper/data/full_repos/694925450
git clone --depth 1 --no-tags https://github.com/francoriba/ALU-UART-Basys3.git f:/verilog_sva_gh_scraper/data/full_repos/697449249
git clone --depth 1 --no-tags https://github.com/ycx122/qiaomu-risc-v.git f:/verilog_sva_gh_scraper/data/full_repos/693708792
git clone --depth 1 --no-tags https://github.com/jpppppppppppppppppppppppp/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/694084895
git clone --depth 1 --no-tags https://github.com/sijah/MaxPooling_Verilog_CNN.git f:/verilog_sva_gh_scraper/data/full_repos/694514025
git clone --depth 1 --no-tags https://github.com/TheLapisGoat/COA-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/699242168
git clone --depth 1 --no-tags https://github.com/eslamaoao/UART_TX.git f:/verilog_sva_gh_scraper/data/full_repos/697593972
git clone --depth 1 --no-tags https://github.com/kathtian/ML-based-Feedback-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/692821604
git clone --depth 1 --no-tags https://github.com/KanishR1/RISCV_Automatic-Sanitizer-Dispenser.git f:/verilog_sva_gh_scraper/data/full_repos/699006484
git clone --depth 1 --no-tags https://github.com/deva2711/RTL_design.git f:/verilog_sva_gh_scraper/data/full_repos/699359592
git clone --depth 1 --no-tags https://github.com/TDIE/cpu_arch.git f:/verilog_sva_gh_scraper/data/full_repos/693866178
git clone --depth 1 --no-tags https://github.com/bassantatef/ATM-based-bank-system-Design-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/698603362
git clone --depth 1 --no-tags https://github.com/cp024s/I2C.git f:/verilog_sva_gh_scraper/data/full_repos/692951696
