Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Oct 16 00:02:08 2025
| Host         : Peter-PC_Rig running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file Lab3_main_timing_summary_routed.rpt -pb Lab3_main_timing_summary_routed.pb -rpx Lab3_main_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab3_main
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  29          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (13)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.911        0.000                      0                  264        0.063        0.000                      0                  264        2.750        0.000                       0                   100  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.911        0.000                      0                  264        0.063        0.000                      0                  264        2.750        0.000                       0                   100  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.911ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.911ns  (required time - arrival time)
  Source:                 db_write/ticks_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            db_write/ticks_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.508ns  (logic 0.890ns (19.741%)  route 3.618ns (80.259%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.384ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.750     5.384    db_write/CLK100_IBUF_BUFG
    SLICE_X38Y13         FDRE                                         r  db_write/ticks_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.518     5.902 r  db_write/ticks_reg[22]/Q
                         net (fo=2, routed)           1.201     7.103    db_write/ticks_reg[22]
    SLICE_X40Y8          LUT6 (Prop_lut6_I3_O)        0.124     7.227 r  db_write/ticks[0]_i_7/O
                         net (fo=2, routed)           0.962     8.190    db_write/ticks[0]_i_7_n_0
    SLICE_X40Y11         LUT5 (Prop_lut5_I2_O)        0.124     8.314 f  db_write/ticks[0]_i_3/O
                         net (fo=1, routed)           0.416     8.729    db_write/p_0_in
    SLICE_X40Y10         LUT3 (Prop_lut3_I1_O)        0.124     8.853 r  db_write/ticks[0]_i_1/O
                         net (fo=25, routed)          1.039     9.893    db_write/ticks[0]_i_1_n_0
    SLICE_X38Y8          FDRE                                         r  db_write/ticks_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.577    14.935    db_write/CLK100_IBUF_BUFG
    SLICE_X38Y8          FDRE                                         r  db_write/ticks_reg[0]/C
                         clock pessimism              0.428    15.363    
                         clock uncertainty           -0.035    15.328    
    SLICE_X38Y8          FDRE (Setup_fdre_C_R)       -0.524    14.804    db_write/ticks_reg[0]
  -------------------------------------------------------------------
                         required time                         14.804    
                         arrival time                          -9.893    
  -------------------------------------------------------------------
                         slack                                  4.911    

Slack (MET) :             4.911ns  (required time - arrival time)
  Source:                 db_write/ticks_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            db_write/ticks_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.508ns  (logic 0.890ns (19.741%)  route 3.618ns (80.259%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.384ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.750     5.384    db_write/CLK100_IBUF_BUFG
    SLICE_X38Y13         FDRE                                         r  db_write/ticks_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.518     5.902 r  db_write/ticks_reg[22]/Q
                         net (fo=2, routed)           1.201     7.103    db_write/ticks_reg[22]
    SLICE_X40Y8          LUT6 (Prop_lut6_I3_O)        0.124     7.227 r  db_write/ticks[0]_i_7/O
                         net (fo=2, routed)           0.962     8.190    db_write/ticks[0]_i_7_n_0
    SLICE_X40Y11         LUT5 (Prop_lut5_I2_O)        0.124     8.314 f  db_write/ticks[0]_i_3/O
                         net (fo=1, routed)           0.416     8.729    db_write/p_0_in
    SLICE_X40Y10         LUT3 (Prop_lut3_I1_O)        0.124     8.853 r  db_write/ticks[0]_i_1/O
                         net (fo=25, routed)          1.039     9.893    db_write/ticks[0]_i_1_n_0
    SLICE_X38Y8          FDRE                                         r  db_write/ticks_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.577    14.935    db_write/CLK100_IBUF_BUFG
    SLICE_X38Y8          FDRE                                         r  db_write/ticks_reg[1]/C
                         clock pessimism              0.428    15.363    
                         clock uncertainty           -0.035    15.328    
    SLICE_X38Y8          FDRE (Setup_fdre_C_R)       -0.524    14.804    db_write/ticks_reg[1]
  -------------------------------------------------------------------
                         required time                         14.804    
                         arrival time                          -9.893    
  -------------------------------------------------------------------
                         slack                                  4.911    

Slack (MET) :             4.911ns  (required time - arrival time)
  Source:                 db_write/ticks_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            db_write/ticks_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.508ns  (logic 0.890ns (19.741%)  route 3.618ns (80.259%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.384ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.750     5.384    db_write/CLK100_IBUF_BUFG
    SLICE_X38Y13         FDRE                                         r  db_write/ticks_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.518     5.902 r  db_write/ticks_reg[22]/Q
                         net (fo=2, routed)           1.201     7.103    db_write/ticks_reg[22]
    SLICE_X40Y8          LUT6 (Prop_lut6_I3_O)        0.124     7.227 r  db_write/ticks[0]_i_7/O
                         net (fo=2, routed)           0.962     8.190    db_write/ticks[0]_i_7_n_0
    SLICE_X40Y11         LUT5 (Prop_lut5_I2_O)        0.124     8.314 f  db_write/ticks[0]_i_3/O
                         net (fo=1, routed)           0.416     8.729    db_write/p_0_in
    SLICE_X40Y10         LUT3 (Prop_lut3_I1_O)        0.124     8.853 r  db_write/ticks[0]_i_1/O
                         net (fo=25, routed)          1.039     9.893    db_write/ticks[0]_i_1_n_0
    SLICE_X38Y8          FDRE                                         r  db_write/ticks_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.577    14.935    db_write/CLK100_IBUF_BUFG
    SLICE_X38Y8          FDRE                                         r  db_write/ticks_reg[2]/C
                         clock pessimism              0.428    15.363    
                         clock uncertainty           -0.035    15.328    
    SLICE_X38Y8          FDRE (Setup_fdre_C_R)       -0.524    14.804    db_write/ticks_reg[2]
  -------------------------------------------------------------------
                         required time                         14.804    
                         arrival time                          -9.893    
  -------------------------------------------------------------------
                         slack                                  4.911    

Slack (MET) :             4.911ns  (required time - arrival time)
  Source:                 db_write/ticks_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            db_write/ticks_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.508ns  (logic 0.890ns (19.741%)  route 3.618ns (80.259%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.384ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.750     5.384    db_write/CLK100_IBUF_BUFG
    SLICE_X38Y13         FDRE                                         r  db_write/ticks_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.518     5.902 r  db_write/ticks_reg[22]/Q
                         net (fo=2, routed)           1.201     7.103    db_write/ticks_reg[22]
    SLICE_X40Y8          LUT6 (Prop_lut6_I3_O)        0.124     7.227 r  db_write/ticks[0]_i_7/O
                         net (fo=2, routed)           0.962     8.190    db_write/ticks[0]_i_7_n_0
    SLICE_X40Y11         LUT5 (Prop_lut5_I2_O)        0.124     8.314 f  db_write/ticks[0]_i_3/O
                         net (fo=1, routed)           0.416     8.729    db_write/p_0_in
    SLICE_X40Y10         LUT3 (Prop_lut3_I1_O)        0.124     8.853 r  db_write/ticks[0]_i_1/O
                         net (fo=25, routed)          1.039     9.893    db_write/ticks[0]_i_1_n_0
    SLICE_X38Y8          FDRE                                         r  db_write/ticks_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.577    14.935    db_write/CLK100_IBUF_BUFG
    SLICE_X38Y8          FDRE                                         r  db_write/ticks_reg[3]/C
                         clock pessimism              0.428    15.363    
                         clock uncertainty           -0.035    15.328    
    SLICE_X38Y8          FDRE (Setup_fdre_C_R)       -0.524    14.804    db_write/ticks_reg[3]
  -------------------------------------------------------------------
                         required time                         14.804    
                         arrival time                          -9.893    
  -------------------------------------------------------------------
                         slack                                  4.911    

Slack (MET) :             4.973ns  (required time - arrival time)
  Source:                 db_read/ticks_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            db_read/ticks_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.541ns  (logic 0.828ns (18.236%)  route 3.713ns (81.764%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.384ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.750     5.384    db_read/CLK100_IBUF_BUFG
    SLICE_X39Y13         FDRE                                         r  db_read/ticks_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.456     5.840 r  db_read/ticks_reg[22]/Q
                         net (fo=2, routed)           1.140     6.980    db_read/ticks_reg[22]
    SLICE_X40Y8          LUT6 (Prop_lut6_I3_O)        0.124     7.104 r  db_read/ticks[0]_i_7__0/O
                         net (fo=2, routed)           1.138     8.242    db_read/ticks[0]_i_7__0_n_0
    SLICE_X41Y12         LUT5 (Prop_lut5_I2_O)        0.124     8.366 f  db_read/ticks[0]_i_3__0/O
                         net (fo=1, routed)           0.433     8.799    db_read/ticks[0]_i_3__0_n_0
    SLICE_X41Y12         LUT3 (Prop_lut3_I1_O)        0.124     8.923 r  db_read/ticks[0]_i_1__0/O
                         net (fo=25, routed)          1.001     9.925    db_read/ticks[0]_i_1__0_n_0
    SLICE_X39Y9          FDRE                                         r  db_read/ticks_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.576    14.934    db_read/CLK100_IBUF_BUFG
    SLICE_X39Y9          FDRE                                         r  db_read/ticks_reg[4]/C
                         clock pessimism              0.428    15.362    
                         clock uncertainty           -0.035    15.327    
    SLICE_X39Y9          FDRE (Setup_fdre_C_R)       -0.429    14.898    db_read/ticks_reg[4]
  -------------------------------------------------------------------
                         required time                         14.898    
                         arrival time                          -9.925    
  -------------------------------------------------------------------
                         slack                                  4.973    

Slack (MET) :             4.973ns  (required time - arrival time)
  Source:                 db_read/ticks_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            db_read/ticks_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.541ns  (logic 0.828ns (18.236%)  route 3.713ns (81.764%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.384ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.750     5.384    db_read/CLK100_IBUF_BUFG
    SLICE_X39Y13         FDRE                                         r  db_read/ticks_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.456     5.840 r  db_read/ticks_reg[22]/Q
                         net (fo=2, routed)           1.140     6.980    db_read/ticks_reg[22]
    SLICE_X40Y8          LUT6 (Prop_lut6_I3_O)        0.124     7.104 r  db_read/ticks[0]_i_7__0/O
                         net (fo=2, routed)           1.138     8.242    db_read/ticks[0]_i_7__0_n_0
    SLICE_X41Y12         LUT5 (Prop_lut5_I2_O)        0.124     8.366 f  db_read/ticks[0]_i_3__0/O
                         net (fo=1, routed)           0.433     8.799    db_read/ticks[0]_i_3__0_n_0
    SLICE_X41Y12         LUT3 (Prop_lut3_I1_O)        0.124     8.923 r  db_read/ticks[0]_i_1__0/O
                         net (fo=25, routed)          1.001     9.925    db_read/ticks[0]_i_1__0_n_0
    SLICE_X39Y9          FDRE                                         r  db_read/ticks_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.576    14.934    db_read/CLK100_IBUF_BUFG
    SLICE_X39Y9          FDRE                                         r  db_read/ticks_reg[5]/C
                         clock pessimism              0.428    15.362    
                         clock uncertainty           -0.035    15.327    
    SLICE_X39Y9          FDRE (Setup_fdre_C_R)       -0.429    14.898    db_read/ticks_reg[5]
  -------------------------------------------------------------------
                         required time                         14.898    
                         arrival time                          -9.925    
  -------------------------------------------------------------------
                         slack                                  4.973    

Slack (MET) :             4.973ns  (required time - arrival time)
  Source:                 db_read/ticks_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            db_read/ticks_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.541ns  (logic 0.828ns (18.236%)  route 3.713ns (81.764%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.384ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.750     5.384    db_read/CLK100_IBUF_BUFG
    SLICE_X39Y13         FDRE                                         r  db_read/ticks_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.456     5.840 r  db_read/ticks_reg[22]/Q
                         net (fo=2, routed)           1.140     6.980    db_read/ticks_reg[22]
    SLICE_X40Y8          LUT6 (Prop_lut6_I3_O)        0.124     7.104 r  db_read/ticks[0]_i_7__0/O
                         net (fo=2, routed)           1.138     8.242    db_read/ticks[0]_i_7__0_n_0
    SLICE_X41Y12         LUT5 (Prop_lut5_I2_O)        0.124     8.366 f  db_read/ticks[0]_i_3__0/O
                         net (fo=1, routed)           0.433     8.799    db_read/ticks[0]_i_3__0_n_0
    SLICE_X41Y12         LUT3 (Prop_lut3_I1_O)        0.124     8.923 r  db_read/ticks[0]_i_1__0/O
                         net (fo=25, routed)          1.001     9.925    db_read/ticks[0]_i_1__0_n_0
    SLICE_X39Y9          FDRE                                         r  db_read/ticks_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.576    14.934    db_read/CLK100_IBUF_BUFG
    SLICE_X39Y9          FDRE                                         r  db_read/ticks_reg[6]/C
                         clock pessimism              0.428    15.362    
                         clock uncertainty           -0.035    15.327    
    SLICE_X39Y9          FDRE (Setup_fdre_C_R)       -0.429    14.898    db_read/ticks_reg[6]
  -------------------------------------------------------------------
                         required time                         14.898    
                         arrival time                          -9.925    
  -------------------------------------------------------------------
                         slack                                  4.973    

Slack (MET) :             4.973ns  (required time - arrival time)
  Source:                 db_read/ticks_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            db_read/ticks_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.541ns  (logic 0.828ns (18.236%)  route 3.713ns (81.764%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.384ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.750     5.384    db_read/CLK100_IBUF_BUFG
    SLICE_X39Y13         FDRE                                         r  db_read/ticks_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.456     5.840 r  db_read/ticks_reg[22]/Q
                         net (fo=2, routed)           1.140     6.980    db_read/ticks_reg[22]
    SLICE_X40Y8          LUT6 (Prop_lut6_I3_O)        0.124     7.104 r  db_read/ticks[0]_i_7__0/O
                         net (fo=2, routed)           1.138     8.242    db_read/ticks[0]_i_7__0_n_0
    SLICE_X41Y12         LUT5 (Prop_lut5_I2_O)        0.124     8.366 f  db_read/ticks[0]_i_3__0/O
                         net (fo=1, routed)           0.433     8.799    db_read/ticks[0]_i_3__0_n_0
    SLICE_X41Y12         LUT3 (Prop_lut3_I1_O)        0.124     8.923 r  db_read/ticks[0]_i_1__0/O
                         net (fo=25, routed)          1.001     9.925    db_read/ticks[0]_i_1__0_n_0
    SLICE_X39Y9          FDRE                                         r  db_read/ticks_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.576    14.934    db_read/CLK100_IBUF_BUFG
    SLICE_X39Y9          FDRE                                         r  db_read/ticks_reg[7]/C
                         clock pessimism              0.428    15.362    
                         clock uncertainty           -0.035    15.327    
    SLICE_X39Y9          FDRE (Setup_fdre_C_R)       -0.429    14.898    db_read/ticks_reg[7]
  -------------------------------------------------------------------
                         required time                         14.898    
                         arrival time                          -9.925    
  -------------------------------------------------------------------
                         slack                                  4.973    

Slack (MET) :             5.056ns  (required time - arrival time)
  Source:                 db_read/ticks_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            db_read/ticks_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 0.828ns (18.572%)  route 3.630ns (81.428%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.384ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.750     5.384    db_read/CLK100_IBUF_BUFG
    SLICE_X39Y13         FDRE                                         r  db_read/ticks_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.456     5.840 r  db_read/ticks_reg[22]/Q
                         net (fo=2, routed)           1.140     6.980    db_read/ticks_reg[22]
    SLICE_X40Y8          LUT6 (Prop_lut6_I3_O)        0.124     7.104 r  db_read/ticks[0]_i_7__0/O
                         net (fo=2, routed)           1.138     8.242    db_read/ticks[0]_i_7__0_n_0
    SLICE_X41Y12         LUT5 (Prop_lut5_I2_O)        0.124     8.366 f  db_read/ticks[0]_i_3__0/O
                         net (fo=1, routed)           0.433     8.799    db_read/ticks[0]_i_3__0_n_0
    SLICE_X41Y12         LUT3 (Prop_lut3_I1_O)        0.124     8.923 r  db_read/ticks[0]_i_1__0/O
                         net (fo=25, routed)          0.919     9.843    db_read/ticks[0]_i_1__0_n_0
    SLICE_X39Y8          FDRE                                         r  db_read/ticks_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.577    14.935    db_read/CLK100_IBUF_BUFG
    SLICE_X39Y8          FDRE                                         r  db_read/ticks_reg[0]/C
                         clock pessimism              0.428    15.363    
                         clock uncertainty           -0.035    15.328    
    SLICE_X39Y8          FDRE (Setup_fdre_C_R)       -0.429    14.899    db_read/ticks_reg[0]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                          -9.843    
  -------------------------------------------------------------------
                         slack                                  5.056    

Slack (MET) :             5.056ns  (required time - arrival time)
  Source:                 db_read/ticks_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            db_read/ticks_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 0.828ns (18.572%)  route 3.630ns (81.428%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.384ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.750     5.384    db_read/CLK100_IBUF_BUFG
    SLICE_X39Y13         FDRE                                         r  db_read/ticks_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.456     5.840 r  db_read/ticks_reg[22]/Q
                         net (fo=2, routed)           1.140     6.980    db_read/ticks_reg[22]
    SLICE_X40Y8          LUT6 (Prop_lut6_I3_O)        0.124     7.104 r  db_read/ticks[0]_i_7__0/O
                         net (fo=2, routed)           1.138     8.242    db_read/ticks[0]_i_7__0_n_0
    SLICE_X41Y12         LUT5 (Prop_lut5_I2_O)        0.124     8.366 f  db_read/ticks[0]_i_3__0/O
                         net (fo=1, routed)           0.433     8.799    db_read/ticks[0]_i_3__0_n_0
    SLICE_X41Y12         LUT3 (Prop_lut3_I1_O)        0.124     8.923 r  db_read/ticks[0]_i_1__0/O
                         net (fo=25, routed)          0.919     9.843    db_read/ticks[0]_i_1__0_n_0
    SLICE_X39Y8          FDRE                                         r  db_read/ticks_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.577    14.935    db_read/CLK100_IBUF_BUFG
    SLICE_X39Y8          FDRE                                         r  db_read/ticks_reg[1]/C
                         clock pessimism              0.428    15.363    
                         clock uncertainty           -0.035    15.328    
    SLICE_X39Y8          FDRE (Setup_fdre_C_R)       -0.429    14.899    db_read/ticks_reg[1]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                          -9.843    
  -------------------------------------------------------------------
                         slack                                  5.056    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 fifo_inst/wr_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            fifo_inst/fifo_buffer_reg_0_15_6_7/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.311%)  route 0.247ns (63.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.590     1.468    fifo_inst/CLK100_IBUF_BUFG
    SLICE_X41Y13         FDRE                                         r  fifo_inst/wr_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  fifo_inst/wr_index_reg[1]/Q
                         net (fo=21, routed)          0.247     1.856    fifo_inst/fifo_buffer_reg_0_15_6_7/A1
    SLICE_X42Y12         RAMD32                                       r  fifo_inst/fifo_buffer_reg_0_15_6_7/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.859     1.984    fifo_inst/fifo_buffer_reg_0_15_6_7/WCLK
    SLICE_X42Y12         RAMD32                                       r  fifo_inst/fifo_buffer_reg_0_15_6_7/DP/CLK
                         clock pessimism             -0.500     1.484    
    SLICE_X42Y12         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.793    fifo_inst/fifo_buffer_reg_0_15_6_7/DP
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 fifo_inst/wr_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            fifo_inst/fifo_buffer_reg_0_15_6_7/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.311%)  route 0.247ns (63.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.590     1.468    fifo_inst/CLK100_IBUF_BUFG
    SLICE_X41Y13         FDRE                                         r  fifo_inst/wr_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  fifo_inst/wr_index_reg[1]/Q
                         net (fo=21, routed)          0.247     1.856    fifo_inst/fifo_buffer_reg_0_15_6_7/A1
    SLICE_X42Y12         RAMD32                                       r  fifo_inst/fifo_buffer_reg_0_15_6_7/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.859     1.984    fifo_inst/fifo_buffer_reg_0_15_6_7/WCLK
    SLICE_X42Y12         RAMD32                                       r  fifo_inst/fifo_buffer_reg_0_15_6_7/SP/CLK
                         clock pessimism             -0.500     1.484    
    SLICE_X42Y12         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.793    fifo_inst/fifo_buffer_reg_0_15_6_7/SP
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 fifo_inst/wr_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            fifo_inst/fifo_buffer_reg_0_15_6_7__0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.311%)  route 0.247ns (63.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.590     1.468    fifo_inst/CLK100_IBUF_BUFG
    SLICE_X41Y13         FDRE                                         r  fifo_inst/wr_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  fifo_inst/wr_index_reg[1]/Q
                         net (fo=21, routed)          0.247     1.856    fifo_inst/fifo_buffer_reg_0_15_6_7__0/A1
    SLICE_X42Y12         RAMD32                                       r  fifo_inst/fifo_buffer_reg_0_15_6_7__0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.859     1.984    fifo_inst/fifo_buffer_reg_0_15_6_7__0/WCLK
    SLICE_X42Y12         RAMD32                                       r  fifo_inst/fifo_buffer_reg_0_15_6_7__0/DP/CLK
                         clock pessimism             -0.500     1.484    
    SLICE_X42Y12         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.793    fifo_inst/fifo_buffer_reg_0_15_6_7__0/DP
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 fifo_inst/wr_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            fifo_inst/fifo_buffer_reg_0_15_6_7__0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.311%)  route 0.247ns (63.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.590     1.468    fifo_inst/CLK100_IBUF_BUFG
    SLICE_X41Y13         FDRE                                         r  fifo_inst/wr_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  fifo_inst/wr_index_reg[1]/Q
                         net (fo=21, routed)          0.247     1.856    fifo_inst/fifo_buffer_reg_0_15_6_7__0/A1
    SLICE_X42Y12         RAMD32                                       r  fifo_inst/fifo_buffer_reg_0_15_6_7__0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.859     1.984    fifo_inst/fifo_buffer_reg_0_15_6_7__0/WCLK
    SLICE_X42Y12         RAMD32                                       r  fifo_inst/fifo_buffer_reg_0_15_6_7__0/SP/CLK
                         clock pessimism             -0.500     1.484    
    SLICE_X42Y12         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.793    fifo_inst/fifo_buffer_reg_0_15_6_7__0/SP
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 DATA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            fifo_inst/fifo_buffer_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.827%)  route 0.103ns (42.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.592     1.470    CLK100_IBUF_BUFG
    SLICE_X40Y11         FDRE                                         r  DATA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y11         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  DATA_reg[0]/Q
                         net (fo=1, routed)           0.103     1.714    fifo_inst/fifo_buffer_reg_0_15_0_5/DIA0
    SLICE_X42Y11         RAMD32                                       r  fifo_inst/fifo_buffer_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.861     1.986    fifo_inst/fifo_buffer_reg_0_15_0_5/WCLK
    SLICE_X42Y11         RAMD32                                       r  fifo_inst/fifo_buffer_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.500     1.486    
    SLICE_X42Y11         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.633    fifo_inst/fifo_buffer_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 fifo_inst/wr_index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            fifo_inst/fifo_buffer_reg_0_15_6_7/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.128ns (33.407%)  route 0.255ns (66.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.590     1.468    fifo_inst/CLK100_IBUF_BUFG
    SLICE_X41Y13         FDRE                                         r  fifo_inst/wr_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  fifo_inst/wr_index_reg[3]/Q
                         net (fo=18, routed)          0.255     1.851    fifo_inst/fifo_buffer_reg_0_15_6_7/A3
    SLICE_X42Y12         RAMD32                                       r  fifo_inst/fifo_buffer_reg_0_15_6_7/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.859     1.984    fifo_inst/fifo_buffer_reg_0_15_6_7/WCLK
    SLICE_X42Y12         RAMD32                                       r  fifo_inst/fifo_buffer_reg_0_15_6_7/DP/CLK
                         clock pessimism             -0.500     1.484    
    SLICE_X42Y12         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     1.671    fifo_inst/fifo_buffer_reg_0_15_6_7/DP
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 fifo_inst/wr_index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            fifo_inst/fifo_buffer_reg_0_15_6_7/SP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.128ns (33.407%)  route 0.255ns (66.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.590     1.468    fifo_inst/CLK100_IBUF_BUFG
    SLICE_X41Y13         FDRE                                         r  fifo_inst/wr_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  fifo_inst/wr_index_reg[3]/Q
                         net (fo=18, routed)          0.255     1.851    fifo_inst/fifo_buffer_reg_0_15_6_7/A3
    SLICE_X42Y12         RAMD32                                       r  fifo_inst/fifo_buffer_reg_0_15_6_7/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.859     1.984    fifo_inst/fifo_buffer_reg_0_15_6_7/WCLK
    SLICE_X42Y12         RAMD32                                       r  fifo_inst/fifo_buffer_reg_0_15_6_7/SP/CLK
                         clock pessimism             -0.500     1.484    
    SLICE_X42Y12         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     1.671    fifo_inst/fifo_buffer_reg_0_15_6_7/SP
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 fifo_inst/wr_index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            fifo_inst/fifo_buffer_reg_0_15_6_7__0/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.128ns (33.407%)  route 0.255ns (66.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.590     1.468    fifo_inst/CLK100_IBUF_BUFG
    SLICE_X41Y13         FDRE                                         r  fifo_inst/wr_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  fifo_inst/wr_index_reg[3]/Q
                         net (fo=18, routed)          0.255     1.851    fifo_inst/fifo_buffer_reg_0_15_6_7__0/A3
    SLICE_X42Y12         RAMD32                                       r  fifo_inst/fifo_buffer_reg_0_15_6_7__0/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.859     1.984    fifo_inst/fifo_buffer_reg_0_15_6_7__0/WCLK
    SLICE_X42Y12         RAMD32                                       r  fifo_inst/fifo_buffer_reg_0_15_6_7__0/DP/CLK
                         clock pessimism             -0.500     1.484    
    SLICE_X42Y12         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     1.671    fifo_inst/fifo_buffer_reg_0_15_6_7__0/DP
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 fifo_inst/wr_index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            fifo_inst/fifo_buffer_reg_0_15_6_7__0/SP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.128ns (33.407%)  route 0.255ns (66.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.590     1.468    fifo_inst/CLK100_IBUF_BUFG
    SLICE_X41Y13         FDRE                                         r  fifo_inst/wr_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  fifo_inst/wr_index_reg[3]/Q
                         net (fo=18, routed)          0.255     1.851    fifo_inst/fifo_buffer_reg_0_15_6_7__0/A3
    SLICE_X42Y12         RAMD32                                       r  fifo_inst/fifo_buffer_reg_0_15_6_7__0/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.859     1.984    fifo_inst/fifo_buffer_reg_0_15_6_7__0/WCLK
    SLICE_X42Y12         RAMD32                                       r  fifo_inst/fifo_buffer_reg_0_15_6_7__0/SP/CLK
                         clock pessimism             -0.500     1.484    
    SLICE_X42Y12         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     1.671    fifo_inst/fifo_buffer_reg_0_15_6_7__0/SP
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 pre_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            DATA_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.590     1.468    CLK100_IBUF_BUFG
    SLICE_X43Y14         FDRE                                         r  pre_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y14         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  pre_data_reg[3]/Q
                         net (fo=1, routed)           0.116     1.725    pre_data[3]
    SLICE_X43Y14         FDRE                                         r  DATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.858     1.983    CLK100_IBUF_BUFG
    SLICE_X43Y14         FDRE                                         r  DATA_reg[3]/C
                         clock pessimism             -0.515     1.468    
    SLICE_X43Y14         FDRE (Hold_fdre_C_D)         0.070     1.538    DATA_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { CLK100 }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X40Y14    CLEAR_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X40Y11    DATA_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X42Y14    DATA_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X43Y11    DATA_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X43Y14    DATA_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X42Y14    DATA_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X43Y12    DATA_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X43Y12    DATA_reg[6]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X43Y14    DATA_reg[7]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         6.000       4.750      SLICE_X42Y11    fifo_inst/fifo_buffer_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         6.000       4.750      SLICE_X42Y11    fifo_inst/fifo_buffer_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         6.000       4.750      SLICE_X42Y11    fifo_inst/fifo_buffer_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         6.000       4.750      SLICE_X42Y11    fifo_inst/fifo_buffer_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         6.000       4.750      SLICE_X42Y11    fifo_inst/fifo_buffer_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         6.000       4.750      SLICE_X42Y11    fifo_inst/fifo_buffer_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         6.000       4.750      SLICE_X42Y11    fifo_inst/fifo_buffer_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         6.000       4.750      SLICE_X42Y11    fifo_inst/fifo_buffer_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         6.000       4.750      SLICE_X42Y11    fifo_inst/fifo_buffer_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         6.000       4.750      SLICE_X42Y11    fifo_inst/fifo_buffer_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X42Y11    fifo_inst/fifo_buffer_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X42Y11    fifo_inst/fifo_buffer_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X42Y11    fifo_inst/fifo_buffer_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X42Y11    fifo_inst/fifo_buffer_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X42Y11    fifo_inst/fifo_buffer_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X42Y11    fifo_inst/fifo_buffer_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X42Y11    fifo_inst/fifo_buffer_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X42Y11    fifo_inst/fifo_buffer_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X42Y11    fifo_inst/fifo_buffer_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X42Y11    fifo_inst/fifo_buffer_reg_0_15_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fifo_inst/rd_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.199ns  (logic 4.643ns (50.473%)  route 4.556ns (49.527%))
  Logic Levels:           3  (LUT3=1 OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.752     5.386    fifo_inst/CLK100_IBUF_BUFG
    SLICE_X40Y13         FDRE                                         r  fifo_inst/rd_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDRE (Prop_fdre_C_Q)         0.419     5.805 r  fifo_inst/rd_index_reg[1]/Q
                         net (fo=14, routed)          1.206     7.012    fifo_inst/fifo_buffer_reg_0_15_0_5/ADDRB1
    SLICE_X42Y11         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.324     7.336 r  fifo_inst/fifo_buffer_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.579     7.915    fifo_inst/rd_data[2]
    SLICE_X43Y11         LUT3 (Prop_lut3_I2_O)        0.348     8.263 r  fifo_inst/LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.771    11.033    LED_OBUF[2]
    R19                  OBUF (Prop_obuf_I_O)         3.552    14.586 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.586    LED[2]
    R19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_inst/rd_index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.021ns  (logic 4.416ns (48.957%)  route 4.605ns (51.043%))
  Logic Levels:           3  (LUT3=1 OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.752     5.386    fifo_inst/CLK100_IBUF_BUFG
    SLICE_X40Y13         FDRE                                         r  fifo_inst/rd_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDRE (Prop_fdre_C_Q)         0.419     5.805 r  fifo_inst/rd_index_reg[3]/Q
                         net (fo=12, routed)          1.259     7.064    fifo_inst/fifo_buffer_reg_0_15_0_5/ADDRC3
    SLICE_X42Y11         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     7.363 r  fifo_inst/fifo_buffer_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.773     8.136    fifo_inst/rd_data[5]
    SLICE_X43Y13         LUT3 (Prop_lut3_I2_O)        0.124     8.260 r  fifo_inst/LED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.573    10.833    LED_OBUF[5]
    U13                  OBUF (Prop_obuf_I_O)         3.574    14.407 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.407    LED[5]
    U13                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_inst/rd_index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.673ns  (logic 4.834ns (55.730%)  route 3.840ns (44.270%))
  Logic Levels:           3  (LUT3=1 OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.752     5.386    fifo_inst/CLK100_IBUF_BUFG
    SLICE_X40Y13         FDRE                                         r  fifo_inst/rd_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDRE (Prop_fdre_C_Q)         0.419     5.805 r  fifo_inst/rd_index_reg[3]/Q
                         net (fo=12, routed)          1.259     7.064    fifo_inst/fifo_buffer_reg_0_15_0_5/ADDRC3
    SLICE_X42Y11         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.328     7.392 r  fifo_inst/fifo_buffer_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.501     7.893    fifo_inst/rd_data[4]
    SLICE_X43Y11         LUT3 (Prop_lut3_I2_O)        0.359     8.252 r  fifo_inst/LED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.079    10.332    LED_OBUF[4]
    T19                  OBUF (Prop_obuf_I_O)         3.728    14.059 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.059    LED[4]
    T19                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_inst/rd_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.551ns  (logic 4.846ns (56.668%)  route 3.705ns (43.332%))
  Logic Levels:           3  (LUT3=1 OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.752     5.386    fifo_inst/CLK100_IBUF_BUFG
    SLICE_X40Y13         FDRE                                         r  fifo_inst/rd_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDRE (Prop_fdre_C_Q)         0.419     5.805 r  fifo_inst/rd_index_reg[1]/Q
                         net (fo=14, routed)          1.214     7.020    fifo_inst/fifo_buffer_reg_0_15_0_5/ADDRA1
    SLICE_X42Y11         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.318     7.338 r  fifo_inst/fifo_buffer_reg_0_15_0_5/RAMA/O
                         net (fo=1, routed)           0.577     7.914    fifo_inst/rd_data[0]
    SLICE_X43Y13         LUT3 (Prop_lut3_I2_O)        0.357     8.271 r  fifo_inst/LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.914    10.186    LED_OBUF[0]
    N20                  OBUF (Prop_obuf_I_O)         3.752    13.937 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.937    LED[0]
    N20                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_inst/rd_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.242ns  (logic 4.616ns (56.007%)  route 3.626ns (43.993%))
  Logic Levels:           3  (LUT3=1 OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.752     5.386    fifo_inst/CLK100_IBUF_BUFG
    SLICE_X40Y13         FDRE                                         r  fifo_inst/rd_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDRE (Prop_fdre_C_Q)         0.419     5.805 r  fifo_inst/rd_index_reg[1]/Q
                         net (fo=14, routed)          1.214     7.020    fifo_inst/fifo_buffer_reg_0_15_0_5/ADDRA1
    SLICE_X42Y11         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.296     7.316 r  fifo_inst/fifo_buffer_reg_0_15_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.493     7.809    fifo_inst/rd_data[1]
    SLICE_X43Y11         LUT3 (Prop_lut3_I2_O)        0.150     7.959 r  fifo_inst/LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.918     9.877    LED_OBUF[1]
    P20                  OBUF (Prop_obuf_I_O)         3.751    13.628 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.628    LED[1]
    P20                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_inst/rd_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            RGB0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.154ns  (logic 4.603ns (56.449%)  route 3.551ns (43.551%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.752     5.386    fifo_inst/CLK100_IBUF_BUFG
    SLICE_X40Y13         FDRE                                         r  fifo_inst/rd_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDRE (Prop_fdre_C_Q)         0.419     5.805 r  fifo_inst/rd_index_reg[1]/Q
                         net (fo=14, routed)          0.852     6.657    fifo_inst/rd_index_reg_n_0_[1]
    SLICE_X43Y13         LUT6 (Prop_lut6_I4_O)        0.296     6.953 r  fifo_inst/RGB0_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.667     7.620    fifo_inst/RGB0_OBUF[0]_inst_i_2_n_0
    SLICE_X43Y13         LUT3 (Prop_lut3_I2_O)        0.152     7.772 r  fifo_inst/RGB0_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           2.032     9.804    RGB0_OBUF[0]
    W18                  OBUF (Prop_obuf_I_O)         3.736    13.540 r  RGB0_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.540    RGB0[0]
    W18                                                               r  RGB0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_inst/rd_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.153ns  (logic 4.376ns (53.676%)  route 3.777ns (46.324%))
  Logic Levels:           3  (LUT3=1 OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.752     5.386    fifo_inst/CLK100_IBUF_BUFG
    SLICE_X40Y13         FDRE                                         r  fifo_inst/rd_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDRE (Prop_fdre_C_Q)         0.419     5.805 r  fifo_inst/rd_index_reg[1]/Q
                         net (fo=14, routed)          1.206     7.012    fifo_inst/fifo_buffer_reg_0_15_0_5/ADDRB1
    SLICE_X42Y11         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.296     7.308 r  fifo_inst/fifo_buffer_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.655     7.962    fifo_inst/rd_data[3]
    SLICE_X43Y11         LUT3 (Prop_lut3_I2_O)        0.124     8.086 r  fifo_inst/LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.916    10.002    LED_OBUF[3]
    T20                  OBUF (Prop_obuf_I_O)         3.537    13.539 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.539    LED[3]
    T20                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_inst/rd_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.886ns  (logic 4.622ns (58.602%)  route 3.265ns (41.398%))
  Logic Levels:           3  (LUT3=1 OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.752     5.386    fifo_inst/CLK100_IBUF_BUFG
    SLICE_X40Y13         FDRE                                         r  fifo_inst/rd_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDRE (Prop_fdre_C_Q)         0.419     5.805 r  fifo_inst/rd_index_reg[1]/Q
                         net (fo=14, routed)          0.989     6.794    fifo_inst/fifo_buffer_reg_0_15_6_7__0/DPRA1
    SLICE_X42Y12         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.325     7.119 r  fifo_inst/fifo_buffer_reg_0_15_6_7__0/DP/O
                         net (fo=1, routed)           0.411     7.530    fifo_inst/rd_data[7]
    SLICE_X43Y13         LUT3 (Prop_lut3_I2_O)        0.331     7.861 r  fifo_inst/LED_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.865     9.726    LED_OBUF[7]
    W20                  OBUF (Prop_obuf_I_O)         3.547    13.273 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.273    LED[7]
    W20                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_inst/rd_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.875ns  (logic 4.384ns (55.662%)  route 3.492ns (44.338%))
  Logic Levels:           3  (LUT3=1 OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.752     5.386    fifo_inst/CLK100_IBUF_BUFG
    SLICE_X40Y13         FDRE                                         r  fifo_inst/rd_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDRE (Prop_fdre_C_Q)         0.419     5.805 r  fifo_inst/rd_index_reg[1]/Q
                         net (fo=14, routed)          0.989     6.794    fifo_inst/fifo_buffer_reg_0_15_6_7/DPRA1
    SLICE_X42Y12         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.296     7.090 r  fifo_inst/fifo_buffer_reg_0_15_6_7/DP/O
                         net (fo=1, routed)           0.643     7.733    fifo_inst/rd_data[6]
    SLICE_X43Y12         LUT3 (Prop_lut3_I2_O)        0.124     7.857 r  fifo_inst/LED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.860     9.717    LED_OBUF[6]
    V20                  OBUF (Prop_obuf_I_O)         3.545    13.262 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.262    LED[6]
    V20                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_inst/wr_index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            RGB0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.387ns  (logic 4.246ns (57.477%)  route 3.141ns (42.523%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.752     5.386    fifo_inst/CLK100_IBUF_BUFG
    SLICE_X41Y13         FDRE                                         r  fifo_inst/wr_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.419     5.805 r  fifo_inst/wr_index_reg[3]/Q
                         net (fo=18, routed)          1.451     7.256    fifo_inst/wr_index_reg[3]
    SLICE_X42Y13         LUT6 (Prop_lut6_I3_O)        0.296     7.552 r  fifo_inst/RGB0_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           1.691     9.242    RGB0_OBUF[1]
    W16                  OBUF (Prop_obuf_I_O)         3.531    12.773 r  RGB0_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.773    RGB0[1]
    W16                                                               r  RGB0[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fifo_inst/overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            RGB0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.802ns  (logic 1.395ns (77.421%)  route 0.407ns (22.579%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.590     1.468    fifo_inst/CLK100_IBUF_BUFG
    SLICE_X41Y14         FDRE                                         r  fifo_inst/overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y14         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  fifo_inst/overflow_reg/Q
                         net (fo=1, routed)           0.407     2.016    RGB0_OBUF[2]
    Y18                  OBUF (Prop_obuf_I_O)         1.254     3.270 r  RGB0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.270    RGB0[2]
    Y18                                                               r  RGB0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_inst/wr_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            RGB0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.927ns  (logic 1.418ns (73.588%)  route 0.509ns (26.412%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.590     1.468    fifo_inst/CLK100_IBUF_BUFG
    SLICE_X41Y13         FDRE                                         r  fifo_inst/wr_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  fifo_inst/wr_index_reg[1]/Q
                         net (fo=21, routed)          0.151     1.760    fifo_inst/wr_index_reg[1]
    SLICE_X42Y13         LUT6 (Prop_lut6_I0_O)        0.045     1.805 r  fifo_inst/RGB0_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           0.358     2.163    RGB0_OBUF[1]
    W16                  OBUF (Prop_obuf_I_O)         1.232     3.395 r  RGB0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.395    RGB0[1]
    W16                                                               r  RGB0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MODE_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.020ns  (logic 1.433ns (70.960%)  route 0.587ns (29.040%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.590     1.468    CLK100_IBUF_BUFG
    SLICE_X43Y13         FDRE                                         r  MODE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  MODE_reg/Q
                         net (fo=8, routed)           0.182     1.791    fifo_inst/MODE
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.045     1.836 r  fifo_inst/LED_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.404     2.241    LED_OBUF[7]
    W20                  OBUF (Prop_obuf_I_O)         1.247     3.488 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.488    LED[7]
    W20                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MODE_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.120ns  (logic 1.507ns (71.054%)  route 0.614ns (28.946%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.590     1.468    CLK100_IBUF_BUFG
    SLICE_X43Y13         FDRE                                         r  MODE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  MODE_reg/Q
                         net (fo=8, routed)           0.168     1.777    fifo_inst/MODE
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.051     1.828 r  fifo_inst/LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.445     2.274    LED_OBUF[0]
    N20                  OBUF (Prop_obuf_I_O)         1.315     3.588 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.588    LED[0]
    N20                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MODE_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.141ns  (logic 1.424ns (66.513%)  route 0.717ns (33.487%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.590     1.468    CLK100_IBUF_BUFG
    SLICE_X43Y13         FDRE                                         r  MODE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  MODE_reg/Q
                         net (fo=8, routed)           0.286     1.895    fifo_inst/MODE
    SLICE_X43Y11         LUT3 (Prop_lut3_I1_O)        0.045     1.940 r  fifo_inst/LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.431     2.371    LED_OBUF[3]
    T20                  OBUF (Prop_obuf_I_O)         1.238     3.609 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.609    LED[3]
    T20                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MODE_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.154ns  (logic 1.431ns (66.463%)  route 0.722ns (33.537%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.590     1.468    CLK100_IBUF_BUFG
    SLICE_X43Y13         FDRE                                         r  MODE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  MODE_reg/Q
                         net (fo=8, routed)           0.308     1.917    fifo_inst/MODE
    SLICE_X43Y12         LUT3 (Prop_lut3_I1_O)        0.045     1.962 r  fifo_inst/LED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.414     2.376    LED_OBUF[6]
    V20                  OBUF (Prop_obuf_I_O)         1.245     3.622 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.622    LED[6]
    V20                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MODE_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.270ns  (logic 1.474ns (64.907%)  route 0.797ns (35.093%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.590     1.468    CLK100_IBUF_BUFG
    SLICE_X43Y13         FDRE                                         r  MODE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  MODE_reg/Q
                         net (fo=8, routed)           0.286     1.895    fifo_inst/MODE
    SLICE_X43Y11         LUT3 (Prop_lut3_I1_O)        0.045     1.940 r  fifo_inst/LED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.510     2.451    LED_OBUF[4]
    T19                  OBUF (Prop_obuf_I_O)         1.288     3.738 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.738    LED[4]
    T19                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MODE_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.311ns  (logic 1.497ns (64.759%)  route 0.814ns (35.241%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.590     1.468    CLK100_IBUF_BUFG
    SLICE_X43Y13         FDRE                                         r  MODE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  MODE_reg/Q
                         net (fo=8, routed)           0.370     1.979    fifo_inst/MODE
    SLICE_X43Y11         LUT3 (Prop_lut3_I1_O)        0.044     2.023 r  fifo_inst/LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.444     2.467    LED_OBUF[1]
    P20                  OBUF (Prop_obuf_I_O)         1.312     3.779 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.779    LED[1]
    P20                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_inst/rd_index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            RGB0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.354ns  (logic 1.521ns (64.597%)  route 0.833ns (35.403%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.590     1.468    fifo_inst/CLK100_IBUF_BUFG
    SLICE_X40Y13         FDRE                                         r  fifo_inst/rd_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  fifo_inst/rd_index_reg[3]/Q
                         net (fo=12, routed)          0.356     1.952    fifo_inst/rd_index_reg_n_0_[3]
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.097     2.049 r  fifo_inst/RGB0_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.477     2.526    RGB0_OBUF[0]
    W18                  OBUF (Prop_obuf_I_O)         1.296     3.822 r  RGB0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.822    RGB0[0]
    W18                                                               r  RGB0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MODE_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.444ns  (logic 1.461ns (59.770%)  route 0.983ns (40.230%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.590     1.468    CLK100_IBUF_BUFG
    SLICE_X43Y13         FDRE                                         r  MODE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  MODE_reg/Q
                         net (fo=8, routed)           0.307     1.916    fifo_inst/MODE
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.045     1.961 r  fifo_inst/LED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.676     2.637    LED_OBUF[5]
    U13                  OBUF (Prop_obuf_I_O)         1.275     3.912 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.912    LED[5]
    U13                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PB[3]
                            (input port)
  Destination:            db_read/ticks_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.181ns  (logic 1.600ns (30.892%)  route 3.580ns (69.108%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  PB[3] (IN)
                         net (fo=0)                   0.000     0.000    PB[3]
    M14                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PB_IBUF[3]_inst/O
                         net (fo=3, routed)           2.579     4.055    db_read/PB_IBUF[0]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.124     4.179 r  db_read/ticks[0]_i_1__0/O
                         net (fo=25, routed)          1.001     5.181    db_read/ticks[0]_i_1__0_n_0
    SLICE_X39Y9          FDRE                                         r  db_read/ticks_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.576     4.934    db_read/CLK100_IBUF_BUFG
    SLICE_X39Y9          FDRE                                         r  db_read/ticks_reg[4]/C

Slack:                    inf
  Source:                 PB[3]
                            (input port)
  Destination:            db_read/ticks_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.181ns  (logic 1.600ns (30.892%)  route 3.580ns (69.108%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  PB[3] (IN)
                         net (fo=0)                   0.000     0.000    PB[3]
    M14                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PB_IBUF[3]_inst/O
                         net (fo=3, routed)           2.579     4.055    db_read/PB_IBUF[0]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.124     4.179 r  db_read/ticks[0]_i_1__0/O
                         net (fo=25, routed)          1.001     5.181    db_read/ticks[0]_i_1__0_n_0
    SLICE_X39Y9          FDRE                                         r  db_read/ticks_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.576     4.934    db_read/CLK100_IBUF_BUFG
    SLICE_X39Y9          FDRE                                         r  db_read/ticks_reg[5]/C

Slack:                    inf
  Source:                 PB[3]
                            (input port)
  Destination:            db_read/ticks_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.181ns  (logic 1.600ns (30.892%)  route 3.580ns (69.108%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  PB[3] (IN)
                         net (fo=0)                   0.000     0.000    PB[3]
    M14                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PB_IBUF[3]_inst/O
                         net (fo=3, routed)           2.579     4.055    db_read/PB_IBUF[0]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.124     4.179 r  db_read/ticks[0]_i_1__0/O
                         net (fo=25, routed)          1.001     5.181    db_read/ticks[0]_i_1__0_n_0
    SLICE_X39Y9          FDRE                                         r  db_read/ticks_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.576     4.934    db_read/CLK100_IBUF_BUFG
    SLICE_X39Y9          FDRE                                         r  db_read/ticks_reg[6]/C

Slack:                    inf
  Source:                 PB[3]
                            (input port)
  Destination:            db_read/ticks_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.181ns  (logic 1.600ns (30.892%)  route 3.580ns (69.108%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  PB[3] (IN)
                         net (fo=0)                   0.000     0.000    PB[3]
    M14                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PB_IBUF[3]_inst/O
                         net (fo=3, routed)           2.579     4.055    db_read/PB_IBUF[0]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.124     4.179 r  db_read/ticks[0]_i_1__0/O
                         net (fo=25, routed)          1.001     5.181    db_read/ticks[0]_i_1__0_n_0
    SLICE_X39Y9          FDRE                                         r  db_read/ticks_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.576     4.934    db_read/CLK100_IBUF_BUFG
    SLICE_X39Y9          FDRE                                         r  db_read/ticks_reg[7]/C

Slack:                    inf
  Source:                 PB[3]
                            (input port)
  Destination:            db_read/ticks_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.098ns  (logic 1.600ns (31.389%)  route 3.498ns (68.611%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  PB[3] (IN)
                         net (fo=0)                   0.000     0.000    PB[3]
    M14                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PB_IBUF[3]_inst/O
                         net (fo=3, routed)           2.579     4.055    db_read/PB_IBUF[0]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.124     4.179 r  db_read/ticks[0]_i_1__0/O
                         net (fo=25, routed)          0.919     5.098    db_read/ticks[0]_i_1__0_n_0
    SLICE_X39Y8          FDRE                                         r  db_read/ticks_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.577     4.935    db_read/CLK100_IBUF_BUFG
    SLICE_X39Y8          FDRE                                         r  db_read/ticks_reg[0]/C

Slack:                    inf
  Source:                 PB[3]
                            (input port)
  Destination:            db_read/ticks_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.098ns  (logic 1.600ns (31.389%)  route 3.498ns (68.611%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  PB[3] (IN)
                         net (fo=0)                   0.000     0.000    PB[3]
    M14                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PB_IBUF[3]_inst/O
                         net (fo=3, routed)           2.579     4.055    db_read/PB_IBUF[0]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.124     4.179 r  db_read/ticks[0]_i_1__0/O
                         net (fo=25, routed)          0.919     5.098    db_read/ticks[0]_i_1__0_n_0
    SLICE_X39Y8          FDRE                                         r  db_read/ticks_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.577     4.935    db_read/CLK100_IBUF_BUFG
    SLICE_X39Y8          FDRE                                         r  db_read/ticks_reg[1]/C

Slack:                    inf
  Source:                 PB[3]
                            (input port)
  Destination:            db_read/ticks_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.098ns  (logic 1.600ns (31.389%)  route 3.498ns (68.611%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  PB[3] (IN)
                         net (fo=0)                   0.000     0.000    PB[3]
    M14                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PB_IBUF[3]_inst/O
                         net (fo=3, routed)           2.579     4.055    db_read/PB_IBUF[0]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.124     4.179 r  db_read/ticks[0]_i_1__0/O
                         net (fo=25, routed)          0.919     5.098    db_read/ticks[0]_i_1__0_n_0
    SLICE_X39Y8          FDRE                                         r  db_read/ticks_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.577     4.935    db_read/CLK100_IBUF_BUFG
    SLICE_X39Y8          FDRE                                         r  db_read/ticks_reg[2]/C

Slack:                    inf
  Source:                 PB[3]
                            (input port)
  Destination:            db_read/ticks_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.098ns  (logic 1.600ns (31.389%)  route 3.498ns (68.611%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  PB[3] (IN)
                         net (fo=0)                   0.000     0.000    PB[3]
    M14                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PB_IBUF[3]_inst/O
                         net (fo=3, routed)           2.579     4.055    db_read/PB_IBUF[0]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.124     4.179 r  db_read/ticks[0]_i_1__0/O
                         net (fo=25, routed)          0.919     5.098    db_read/ticks[0]_i_1__0_n_0
    SLICE_X39Y8          FDRE                                         r  db_read/ticks_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.577     4.935    db_read/CLK100_IBUF_BUFG
    SLICE_X39Y8          FDRE                                         r  db_read/ticks_reg[3]/C

Slack:                    inf
  Source:                 PB[3]
                            (input port)
  Destination:            db_read/ticks_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.983ns  (logic 1.600ns (32.118%)  route 3.382ns (67.882%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  PB[3] (IN)
                         net (fo=0)                   0.000     0.000    PB[3]
    M14                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PB_IBUF[3]_inst/O
                         net (fo=3, routed)           2.579     4.055    db_read/PB_IBUF[0]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.124     4.179 r  db_read/ticks[0]_i_1__0/O
                         net (fo=25, routed)          0.804     4.983    db_read/ticks[0]_i_1__0_n_0
    SLICE_X39Y11         FDRE                                         r  db_read/ticks_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.575     4.933    db_read/CLK100_IBUF_BUFG
    SLICE_X39Y11         FDRE                                         r  db_read/ticks_reg[12]/C

Slack:                    inf
  Source:                 PB[3]
                            (input port)
  Destination:            db_read/ticks_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.983ns  (logic 1.600ns (32.118%)  route 3.382ns (67.882%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  PB[3] (IN)
                         net (fo=0)                   0.000     0.000    PB[3]
    M14                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PB_IBUF[3]_inst/O
                         net (fo=3, routed)           2.579     4.055    db_read/PB_IBUF[0]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.124     4.179 r  db_read/ticks[0]_i_1__0/O
                         net (fo=25, routed)          0.804     4.983    db_read/ticks[0]_i_1__0_n_0
    SLICE_X39Y11         FDRE                                         r  db_read/ticks_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.575     4.933    db_read/CLK100_IBUF_BUFG
    SLICE_X39Y11         FDRE                                         r  db_read/ticks_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            pre_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.570ns  (logic 0.215ns (37.703%)  route 0.355ns (62.297%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    R17                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           0.355     0.570    SW_IBUF[0]
    SLICE_X40Y11         FDRE                                         r  pre_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.861     1.986    CLK100_IBUF_BUFG
    SLICE_X40Y11         FDRE                                         r  pre_data_reg[0]/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            pre_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.571ns  (logic 0.219ns (38.391%)  route 0.352ns (61.609%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SW_IBUF[2]_inst/O
                         net (fo=1, routed)           0.352     0.571    SW_IBUF[2]
    SLICE_X43Y11         FDRE                                         r  pre_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.861     1.986    CLK100_IBUF_BUFG
    SLICE_X43Y11         FDRE                                         r  pre_data_reg[2]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            pre_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.736ns  (logic 0.247ns (33.498%)  route 0.489ns (66.502%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    U20                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW_IBUF[1]_inst/O
                         net (fo=1, routed)           0.489     0.736    SW_IBUF[1]
    SLICE_X42Y14         FDRE                                         r  pre_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.858     1.983    CLK100_IBUF_BUFG
    SLICE_X42Y14         FDRE                                         r  pre_data_reg[1]/C

Slack:                    inf
  Source:                 PB[2]
                            (input port)
  Destination:            db_write/button_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.923ns  (logic 0.264ns (28.580%)  route 0.659ns (71.420%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  PB[2] (IN)
                         net (fo=0)                   0.000     0.000    PB[2]
    P15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  PB_IBUF[2]_inst/O
                         net (fo=3, routed)           0.659     0.878    db_write/PB_IBUF[0]
    SLICE_X40Y11         LUT3 (Prop_lut3_I2_O)        0.045     0.923 r  db_write/button_out_i_1/O
                         net (fo=1, routed)           0.000     0.923    db_write/button_out_i_1_n_0
    SLICE_X40Y11         FDRE                                         r  db_write/button_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.861     1.986    db_write/CLK100_IBUF_BUFG
    SLICE_X40Y11         FDRE                                         r  db_write/button_out_reg/C

Slack:                    inf
  Source:                 PB[2]
                            (input port)
  Destination:            db_write/debounceMode_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.924ns  (logic 0.265ns (28.658%)  route 0.659ns (71.342%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  PB[2] (IN)
                         net (fo=0)                   0.000     0.000    PB[2]
    P15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  PB_IBUF[2]_inst/O
                         net (fo=3, routed)           0.659     0.878    db_write/PB_IBUF[0]
    SLICE_X40Y11         LUT2 (Prop_lut2_I1_O)        0.046     0.924 r  db_write/debounceMode_i_1/O
                         net (fo=1, routed)           0.000     0.924    db_write/debounceMode_i_1_n_0
    SLICE_X40Y11         FDRE                                         r  db_write/debounceMode_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.861     1.986    db_write/CLK100_IBUF_BUFG
    SLICE_X40Y11         FDRE                                         r  db_write/debounceMode_reg/C

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            pre_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.948ns  (logic 0.280ns (29.529%)  route 0.668ns (70.471%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R14                  IBUF (Prop_ibuf_I_O)         0.280     0.280 r  SW_IBUF[4]_inst/O
                         net (fo=1, routed)           0.668     0.948    SW_IBUF[4]
    SLICE_X42Y14         FDRE                                         r  pre_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.858     1.983    CLK100_IBUF_BUFG
    SLICE_X42Y14         FDRE                                         r  pre_data_reg[4]/C

Slack:                    inf
  Source:                 PB[1]
                            (input port)
  Destination:            pre_clear_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.959ns  (logic 0.306ns (31.937%)  route 0.653ns (68.063%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  PB[1] (IN)
                         net (fo=0)                   0.000     0.000    PB[1]
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  PB_IBUF[1]_inst/O
                         net (fo=1, routed)           0.653     0.959    PB_IBUF[1]
    SLICE_X40Y18         FDRE                                         r  pre_clear_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.854     1.979    CLK100_IBUF_BUFG
    SLICE_X40Y18         FDRE                                         r  pre_clear_reg/C

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            pre_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.973ns  (logic 0.259ns (26.606%)  route 0.714ns (73.394%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    L15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW_IBUF[6]_inst/O
                         net (fo=1, routed)           0.714     0.973    SW_IBUF[6]
    SLICE_X43Y13         FDRE                                         r  pre_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.858     1.983    CLK100_IBUF_BUFG
    SLICE_X43Y13         FDRE                                         r  pre_data_reg[6]/C

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            pre_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.009ns  (logic 0.285ns (28.218%)  route 0.725ns (71.782%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    P14                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  SW_IBUF[5]_inst/O
                         net (fo=1, routed)           0.725     1.009    SW_IBUF[5]
    SLICE_X43Y13         FDRE                                         r  pre_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.858     1.983    CLK100_IBUF_BUFG
    SLICE_X43Y13         FDRE                                         r  pre_data_reg[5]/C

Slack:                    inf
  Source:                 PB[0]
                            (input port)
  Destination:            pre_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.021ns  (logic 0.350ns (34.260%)  route 0.671ns (65.740%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  PB[0] (IN)
                         net (fo=0)                   0.000     0.000    PB[0]
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 r  PB_IBUF[0]_inst/O
                         net (fo=1, routed)           0.671     1.021    PB_IBUF[0]
    SLICE_X41Y15         FDRE                                         r  pre_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.857     1.982    CLK100_IBUF_BUFG
    SLICE_X41Y15         FDRE                                         r  pre_reset_reg/C





