// Seed: 3479798916
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_6 = (id_5);
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2,
      id_2
  );
  wire id_3;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_6, id_7;
  assign id_2 = id_3[1 :-1] (id_6);
  wire id_8;
  assign id_2 = -1;
  wire id_9, id_10;
  wire id_11, id_12;
  wire id_13;
  wire id_14, id_15, id_16;
  wire id_17;
  module_0 modCall_1 (
      id_6,
      id_12,
      id_14,
      id_5,
      id_10
  );
endmodule
