library ieee;
use ieee.std_logic_1164.all;

entity P4 is
	port (
	a : in std_logic;
	b : in std_logic;
	y : out std_logic
	);
end entity P4;

architecture P4  of behavior is
	signal entras: std_logic_vector (1 downto 0);
begin
	entradas <= a and b;
	
	with entradas select
		y<='1' when "11",
			'0' when "01" |"10"|"00",
			'0' when others;
end architecture behavior;