<!DOCTYPE HTML>

<!--Converted with LaTeX2HTML 2020.2 (Released July 1, 2020) -->
<HTML lang="en">
<HEAD>
<TITLE>Interrupts</TITLE>
<META NAME="description" CONTENT="Interrupts">
<META NAME="keywords" CONTENT="zxnext_notes">
<META NAME="resource-type" CONTENT="document">
<META NAME="distribution" CONTENT="global">

<META HTTP-EQUIV="Content-Type" CONTENT="text/html; charset=utf-8">
<META NAME="viewport" CONTENT="width=device-width, initial-scale=1.0">
<META NAME="Generator" CONTENT="LaTeX2HTML v2020.2">

<LINK REL="STYLESHEET" HREF="zxnext_notes.css">

<LINK REL="next" HREF="node129.html">
<LINK REL="previous" HREF="node97.html">
<LINK REL="next" HREF="node124.html">
</HEAD>

<BODY >

<DIV CLASS="navigation"><!--Navigation Panel-->
<A
 HREF="node124.html">
<IMG WIDTH="37" HEIGHT="24" ALT="next" SRC="next.png"></A> 
<A
 HREF="zxnext_notes.html">
<IMG WIDTH="26" HEIGHT="24" ALT="up" SRC="up.png"></A> 
<A
 HREF="node122.html">
<IMG WIDTH="63" HEIGHT="24" ALT="previous" SRC="prev.png"></A> 
<A ID="tex2html1064"
  HREF="node1.html">
<IMG WIDTH="65" HEIGHT="24" ALT="contents" SRC="contents.png"></A> 
<A ID="tex2html1066"
  HREF="node194.html">
<IMG WIDTH="43" HEIGHT="24" ALT="index" SRC="index.png"></A> 
<BR>
<B> Next:</B> <A
 HREF="node124.html">IM0</A>
<B> Up:</B> <A
 HREF="zxnext_notes.html">ZX Spectrum Next Programming</A>
<B> Previous:</B> <A
 HREF="node122.html">Summary</A>
 &nbsp; <B>  <A ID="tex2html1065"
  HREF="node1.html">Contents</A></B> 
 &nbsp; <B>  <A ID="tex2html1067"
  HREF="node194.html">Index</A></B> 
<BR>
<BR></DIV>
<!--End of Navigation Panel-->

<H1><A ID="SECTION00800000000000000000">
Interrupts</A>
</H1>
The Z80 has three different hardware interrupt signals:
<!-- MATH
 $\overline{\hbox{RESET}}$
 -->
<SPAN CLASS="MATH"><IMG STYLE="height: 2.22ex; vertical-align: -0.11ex; " SRC="img52.svg"
 ALT="$\overline{\hbox{RESET}}$"></SPAN>, <!-- MATH
 $\overline{\hbox{NMI}}$
 -->
<SPAN CLASS="MATH"><IMG STYLE="height: 2.22ex; vertical-align: -0.11ex; " SRC="img53.svg"
 ALT="$\overline{\hbox{NMI}}$"></SPAN>, and <!-- MATH
 $\overline{\hbox{INT}}$
 -->
<SPAN CLASS="MATH"><IMG STYLE="height: 2.22ex; vertical-align: -0.11ex; " SRC="img54.svg"
 ALT="$\overline{\hbox{INT}}$"></SPAN>.

<P>
<!-- MATH
 $\overline{\hbox{RESET}}$
 -->
<SPAN CLASS="MATH"><IMG STYLE="height: 2.22ex; vertical-align: -0.11ex; " SRC="img52.svg"
 ALT="$\overline{\hbox{RESET}}$"></SPAN> is used to return the CPU to a known state. When
the <!-- MATH
 $\overline{\hbox{RESET}}$
 -->
<SPAN CLASS="MATH"><IMG STYLE="height: 2.22ex; vertical-align: -0.11ex; " SRC="img52.svg"
 ALT="$\overline{\hbox{RESET}}$"></SPAN> line is pulled low, a <!-- MATH
 $\overline{\hbox{RESET}}$
 -->
<SPAN CLASS="MATH"><IMG STYLE="height: 2.22ex; vertical-align: -0.11ex; " SRC="img52.svg"
 ALT="$\overline{\hbox{RESET}}$"></SPAN> is
generated. The CPU then does several things. I, and R are set to $00.
PC is set to $0000. SP becomes $FFFF. A and F are set to $FF.  The
interrupt mode is set to 0. And (maskable) interrupts are disabled by
clearing IFF1 and IFF2.

<P>
<!-- MATH
 $\overline{\hbox{NMI}}$
 -->
<SPAN CLASS="MATH"><IMG STYLE="height: 2.22ex; vertical-align: -0.11ex; " SRC="img53.svg"
 ALT="$\overline{\hbox{NMI}}$"></SPAN> is the non-maskable interrupt. Upon receiving a
non-maskable interrupt (<!-- MATH
 $\overline{\hbox{NMI}}$
 -->
<SPAN CLASS="MATH"><IMG STYLE="height: 2.22ex; vertical-align: -0.11ex; " SRC="img53.svg"
 ALT="$\overline{\hbox{NMI}}$"></SPAN> being pulled low) one of
two sequences occur depending on the calue of bit 3 of the interrupt
control register (nextreg $C0).

<P>
Register (R/W) $C0 (C0) <SPAN CLASS="MATH"><IMG STYLE="height: 1.06ex; vertical-align: -0.11ex; " SRC="img7.svg"
 ALT="$\Rightarrow$"></SPAN> Interrupt Control (3.01.09)
<BR>($00 on reset)

<UL>
<LI>bits 7-5 = Programmable portion of IM2 vector *
</LI>
<LI>bit 4 = Reserved, must be 0
</LI>
<LI>bit 3 = Enable stackless NMI response
</LI>
<LI>bits 2-1 = Reserved, must be 0
</LI>
<LI>bit 0 = Maskable interrupt mode
<table width="90%"><tr><td valign="top">&nbsp;0 - pulse</td></tr>
<tr><td valign="top">&nbsp;1 - IM2
</td></tr></table>
</LI>
</UL>
* In IM2 mode vector generated is:

<UL>
<LI>bits 7-5 = nextreg $C0 bits 7-5
</LI>
<LI>bits 4-1 = Interrupt source
<table width="90%"><tr><td valign="top">&nbsp;0 - line interrupt (highest priority)</td></tr>
<tr><td valign="top">&nbsp;1 - UART 0 Rx</td></tr>
<tr><td valign="top">&nbsp;2 - UART 1 Rx</td></tr>
<tr><td valign="top">&nbsp;3&ndash;10 - CTC channels 0-7</td></tr>
<tr><td valign="top">&nbsp;11 - ULA</td></tr>
<tr><td valign="top">&nbsp;12 - UART 0 Tx</td></tr>
<tr><td valign="top">&nbsp;13 - UART 1 Tx (lowest priority)
</td></tr></table>

</LI>
<LI>bit 0 = 0
</LI>
</UL>

<P>
If bit 3 is clear (0) PC is pushed on the stack, IFF1 is copied to
IFF2, IFF1 is cleared (inhibiting maskable interrupts). The
<!-- MATH
 $\overline{\hbox{NMI}}$
 -->
<SPAN CLASS="MATH"><IMG STYLE="height: 2.22ex; vertical-align: -0.11ex; " SRC="img53.svg"
 ALT="$\overline{\hbox{NMI}}$"></SPAN> should end with RETN which copies the contents of
IFF2 to IFF1 (returning the interrupt state to what it was before the
<!-- MATH
 $\overline{\hbox{NMI}}$
 -->
<SPAN CLASS="MATH"><IMG STYLE="height: 2.22ex; vertical-align: -0.11ex; " SRC="img53.svg"
 ALT="$\overline{\hbox{NMI}}$"></SPAN>) and PC is popped off the stack.

<P>
If bit 3 is set (1) PC is stored in the NMI return address registers
(nextregs $C2 and $C3), IFF1 is copied to IFF2, IFF1 is cleared
(inhibiting maskable interrupts). The <!-- MATH
 $\overline{\hbox{NMI}}$
 -->
<SPAN CLASS="MATH"><IMG STYLE="height: 2.22ex; vertical-align: -0.11ex; " SRC="img53.svg"
 ALT="$\overline{\hbox{NMI}}$"></SPAN> should end
with RETN which copies the contents of IFF2 to IFF1 (returning the
interrupt state to what it was before the <!-- MATH
 $\overline{\hbox{NMI}}$
 -->
<SPAN CLASS="MATH"><IMG STYLE="height: 2.22ex; vertical-align: -0.11ex; " SRC="img53.svg"
 ALT="$\overline{\hbox{NMI}}$"></SPAN>) and PC
is compied from the NMI return address registers.

<P>
Register (R/W) $C2 (C2) <SPAN CLASS="MATH"><IMG STYLE="height: 1.06ex; vertical-align: -0.11ex; " SRC="img7.svg"
 ALT="$\Rightarrow$"></SPAN> NMI Return Address LSB (3.01.09)
<BR>($00 on reset)
Register (R/W) $C3 (C3) <SPAN CLASS="MATH"><IMG STYLE="height: 1.06ex; vertical-align: -0.11ex; " SRC="img7.svg"
 ALT="$\Rightarrow$"></SPAN> NMI Return Address MSB (3.01.09)
<BR>($00 on reset)

<P>
The interrupt generally of most interest to programmers is
<!-- MATH
 $\overline{\hbox{INT}}$
 -->
<SPAN CLASS="MATH"><IMG STYLE="height: 2.22ex; vertical-align: -0.11ex; " SRC="img54.svg"
 ALT="$\overline{\hbox{INT}}$"></SPAN>. So much so that if programmers talk about
interrupts on the Z80, they are probebly only talking about
<!-- MATH
 $\overline{\hbox{INT}}$
 -->
<SPAN CLASS="MATH"><IMG STYLE="height: 2.22ex; vertical-align: -0.11ex; " SRC="img54.svg"
 ALT="$\overline{\hbox{INT}}$"></SPAN>. The processing of <!-- MATH
 $\overline{\hbox{INT}}$
 -->
<SPAN CLASS="MATH"><IMG STYLE="height: 2.22ex; vertical-align: -0.11ex; " SRC="img54.svg"
 ALT="$\overline{\hbox{INT}}$"></SPAN> is controlled
by IFF1 and IFF2 which are set using EI to enable interrupts and reset
using DI to disable interrupts. Interrupts can happen at any time and
should preserve register contents.  If none of your code uses the
alternate registers the EXX and EX AF,AFâ€™ instructions can make this
faster and easier. Interrupt routined should end with EI and RETI to
reenable interrupts, potentially inform the interrupting device that
its interrupt has been serviced, and return from the interrupt
routine. In general the Spectrum machines do not make any distingtion
between RET and RETI, but future developments in the ZX Spectrum Next
may make the distinction important.

<P>
The ZX Spectrum Next has 14 internal sources for <!-- MATH
 $\overline{\hbox{INT}}$
 -->
<SPAN CLASS="MATH"><IMG STYLE="height: 2.22ex; vertical-align: -0.11ex; " SRC="img54.svg"
 ALT="$\overline{\hbox{INT}}$"></SPAN>
signals. This can be enabled and disabled using nextregs $C4 &ndash;
$C6. Which signals have been received can be read/cleared using
nexregs $C8 &ndash; $CA.

<P>
Interrupt Enable
Register (R/W) $C4 (C4) <SPAN CLASS="MATH"><IMG STYLE="height: 1.06ex; vertical-align: -0.11ex; " SRC="img7.svg"
 ALT="$\Rightarrow$"></SPAN> Interrupt Enable 0 (3.01.08)
<BR>($83 on reset)

<UL>
<LI>bit 7 = Expansion bus <!-- MATH
 $\overline{\hbox{INT}}$
 -->
<SPAN CLASS="MATH"><IMG STYLE="height: 2.22ex; vertical-align: -0.11ex; " SRC="img54.svg"
 ALT="$\overline{\hbox{INT}}$"></SPAN>
</LI>
<LI>bits 6-2 = Reserved must be zero
</LI>
<LI>bit 1 = Line
</LI>
<LI>bit 0 = ULA
</LI>
</UL>
Register (R/W) $C5 (C5) <SPAN CLASS="MATH"><IMG STYLE="height: 1.06ex; vertical-align: -0.11ex; " SRC="img7.svg"
 ALT="$\Rightarrow$"></SPAN> Interrupt Enable 1 (3.01.08)
<BR>($00 on reset)

<UL>
<LI>bit 7 = ctc channel 7 zc/to
</LI>
<LI>bit 6 = ctc channel 6 zc/to
</LI>
<LI>bit 5 = ctc channel 5 zc/to
</LI>
<LI>bit 4 = ctc channel 4 zc/to
</LI>
<LI>bit 3 = ctc channel 3 zc/to
</LI>
<LI>bit 2 = ctc channel 2 zc/to
</LI>
<LI>bit 1 = ctc channel 1 zc/to
</LI>
<LI>bit 0 = ctc channel 0 zc/to
</LI>
</UL>
Register (W) $C6 (C6) <SPAN CLASS="MATH"><IMG STYLE="height: 1.06ex; vertical-align: -0.11ex; " SRC="img7.svg"
 ALT="$\Rightarrow$"></SPAN> Interrupt Enable 2 (3.01.08)
<BR>($00 on reset)

<UL>
<LI>bit 7 = Reserved, must be 0
</LI>
<LI>bit 6 = UART1 Tx empty
</LI>
<LI>bit 5 = UART1 Rx half full *
</LI>
<LI>bit 4 = UART1 Rx available *
</LI>
<LI>bit 3 = Reserved, must be 0
</LI>
<LI>bit 2 = UART0 Tx empty
</LI>
<LI>bit 1 = UART0 Rx half full *
</LI>
<LI>bit 0 = UART0 Rx available *
</LI>
</UL>
* For each UART, Rx half full and Rx available are shared interrupts

<P>
Interupt Status
Register (R/W) $C8 (C8) <SPAN CLASS="MATH"><IMG STYLE="height: 1.06ex; vertical-align: -0.11ex; " SRC="img7.svg"
 ALT="$\Rightarrow$"></SPAN> Interrupt Status 0 (3.01.09)
<BR>($00 on reset)

<UL>
<LI>bits 7-2 = Reserved, must be zero
</LI>
<LI>bit 1 = Line
</LI>
<LI>bit 0 = ULA
</LI>
</UL>
* Set bits indicate the device generated an interrupt in the past
* Writes clear bits where bits are set except in IM2 mode

<P>
Register (R/W) $C9 (C9) <SPAN CLASS="MATH"><IMG STYLE="height: 1.06ex; vertical-align: -0.11ex; " SRC="img7.svg"
 ALT="$\Rightarrow$"></SPAN> Interrupt Status 1 (3.01.09)

<UL>
<LI>bit 7 = ctc channel 7 zc/to
</LI>
<LI>bit 6 = ctc channel 6 zc/to
</LI>
<LI>bit 5 = ctc channel 5 zc/to
</LI>
<LI>bit 4 = ctc channel 4 zc/to
</LI>
<LI>bit 3 = ctc channel 3 zc/to
</LI>
<LI>bit 2 = ctc channel 2 zc/to
</LI>
<LI>bit 1 = ctc channel 1 zc/to
</LI>
<LI>bit 0 = ctc channel 0 zc/to
</LI>
</UL>
* Set bits indicate the device generated an interrupt in the past
* Writes clear bits where bits are set except in IM2 mode
Register (R/W) $CA (CA) <SPAN CLASS="MATH"><IMG STYLE="height: 1.06ex; vertical-align: -0.11ex; " SRC="img7.svg"
 ALT="$\Rightarrow$"></SPAN> Interrupt Status 2 (3.01.09)
($00 on reset)

<UL>
<LI>bit 7 = Reserved, must be zero
</LI>
<LI>bit 6 = UART1 Tx empty
</LI>
<LI>bit 5 = UART1 Rx almost full *
</LI>
<LI>bit 4 = UART1 Rx available *
</LI>
<LI>bit 3 = Reserved must be zero
</LI>
<LI>bit 2 = UART0 Tx empty
</LI>
<LI>bit 1 = UART0 Rx almost full *
</LI>
<LI>bit 0 = UART0 Rx available *
</LI>
</UL>
* For each UART Rx half full and Rx available are shared interrupts
** Set bits indicate the device generated an interrupt in the past
** Writes clear bits where bits are set except in IM2 mode

<P>
Internal Interrupt Sources
<table width="90%"><tr><td valign="top">&nbsp;0 = Line (highest priority)</td></tr>
<tr><td valign="top">&nbsp;1 = UART 0 Rx</td></tr>
<tr><td valign="top">&nbsp;2 = UART 1 Rx</td></tr>
<tr><td valign="top">&nbsp;3-10 = CTC channels 0-7</td></tr>
<tr><td valign="top">&nbsp;11 = ULA</td></tr>
<tr><td valign="top">&nbsp;12 = UART 0 Tx</td></tr>
<tr><td valign="top">&nbsp;13 = UART 1 Tx (lowest priority)
</td></tr></table>

<P>
<BR><HR>
<!--Table of Child-Links-->
<A ID="CHILD_LINKS"><STRONG>Subsections</STRONG></A>

<UL CLASS="ChildLinks">
<LI><UL>
<LI><UL>
<LI><UL>
<LI><A ID="tex2html1068"
  HREF="node124.html">IM0</A>
<LI><A ID="tex2html1069"
  HREF="node125.html">IM1</A>
<LI><A ID="tex2html1070"
  HREF="node126.html">IM2</A>
</UL>
</UL>
</UL>
<BR>
<LI><A ID="tex2html1071"
  HREF="node127.html">Z80 CTC</A>
<LI><A ID="tex2html1072"
  HREF="node128.html">Programming</A>
</UL>
<!--End of Table of Child-Links-->

<DIV CLASS="navigation"><HR>
<!--Navigation Panel-->
<A
 HREF="node124.html">
<IMG WIDTH="37" HEIGHT="24" ALT="next" SRC="next.png"></A> 
<A
 HREF="zxnext_notes.html">
<IMG WIDTH="26" HEIGHT="24" ALT="up" SRC="up.png"></A> 
<A
 HREF="node122.html">
<IMG WIDTH="63" HEIGHT="24" ALT="previous" SRC="prev.png"></A> 
<A ID="tex2html1064"
  HREF="node1.html">
<IMG WIDTH="65" HEIGHT="24" ALT="contents" SRC="contents.png"></A> 
<A ID="tex2html1066"
  HREF="node194.html">
<IMG WIDTH="43" HEIGHT="24" ALT="index" SRC="index.png"></A> 
<BR>
<B> Next:</B> <A
 HREF="node124.html">IM0</A>
<B> Up:</B> <A
 HREF="zxnext_notes.html">ZX Spectrum Next Programming</A>
<B> Previous:</B> <A
 HREF="node122.html">Summary</A>
 &nbsp; <B>  <A ID="tex2html1065"
  HREF="node1.html">Contents</A></B> 
 &nbsp; <B>  <A ID="tex2html1067"
  HREF="node194.html">Index</A></B> </DIV>
<!--End of Navigation Panel-->

</BODY>
</HTML>
