
*** Running vivado
    with args -log top_Module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_Module.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top_Module.tcl -notrace
Command: synth_design -top top_Module -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15952 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 810.289 ; gain = 177.672
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_Module' [C:/Users/kbastola1/Desktop/Top Module/Top Module.srcs/sources_1/new/top_Module.vhd:41]
INFO: [Synth 8-3491] module 'Counter' declared at 'C:/Users/kbastola1/Desktop/Top Module/Top Module.srcs/sources_1/imports/new/Counter.vhd:34' bound to instance 'ff0' of component 'Counter' [C:/Users/kbastola1/Desktop/Top Module/Top Module.srcs/sources_1/new/top_Module.vhd:58]
INFO: [Synth 8-638] synthesizing module 'Counter' [C:/Users/kbastola1/Desktop/Top Module/Top Module.srcs/sources_1/imports/new/Counter.vhd:42]
INFO: [Synth 8-3491] module 'FrequencyDivider' declared at 'C:/Users/kbastola1/Desktop/Top Module/Top Module.srcs/sources_1/imports/new/FrequencyDivider.vhd:35' bound to instance 'fd' of component 'FrequencyDivider' [C:/Users/kbastola1/Desktop/Top Module/Top Module.srcs/sources_1/imports/new/Counter.vhd:62]
INFO: [Synth 8-638] synthesizing module 'FrequencyDivider' [C:/Users/kbastola1/Desktop/Top Module/Top Module.srcs/sources_1/imports/new/FrequencyDivider.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'FrequencyDivider' (1#1) [C:/Users/kbastola1/Desktop/Top Module/Top Module.srcs/sources_1/imports/new/FrequencyDivider.vhd:40]
INFO: [Synth 8-3491] module 'Lab_4B' declared at 'C:/Users/kbastola1/Desktop/Top Module/Top Module.srcs/sources_1/imports/new/Lab_4B.vhd:34' bound to instance 'ff0' of component 'Lab_4B' [C:/Users/kbastola1/Desktop/Top Module/Top Module.srcs/sources_1/imports/new/Counter.vhd:63]
INFO: [Synth 8-638] synthesizing module 'Lab_4B' [C:/Users/kbastola1/Desktop/Top Module/Top Module.srcs/sources_1/imports/new/Lab_4B.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Lab_4B' (2#1) [C:/Users/kbastola1/Desktop/Top Module/Top Module.srcs/sources_1/imports/new/Lab_4B.vhd:41]
INFO: [Synth 8-3491] module 'Lab_4B' declared at 'C:/Users/kbastola1/Desktop/Top Module/Top Module.srcs/sources_1/imports/new/Lab_4B.vhd:34' bound to instance 'ff1' of component 'Lab_4B' [C:/Users/kbastola1/Desktop/Top Module/Top Module.srcs/sources_1/imports/new/Counter.vhd:64]
INFO: [Synth 8-3491] module 'Lab_4B' declared at 'C:/Users/kbastola1/Desktop/Top Module/Top Module.srcs/sources_1/imports/new/Lab_4B.vhd:34' bound to instance 'ff2' of component 'Lab_4B' [C:/Users/kbastola1/Desktop/Top Module/Top Module.srcs/sources_1/imports/new/Counter.vhd:65]
INFO: [Synth 8-3491] module 'Lab_4B' declared at 'C:/Users/kbastola1/Desktop/Top Module/Top Module.srcs/sources_1/imports/new/Lab_4B.vhd:34' bound to instance 'ff3' of component 'Lab_4B' [C:/Users/kbastola1/Desktop/Top Module/Top Module.srcs/sources_1/imports/new/Counter.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'Counter' (3#1) [C:/Users/kbastola1/Desktop/Top Module/Top Module.srcs/sources_1/imports/new/Counter.vhd:42]
INFO: [Synth 8-3491] module 'displayDigits' declared at 'C:/Users/kbastola1/Desktop/Top Module/Top Module.srcs/sources_1/imports/new/displayDigits.vhd:34' bound to instance 'ff1' of component 'displayDigits' [C:/Users/kbastola1/Desktop/Top Module/Top Module.srcs/sources_1/new/top_Module.vhd:59]
INFO: [Synth 8-638] synthesizing module 'displayDigits' [C:/Users/kbastola1/Desktop/Top Module/Top Module.srcs/sources_1/imports/new/displayDigits.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'displayDigits' (4#1) [C:/Users/kbastola1/Desktop/Top Module/Top Module.srcs/sources_1/imports/new/displayDigits.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'top_Module' (5#1) [C:/Users/kbastola1/Desktop/Top Module/Top Module.srcs/sources_1/new/top_Module.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 874.270 ; gain = 241.652
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 874.270 ; gain = 241.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 874.270 ; gain = 241.652
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/kbastola1/Desktop/Top Module/Top Module.srcs/constrs_1/new/Top_module_constrain.xdc]
Finished Parsing XDC File [C:/Users/kbastola1/Desktop/Top Module/Top Module.srcs/constrs_1/new/Top_module_constrain.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/kbastola1/Desktop/Top Module/Top Module.srcs/constrs_1/new/Top_module_constrain.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_Module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_Module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 965.777 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 969.754 ; gain = 3.977
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 969.754 ; gain = 337.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 969.754 ; gain = 337.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 969.754 ; gain = 337.137
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'sClock_1Hz_reg' into 'Clock_1Hz_reg' [C:/Users/kbastola1/Desktop/Top Module/Top Module.srcs/sources_1/imports/new/FrequencyDivider.vhd:53]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 969.754 ; gain = 337.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FrequencyDivider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Lab_4B 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module displayDigits 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "ff1/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3917] design top_Module has port Anode_7SD[7] driven by constant 1
WARNING: [Synth 8-3917] design top_Module has port Anode_7SD[6] driven by constant 1
WARNING: [Synth 8-3917] design top_Module has port Anode_7SD[5] driven by constant 1
WARNING: [Synth 8-3917] design top_Module has port Anode_7SD[4] driven by constant 1
WARNING: [Synth 8-3917] design top_Module has port Anode_7SD[3] driven by constant 1
WARNING: [Synth 8-3917] design top_Module has port Anode_7SD[2] driven by constant 1
WARNING: [Synth 8-3917] design top_Module has port Anode_7SD[1] driven by constant 1
WARNING: [Synth 8-3917] design top_Module has port Anode_7SD[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 969.754 ; gain = 337.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 971.313 ; gain = 338.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 971.387 ; gain = 338.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 981.559 ; gain = 348.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 997.359 ; gain = 364.742
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 997.359 ; gain = 364.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 997.359 ; gain = 364.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 997.359 ; gain = 364.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 997.359 ; gain = 364.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 997.359 ; gain = 364.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     5|
|4     |LUT3   |     1|
|5     |LUT4   |    12|
|6     |LUT5   |     5|
|7     |FDCE   |     4|
|8     |FDRE   |    33|
|9     |IBUF   |     2|
|10    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------+-----------------+------+
|      |Instance |Module           |Cells |
+------+---------+-----------------+------+
|1     |top      |                 |    87|
|2     |  ff0    |Counter          |    60|
|3     |    fd   |FrequencyDivider |    52|
|4     |    ff0  |Lab_4B           |     4|
|5     |    ff1  |Lab_4B_0         |     1|
|6     |    ff2  |Lab_4B_1         |     2|
|7     |    ff3  |Lab_4B_2         |     1|
|8     |  ff1    |displayDigits    |     8|
+------+---------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 997.359 ; gain = 364.742
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 997.359 ; gain = 269.258
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 997.359 ; gain = 364.742
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1013.121 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1013.121 ; gain = 658.988
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1013.121 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/kbastola1/Desktop/Top Module/Top Module.runs/synth_1/top_Module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_Module_utilization_synth.rpt -pb top_Module_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 23 16:25:49 2023...
