// Seed: 3518963854
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  id_5(
      .id_0(1),
      .id_1(id_2),
      .id_2(1 - 1),
      .id_3(-{id_4{id_1 * 1 - 1}}),
      .id_4(1),
      .id_5(1'b0),
      .id_6(id_2),
      .id_7(1),
      .id_8(id_2),
      .id_9(1),
      .id_10(id_1++),
      .id_11(id_1),
      .id_12(),
      .id_13(1),
      .id_14(id_2),
      .id_15(id_2)
  );
  assign id_4 = id_2;
  tri id_6, id_7, id_8;
  assign id_8 = id_2;
  wire id_9;
  wire id_10;
  tri  id_11 = 1;
  always @(negedge id_5) id_11#(.id_2(1'b0)) = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_7;
  module_0 modCall_1 (
      id_1,
      id_6,
      id_7,
      id_3
  );
  wire id_8;
  assign id_4[1] = 1;
  assign id_3 = id_3 == 1'b0 ? id_3 : 1;
  wire id_9;
  assign id_6 = 1;
  id_10(
      .id_0((1'b0)), .id_1(1), .id_2(""), .id_3(1), .id_4(id_6), .id_5(id_8), .id_6(1), .id_7(id_2)
  );
  wire id_11;
  wire id_12;
endmodule
