// Seed: 1578190886
module module_0;
  wire id_2;
  wire id_3;
  supply1 id_4 = 1;
  wire id_5, id_6;
  supply1 id_7 = 1'h0;
  wire id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19;
  wire id_20;
  assign id_4 = id_1;
  wire id_21;
endmodule
module module_1 (
    input supply1 id_0,
    output wor id_1,
    input tri id_2,
    output tri0 id_3,
    input uwire id_4,
    input uwire id_5,
    input tri1 id_6,
    input wire id_7,
    input supply1 id_8
);
  wor id_10;
  assign id_10 = id_2;
  logic [7:0] id_11;
  assign id_10 = id_5;
  module_0();
  always_latch id_11[1] = 1;
  always id_1 = id_0;
  initial
    @(posedge id_5) begin
      id_10 = 1;
    end
endmodule
