// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
//
// ===========================================================

`timescale 1 ns / 1 ps

(* CORE_GENERATION_INFO="ptcalc_top,hls_ip_2019_2_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcku15p-ffva1760-2-e,HLS_INPUT_CLOCK=3.125000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=2.723750,HLS_SYN_LAT=23,HLS_SYN_TPT=4,HLS_SYN_MEM=26,HLS_SYN_DSP=22,HLS_SYN_FF=3236,HLS_SYN_LUT=3216,HLS_VERSION=2019_2_1}" *)

module ptcalc_top (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        pl2ptcalc_V,
        sf2ptcalc_inn_V,
        sf2ptcalc_mid_V,
        sf2ptcalc_out_V,
        ptcalc2mtc_V,
        ptcalc2mtc_V_ap_vld,
        is_C_side
);

parameter    ap_ST_fsm_pp0_stage0 = 4'd1;
parameter    ap_ST_fsm_pp0_stage1 = 4'd2;
parameter    ap_ST_fsm_pp0_stage2 = 4'd4;
parameter    ap_ST_fsm_pp0_stage3 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [57:0] pl2ptcalc_V;
input  [63:0] sf2ptcalc_inn_V;
input  [63:0] sf2ptcalc_mid_V;
input  [63:0] sf2ptcalc_out_V;
output  [53:0] ptcalc2mtc_V;
output   ptcalc2mtc_V_ap_vld;
input   is_C_side;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state8_pp0_stage3_iter1;
wire    ap_block_state12_pp0_stage3_iter2;
wire    ap_block_state16_pp0_stage3_iter3;
wire    ap_block_state20_pp0_stage3_iter4;
reg    ptcalc2mtc_V_1_ack_in;
reg    ap_block_state24_pp0_stage3_iter5;
reg    ap_block_pp0_stage3_11001;
reg   [57:0] pl2ptcalc_V_0_data_reg;
reg    pl2ptcalc_V_0_vld_reg;
reg    pl2ptcalc_V_0_ack_out;
reg   [63:0] sf2ptcalc_inn_V_0_data_reg;
reg    sf2ptcalc_inn_V_0_vld_reg;
reg    sf2ptcalc_inn_V_0_ack_out;
reg   [63:0] sf2ptcalc_mid_V_0_data_reg;
reg    sf2ptcalc_mid_V_0_vld_reg;
reg    sf2ptcalc_mid_V_0_ack_out;
reg   [63:0] sf2ptcalc_out_V_0_data_reg;
reg    sf2ptcalc_out_V_0_vld_reg;
reg    sf2ptcalc_out_V_0_ack_out;
reg   [53:0] ptcalc2mtc_V_1_data_reg;
reg   [53:0] ptcalc2mtc_V_1_data_in;
reg    ptcalc2mtc_V_1_vld_reg;
reg    ptcalc2mtc_V_1_vld_in;
wire   [11:0] rsp_table_V_address0;
reg    rsp_table_V_ce0;
wire   [6:0] rsp_table_V_q0;
wire   [11:0] eta_table_V_address0;
reg    eta_table_V_ce0;
wire   [14:0] eta_table_V_q0;
reg   [6:0] params_a_2s_table_V_address0;
reg    params_a_2s_table_V_ce0;
wire   [15:0] params_a_2s_table_V_q0;
reg   [8:0] params_p_2s_table_V_address0;
reg    params_p_2s_table_V_ce0;
wire   [18:0] params_p_2s_table_V_q0;
reg   [8:0] params_p_2s_table_V_address1;
reg    params_p_2s_table_V_ce1;
wire   [18:0] params_p_2s_table_V_q1;
reg   [7:0] params_e_2s_table_V_address0;
reg    params_e_2s_table_V_ce0;
wire   [20:0] params_e_2s_table_V_q0;
reg   [5:0] params_a_3s_table_V_address0;
reg    params_a_3s_table_V_ce0;
wire   [23:0] params_a_3s_table_V_q0;
reg   [7:0] params_p_3s_table_V_address0;
reg    params_p_3s_table_V_ce0;
wire   [18:0] params_p_3s_table_V_q0;
reg   [7:0] params_p_3s_table_V_address1;
reg    params_p_3s_table_V_ce1;
wire   [18:0] params_p_3s_table_V_q1;
reg   [6:0] params_e_3s_table_V_address0;
reg    params_e_3s_table_V_ce0;
wire   [18:0] params_e_3s_table_V_q0;
wire   [11:0] inv_table_2_V_address0;
reg    inv_table_2_V_ce0;
wire   [29:0] inv_table_2_V_q0;
wire   [11:0] inv_table_V_address0;
reg    inv_table_V_ce0;
wire   [22:0] inv_table_V_q0;
reg   [11:0] empty_39_reg_838;
reg   [17:0] p_Val2_12_reg_873;
reg   [17:0] p_Val2_12_reg_873_pp0_iter3_reg;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state5_pp0_stage0_iter1;
wire    ap_block_state9_pp0_stage0_iter2;
wire    ap_block_state13_pp0_stage0_iter3;
wire    ap_block_state17_pp0_stage0_iter4;
wire    ap_block_state21_pp0_stage0_iter5;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] do_2s_assign_reg_891;
reg   [0:0] do_2s_assign_reg_891_pp0_iter3_reg;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state6_pp0_stage1_iter1;
wire    ap_block_state10_pp0_stage1_iter2;
wire    ap_block_state14_pp0_stage1_iter3;
wire    ap_block_state18_pp0_stage1_iter4;
wire    ap_block_state22_pp0_stage1_iter5;
wire    ap_block_pp0_stage1_11001;
reg   [0:0] do_2s_assign_reg_891_pp0_iter4_reg;
reg   [4:0] reg_975;
wire   [0:0] tmp_V_fu_987_p3;
wire   [0:0] ret_V_3_fu_1205_p2;
wire   [2:0] p_Result_94_fu_1229_p4;
reg   [4:0] reg_975_pp0_iter1_reg;
reg   [4:0] reg_979;
reg   [4:0] reg_979_pp0_iter1_reg;
reg   [4:0] reg_983;
reg   [4:0] reg_983_pp0_iter1_reg;
reg   [0:0] tmp_V_reg_3682;
reg   [0:0] tmp_V_reg_3682_pp0_iter1_reg;
reg   [0:0] tmp_V_reg_3682_pp0_iter2_reg;
reg   [0:0] tmp_V_reg_3682_pp0_iter3_reg;
reg   [0:0] tmp_V_reg_3682_pp0_iter4_reg;
reg   [0:0] tmp_V_reg_3682_pp0_iter5_reg;
wire   [20:0] tmp_V_1_fu_995_p4;
reg   [20:0] tmp_V_1_reg_3686;
reg   [20:0] tmp_V_1_reg_3686_pp0_iter1_reg;
reg   [20:0] tmp_V_1_reg_3686_pp0_iter2_reg;
reg   [20:0] tmp_V_1_reg_3686_pp0_iter3_reg;
reg   [20:0] tmp_V_1_reg_3686_pp0_iter4_reg;
reg   [20:0] tmp_V_1_reg_3686_pp0_iter5_reg;
reg   [21:0] tmp_reg_3693;
reg   [21:0] tmp_reg_3693_pp0_iter1_reg;
reg   [21:0] tmp_reg_3693_pp0_iter2_reg;
reg   [21:0] tmp_reg_3693_pp0_iter3_reg;
reg   [21:0] tmp_reg_3693_pp0_iter4_reg;
reg   [13:0] p_Result_90_reg_3698;
reg   [13:0] p_Result_90_reg_3698_pp0_iter1_reg;
reg   [13:0] p_Result_91_reg_3703;
reg   [13:0] p_Result_91_reg_3703_pp0_iter1_reg;
reg   [13:0] p_Result_92_reg_3708;
reg   [13:0] p_Result_92_reg_3708_pp0_iter1_reg;
wire   [15:0] p_Val2_s_fu_1123_p4;
reg   [15:0] p_Val2_s_reg_3713;
reg   [15:0] p_Val2_1_reg_3720;
reg   [7:0] tmp_7_reg_3725;
reg   [7:0] tmp_7_reg_3725_pp0_iter1_reg;
reg   [7:0] tmp_7_reg_3725_pp0_iter2_reg;
reg   [0:0] ret_V_3_reg_3730;
reg   [0:0] ret_V_3_reg_3730_pp0_iter1_reg;
reg   [0:0] ret_V_3_reg_3730_pp0_iter2_reg;
reg   [0:0] ret_V_3_reg_3730_pp0_iter3_reg;
reg   [0:0] ret_V_3_reg_3730_pp0_iter4_reg;
reg   [0:0] ret_V_3_reg_3730_pp0_iter5_reg;
wire   [0:0] p_Repl2_s_fu_1211_p2;
reg   [0:0] p_Repl2_s_reg_3735;
reg   [0:0] p_Repl2_s_reg_3735_pp0_iter1_reg;
reg   [0:0] p_Repl2_s_reg_3735_pp0_iter2_reg;
reg   [0:0] p_Repl2_s_reg_3735_pp0_iter3_reg;
reg   [0:0] p_Repl2_s_reg_3735_pp0_iter4_reg;
reg   [0:0] p_Repl2_s_reg_3735_pp0_iter5_reg;
wire   [0:0] data_valid_mid_V_fu_1217_p2;
reg   [0:0] data_valid_mid_V_reg_3741;
reg   [0:0] data_valid_mid_V_reg_3741_pp0_iter1_reg;
reg   [0:0] data_valid_mid_V_reg_3741_pp0_iter2_reg;
reg   [0:0] data_valid_mid_V_reg_3741_pp0_iter3_reg;
reg   [0:0] data_valid_mid_V_reg_3741_pp0_iter4_reg;
reg   [0:0] data_valid_mid_V_reg_3741_pp0_iter5_reg;
wire   [0:0] p_Repl2_14_fu_1223_p2;
reg   [0:0] p_Repl2_14_reg_3747;
reg   [0:0] p_Repl2_14_reg_3747_pp0_iter1_reg;
reg   [0:0] p_Repl2_14_reg_3747_pp0_iter2_reg;
reg   [0:0] p_Repl2_14_reg_3747_pp0_iter3_reg;
reg   [0:0] p_Repl2_14_reg_3747_pp0_iter4_reg;
reg   [0:0] p_Repl2_14_reg_3747_pp0_iter5_reg;
reg   [2:0] p_Result_94_reg_3753;
reg   [2:0] p_Result_94_reg_3753_pp0_iter1_reg;
reg   [2:0] p_Result_94_reg_3753_pp0_iter2_reg;
reg   [2:0] p_Result_94_reg_3753_pp0_iter3_reg;
reg   [2:0] p_Result_94_reg_3753_pp0_iter4_reg;
reg   [2:0] p_Result_94_reg_3753_pp0_iter5_reg;
wire   [3:0] trunc_ln647_6_fu_1239_p1;
reg   [3:0] trunc_ln647_6_reg_3757;
reg   [3:0] trunc_ln647_6_reg_3757_pp0_iter1_reg;
wire   [3:0] trunc_ln647_7_fu_1243_p1;
reg   [3:0] trunc_ln647_7_reg_3762;
reg   [3:0] trunc_ln647_7_reg_3762_pp0_iter1_reg;
wire   [3:0] trunc_ln647_8_fu_1247_p1;
reg   [3:0] trunc_ln647_8_reg_3767;
reg   [3:0] trunc_ln647_8_reg_3767_pp0_iter1_reg;
wire   [10:0] sub_ln1192_fu_1271_p2;
reg   [10:0] sub_ln1192_reg_3772;
wire   [15:0] sub_ln728_fu_1277_p2;
reg   [15:0] sub_ln728_reg_3777;
wire   [3:0] trunc_ln647_4_fu_1283_p1;
reg   [3:0] trunc_ln647_4_reg_3782;
reg   [3:0] trunc_ln647_4_reg_3782_pp0_iter1_reg;
wire   [3:0] trunc_ln647_5_fu_1287_p1;
reg   [3:0] trunc_ln647_5_reg_3787;
reg   [3:0] trunc_ln647_5_reg_3787_pp0_iter1_reg;
wire   [3:0] trunc_ln647_2_fu_1291_p1;
reg   [3:0] trunc_ln647_2_reg_3792;
reg   [3:0] trunc_ln647_2_reg_3792_pp0_iter1_reg;
wire   [3:0] trunc_ln647_3_fu_1295_p1;
reg   [3:0] trunc_ln647_3_reg_3797;
reg   [3:0] trunc_ln647_3_reg_3797_pp0_iter1_reg;
wire   [3:0] trunc_ln647_fu_1299_p1;
reg   [3:0] trunc_ln647_reg_3802;
reg   [3:0] trunc_ln647_reg_3802_pp0_iter1_reg;
wire   [3:0] trunc_ln647_1_fu_1303_p1;
reg   [3:0] trunc_ln647_1_reg_3807;
reg   [3:0] trunc_ln647_1_reg_3807_pp0_iter1_reg;
wire  signed [43:0] ret_V_35_fu_3586_p2;
reg  signed [43:0] ret_V_35_reg_3812;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state7_pp0_stage2_iter1;
wire    ap_block_state11_pp0_stage2_iter2;
wire    ap_block_state15_pp0_stage2_iter3;
wire    ap_block_state19_pp0_stage2_iter4;
wire    ap_block_state23_pp0_stage2_iter5;
wire    ap_block_pp0_stage2_11001;
reg   [0:0] p_Result_45_reg_3817;
reg   [0:0] is_C_side_read_reg_3822;
reg   [0:0] is_C_side_read_reg_3822_pp0_iter1_reg;
reg   [0:0] is_C_side_read_reg_3822_pp0_iter2_reg;
reg   [0:0] is_C_side_read_reg_3822_pp0_iter3_reg;
reg   [0:0] is_C_side_read_reg_3822_pp0_iter4_reg;
wire   [11:0] ibin_V_fu_1407_p3;
reg   [11:0] ibin_V_reg_3827;
wire  signed [41:0] ret_V_36_fu_3593_p2;
reg  signed [41:0] ret_V_36_reg_3832;
reg  signed [21:0] p_Val2_16_reg_3842;
reg   [6:0] p_Val2_58_reg_3847;
wire   [30:0] mul_ln68_3_fu_3599_p2;
reg   [30:0] mul_ln68_3_reg_3852;
wire   [30:0] mul_ln68_2_fu_3605_p2;
reg   [30:0] mul_ln68_2_reg_3857;
wire   [30:0] mul_ln68_1_fu_3611_p2;
reg   [30:0] mul_ln68_1_reg_3862;
wire   [30:0] mul_ln68_fu_3617_p2;
reg   [30:0] mul_ln68_reg_3867;
wire  signed [28:0] ret_V_38_fu_3623_p2;
reg  signed [28:0] ret_V_38_reg_3872;
reg   [17:0] trunc_ln180_3_reg_3877;
wire   [11:0] p_Result_100_fu_1505_p1;
wire   [14:0] p_Result_101_fu_1517_p1;
wire  signed [21:0] sext_ln703_3_fu_1527_p1;
wire   [11:0] p_Result_98_fu_1546_p1;
wire   [14:0] p_Result_99_fu_1558_p1;
wire  signed [21:0] sext_ln703_2_fu_1568_p1;
wire   [11:0] p_Result_96_fu_1587_p1;
wire   [14:0] p_Result_97_fu_1599_p1;
wire  signed [21:0] sext_ln703_1_fu_1609_p1;
wire   [0:0] icmp_ln879_3_fu_1651_p2;
reg   [0:0] icmp_ln879_3_reg_3942;
wire   [0:0] icmp_ln879_4_fu_1657_p2;
reg   [0:0] icmp_ln879_4_reg_3947;
wire   [0:0] icmp_ln879_5_fu_1663_p2;
reg   [0:0] icmp_ln879_5_reg_3952;
wire   [0:0] icmp_ln879_6_fu_1673_p2;
reg   [0:0] icmp_ln879_6_reg_3957;
wire   [0:0] icmp_ln879_8_fu_1697_p2;
reg   [0:0] icmp_ln879_8_reg_3964;
wire   [0:0] or_ln55_fu_1711_p2;
reg   [0:0] or_ln55_reg_3970;
wire   [0:0] icmp_ln879_10_fu_1731_p2;
reg   [0:0] icmp_ln879_10_reg_3976;
wire   [0:0] or_ln57_fu_1745_p2;
reg   [0:0] or_ln57_reg_3982;
wire   [0:0] icmp_ln879_12_fu_1769_p2;
reg   [0:0] icmp_ln879_12_reg_3987;
wire   [0:0] icmp_ln879_13_fu_1797_p2;
reg   [0:0] icmp_ln879_13_reg_3994;
wire   [0:0] icmp_ln879_14_fu_1803_p2;
reg   [0:0] icmp_ln879_14_reg_4000;
wire   [0:0] or_ln61_fu_1817_p2;
reg   [0:0] or_ln61_reg_4005;
wire   [3:0] select_ln61_fu_1823_p3;
reg   [3:0] select_ln61_reg_4010;
wire   [0:0] icmp_ln879_16_fu_1837_p2;
reg   [0:0] icmp_ln879_16_reg_4015;
wire   [0:0] or_ln63_fu_1843_p2;
reg   [0:0] or_ln63_reg_4022;
wire   [0:0] icmp_ln879_18_fu_1855_p2;
reg   [0:0] icmp_ln879_18_reg_4029;
wire   [0:0] or_ln65_fu_1861_p2;
reg   [0:0] or_ln65_reg_4036;
wire   [0:0] icmp_ln879_19_fu_1867_p2;
reg   [0:0] icmp_ln879_19_reg_4043;
wire   [2:0] select_ln116_fu_1981_p3;
reg   [2:0] select_ln116_reg_4048;
wire   [0:0] icmp_ln879_27_fu_1989_p2;
reg   [0:0] icmp_ln879_27_reg_4053;
wire   [0:0] icmp_ln879_28_fu_1995_p2;
reg   [0:0] icmp_ln879_28_reg_4058;
wire   [0:0] icmp_ln879_29_fu_2001_p2;
reg   [0:0] icmp_ln879_29_reg_4064;
wire   [0:0] icmp_ln879_30_fu_2007_p2;
reg   [0:0] icmp_ln879_30_reg_4069;
wire   [0:0] icmp_ln879_31_fu_2013_p2;
reg   [0:0] icmp_ln879_31_reg_4075;
wire   [0:0] icmp_ln879_32_fu_2019_p2;
reg   [0:0] icmp_ln879_32_reg_4080;
wire   [0:0] icmp_ln879_49_fu_2025_p2;
reg   [0:0] icmp_ln879_49_reg_4086;
wire   [0:0] icmp_ln879_50_fu_2031_p2;
reg   [0:0] icmp_ln879_50_reg_4092;
wire   [0:0] icmp_ln879_51_fu_2037_p2;
reg   [0:0] icmp_ln879_51_reg_4099;
wire   [0:0] p_Val2_67_fu_2043_p3;
reg   [0:0] p_Val2_67_reg_4105;
reg   [0:0] p_Val2_67_reg_4105_pp0_iter2_reg;
reg   [0:0] p_Val2_67_reg_4105_pp0_iter3_reg;
reg   [0:0] p_Val2_67_reg_4105_pp0_iter4_reg;
wire   [21:0] p_Val2_19_fu_2057_p3;
reg   [21:0] p_Val2_19_reg_4111;
wire   [0:0] trunc_ln851_3_fu_2065_p1;
reg   [0:0] trunc_ln851_3_reg_4116;
reg   [11:0] trunc_ln851_1_reg_4121;
wire   [7:0] trunc_ln851_4_fu_2079_p1;
reg   [7:0] trunc_ln851_4_reg_4128;
reg   [11:0] trunc_ln851_2_reg_4133;
wire   [4:0] select_ln132_fu_2357_p3;
reg   [4:0] select_ln132_reg_4140;
wire   [0:0] icmp_ln879_43_fu_2365_p2;
reg   [0:0] icmp_ln879_43_reg_4145;
wire   [0:0] icmp_ln879_44_fu_2371_p2;
reg   [0:0] icmp_ln879_44_reg_4150;
wire   [0:0] icmp_ln879_45_fu_2377_p2;
reg   [0:0] icmp_ln879_45_reg_4156;
wire   [0:0] icmp_ln879_46_fu_2383_p2;
reg   [0:0] icmp_ln879_46_reg_4161;
wire   [0:0] icmp_ln879_47_fu_2389_p2;
reg   [0:0] icmp_ln879_47_reg_4167;
wire   [0:0] icmp_ln879_48_fu_2395_p2;
reg   [0:0] icmp_ln879_48_reg_4172;
wire   [4:0] select_ln879_1_fu_2520_p3;
reg   [4:0] select_ln879_1_reg_4178;
wire   [5:0] select_ln91_fu_2578_p3;
reg   [5:0] select_ln91_reg_4183;
wire   [5:0] select_ln879_4_fu_2831_p3;
reg   [5:0] select_ln879_4_reg_4198;
reg   [5:0] select_ln879_4_reg_4198_pp0_iter3_reg;
wire   [6:0] index_a_V_fu_2839_p3;
reg   [6:0] index_a_V_reg_4203;
wire   [9:0] index_p_V_fu_2863_p2;
reg   [9:0] index_p_V_reg_4208;
reg   [9:0] index_p_V_reg_4208_pp0_iter3_reg;
wire   [29:0] p_Val2_60_fu_2879_p3;
reg   [29:0] p_Val2_60_reg_4225;
wire   [10:0] zext_ln215_1_fu_2902_p1;
reg   [10:0] zext_ln215_1_reg_4235;
wire   [23:0] p_Val2_61_fu_2929_p3;
reg  signed [23:0] p_Val2_61_reg_4266;
reg   [15:0] params_a_2s_table_V_3_reg_4271;
reg   [23:0] params_a_3s_table_V_3_reg_4286;
wire  signed [14:0] p_Val2_62_fu_2976_p3;
reg  signed [14:0] p_Val2_62_reg_4301;
reg  signed [14:0] p_Val2_62_reg_4301_pp0_iter3_reg;
wire   [18:0] grp_fu_967_p3;
reg  signed [18:0] empty_43_reg_4317;
wire   [18:0] empty_44_fu_2995_p3;
reg  signed [18:0] empty_44_reg_4322;
reg   [18:0] params_p_2s_table_V_5_reg_4327;
reg   [18:0] params_p_3s_table_V_5_reg_4337;
wire   [52:0] grp_fu_2989_p2;
reg   [52:0] ret_V_39_reg_4347;
reg  signed [18:0] empty_42_reg_4352;
wire  signed [29:0] ret_V_44_fu_3629_p2;
reg  signed [29:0] ret_V_44_reg_4357;
reg   [18:0] params_p_2s_table_V_9_reg_4362;
reg   [18:0] params_p_3s_table_V_9_reg_4367;
reg  signed [11:0] p_Val2_38_reg_4372;
reg  signed [11:0] p_Val2_38_reg_4372_pp0_iter4_reg;
reg  signed [15:0] tmp_27_reg_4378;
wire   [7:0] index_e_V_fu_3073_p3;
reg   [7:0] index_e_V_reg_4383;
reg   [7:0] index_e_V_reg_4383_pp0_iter4_reg;
wire  signed [30:0] sext_ln1352_fu_3092_p1;
reg  signed [30:0] sext_ln1352_reg_4400;
wire  signed [30:0] ret_V_42_fu_3635_p2;
reg  signed [30:0] ret_V_42_reg_4405;
wire  signed [30:0] ret_V_43_fu_3641_p2;
reg  signed [30:0] ret_V_43_reg_4410;
wire  signed [30:0] ret_V_41_fu_3647_p2;
reg  signed [30:0] ret_V_41_reg_4415;
wire   [23:0] p_Val2_63_fu_3146_p2;
reg  signed [23:0] p_Val2_63_reg_4420;
wire   [23:0] p_Val2_64_fu_3152_p2;
reg  signed [23:0] p_Val2_64_reg_4425;
wire   [20:0] empty_45_fu_3158_p3;
reg  signed [20:0] empty_45_reg_4430;
wire  signed [38:0] ret_V_45_fu_3652_p2;
reg  signed [38:0] ret_V_45_reg_4450;
wire  signed [41:0] ret_V_46_fu_3658_p2;
reg  signed [41:0] ret_V_46_reg_4455;
reg   [11:0] ibin_V_1_reg_4460;
wire   [20:0] add_ln700_fu_3243_p2;
reg   [20:0] add_ln700_reg_4475;
reg   [11:0] tmp_10_reg_4480;
reg   [11:0] tmp_11_reg_4485;
wire  signed [11:0] p_Val2_48_fu_3310_p2;
reg  signed [11:0] p_Val2_48_reg_4495;
wire   [20:0] empty_46_fu_3315_p3;
reg  signed [20:0] empty_46_reg_4501;
wire   [53:0] p_Result_89_fu_3323_p3;
reg   [14:0] p_Val2_50_reg_4511;
wire  signed [32:0] ret_V_48_fu_3664_p2;
reg  signed [32:0] ret_V_48_reg_4526;
wire  signed [32:0] ret_V_49_fu_3670_p2;
reg  signed [32:0] ret_V_49_reg_4531;
reg   [11:0] tmp_14_reg_4536;
wire   [53:0] p_Result_93_fu_3361_p4;
reg   [20:0] tmp_12_reg_4556;
wire   [23:0] p_Val2_65_fu_3409_p2;
reg  signed [23:0] p_Val2_65_reg_4561;
wire   [53:0] p_Result_95_fu_3415_p7;
wire   [20:0] p_Val2_42_fu_3432_p3;
reg   [20:0] p_Val2_42_reg_4571;
wire  signed [38:0] ret_V_50_fu_3676_p2;
reg  signed [38:0] ret_V_50_reg_4576;
wire   [53:0] p_Result_19_fu_3566_p11;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage3_subdone;
reg   [14:0] ap_phi_mux_empty_phi_fu_825_p10;
wire   [14:0] p_Result_103_fu_1630_p4;
reg   [14:0] ap_phi_reg_pp0_iter1_empty_reg_821;
wire   [14:0] ap_phi_reg_pp0_iter0_empty_reg_821;
reg   [11:0] ap_phi_mux_empty_39_phi_fu_842_p10;
wire   [11:0] p_Result_102_fu_1622_p4;
reg   [11:0] ap_phi_reg_pp0_iter1_empty_39_reg_838;
wire   [11:0] ap_phi_reg_pp0_iter0_empty_39_reg_838;
reg   [21:0] ap_phi_mux_p_Val2_11_phi_fu_860_p10;
reg   [21:0] ap_phi_reg_pp0_iter1_p_Val2_11_reg_856;
wire   [21:0] ap_phi_reg_pp0_iter0_p_Val2_11_reg_856;
wire   [17:0] ap_phi_reg_pp0_iter0_p_Val2_12_reg_873;
reg   [17:0] ap_phi_reg_pp0_iter1_p_Val2_12_reg_873;
reg   [17:0] ap_phi_reg_pp0_iter2_p_Val2_12_reg_873;
wire   [0:0] ap_phi_reg_pp0_iter0_do_2s_assign_reg_891;
reg   [0:0] ap_phi_reg_pp0_iter1_do_2s_assign_reg_891;
reg   [0:0] ap_phi_reg_pp0_iter2_do_2s_assign_reg_891;
wire   [1:0] ap_phi_reg_pp0_iter0_p_Val2_59_reg_914;
reg   [1:0] ap_phi_reg_pp0_iter1_p_Val2_59_reg_914;
reg   [1:0] ap_phi_reg_pp0_iter2_p_Val2_59_reg_914;
reg   [1:0] ap_phi_reg_pp0_iter3_p_Val2_59_reg_914;
reg   [1:0] ap_phi_reg_pp0_iter4_p_Val2_59_reg_914;
reg   [1:0] ap_phi_reg_pp0_iter5_p_Val2_59_reg_914;
wire   [63:0] zext_ln544_fu_1426_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln544_14_fu_2637_p1;
wire   [63:0] zext_ln544_15_fu_2674_p1;
wire   [63:0] zext_ln544_2_fu_2869_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln544_3_fu_2896_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln544_7_fu_2911_p1;
wire   [63:0] zext_ln544_9_fu_2923_p1;
wire   [63:0] zext_ln544_5_fu_2953_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln544_6_fu_2964_p1;
wire   [63:0] zext_ln544_8_fu_3008_p1;
wire   [63:0] zext_ln544_11_fu_3086_p1;
wire   [63:0] zext_ln544_4_fu_3184_p1;
wire   [63:0] zext_ln544_13_fu_3216_p1;
wire   [63:0] zext_ln544_1_fu_3267_p1;
wire   [63:0] zext_ln544_12_fu_3336_p1;
wire   [63:0] zext_ln544_10_fu_3370_p1;
reg    ap_block_pp0_stage3_01001;
reg    ap_block_pp0_stage0_01001;
wire    ap_block_pp0_stage1_01001;
wire    ap_block_pp0_stage2_01001;
wire   [20:0] tmp_V_5_fu_1039_p4;
wire   [0:0] tmp_V_2_fu_1015_p3;
wire   [0:0] icmp_ln879_fu_1163_p2;
wire   [20:0] tmp_V_6_fu_1049_p4;
wire   [0:0] tmp_V_3_fu_1023_p3;
wire   [0:0] icmp_ln879_1_fu_1175_p2;
wire   [20:0] tmp_V_7_fu_1059_p4;
wire   [0:0] tmp_V_4_fu_1031_p3;
wire   [0:0] icmp_ln879_2_fu_1187_p2;
wire   [0:0] data_valid_out_V_1_fu_1193_p2;
wire   [0:0] data_valid_inn_V_1_fu_1169_p2;
wire   [0:0] or_ln135_fu_1199_p2;
wire   [0:0] data_valid_mid_V_2_fu_1181_p2;
wire   [0:0] tmp_V_8_fu_1099_p3;
wire   [0:0] tmp_V_9_fu_1107_p3;
wire   [0:0] tmp_V_10_fu_1115_p3;
wire   [10:0] trunc_ln1_fu_1251_p4;
wire   [10:0] trunc_ln728_1_fu_1261_p4;
wire   [15:0] z_out_V_fu_1143_p4;
wire  signed [27:0] p_Val2_57_fu_1307_p3;
wire  signed [15:0] p_Result_104_fu_1325_p4;
wire   [15:0] xs_V_1_fu_1334_p2;
reg   [15:0] p_Result_105_fu_1340_p4;
wire   [15:0] p_Val2_9_fu_1350_p3;
wire   [1:0] trunc_ln851_fu_1365_p1;
wire   [12:0] p_Result_12_fu_1369_p3;
wire   [11:0] trunc_ln2_fu_1383_p4;
wire   [0:0] icmp_ln851_fu_1377_p2;
wire   [11:0] add_ln851_fu_1393_p2;
wire   [0:0] p_Result_46_fu_1357_p3;
wire   [11:0] select_ln851_fu_1399_p3;
wire   [21:0] tmp_9_fu_1430_p4;
wire   [22:0] lhs_V_fu_1439_p3;
wire   [22:0] shl_ln_fu_1419_p3;
wire   [22:0] ret_V_37_fu_1447_p2;
wire   [7:0] tmp_5_fu_1499_p3;
wire   [9:0] tmp_6_fu_1509_p3;
wire   [14:0] zext_ln708_2_fu_1481_p1;
wire   [14:0] zext_ln708_1_fu_1478_p1;
wire   [14:0] deflection_V_2_fu_1521_p2;
wire   [7:0] tmp_3_fu_1540_p3;
wire   [9:0] tmp_4_fu_1550_p3;
wire   [14:0] zext_ln708_fu_1475_p1;
wire   [14:0] deflection_V_1_fu_1562_p2;
wire   [7:0] tmp_1_fu_1581_p3;
wire   [9:0] tmp_2_fu_1591_p3;
wire   [14:0] deflection_V_fu_1603_p2;
wire   [1:0] zext_ln879_fu_1669_p1;
wire   [1:0] select_ln53_fu_1679_p3;
wire   [0:0] icmp_ln879_7_fu_1691_p2;
wire   [2:0] select_ln55_1_fu_1703_p3;
wire   [2:0] zext_ln53_fu_1687_p1;
wire   [0:0] icmp_ln879_9_fu_1725_p2;
wire   [2:0] select_ln57_1_fu_1737_p3;
wire   [2:0] select_ln55_fu_1717_p3;
wire   [2:0] select_ln57_fu_1751_p3;
wire   [0:0] icmp_ln879_11_fu_1763_p2;
wire   [0:0] or_ln59_fu_1783_p2;
wire   [3:0] select_ln59_1_fu_1775_p3;
wire   [3:0] zext_ln57_fu_1759_p1;
wire   [3:0] select_ln61_1_fu_1809_p3;
wire   [3:0] select_ln59_fu_1789_p3;
wire   [0:0] icmp_ln879_15_fu_1831_p2;
wire   [0:0] icmp_ln879_17_fu_1849_p2;
wire   [0:0] icmp_ln879_20_fu_1873_p2;
wire   [0:0] icmp_ln879_22_fu_1889_p2;
wire   [0:0] icmp_ln879_21_fu_1883_p2;
wire   [0:0] or_ln112_fu_1903_p2;
wire   [1:0] select_ln112_1_fu_1895_p3;
wire   [1:0] zext_ln879_2_fu_1879_p1;
wire   [1:0] select_ln112_fu_1909_p3;
wire   [0:0] icmp_ln879_24_fu_1927_p2;
wire   [0:0] icmp_ln879_23_fu_1921_p2;
wire   [0:0] or_ln114_fu_1941_p2;
wire   [2:0] select_ln114_1_fu_1933_p3;
wire   [2:0] zext_ln112_fu_1917_p1;
wire   [0:0] icmp_ln879_26_fu_1961_p2;
wire   [0:0] icmp_ln879_25_fu_1955_p2;
wire   [0:0] or_ln116_fu_1975_p2;
wire   [2:0] select_ln116_1_fu_1967_p3;
wire   [2:0] select_ln114_fu_1947_p3;
wire   [21:0] sub_ln703_fu_2051_p2;
wire   [3:0] select_ln63_1_fu_2093_p3;
wire   [3:0] select_ln65_1_fu_2106_p3;
wire   [3:0] select_ln63_fu_2100_p3;
wire   [3:0] select_ln65_fu_2113_p3;
wire   [3:0] select_ln879_fu_2120_p3;
wire   [0:0] or_ln118_fu_2141_p2;
wire   [3:0] select_ln118_1_fu_2134_p3;
wire   [3:0] zext_ln116_fu_2131_p1;
wire   [0:0] or_ln120_fu_2160_p2;
wire   [3:0] select_ln120_1_fu_2153_p3;
wire   [3:0] select_ln118_fu_2145_p3;
wire   [0:0] or_ln122_fu_2179_p2;
wire   [3:0] select_ln122_1_fu_2172_p3;
wire   [3:0] select_ln120_fu_2164_p3;
wire   [0:0] icmp_ln879_34_fu_2197_p2;
wire   [0:0] icmp_ln879_33_fu_2191_p2;
wire   [0:0] or_ln124_fu_2211_p2;
wire   [3:0] select_ln124_1_fu_2203_p3;
wire   [3:0] select_ln122_fu_2183_p3;
wire   [3:0] select_ln124_fu_2217_p3;
wire   [0:0] icmp_ln879_36_fu_2235_p2;
wire   [0:0] icmp_ln879_35_fu_2229_p2;
wire   [0:0] or_ln126_fu_2249_p2;
wire   [4:0] select_ln126_1_fu_2241_p3;
wire   [4:0] zext_ln124_fu_2225_p1;
wire   [0:0] icmp_ln879_38_fu_2269_p2;
wire   [0:0] icmp_ln879_37_fu_2263_p2;
wire   [0:0] or_ln128_fu_2283_p2;
wire   [4:0] select_ln128_1_fu_2275_p3;
wire   [4:0] select_ln126_fu_2255_p3;
wire   [0:0] icmp_ln879_40_fu_2303_p2;
wire   [0:0] icmp_ln879_39_fu_2297_p2;
wire   [0:0] or_ln130_fu_2317_p2;
wire   [4:0] select_ln130_1_fu_2309_p3;
wire   [4:0] select_ln128_fu_2289_p3;
wire   [0:0] icmp_ln879_42_fu_2337_p2;
wire   [0:0] icmp_ln879_41_fu_2331_p2;
wire   [0:0] or_ln132_fu_2351_p2;
wire   [4:0] select_ln132_1_fu_2343_p3;
wire   [4:0] select_ln130_fu_2323_p3;
wire   [3:0] select_ln68_fu_2401_p3;
wire   [0:0] or_ln70_fu_2419_p2;
wire   [4:0] select_ln70_1_fu_2412_p3;
wire   [4:0] zext_ln68_4_fu_2408_p1;
wire   [4:0] select_ln72_1_fu_2431_p3;
wire   [4:0] select_ln70_fu_2423_p3;
wire   [4:0] select_ln74_1_fu_2445_p3;
wire   [4:0] select_ln72_fu_2438_p3;
wire   [0:0] or_ln76_fu_2466_p2;
wire   [4:0] select_ln76_1_fu_2459_p3;
wire   [4:0] select_ln74_fu_2452_p3;
wire   [4:0] select_ln78_1_fu_2478_p3;
wire   [4:0] select_ln76_fu_2470_p3;
wire   [4:0] select_ln80_1_fu_2492_p3;
wire   [4:0] select_ln78_fu_2485_p3;
wire   [4:0] select_ln82_1_fu_2506_p3;
wire   [4:0] select_ln80_fu_2499_p3;
wire   [4:0] select_ln82_fu_2513_p3;
wire   [4:0] zext_ln879_1_fu_2127_p1;
wire   [4:0] select_ln85_fu_2527_p3;
wire   [5:0] select_ln87_1_fu_2538_p3;
wire   [5:0] zext_ln85_fu_2534_p1;
wire   [5:0] select_ln89_1_fu_2553_p3;
wire   [5:0] select_ln87_fu_2545_p3;
wire   [0:0] or_ln91_fu_2574_p2;
wire   [5:0] select_ln91_1_fu_2567_p3;
wire   [5:0] select_ln89_fu_2560_p3;
wire   [37:0] tmp_s_fu_2586_p3;
wire   [13:0] p_Result_14_fu_2605_p3;
wire   [0:0] icmp_ln851_1_fu_2612_p2;
wire   [11:0] add_ln851_1_fu_2618_p2;
wire   [0:0] p_Result_s_40_fu_2593_p2;
wire   [11:0] select_ln851_1_fu_2623_p3;
wire   [11:0] ibin_V_2_fu_2630_p3;
wire   [13:0] p_Result_15_fu_2642_p3;
wire   [0:0] icmp_ln851_2_fu_2649_p2;
wire   [11:0] add_ln851_2_fu_2655_p2;
wire   [0:0] p_Result_53_fu_2599_p2;
wire   [11:0] select_ln851_2_fu_2660_p3;
wire   [11:0] ibin_V_3_fu_2667_p3;
wire   [0:0] or_ln134_fu_2686_p2;
wire   [4:0] select_ln134_1_fu_2679_p3;
wire   [0:0] or_ln136_fu_2704_p2;
wire   [4:0] select_ln136_1_fu_2697_p3;
wire   [4:0] select_ln134_fu_2690_p3;
wire   [0:0] or_ln138_fu_2723_p2;
wire   [4:0] select_ln138_1_fu_2716_p3;
wire   [4:0] select_ln136_fu_2708_p3;
wire   [4:0] select_ln138_fu_2727_p3;
wire   [0:0] or_ln93_fu_2749_p2;
wire   [5:0] select_ln93_1_fu_2742_p3;
wire   [5:0] select_ln95_1_fu_2760_p3;
wire   [5:0] select_ln93_fu_2753_p3;
wire   [5:0] select_ln97_1_fu_2774_p3;
wire   [5:0] select_ln95_fu_2767_p3;
wire   [0:0] and_ln879_fu_2788_p2;
wire   [5:0] select_ln97_fu_2781_p3;
wire   [0:0] xor_ln879_fu_2801_p2;
wire   [0:0] and_ln879_1_fu_2806_p2;
wire   [5:0] zext_ln879_3_fu_2739_p1;
wire   [5:0] select_ln879_2_fu_2793_p3;
wire   [0:0] sel_tmp5_fu_2820_p2;
wire   [0:0] and_ln879_2_fu_2826_p2;
wire   [5:0] zext_ln138_fu_2735_p1;
wire   [5:0] select_ln879_3_fu_2812_p3;
wire   [8:0] shl_ln1_fu_2851_p3;
wire   [9:0] zext_ln214_1_fu_2859_p1;
wire   [9:0] zext_ln214_fu_2847_p1;
wire   [29:0] zext_ln24_fu_2875_p1;
wire   [6:0] ret_V_22_fu_2891_p2;
wire   [10:0] ret_V_25_fu_2905_p2;
wire   [10:0] ret_V_27_fu_2917_p2;
wire  signed [23:0] sext_ln203_fu_2887_p1;
wire   [13:0] p_Val2_s_38_fu_2937_p3;
wire   [9:0] ret_V_23_fu_2948_p2;
wire   [10:0] ret_V_24_fu_2959_p2;
wire  signed [14:0] sext_ln703_fu_2944_p1;
wire   [14:0] phimod_V_1_fu_2970_p2;
wire   [29:0] grp_fu_2989_p0;
wire   [10:0] ret_V_26_fu_3003_p2;
wire  signed [20:0] sext_ln728_fu_3026_p1;
wire   [20:0] trunc_ln728_fu_3029_p1;
wire   [20:0] empty_41_fu_3032_p3;
wire   [25:0] zext_ln703_1_cast_fu_3017_p4;
wire   [25:0] rhs_V_fu_3040_p3;
wire   [25:0] ret_V_40_fu_3048_p2;
wire   [7:0] ret_V_28_fu_3080_p2;
wire   [18:0] p_Val2_29_fu_3105_p3;
wire   [18:0] p_Val2_27_fu_3115_p3;
wire   [23:0] p_Result_107_fu_3128_p4;
wire  signed [23:0] p_Val2_51_cast_fu_3121_p1;
wire   [23:0] p_Result_108_fu_3137_p4;
wire  signed [23:0] p_Val2_53_cast_fu_3111_p1;
wire  signed [20:0] sext_ln203_2_fu_3101_p1;
wire   [32:0] t_V_fu_3166_p3;
wire   [34:0] grp_fu_3178_p0;
wire   [32:0] grp_fu_3178_p1;
wire   [66:0] grp_fu_3178_p2;
wire   [7:0] ret_V_30_fu_3211_p2;
wire   [18:0] p_Val2_26_fu_3222_p3;
wire   [20:0] tmp_8_fu_3230_p4;
wire  signed [20:0] sext_ln703_4_fu_3239_p1;
wire   [20:0] rhs_V_1_fu_3275_p3;
wire   [20:0] rhs_V_2_fu_3287_p3;
wire   [20:0] add_ln700_1_fu_3282_p2;
wire   [20:0] ret_V_47_fu_3294_p2;
wire   [11:0] corr_V_fu_3300_p4;
wire  signed [20:0] sext_ln203_4_fu_3271_p1;
wire   [7:0] ret_V_29_fu_3331_p2;
wire  signed [20:0] sext_ln203_3_fu_3375_p1;
wire   [20:0] p_Val2_43_fu_3379_p3;
wire   [23:0] p_Result_109_fu_3391_p4;
wire  signed [23:0] p_Val2_74_cast_fu_3387_p1;
wire  signed [20:0] sext_ln203_1_fu_3428_p1;
wire   [11:0] tmp_13_fu_3450_p4;
wire   [20:0] rhs_V_3_fu_3459_p3;
wire   [20:0] add_ln700_2_fu_3446_p2;
wire   [20:0] ret_V_51_fu_3467_p2;
wire   [11:0] corr_V_1_fu_3473_p4;
wire   [11:0] p_Val2_51_fu_3483_p2;
wire   [1:0] trunc_ln718_fu_3509_p1;
wire   [0:0] r_fu_3513_p2;
wire   [0:0] tmp_28_fu_3501_p3;
wire   [0:0] tmp_29_fu_3525_p3;
wire   [0:0] or_ln412_fu_3519_p2;
wire   [0:0] and_ln415_fu_3533_p2;
wire   [7:0] zext_ln415_fu_3539_p1;
wire   [7:0] ptcalc_pt_V_fu_3491_p4;
wire   [12:0] zext_ln708_3_fu_3488_p1;
wire   [12:0] ptcalc_eta_V_fu_3549_p2;
wire   [12:0] ptcalc_eta_V_2_fu_3555_p3;
wire  signed [13:0] sext_ln256_fu_3562_p1;
wire   [7:0] p_Val2_66_fu_3543_p2;
wire   [15:0] ret_V_35_fu_3586_p0;
wire   [25:0] ret_V_36_fu_3593_p0;
wire   [15:0] mul_ln68_3_fu_3599_p0;
wire   [15:0] mul_ln68_3_fu_3599_p1;
wire   [15:0] mul_ln68_2_fu_3605_p0;
wire   [15:0] mul_ln68_2_fu_3605_p1;
wire   [15:0] mul_ln68_1_fu_3611_p0;
wire   [15:0] mul_ln68_1_fu_3611_p1;
wire   [15:0] mul_ln68_fu_3617_p0;
wire   [15:0] mul_ln68_fu_3617_p1;
wire   [6:0] ret_V_38_fu_3623_p1;
wire  signed [14:0] ret_V_44_fu_3629_p0;
wire  signed [29:0] sext_ln1352_3_fu_3014_p1;
wire  signed [14:0] ret_V_44_fu_3629_p1;
wire  signed [11:0] ret_V_42_fu_3635_p1;
wire  signed [11:0] ret_V_43_fu_3641_p1;
wire  signed [11:0] ret_V_41_fu_3647_p1;
wire  signed [11:0] ret_V_48_fu_3664_p1;
wire  signed [32:0] sext_ln1352_5_fu_3345_p1;
wire  signed [11:0] ret_V_49_fu_3670_p1;
wire   [14:0] ret_V_50_fu_3676_p1;
reg    grp_fu_2989_ce;
reg    grp_fu_3178_ce;
reg   [3:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to5;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
reg    ap_idle_pp0_0to4;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire   [52:0] grp_fu_2989_p00;
wire   [66:0] grp_fu_3178_p10;
wire   [30:0] mul_ln68_1_fu_3611_p10;
wire   [30:0] mul_ln68_2_fu_3605_p10;
wire   [30:0] mul_ln68_3_fu_3599_p10;
wire   [30:0] mul_ln68_fu_3617_p10;
wire   [28:0] ret_V_38_fu_3623_p10;
wire   [38:0] ret_V_50_fu_3676_p10;
reg    ap_condition_549;
reg    ap_condition_907;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 pl2ptcalc_V_0_data_reg = 58'd0;
#0 pl2ptcalc_V_0_vld_reg = 1'b0;
#0 sf2ptcalc_inn_V_0_data_reg = 64'd0;
#0 sf2ptcalc_inn_V_0_vld_reg = 1'b0;
#0 sf2ptcalc_mid_V_0_data_reg = 64'd0;
#0 sf2ptcalc_mid_V_0_vld_reg = 1'b0;
#0 sf2ptcalc_out_V_0_data_reg = 64'd0;
#0 sf2ptcalc_out_V_0_vld_reg = 1'b0;
#0 ptcalc2mtc_V_1_data_reg = 54'd0;
#0 ptcalc2mtc_V_1_vld_reg = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
end

ptcalc_top_rsp_tabkb #(
    .DataWidth( 7 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
rsp_table_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rsp_table_V_address0),
    .ce0(rsp_table_V_ce0),
    .q0(rsp_table_V_q0)
);

ptcalc_top_eta_tacud #(
    .DataWidth( 15 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
eta_table_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(eta_table_V_address0),
    .ce0(eta_table_V_ce0),
    .q0(eta_table_V_q0)
);

ptcalc_top_paramsdEe #(
    .DataWidth( 16 ),
    .AddressRange( 86 ),
    .AddressWidth( 7 ))
params_a_2s_table_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(params_a_2s_table_V_address0),
    .ce0(params_a_2s_table_V_ce0),
    .q0(params_a_2s_table_V_q0)
);

ptcalc_top_paramseOg #(
    .DataWidth( 19 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
params_p_2s_table_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(params_p_2s_table_V_address0),
    .ce0(params_p_2s_table_V_ce0),
    .q0(params_p_2s_table_V_q0),
    .address1(params_p_2s_table_V_address1),
    .ce1(params_p_2s_table_V_ce1),
    .q1(params_p_2s_table_V_q1)
);

ptcalc_top_paramsfYi #(
    .DataWidth( 21 ),
    .AddressRange( 172 ),
    .AddressWidth( 8 ))
params_e_2s_table_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(params_e_2s_table_V_address0),
    .ce0(params_e_2s_table_V_ce0),
    .q0(params_e_2s_table_V_q0)
);

ptcalc_top_paramsg8j #(
    .DataWidth( 24 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
params_a_3s_table_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(params_a_3s_table_V_address0),
    .ce0(params_a_3s_table_V_ce0),
    .q0(params_a_3s_table_V_q0)
);

ptcalc_top_paramshbi #(
    .DataWidth( 19 ),
    .AddressRange( 180 ),
    .AddressWidth( 8 ))
params_p_3s_table_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(params_p_3s_table_V_address0),
    .ce0(params_p_3s_table_V_ce0),
    .q0(params_p_3s_table_V_q0),
    .address1(params_p_3s_table_V_address1),
    .ce1(params_p_3s_table_V_ce1),
    .q1(params_p_3s_table_V_q1)
);

ptcalc_top_paramsibs #(
    .DataWidth( 19 ),
    .AddressRange( 120 ),
    .AddressWidth( 7 ))
params_e_3s_table_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(params_e_3s_table_V_address0),
    .ce0(params_e_3s_table_V_ce0),
    .q0(params_e_3s_table_V_q0)
);

ptcalc_top_inv_tajbC #(
    .DataWidth( 30 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
inv_table_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inv_table_2_V_address0),
    .ce0(inv_table_2_V_ce0),
    .q0(inv_table_2_V_q0)
);

ptcalc_top_inv_takbM #(
    .DataWidth( 23 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
inv_table_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inv_table_V_address0),
    .ce0(inv_table_V_ce0),
    .q0(inv_table_V_q0)
);

ptcalc_top_mul_30lbW #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 30 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 53 ))
ptcalc_top_mul_30lbW_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2989_p0),
    .din1(p_Val2_61_reg_4266),
    .ce(grp_fu_2989_ce),
    .dout(grp_fu_2989_p2)
);

ptcalc_top_mul_35mb6 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 35 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 67 ))
ptcalc_top_mul_35mb6_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3178_p0),
    .din1(grp_fu_3178_p1),
    .ce(grp_fu_3178_ce),
    .dout(grp_fu_3178_p2)
);

ptcalc_top_mul_muncg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 44 ))
ptcalc_top_mul_muncg_U3(
    .din0(ret_V_35_fu_3586_p0),
    .din1(p_Val2_57_fu_1307_p3),
    .dout(ret_V_35_fu_3586_p2)
);

ptcalc_top_mul_muocq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 26 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 42 ))
ptcalc_top_mul_muocq_U4(
    .din0(ret_V_36_fu_3593_p0),
    .din1(p_Result_104_fu_1325_p4),
    .dout(ret_V_36_fu_3593_p2)
);

ptcalc_top_mul_mupcA #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
ptcalc_top_mul_mupcA_U5(
    .din0(mul_ln68_3_fu_3599_p0),
    .din1(mul_ln68_3_fu_3599_p1),
    .dout(mul_ln68_3_fu_3599_p2)
);

ptcalc_top_mul_mupcA #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
ptcalc_top_mul_mupcA_U6(
    .din0(mul_ln68_2_fu_3605_p0),
    .din1(mul_ln68_2_fu_3605_p1),
    .dout(mul_ln68_2_fu_3605_p2)
);

ptcalc_top_mul_mupcA #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
ptcalc_top_mul_mupcA_U7(
    .din0(mul_ln68_1_fu_3611_p0),
    .din1(mul_ln68_1_fu_3611_p1),
    .dout(mul_ln68_1_fu_3611_p2)
);

ptcalc_top_mul_mupcA #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
ptcalc_top_mul_mupcA_U8(
    .din0(mul_ln68_fu_3617_p0),
    .din1(mul_ln68_fu_3617_p1),
    .dout(mul_ln68_fu_3617_p2)
);

ptcalc_top_mul_muqcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 29 ))
ptcalc_top_mul_muqcK_U9(
    .din0(p_Val2_16_reg_3842),
    .din1(ret_V_38_fu_3623_p1),
    .dout(ret_V_38_fu_3623_p2)
);

ptcalc_top_mul_murcU #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
ptcalc_top_mul_murcU_U10(
    .din0(ret_V_44_fu_3629_p0),
    .din1(ret_V_44_fu_3629_p1),
    .dout(ret_V_44_fu_3629_p2)
);

ptcalc_top_mul_musc4 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 31 ))
ptcalc_top_mul_musc4_U11(
    .din0(empty_43_reg_4317),
    .din1(ret_V_42_fu_3635_p1),
    .dout(ret_V_42_fu_3635_p2)
);

ptcalc_top_mul_musc4 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 31 ))
ptcalc_top_mul_musc4_U12(
    .din0(empty_44_reg_4322),
    .din1(ret_V_43_fu_3641_p1),
    .dout(ret_V_43_fu_3641_p2)
);

ptcalc_top_mul_musc4 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 31 ))
ptcalc_top_mul_musc4_U13(
    .din0(empty_42_reg_4352),
    .din1(ret_V_41_fu_3647_p1),
    .dout(ret_V_41_fu_3647_p2)
);

ptcalc_top_mul_mutde #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 39 ))
ptcalc_top_mul_mutde_U14(
    .din0(p_Val2_63_reg_4420),
    .din1(p_Val2_62_reg_4301_pp0_iter3_reg),
    .dout(ret_V_45_fu_3652_p2)
);

ptcalc_top_mul_muudo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 42 ))
ptcalc_top_mul_muudo_U15(
    .din0(p_Val2_64_reg_4425),
    .din1(tmp_27_reg_4378),
    .dout(ret_V_46_fu_3658_p2)
);

ptcalc_top_mul_muvdy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 21 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 33 ))
ptcalc_top_mul_muvdy_U16(
    .din0(empty_45_reg_4430),
    .din1(ret_V_48_fu_3664_p1),
    .dout(ret_V_48_fu_3664_p2)
);

ptcalc_top_mul_muvdy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 21 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 33 ))
ptcalc_top_mul_muvdy_U17(
    .din0(empty_46_reg_4501),
    .din1(ret_V_49_fu_3670_p1),
    .dout(ret_V_49_fu_3670_p2)
);

ptcalc_top_mul_muwdI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 39 ))
ptcalc_top_mul_muwdI_U18(
    .din0(p_Val2_65_reg_4561),
    .din1(ret_V_50_fu_3676_p1),
    .dout(ret_V_50_fu_3676_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (p_Result_94_reg_3753_pp0_iter1_reg == 3'd3) & (ret_V_3_reg_3730_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3682_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (p_Result_94_reg_3753_pp0_iter1_reg == 3'd5) & (ret_V_3_reg_3730_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3682_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (p_Result_94_reg_3753_pp0_iter1_reg == 3'd6) & (ret_V_3_reg_3730_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3682_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_reg_pp0_iter1_do_2s_assign_reg_891 <= 1'd1;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_do_2s_assign_reg_891 <= ap_phi_reg_pp0_iter0_do_2s_assign_reg_891;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (p_Result_94_reg_3753_pp0_iter1_reg == 3'd3) & (ret_V_3_reg_3730_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3682_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
                ap_phi_reg_pp0_iter1_empty_39_reg_838[7 : 0] <= p_Result_96_fu_1587_p1[7 : 0];
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (p_Result_94_reg_3753_pp0_iter1_reg == 3'd5) & (ret_V_3_reg_3730_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3682_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
                ap_phi_reg_pp0_iter1_empty_39_reg_838[7 : 0] <= p_Result_98_fu_1546_p1[7 : 0];
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (p_Result_94_reg_3753_pp0_iter1_reg == 3'd6) & (ret_V_3_reg_3730_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3682_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
                ap_phi_reg_pp0_iter1_empty_39_reg_838[7 : 0] <= p_Result_100_fu_1505_p1[7 : 0];
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_phi_reg_pp0_iter1_empty_39_reg_838[7 : 0] <= ap_phi_reg_pp0_iter0_empty_39_reg_838[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (p_Result_94_reg_3753_pp0_iter1_reg == 3'd3) & (ret_V_3_reg_3730_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3682_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
                ap_phi_reg_pp0_iter1_empty_reg_821[9 : 0] <= p_Result_97_fu_1599_p1[9 : 0];
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (p_Result_94_reg_3753_pp0_iter1_reg == 3'd5) & (ret_V_3_reg_3730_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3682_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
                ap_phi_reg_pp0_iter1_empty_reg_821[9 : 0] <= p_Result_99_fu_1558_p1[9 : 0];
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (p_Result_94_reg_3753_pp0_iter1_reg == 3'd6) & (ret_V_3_reg_3730_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3682_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
                ap_phi_reg_pp0_iter1_empty_reg_821[9 : 0] <= p_Result_101_fu_1517_p1[9 : 0];
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_phi_reg_pp0_iter1_empty_reg_821[9 : 0] <= ap_phi_reg_pp0_iter0_empty_reg_821[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (p_Result_94_reg_3753_pp0_iter1_reg == 3'd3) & (ret_V_3_reg_3730_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3682_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_p_Val2_11_reg_856 <= sext_ln703_1_fu_1609_p1;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (p_Result_94_reg_3753_pp0_iter1_reg == 3'd5) & (ret_V_3_reg_3730_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3682_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_p_Val2_11_reg_856 <= sext_ln703_2_fu_1568_p1;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (p_Result_94_reg_3753_pp0_iter1_reg == 3'd6) & (ret_V_3_reg_3730_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3682_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_p_Val2_11_reg_856 <= sext_ln703_3_fu_1527_p1;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_p_Val2_11_reg_856 <= ap_phi_reg_pp0_iter0_p_Val2_11_reg_856;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (p_Result_94_reg_3753_pp0_iter1_reg == 3'd3) & (ret_V_3_reg_3730_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3682_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_p_Val2_12_reg_873 <= {{mul_ln68_reg_3867[30:13]}};
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (p_Result_94_reg_3753_pp0_iter1_reg == 3'd5) & (ret_V_3_reg_3730_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3682_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_p_Val2_12_reg_873 <= {{mul_ln68_1_reg_3862[30:13]}};
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (p_Result_94_reg_3753_pp0_iter1_reg == 3'd6) & (ret_V_3_reg_3730_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3682_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_p_Val2_12_reg_873 <= {{mul_ln68_2_reg_3857[30:13]}};
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_p_Val2_12_reg_873 <= ap_phi_reg_pp0_iter0_p_Val2_12_reg_873;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (p_Result_94_reg_3753_pp0_iter1_reg == 3'd3) & (ret_V_3_reg_3730_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3682_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (p_Result_94_reg_3753_pp0_iter1_reg == 3'd5) & (ret_V_3_reg_3730_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3682_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (p_Result_94_reg_3753_pp0_iter1_reg == 3'd6) & (ret_V_3_reg_3730_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3682_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_reg_pp0_iter1_p_Val2_59_reg_914 <= 2'd2;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_p_Val2_59_reg_914 <= ap_phi_reg_pp0_iter0_p_Val2_59_reg_914;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_907)) begin
        if ((1'b1 == ap_condition_549)) begin
            ap_phi_reg_pp0_iter2_do_2s_assign_reg_891 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_do_2s_assign_reg_891 <= ap_phi_reg_pp0_iter1_do_2s_assign_reg_891;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_907)) begin
        if ((1'b1 == ap_condition_549)) begin
            ap_phi_reg_pp0_iter2_p_Val2_12_reg_873 <= trunc_ln180_3_reg_3877;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_p_Val2_12_reg_873 <= ap_phi_reg_pp0_iter1_p_Val2_12_reg_873;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_907)) begin
        if ((1'b1 == ap_condition_549)) begin
            ap_phi_reg_pp0_iter2_p_Val2_59_reg_914 <= 2'd3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_p_Val2_59_reg_914 <= ap_phi_reg_pp0_iter1_p_Val2_59_reg_914;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_907)) begin
        if ((1'b1 == ap_condition_549)) begin
            empty_39_reg_838 <= p_Result_102_fu_1622_p4;
        end else if ((1'b1 == 1'b1)) begin
            empty_39_reg_838 <= ap_phi_reg_pp0_iter1_empty_39_reg_838;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (ptcalc2mtc_V_1_vld_reg == 1'b0) & (ptcalc2mtc_V_1_vld_in == 1'b1))) begin
        ptcalc2mtc_V_1_vld_reg <= 1'b1;
    end else if (((ptcalc2mtc_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (ptcalc2mtc_V_1_vld_reg == 1'b1))) begin
        ptcalc2mtc_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_94_reg_3753_pp0_iter3_reg == 3'd0) & (ret_V_3_reg_3730_pp0_iter3_reg == 1'd1) & (tmp_V_reg_3682_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln700_reg_4475 <= add_ln700_fu_3243_p2;
        ibin_V_1_reg_4460 <= {{grp_fu_3178_p2[64:53]}};
        tmp_10_reg_4480 <= {{ret_V_45_reg_4450[34:23]}};
        tmp_11_reg_4485 <= {{ret_V_46_reg_4455[34:23]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_p_Val2_59_reg_914 <= ap_phi_reg_pp0_iter2_p_Val2_59_reg_914;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_p_Val2_59_reg_914 <= ap_phi_reg_pp0_iter3_p_Val2_59_reg_914;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_p_Val2_59_reg_914 <= ap_phi_reg_pp0_iter4_p_Val2_59_reg_914;
    end
end

always @ (posedge ap_clk) begin
    if (((ret_V_3_fu_1205_p2 == 1'd1) & (tmp_V_fu_987_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_valid_mid_V_reg_3741 <= data_valid_mid_V_fu_1217_p2;
        p_Repl2_14_reg_3747 <= p_Repl2_14_fu_1223_p2;
        p_Repl2_s_reg_3735 <= p_Repl2_s_fu_1211_p2;
        p_Result_94_reg_3753 <= p_Result_94_fu_1229_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_valid_mid_V_reg_3741_pp0_iter1_reg <= data_valid_mid_V_reg_3741;
        data_valid_mid_V_reg_3741_pp0_iter2_reg <= data_valid_mid_V_reg_3741_pp0_iter1_reg;
        data_valid_mid_V_reg_3741_pp0_iter3_reg <= data_valid_mid_V_reg_3741_pp0_iter2_reg;
        data_valid_mid_V_reg_3741_pp0_iter4_reg <= data_valid_mid_V_reg_3741_pp0_iter3_reg;
        data_valid_mid_V_reg_3741_pp0_iter5_reg <= data_valid_mid_V_reg_3741_pp0_iter4_reg;
        do_2s_assign_reg_891_pp0_iter3_reg <= do_2s_assign_reg_891;
        do_2s_assign_reg_891_pp0_iter4_reg <= do_2s_assign_reg_891_pp0_iter3_reg;
        index_p_V_reg_4208_pp0_iter3_reg[9 : 1] <= index_p_V_reg_4208[9 : 1];
        p_Repl2_14_reg_3747_pp0_iter1_reg <= p_Repl2_14_reg_3747;
        p_Repl2_14_reg_3747_pp0_iter2_reg <= p_Repl2_14_reg_3747_pp0_iter1_reg;
        p_Repl2_14_reg_3747_pp0_iter3_reg <= p_Repl2_14_reg_3747_pp0_iter2_reg;
        p_Repl2_14_reg_3747_pp0_iter4_reg <= p_Repl2_14_reg_3747_pp0_iter3_reg;
        p_Repl2_14_reg_3747_pp0_iter5_reg <= p_Repl2_14_reg_3747_pp0_iter4_reg;
        p_Repl2_s_reg_3735_pp0_iter1_reg <= p_Repl2_s_reg_3735;
        p_Repl2_s_reg_3735_pp0_iter2_reg <= p_Repl2_s_reg_3735_pp0_iter1_reg;
        p_Repl2_s_reg_3735_pp0_iter3_reg <= p_Repl2_s_reg_3735_pp0_iter2_reg;
        p_Repl2_s_reg_3735_pp0_iter4_reg <= p_Repl2_s_reg_3735_pp0_iter3_reg;
        p_Repl2_s_reg_3735_pp0_iter5_reg <= p_Repl2_s_reg_3735_pp0_iter4_reg;
        p_Result_90_reg_3698_pp0_iter1_reg <= p_Result_90_reg_3698;
        p_Result_91_reg_3703_pp0_iter1_reg <= p_Result_91_reg_3703;
        p_Result_92_reg_3708_pp0_iter1_reg <= p_Result_92_reg_3708;
        p_Result_94_reg_3753_pp0_iter1_reg <= p_Result_94_reg_3753;
        p_Result_94_reg_3753_pp0_iter2_reg <= p_Result_94_reg_3753_pp0_iter1_reg;
        p_Result_94_reg_3753_pp0_iter3_reg <= p_Result_94_reg_3753_pp0_iter2_reg;
        p_Result_94_reg_3753_pp0_iter4_reg <= p_Result_94_reg_3753_pp0_iter3_reg;
        p_Result_94_reg_3753_pp0_iter5_reg <= p_Result_94_reg_3753_pp0_iter4_reg;
        p_Val2_38_reg_4372_pp0_iter4_reg <= p_Val2_38_reg_4372;
        reg_975_pp0_iter1_reg <= reg_975;
        reg_979_pp0_iter1_reg <= reg_979;
        reg_983_pp0_iter1_reg <= reg_983;
        ret_V_3_reg_3730_pp0_iter1_reg <= ret_V_3_reg_3730;
        ret_V_3_reg_3730_pp0_iter2_reg <= ret_V_3_reg_3730_pp0_iter1_reg;
        ret_V_3_reg_3730_pp0_iter3_reg <= ret_V_3_reg_3730_pp0_iter2_reg;
        ret_V_3_reg_3730_pp0_iter4_reg <= ret_V_3_reg_3730_pp0_iter3_reg;
        ret_V_3_reg_3730_pp0_iter5_reg <= ret_V_3_reg_3730_pp0_iter4_reg;
        select_ln879_4_reg_4198_pp0_iter3_reg <= select_ln879_4_reg_4198;
        tmp_7_reg_3725_pp0_iter1_reg <= tmp_7_reg_3725;
        tmp_7_reg_3725_pp0_iter2_reg <= tmp_7_reg_3725_pp0_iter1_reg;
        tmp_V_1_reg_3686 <= {{pl2ptcalc_V_0_data_reg[56:36]}};
        tmp_V_1_reg_3686_pp0_iter1_reg <= tmp_V_1_reg_3686;
        tmp_V_1_reg_3686_pp0_iter2_reg <= tmp_V_1_reg_3686_pp0_iter1_reg;
        tmp_V_1_reg_3686_pp0_iter3_reg <= tmp_V_1_reg_3686_pp0_iter2_reg;
        tmp_V_1_reg_3686_pp0_iter4_reg <= tmp_V_1_reg_3686_pp0_iter3_reg;
        tmp_V_1_reg_3686_pp0_iter5_reg <= tmp_V_1_reg_3686_pp0_iter4_reg;
        tmp_V_reg_3682 <= pl2ptcalc_V_0_data_reg[32'd57];
        tmp_V_reg_3682_pp0_iter1_reg <= tmp_V_reg_3682;
        tmp_V_reg_3682_pp0_iter2_reg <= tmp_V_reg_3682_pp0_iter1_reg;
        tmp_V_reg_3682_pp0_iter3_reg <= tmp_V_reg_3682_pp0_iter2_reg;
        tmp_V_reg_3682_pp0_iter4_reg <= tmp_V_reg_3682_pp0_iter3_reg;
        tmp_V_reg_3682_pp0_iter5_reg <= tmp_V_reg_3682_pp0_iter4_reg;
        tmp_reg_3693 <= {{pl2ptcalc_V_0_data_reg[57:36]}};
        tmp_reg_3693_pp0_iter1_reg <= tmp_reg_3693;
        tmp_reg_3693_pp0_iter2_reg <= tmp_reg_3693_pp0_iter1_reg;
        tmp_reg_3693_pp0_iter3_reg <= tmp_reg_3693_pp0_iter2_reg;
        tmp_reg_3693_pp0_iter4_reg <= tmp_reg_3693_pp0_iter3_reg;
        trunc_ln647_1_reg_3807_pp0_iter1_reg <= trunc_ln647_1_reg_3807;
        trunc_ln647_2_reg_3792_pp0_iter1_reg <= trunc_ln647_2_reg_3792;
        trunc_ln647_3_reg_3797_pp0_iter1_reg <= trunc_ln647_3_reg_3797;
        trunc_ln647_4_reg_3782_pp0_iter1_reg <= trunc_ln647_4_reg_3782;
        trunc_ln647_5_reg_3787_pp0_iter1_reg <= trunc_ln647_5_reg_3787;
        trunc_ln647_6_reg_3757_pp0_iter1_reg <= trunc_ln647_6_reg_3757;
        trunc_ln647_7_reg_3762_pp0_iter1_reg <= trunc_ln647_7_reg_3762;
        trunc_ln647_8_reg_3767_pp0_iter1_reg <= trunc_ln647_8_reg_3767;
        trunc_ln647_reg_3802_pp0_iter1_reg <= trunc_ln647_reg_3802;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        do_2s_assign_reg_891 <= ap_phi_reg_pp0_iter2_do_2s_assign_reg_891;
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_94_reg_3753_pp0_iter2_reg == 3'd0) & (ret_V_3_reg_3730_pp0_iter2_reg == 1'd1) & (tmp_V_reg_3682_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_42_reg_4352 <= grp_fu_967_p3;
        params_p_2s_table_V_5_reg_4327 <= params_p_2s_table_V_q1;
        params_p_3s_table_V_5_reg_4337 <= params_p_3s_table_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_94_reg_3753_pp0_iter2_reg == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ret_V_3_reg_3730_pp0_iter2_reg == 1'd1) & (tmp_V_reg_3682_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        empty_43_reg_4317 <= grp_fu_967_p3;
        params_a_2s_table_V_3_reg_4271 <= params_a_2s_table_V_q0;
        params_a_3s_table_V_3_reg_4286 <= params_a_3s_table_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_94_reg_3753_pp0_iter2_reg == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ret_V_3_reg_3730_pp0_iter2_reg == 1'd1) & (tmp_V_reg_3682_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        empty_44_reg_4322 <= empty_44_fu_2995_p3;
        p_Val2_62_reg_4301[14 : 6] <= p_Val2_62_fu_2976_p3[14 : 6];
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_94_reg_3753_pp0_iter3_reg == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ret_V_3_reg_3730_pp0_iter3_reg == 1'd1) & (tmp_V_reg_3682_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        empty_45_reg_4430 <= empty_45_fu_3158_p3;
        p_Val2_63_reg_4420 <= p_Val2_63_fu_3146_p2;
        p_Val2_64_reg_4425 <= p_Val2_64_fu_3152_p2;
        ret_V_41_reg_4415 <= ret_V_41_fu_3647_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_94_reg_3753_pp0_iter4_reg == 3'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ret_V_3_reg_3730_pp0_iter4_reg == 1'd1) & (tmp_V_reg_3682_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        empty_46_reg_4501 <= empty_46_fu_3315_p3;
        p_Val2_48_reg_4495 <= p_Val2_48_fu_3310_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (p_Result_94_reg_3753 == 3'd7) & (ret_V_3_reg_3730 == 1'd1) & (tmp_V_reg_3682 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ibin_V_reg_3827 <= ibin_V_fu_1407_p3;
        ret_V_36_reg_3832 <= ret_V_36_fu_3593_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_94_reg_3753_pp0_iter1_reg == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ret_V_3_reg_3730_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3682_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        icmp_ln879_10_reg_3976 <= icmp_ln879_10_fu_1731_p2;
        icmp_ln879_12_reg_3987 <= icmp_ln879_12_fu_1769_p2;
        icmp_ln879_13_reg_3994 <= icmp_ln879_13_fu_1797_p2;
        icmp_ln879_14_reg_4000 <= icmp_ln879_14_fu_1803_p2;
        icmp_ln879_16_reg_4015 <= icmp_ln879_16_fu_1837_p2;
        icmp_ln879_18_reg_4029 <= icmp_ln879_18_fu_1855_p2;
        icmp_ln879_19_reg_4043 <= icmp_ln879_19_fu_1867_p2;
        icmp_ln879_27_reg_4053 <= icmp_ln879_27_fu_1989_p2;
        icmp_ln879_28_reg_4058 <= icmp_ln879_28_fu_1995_p2;
        icmp_ln879_29_reg_4064 <= icmp_ln879_29_fu_2001_p2;
        icmp_ln879_30_reg_4069 <= icmp_ln879_30_fu_2007_p2;
        icmp_ln879_31_reg_4075 <= icmp_ln879_31_fu_2013_p2;
        icmp_ln879_32_reg_4080 <= icmp_ln879_32_fu_2019_p2;
        icmp_ln879_3_reg_3942 <= icmp_ln879_3_fu_1651_p2;
        icmp_ln879_49_reg_4086 <= icmp_ln879_49_fu_2025_p2;
        icmp_ln879_4_reg_3947 <= icmp_ln879_4_fu_1657_p2;
        icmp_ln879_50_reg_4092 <= icmp_ln879_50_fu_2031_p2;
        icmp_ln879_51_reg_4099 <= icmp_ln879_51_fu_2037_p2;
        icmp_ln879_5_reg_3952 <= icmp_ln879_5_fu_1663_p2;
        icmp_ln879_6_reg_3957 <= icmp_ln879_6_fu_1673_p2;
        icmp_ln879_8_reg_3964 <= icmp_ln879_8_fu_1697_p2;
        or_ln55_reg_3970 <= or_ln55_fu_1711_p2;
        or_ln57_reg_3982 <= or_ln57_fu_1745_p2;
        or_ln61_reg_4005 <= or_ln61_fu_1817_p2;
        or_ln63_reg_4022 <= or_ln63_fu_1843_p2;
        or_ln65_reg_4036 <= or_ln65_fu_1861_p2;
        p_Val2_19_reg_4111 <= p_Val2_19_fu_2057_p3;
        p_Val2_67_reg_4105 <= ap_phi_mux_p_Val2_11_phi_fu_860_p10[32'd21];
        select_ln116_reg_4048 <= select_ln116_fu_1981_p3;
        select_ln61_reg_4010 <= select_ln61_fu_1823_p3;
        trunc_ln851_1_reg_4121 <= {{p_Val2_19_fu_2057_p3[12:1]}};
        trunc_ln851_2_reg_4133 <= {{p_Val2_19_fu_2057_p3[19:8]}};
        trunc_ln851_3_reg_4116 <= trunc_ln851_3_fu_2065_p1;
        trunc_ln851_4_reg_4128 <= trunc_ln851_4_fu_2079_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_94_reg_3753_pp0_iter1_reg == 3'd0) & (ret_V_3_reg_3730_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3682_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln879_43_reg_4145 <= icmp_ln879_43_fu_2365_p2;
        icmp_ln879_44_reg_4150 <= icmp_ln879_44_fu_2371_p2;
        icmp_ln879_45_reg_4156 <= icmp_ln879_45_fu_2377_p2;
        icmp_ln879_46_reg_4161 <= icmp_ln879_46_fu_2383_p2;
        icmp_ln879_47_reg_4167 <= icmp_ln879_47_fu_2389_p2;
        icmp_ln879_48_reg_4172 <= icmp_ln879_48_fu_2395_p2;
        select_ln132_reg_4140 <= select_ln132_fu_2357_p3;
        select_ln879_1_reg_4178 <= select_ln879_1_fu_2520_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_94_reg_3753_pp0_iter1_reg == 3'd0) & (ret_V_3_reg_3730_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3682_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        index_a_V_reg_4203[6 : 1] <= index_a_V_fu_2839_p3[6 : 1];
        index_p_V_reg_4208[9 : 1] <= index_p_V_fu_2863_p2[9 : 1];
        p_Val2_60_reg_4225 <= p_Val2_60_fu_2879_p3;
        select_ln879_4_reg_4198 <= select_ln879_4_fu_2831_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_94_reg_3753_pp0_iter3_reg == 3'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ret_V_3_reg_3730_pp0_iter3_reg == 1'd1) & (tmp_V_reg_3682_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        index_e_V_reg_4383[7 : 2] <= index_e_V_fu_3073_p3[7 : 2];
        ret_V_42_reg_4405 <= ret_V_42_fu_3635_p2;
        ret_V_43_reg_4410 <= ret_V_43_fu_3641_p2;
        sext_ln1352_reg_4400 <= sext_ln1352_fu_3092_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        index_e_V_reg_4383_pp0_iter4_reg[7 : 2] <= index_e_V_reg_4383[7 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        is_C_side_read_reg_3822 <= is_C_side;
        is_C_side_read_reg_3822_pp0_iter1_reg <= is_C_side_read_reg_3822;
        is_C_side_read_reg_3822_pp0_iter2_reg <= is_C_side_read_reg_3822_pp0_iter1_reg;
        is_C_side_read_reg_3822_pp0_iter3_reg <= is_C_side_read_reg_3822_pp0_iter2_reg;
        is_C_side_read_reg_3822_pp0_iter4_reg <= is_C_side_read_reg_3822_pp0_iter3_reg;
        p_Val2_62_reg_4301_pp0_iter3_reg[14 : 6] <= p_Val2_62_reg_4301[14 : 6];
        p_Val2_67_reg_4105_pp0_iter2_reg <= p_Val2_67_reg_4105;
        p_Val2_67_reg_4105_pp0_iter3_reg <= p_Val2_67_reg_4105_pp0_iter2_reg;
        p_Val2_67_reg_4105_pp0_iter4_reg <= p_Val2_67_reg_4105_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((p_Result_94_reg_3753 == 3'd5) & (ret_V_3_reg_3730 == 1'd1) & (tmp_V_reg_3682 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul_ln68_1_reg_3862 <= mul_ln68_1_fu_3611_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((p_Result_94_reg_3753 == 3'd6) & (ret_V_3_reg_3730 == 1'd1) & (tmp_V_reg_3682 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul_ln68_2_reg_3857 <= mul_ln68_2_fu_3605_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((p_Result_94_reg_3753 == 3'd7) & (ret_V_3_reg_3730 == 1'd1) & (tmp_V_reg_3682 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul_ln68_3_reg_3852 <= mul_ln68_3_fu_3599_p2;
        p_Val2_58_reg_3847 <= rsp_table_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((p_Result_94_reg_3753 == 3'd3) & (ret_V_3_reg_3730 == 1'd1) & (tmp_V_reg_3682 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul_ln68_reg_3867 <= mul_ln68_fu_3617_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (p_Result_94_reg_3753 == 3'd7) & (ret_V_3_reg_3730 == 1'd1) & (tmp_V_reg_3682 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_Result_45_reg_3817 <= ret_V_35_fu_3586_p2[32'd42];
        ret_V_35_reg_3812 <= ret_V_35_fu_3586_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_V_fu_987_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_Result_90_reg_3698 <= {{sf2ptcalc_inn_V_0_data_reg[23:10]}};
        p_Result_91_reg_3703 <= {{sf2ptcalc_mid_V_0_data_reg[23:10]}};
        p_Result_92_reg_3708 <= {{sf2ptcalc_out_V_0_data_reg[23:10]}};
        p_Val2_1_reg_3720 <= {{sf2ptcalc_mid_V_0_data_reg[41:26]}};
        p_Val2_s_reg_3713 <= {{sf2ptcalc_inn_V_0_data_reg[41:26]}};
        ret_V_3_reg_3730 <= ret_V_3_fu_1205_p2;
        tmp_7_reg_3725 <= {{pl2ptcalc_V_0_data_reg[35:28]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Val2_12_reg_873 <= ap_phi_reg_pp0_iter2_p_Val2_12_reg_873;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Val2_12_reg_873_pp0_iter3_reg <= p_Val2_12_reg_873;
    end
end

always @ (posedge ap_clk) begin
    if (((p_Result_94_reg_3753 == 3'd7) & (ret_V_3_reg_3730 == 1'd1) & (tmp_V_reg_3682 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Val2_16_reg_3842 <= {{ret_V_37_fu_1447_p2[22:1]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_94_reg_3753_pp0_iter2_reg == 3'd0) & (ret_V_3_reg_3730_pp0_iter2_reg == 1'd1) & (tmp_V_reg_3682_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_Val2_38_reg_4372 <= {{ret_V_40_fu_3048_p2[25:14]}};
        tmp_27_reg_4378 <= {{ret_V_44_reg_4357[29:14]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_94_reg_3753_pp0_iter4_reg == 3'd0) & (ret_V_3_reg_3730_pp0_iter4_reg == 1'd1) & (tmp_V_reg_3682_pp0_iter4_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_Val2_42_reg_4571 <= p_Val2_42_fu_3432_p3;
        ret_V_50_reg_4576 <= ret_V_50_fu_3676_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_94_reg_3753_pp0_iter4_reg == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ret_V_3_reg_3730_pp0_iter4_reg == 1'd1) & (tmp_V_reg_3682_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        p_Val2_50_reg_4511 <= eta_table_V_q0;
        ret_V_48_reg_4526 <= ret_V_48_fu_3664_p2;
        ret_V_49_reg_4531 <= ret_V_49_fu_3670_p2;
        tmp_14_reg_4536 <= {{eta_table_V_q0[14:3]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_94_reg_3753_pp0_iter2_reg == 3'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ret_V_3_reg_3730_pp0_iter2_reg == 1'd1) & (tmp_V_reg_3682_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_Val2_61_reg_4266 <= p_Val2_61_fu_2929_p3;
        zext_ln215_1_reg_4235[9 : 1] <= zext_ln215_1_fu_2902_p1[9 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_94_reg_3753_pp0_iter4_reg == 3'd0) & (ret_V_3_reg_3730_pp0_iter4_reg == 1'd1) & (tmp_V_reg_3682_pp0_iter4_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Val2_65_reg_4561 <= p_Val2_65_fu_3409_p2;
        tmp_12_reg_4556 <= {{ret_V_48_reg_4526[24:4]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_94_reg_3753_pp0_iter2_reg == 3'd0) & (ret_V_3_reg_3730_pp0_iter2_reg == 1'd1) & (tmp_V_reg_3682_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        params_p_2s_table_V_9_reg_4362 <= params_p_2s_table_V_q0;
        params_p_3s_table_V_9_reg_4367 <= params_p_3s_table_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (pl2ptcalc_V_0_vld_reg == 1'b0) & (1'b1 == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (pl2ptcalc_V_0_ack_out == 1'b1) & (1'b1 == 1'b1) & (pl2ptcalc_V_0_vld_reg == 1'b1)))) begin
        pl2ptcalc_V_0_data_reg <= pl2ptcalc_V;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (ptcalc2mtc_V_1_vld_reg == 1'b0) & (ptcalc2mtc_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (ptcalc2mtc_V_1_vld_in == 1'b1) & (ptcalc2mtc_V_1_vld_reg == 1'b1)))) begin
        ptcalc2mtc_V_1_data_reg <= ptcalc2mtc_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((((p_Result_94_fu_1229_p4 == 3'd5) & (ret_V_3_fu_1205_p2 == 1'd1) & (tmp_V_fu_987_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((p_Result_94_fu_1229_p4 == 3'd6) & (ret_V_3_fu_1205_p2 == 1'd1) & (tmp_V_fu_987_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((p_Result_94_fu_1229_p4 == 3'd7) & (ret_V_3_fu_1205_p2 == 1'd1) & (tmp_V_fu_987_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_975 <= {{sf2ptcalc_out_V_0_data_reg[8:4]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((p_Result_94_fu_1229_p4 == 3'd3) & (ret_V_3_fu_1205_p2 == 1'd1) & (tmp_V_fu_987_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((p_Result_94_fu_1229_p4 == 3'd6) & (ret_V_3_fu_1205_p2 == 1'd1) & (tmp_V_fu_987_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((p_Result_94_fu_1229_p4 == 3'd7) & (ret_V_3_fu_1205_p2 == 1'd1) & (tmp_V_fu_987_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_979 <= {{sf2ptcalc_mid_V_0_data_reg[8:4]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((p_Result_94_fu_1229_p4 == 3'd3) & (ret_V_3_fu_1205_p2 == 1'd1) & (tmp_V_fu_987_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((p_Result_94_fu_1229_p4 == 3'd5) & (ret_V_3_fu_1205_p2 == 1'd1) & (tmp_V_fu_987_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((p_Result_94_fu_1229_p4 == 3'd7) & (ret_V_3_fu_1205_p2 == 1'd1) & (tmp_V_fu_987_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_983 <= {{sf2ptcalc_inn_V_0_data_reg[8:4]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (p_Result_94_reg_3753_pp0_iter1_reg == 3'd7) & (ret_V_3_reg_3730_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3682_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ret_V_38_reg_3872 <= ret_V_38_fu_3623_p2;
        trunc_ln180_3_reg_3877 <= {{mul_ln68_3_reg_3852[30:13]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_94_reg_3753_pp0_iter2_reg == 3'd0) & (ret_V_3_reg_3730_pp0_iter2_reg == 1'd1) & (tmp_V_reg_3682_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ret_V_39_reg_4347 <= grp_fu_2989_p2;
        ret_V_44_reg_4357 <= ret_V_44_fu_3629_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_94_reg_3753_pp0_iter3_reg == 3'd0) & (ret_V_3_reg_3730_pp0_iter3_reg == 1'd1) & (tmp_V_reg_3682_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ret_V_45_reg_4450 <= ret_V_45_fu_3652_p2;
        ret_V_46_reg_4455 <= ret_V_46_fu_3658_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_94_reg_3753_pp0_iter1_reg == 3'd0) & (or_ln65_reg_4036 == 1'd0) & (or_ln63_reg_4022 == 1'd0) & (ret_V_3_reg_3730_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3682_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln91_reg_4183 <= select_ln91_fu_2578_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (sf2ptcalc_inn_V_0_vld_reg == 1'b0) & (1'b1 == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (sf2ptcalc_inn_V_0_vld_reg == 1'b1) & (sf2ptcalc_inn_V_0_ack_out == 1'b1)))) begin
        sf2ptcalc_inn_V_0_data_reg <= sf2ptcalc_inn_V;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (sf2ptcalc_mid_V_0_vld_reg == 1'b0) & (1'b1 == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (sf2ptcalc_mid_V_0_ack_out == 1'b1) & (1'b1 == 1'b1) & (sf2ptcalc_mid_V_0_vld_reg == 1'b1)))) begin
        sf2ptcalc_mid_V_0_data_reg <= sf2ptcalc_mid_V;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (sf2ptcalc_out_V_0_vld_reg == 1'b0) & (1'b1 == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (sf2ptcalc_out_V_0_ack_out == 1'b1) & (1'b1 == 1'b1) & (sf2ptcalc_out_V_0_vld_reg == 1'b1)))) begin
        sf2ptcalc_out_V_0_data_reg <= sf2ptcalc_out_V;
    end
end

always @ (posedge ap_clk) begin
    if (((p_Result_94_fu_1229_p4 == 3'd7) & (ret_V_3_fu_1205_p2 == 1'd1) & (tmp_V_fu_987_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        sub_ln1192_reg_3772 <= sub_ln1192_fu_1271_p2;
        sub_ln728_reg_3777 <= sub_ln728_fu_1277_p2;
        trunc_ln647_6_reg_3757 <= trunc_ln647_6_fu_1239_p1;
        trunc_ln647_7_reg_3762 <= trunc_ln647_7_fu_1243_p1;
        trunc_ln647_8_reg_3767 <= trunc_ln647_8_fu_1247_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((p_Result_94_fu_1229_p4 == 3'd3) & (ret_V_3_fu_1205_p2 == 1'd1) & (tmp_V_fu_987_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        trunc_ln647_1_reg_3807 <= trunc_ln647_1_fu_1303_p1;
        trunc_ln647_reg_3802 <= trunc_ln647_fu_1299_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((p_Result_94_fu_1229_p4 == 3'd5) & (ret_V_3_fu_1205_p2 == 1'd1) & (tmp_V_fu_987_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        trunc_ln647_2_reg_3792 <= trunc_ln647_2_fu_1291_p1;
        trunc_ln647_3_reg_3797 <= trunc_ln647_3_fu_1295_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((p_Result_94_fu_1229_p4 == 3'd6) & (ret_V_3_fu_1205_p2 == 1'd1) & (tmp_V_fu_987_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        trunc_ln647_4_reg_3782 <= trunc_ln647_4_fu_1283_p1;
        trunc_ln647_5_reg_3787 <= trunc_ln647_5_fu_1287_p1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to4 = 1'b1;
    end else begin
        ap_idle_pp0_0to4 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to5 = 1'b1;
    end else begin
        ap_idle_pp0_1to5 = 1'b0;
    end
end

always @ (*) begin
    if (((p_Result_94_reg_3753_pp0_iter1_reg == 3'd7) & (ret_V_3_reg_3730_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3682_pp0_iter1_reg == 1'd1))) begin
        ap_phi_mux_empty_39_phi_fu_842_p10 = p_Result_102_fu_1622_p4;
    end else begin
        ap_phi_mux_empty_39_phi_fu_842_p10 = ap_phi_reg_pp0_iter1_empty_39_reg_838;
    end
end

always @ (*) begin
    if (((p_Result_94_reg_3753_pp0_iter1_reg == 3'd7) & (ret_V_3_reg_3730_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3682_pp0_iter1_reg == 1'd1))) begin
        ap_phi_mux_empty_phi_fu_825_p10 = p_Result_103_fu_1630_p4;
    end else begin
        ap_phi_mux_empty_phi_fu_825_p10 = ap_phi_reg_pp0_iter1_empty_reg_821;
    end
end

always @ (*) begin
    if (((p_Result_94_reg_3753_pp0_iter1_reg == 3'd7) & (ret_V_3_reg_3730_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3682_pp0_iter1_reg == 1'd1))) begin
        ap_phi_mux_p_Val2_11_phi_fu_860_p10 = {{ret_V_38_reg_3872[27:6]}};
    end else begin
        ap_phi_mux_p_Val2_11_phi_fu_860_p10 = ap_phi_reg_pp0_iter1_p_Val2_11_reg_856;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to4 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        eta_table_V_ce0 = 1'b1;
    end else begin
        eta_table_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_2989_ce = 1'b1;
    end else begin
        grp_fu_2989_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3178_ce = 1'b1;
    end else begin
        grp_fu_3178_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inv_table_2_V_ce0 = 1'b1;
    end else begin
        inv_table_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inv_table_V_ce0 = 1'b1;
    end else begin
        inv_table_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            params_a_2s_table_V_address0 = zext_ln544_3_fu_2896_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            params_a_2s_table_V_address0 = zext_ln544_2_fu_2869_p1;
        end else begin
            params_a_2s_table_V_address0 = 'bx;
        end
    end else begin
        params_a_2s_table_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        params_a_2s_table_V_ce0 = 1'b1;
    end else begin
        params_a_2s_table_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            params_a_3s_table_V_address0 = zext_ln544_3_fu_2896_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            params_a_3s_table_V_address0 = zext_ln544_2_fu_2869_p1;
        end else begin
            params_a_3s_table_V_address0 = 'bx;
        end
    end else begin
        params_a_3s_table_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        params_a_3s_table_V_ce0 = 1'b1;
    end else begin
        params_a_3s_table_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        params_e_2s_table_V_address0 = zext_ln544_10_fu_3370_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        params_e_2s_table_V_address0 = zext_ln544_12_fu_3336_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        params_e_2s_table_V_address0 = zext_ln544_13_fu_3216_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        params_e_2s_table_V_address0 = zext_ln544_11_fu_3086_p1;
    end else begin
        params_e_2s_table_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        params_e_2s_table_V_ce0 = 1'b1;
    end else begin
        params_e_2s_table_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        params_e_3s_table_V_address0 = zext_ln544_10_fu_3370_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        params_e_3s_table_V_address0 = zext_ln544_12_fu_3336_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        params_e_3s_table_V_address0 = zext_ln544_13_fu_3216_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        params_e_3s_table_V_address0 = zext_ln544_11_fu_3086_p1;
    end else begin
        params_e_3s_table_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        params_e_3s_table_V_ce0 = 1'b1;
    end else begin
        params_e_3s_table_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        params_p_2s_table_V_address0 = zext_ln544_8_fu_3008_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        params_p_2s_table_V_address0 = zext_ln544_5_fu_2953_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        params_p_2s_table_V_address0 = zext_ln544_7_fu_2911_p1;
    end else begin
        params_p_2s_table_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        params_p_2s_table_V_address1 = zext_ln544_4_fu_3184_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        params_p_2s_table_V_address1 = zext_ln544_6_fu_2964_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        params_p_2s_table_V_address1 = zext_ln544_9_fu_2923_p1;
    end else begin
        params_p_2s_table_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        params_p_2s_table_V_ce0 = 1'b1;
    end else begin
        params_p_2s_table_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        params_p_2s_table_V_ce1 = 1'b1;
    end else begin
        params_p_2s_table_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        params_p_3s_table_V_address0 = zext_ln544_8_fu_3008_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        params_p_3s_table_V_address0 = zext_ln544_5_fu_2953_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        params_p_3s_table_V_address0 = zext_ln544_7_fu_2911_p1;
    end else begin
        params_p_3s_table_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        params_p_3s_table_V_address1 = zext_ln544_4_fu_3184_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        params_p_3s_table_V_address1 = zext_ln544_6_fu_2964_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        params_p_3s_table_V_address1 = zext_ln544_9_fu_2923_p1;
    end else begin
        params_p_3s_table_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        params_p_3s_table_V_ce0 = 1'b1;
    end else begin
        params_p_3s_table_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        params_p_3s_table_V_ce1 = 1'b1;
    end else begin
        params_p_3s_table_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        pl2ptcalc_V_0_ack_out = 1'b1;
    end else begin
        pl2ptcalc_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if (((ptcalc2mtc_V_1_vld_reg == 1'b0) | ((1'b1 == 1'b1) & (ptcalc2mtc_V_1_vld_reg == 1'b1)))) begin
        ptcalc2mtc_V_1_ack_in = 1'b1;
    end else begin
        ptcalc2mtc_V_1_ack_in = 1'b0;
    end
end

always @ (*) begin
    if ((~(p_Result_94_reg_3753_pp0_iter5_reg == 3'd0) & (ret_V_3_reg_3730_pp0_iter5_reg == 1'd1) & (tmp_V_reg_3682_pp0_iter5_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2_01001))) begin
        ptcalc2mtc_V_1_data_in = p_Result_19_fu_3566_p11;
    end else if (((ret_V_3_reg_3730_pp0_iter4_reg == 1'd1) & (tmp_V_reg_3682_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_01001))) begin
        ptcalc2mtc_V_1_data_in = p_Result_95_fu_3415_p7;
    end else if (((tmp_V_reg_3682_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        ptcalc2mtc_V_1_data_in = p_Result_93_fu_3361_p4;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage3_01001))) begin
        ptcalc2mtc_V_1_data_in = p_Result_89_fu_3323_p3;
    end else begin
        ptcalc2mtc_V_1_data_in = 'bx;
    end
end

always @ (*) begin
    if (((~(p_Result_94_reg_3753_pp0_iter5_reg == 3'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ret_V_3_reg_3730_pp0_iter5_reg == 1'd1) & (tmp_V_reg_3682_pp0_iter5_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((ret_V_3_reg_3730_pp0_iter4_reg == 1'd1) & (tmp_V_reg_3682_pp0_iter4_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((tmp_V_reg_3682_pp0_iter4_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ptcalc2mtc_V_1_vld_in = 1'b1;
    end else begin
        ptcalc2mtc_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rsp_table_V_ce0 = 1'b1;
    end else begin
        rsp_table_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        sf2ptcalc_inn_V_0_ack_out = 1'b1;
    end else begin
        sf2ptcalc_inn_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        sf2ptcalc_mid_V_0_ack_out = 1'b1;
    end else begin
        sf2ptcalc_mid_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        sf2ptcalc_out_V_0_ack_out = 1'b1;
    end else begin
        sf2ptcalc_out_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start == 1'b0) & (ap_idle_pp0_1to5 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((((1'b0 == ap_block_pp0_stage3_subdone) & (ap_reset_idle_pp0 == 1'b0)) | ((1'b0 == ap_block_pp0_stage3_subdone) & (ap_reset_idle_pp0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln700_1_fu_3282_p2 = (rhs_V_1_fu_3275_p3 + add_ln700_reg_4475);

assign add_ln700_2_fu_3446_p2 = (tmp_12_reg_4556 + p_Val2_42_reg_4571);

assign add_ln700_fu_3243_p2 = ($signed(tmp_8_fu_3230_p4) + $signed(sext_ln703_4_fu_3239_p1));

assign add_ln851_1_fu_2618_p2 = (12'd1 + trunc_ln851_1_reg_4121);

assign add_ln851_2_fu_2655_p2 = (12'd1 + trunc_ln851_2_reg_4133);

assign add_ln851_fu_1393_p2 = (12'd1 + trunc_ln2_fu_1383_p4);

assign and_ln415_fu_3533_p2 = (tmp_29_fu_3525_p3 & or_ln412_fu_3519_p2);

assign and_ln879_1_fu_2806_p2 = (xor_ln879_fu_2801_p2 & ap_phi_reg_pp0_iter2_do_2s_assign_reg_891);

assign and_ln879_2_fu_2826_p2 = (sel_tmp5_fu_2820_p2 & icmp_ln879_4_reg_3947);

assign and_ln879_fu_2788_p2 = (icmp_ln879_51_reg_4099 & ap_phi_reg_pp0_iter2_do_2s_assign_reg_891);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_01001 = ((ptcalc2mtc_V_1_ack_in == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage3_11001 = ((ptcalc2mtc_V_1_ack_in == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = ((ptcalc2mtc_V_1_ack_in == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

assign ap_block_state10_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start == 1'b0);
end

assign ap_block_state20_pp0_stage3_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage2_iter5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state24_pp0_stage3_iter5 = (ptcalc2mtc_V_1_ack_in == 1'b0);
end

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_549 = ((p_Result_94_reg_3753_pp0_iter1_reg == 3'd7) & (ret_V_3_reg_3730_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3682_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_condition_907 = ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_do_2s_assign_reg_891 = 1'd0;

assign ap_phi_reg_pp0_iter0_empty_39_reg_838 = 12'd0;

assign ap_phi_reg_pp0_iter0_empty_reg_821 = 15'd0;

assign ap_phi_reg_pp0_iter0_p_Val2_11_reg_856 = 'bx;

assign ap_phi_reg_pp0_iter0_p_Val2_12_reg_873 = 'bx;

assign ap_phi_reg_pp0_iter0_p_Val2_59_reg_914 = 2'd1;

assign corr_V_1_fu_3473_p4 = {{ret_V_51_fu_3467_p2[20:9]}};

assign corr_V_fu_3300_p4 = {{ret_V_47_fu_3294_p2[20:9]}};

assign data_valid_inn_V_1_fu_1169_p2 = (tmp_V_2_fu_1015_p3 & icmp_ln879_fu_1163_p2);

assign data_valid_mid_V_2_fu_1181_p2 = (tmp_V_3_fu_1023_p3 & icmp_ln879_1_fu_1175_p2);

assign data_valid_mid_V_fu_1217_p2 = (tmp_V_9_fu_1107_p3 & data_valid_mid_V_2_fu_1181_p2);

assign data_valid_out_V_1_fu_1193_p2 = (tmp_V_4_fu_1031_p3 & icmp_ln879_2_fu_1187_p2);

assign deflection_V_1_fu_1562_p2 = (zext_ln708_2_fu_1481_p1 - zext_ln708_fu_1475_p1);

assign deflection_V_2_fu_1521_p2 = (zext_ln708_2_fu_1481_p1 - zext_ln708_1_fu_1478_p1);

assign deflection_V_fu_1603_p2 = (zext_ln708_1_fu_1478_p1 - zext_ln708_fu_1475_p1);

assign empty_41_fu_3032_p3 = ((do_2s_assign_reg_891[0:0] === 1'b1) ? sext_ln728_fu_3026_p1 : trunc_ln728_fu_3029_p1);

assign empty_44_fu_2995_p3 = ((do_2s_assign_reg_891[0:0] === 1'b1) ? params_p_2s_table_V_q1 : params_p_3s_table_V_q1);

assign empty_45_fu_3158_p3 = ((do_2s_assign_reg_891_pp0_iter3_reg[0:0] === 1'b1) ? params_e_2s_table_V_q0 : sext_ln203_2_fu_3101_p1);

assign empty_46_fu_3315_p3 = ((do_2s_assign_reg_891_pp0_iter4_reg[0:0] === 1'b1) ? params_e_2s_table_V_q0 : sext_ln203_4_fu_3271_p1);

assign eta_table_V_address0 = zext_ln544_1_fu_3267_p1;

assign grp_fu_2989_p0 = grp_fu_2989_p00;

assign grp_fu_2989_p00 = p_Val2_60_reg_4225;

assign grp_fu_3178_p0 = 67'd12494450316;

assign grp_fu_3178_p1 = grp_fu_3178_p10;

assign grp_fu_3178_p10 = t_V_fu_3166_p3;

assign grp_fu_967_p3 = ((do_2s_assign_reg_891[0:0] === 1'b1) ? params_p_2s_table_V_q0 : params_p_3s_table_V_q0);

assign ibin_V_2_fu_2630_p3 = ((p_Result_s_40_fu_2593_p2[0:0] === 1'b1) ? select_ln851_1_fu_2623_p3 : trunc_ln851_1_reg_4121);

assign ibin_V_3_fu_2667_p3 = ((p_Result_53_fu_2599_p2[0:0] === 1'b1) ? select_ln851_2_fu_2660_p3 : trunc_ln851_2_reg_4133);

assign ibin_V_fu_1407_p3 = ((p_Result_46_fu_1357_p3[0:0] === 1'b1) ? select_ln851_fu_1399_p3 : trunc_ln2_fu_1383_p4);

assign icmp_ln851_1_fu_2612_p2 = ((p_Result_14_fu_2605_p3 == 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_2_fu_2649_p2 = ((p_Result_15_fu_2642_p3 == 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_fu_1377_p2 = ((p_Result_12_fu_1369_p3 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_10_fu_1731_p2 = ((ap_phi_mux_empty_39_phi_fu_842_p10 == 12'd51) ? 1'b1 : 1'b0);

assign icmp_ln879_11_fu_1763_p2 = ((ap_phi_mux_empty_39_phi_fu_842_p10 == 12'd67) ? 1'b1 : 1'b0);

assign icmp_ln879_12_fu_1769_p2 = ((ap_phi_mux_empty_39_phi_fu_842_p10 == 12'd68) ? 1'b1 : 1'b0);

assign icmp_ln879_13_fu_1797_p2 = ((ap_phi_mux_empty_39_phi_fu_842_p10 == 12'd69) ? 1'b1 : 1'b0);

assign icmp_ln879_14_fu_1803_p2 = ((ap_phi_mux_empty_39_phi_fu_842_p10 == 12'd84) ? 1'b1 : 1'b0);

assign icmp_ln879_15_fu_1831_p2 = ((ap_phi_mux_empty_39_phi_fu_842_p10 == 12'd85) ? 1'b1 : 1'b0);

assign icmp_ln879_16_fu_1837_p2 = ((ap_phi_mux_empty_39_phi_fu_842_p10 == 12'd86) ? 1'b1 : 1'b0);

assign icmp_ln879_17_fu_1849_p2 = ((ap_phi_mux_empty_39_phi_fu_842_p10 == 12'd101) ? 1'b1 : 1'b0);

assign icmp_ln879_18_fu_1855_p2 = ((ap_phi_mux_empty_39_phi_fu_842_p10 == 12'd102) ? 1'b1 : 1'b0);

assign icmp_ln879_19_fu_1867_p2 = ((ap_phi_mux_empty_phi_fu_825_p10 == 15'd37) ? 1'b1 : 1'b0);

assign icmp_ln879_1_fu_1175_p2 = ((tmp_V_1_fu_995_p4 == tmp_V_6_fu_1049_p4) ? 1'b1 : 1'b0);

assign icmp_ln879_20_fu_1873_p2 = ((ap_phi_mux_empty_39_phi_fu_842_p10 == 12'd274) ? 1'b1 : 1'b0);

assign icmp_ln879_21_fu_1883_p2 = ((ap_phi_mux_empty_39_phi_fu_842_p10 == 12'd290) ? 1'b1 : 1'b0);

assign icmp_ln879_22_fu_1889_p2 = ((ap_phi_mux_empty_39_phi_fu_842_p10 == 12'd529) ? 1'b1 : 1'b0);

assign icmp_ln879_23_fu_1921_p2 = ((ap_phi_mux_empty_39_phi_fu_842_p10 == 12'd530) ? 1'b1 : 1'b0);

assign icmp_ln879_24_fu_1927_p2 = ((ap_phi_mux_empty_39_phi_fu_842_p10 == 12'd545) ? 1'b1 : 1'b0);

assign icmp_ln879_25_fu_1955_p2 = ((ap_phi_mux_empty_39_phi_fu_842_p10 == 12'd546) ? 1'b1 : 1'b0);

assign icmp_ln879_26_fu_1961_p2 = ((ap_phi_mux_empty_39_phi_fu_842_p10 == 12'd547) ? 1'b1 : 1'b0);

assign icmp_ln879_27_fu_1989_p2 = ((ap_phi_mux_empty_39_phi_fu_842_p10 == 12'd802) ? 1'b1 : 1'b0);

assign icmp_ln879_28_fu_1995_p2 = ((ap_phi_mux_empty_39_phi_fu_842_p10 == 12'd803) ? 1'b1 : 1'b0);

assign icmp_ln879_29_fu_2001_p2 = ((ap_phi_mux_empty_39_phi_fu_842_p10 == 12'd818) ? 1'b1 : 1'b0);

assign icmp_ln879_2_fu_1187_p2 = ((tmp_V_1_fu_995_p4 == tmp_V_7_fu_1059_p4) ? 1'b1 : 1'b0);

assign icmp_ln879_30_fu_2007_p2 = ((ap_phi_mux_empty_39_phi_fu_842_p10 == 12'd819) ? 1'b1 : 1'b0);

assign icmp_ln879_31_fu_2013_p2 = ((ap_phi_mux_empty_39_phi_fu_842_p10 == 12'd820) ? 1'b1 : 1'b0);

assign icmp_ln879_32_fu_2019_p2 = ((ap_phi_mux_empty_39_phi_fu_842_p10 == 12'd1075) ? 1'b1 : 1'b0);

assign icmp_ln879_33_fu_2191_p2 = ((empty_39_reg_838 == 12'd1076) ? 1'b1 : 1'b0);

assign icmp_ln879_34_fu_2197_p2 = ((empty_39_reg_838 == 12'd1092) ? 1'b1 : 1'b0);

assign icmp_ln879_35_fu_2229_p2 = ((empty_39_reg_838 == 12'd1093) ? 1'b1 : 1'b0);

assign icmp_ln879_36_fu_2235_p2 = ((empty_39_reg_838 == 12'd1109) ? 1'b1 : 1'b0);

assign icmp_ln879_37_fu_2263_p2 = ((empty_39_reg_838 == 12'd1348) ? 1'b1 : 1'b0);

assign icmp_ln879_38_fu_2269_p2 = ((empty_39_reg_838 == 12'd1349) ? 1'b1 : 1'b0);

assign icmp_ln879_39_fu_2297_p2 = ((empty_39_reg_838 == 12'd1364) ? 1'b1 : 1'b0);

assign icmp_ln879_3_fu_1651_p2 = ((ap_phi_mux_empty_phi_fu_825_p10 == 15'd35) ? 1'b1 : 1'b0);

assign icmp_ln879_40_fu_2303_p2 = ((empty_39_reg_838 == 12'd1365) ? 1'b1 : 1'b0);

assign icmp_ln879_41_fu_2331_p2 = ((empty_39_reg_838 == 12'd1366) ? 1'b1 : 1'b0);

assign icmp_ln879_42_fu_2337_p2 = ((empty_39_reg_838 == 12'd1381) ? 1'b1 : 1'b0);

assign icmp_ln879_43_fu_2365_p2 = ((empty_39_reg_838 == 12'd1382) ? 1'b1 : 1'b0);

assign icmp_ln879_44_fu_2371_p2 = ((empty_39_reg_838 == 12'd1605) ? 1'b1 : 1'b0);

assign icmp_ln879_45_fu_2377_p2 = ((empty_39_reg_838 == 12'd1621) ? 1'b1 : 1'b0);

assign icmp_ln879_46_fu_2383_p2 = ((empty_39_reg_838 == 12'd1622) ? 1'b1 : 1'b0);

assign icmp_ln879_47_fu_2389_p2 = ((empty_39_reg_838 == 12'd1637) ? 1'b1 : 1'b0);

assign icmp_ln879_48_fu_2395_p2 = ((empty_39_reg_838 == 12'd1638) ? 1'b1 : 1'b0);

assign icmp_ln879_49_fu_2025_p2 = ((ap_phi_mux_empty_39_phi_fu_842_p10 == 12'd17) ? 1'b1 : 1'b0);

assign icmp_ln879_4_fu_1657_p2 = ((ap_phi_mux_empty_phi_fu_825_p10 == 15'd1125) ? 1'b1 : 1'b0);

assign icmp_ln879_50_fu_2031_p2 = ((ap_phi_mux_empty_39_phi_fu_842_p10 == 12'd52) ? 1'b1 : 1'b0);

assign icmp_ln879_51_fu_2037_p2 = ((ap_phi_mux_empty_phi_fu_825_p10 == 15'd101) ? 1'b1 : 1'b0);

assign icmp_ln879_5_fu_1663_p2 = ((ap_phi_mux_empty_39_phi_fu_842_p10 == 12'd18) ? 1'b1 : 1'b0);

assign icmp_ln879_6_fu_1673_p2 = ((ap_phi_mux_empty_39_phi_fu_842_p10 == 12'd33) ? 1'b1 : 1'b0);

assign icmp_ln879_7_fu_1691_p2 = ((ap_phi_mux_empty_39_phi_fu_842_p10 == 12'd34) ? 1'b1 : 1'b0);

assign icmp_ln879_8_fu_1697_p2 = ((ap_phi_mux_empty_39_phi_fu_842_p10 == 12'd35) ? 1'b1 : 1'b0);

assign icmp_ln879_9_fu_1725_p2 = ((ap_phi_mux_empty_39_phi_fu_842_p10 == 12'd50) ? 1'b1 : 1'b0);

assign icmp_ln879_fu_1163_p2 = ((tmp_V_1_fu_995_p4 == tmp_V_5_fu_1039_p4) ? 1'b1 : 1'b0);

assign index_a_V_fu_2839_p3 = {{select_ln879_4_fu_2831_p3}, {1'd0}};

assign index_e_V_fu_3073_p3 = {{select_ln879_4_reg_4198_pp0_iter3_reg}, {2'd0}};

assign index_p_V_fu_2863_p2 = (zext_ln214_1_fu_2859_p1 - zext_ln214_fu_2847_p1);

assign inv_table_2_V_address0 = zext_ln544_14_fu_2637_p1;

assign inv_table_V_address0 = zext_ln544_15_fu_2674_p1;

assign lhs_V_fu_1439_p3 = {{tmp_9_fu_1430_p4}, {1'd0}};

assign mul_ln68_1_fu_3611_p0 = 31'd27120;

assign mul_ln68_1_fu_3611_p1 = mul_ln68_1_fu_3611_p10;

assign mul_ln68_1_fu_3611_p10 = p_Val2_s_reg_3713;

assign mul_ln68_2_fu_3605_p0 = 31'd18800;

assign mul_ln68_2_fu_3605_p1 = mul_ln68_2_fu_3605_p10;

assign mul_ln68_2_fu_3605_p10 = p_Val2_1_reg_3720;

assign mul_ln68_3_fu_3599_p0 = 31'd27120;

assign mul_ln68_3_fu_3599_p1 = mul_ln68_3_fu_3599_p10;

assign mul_ln68_3_fu_3599_p10 = p_Val2_s_reg_3713;

assign mul_ln68_fu_3617_p0 = 31'd27120;

assign mul_ln68_fu_3617_p1 = mul_ln68_fu_3617_p10;

assign mul_ln68_fu_3617_p10 = p_Val2_s_reg_3713;

assign or_ln112_fu_1903_p2 = (icmp_ln879_22_fu_1889_p2 | icmp_ln879_21_fu_1883_p2);

assign or_ln114_fu_1941_p2 = (icmp_ln879_24_fu_1927_p2 | icmp_ln879_23_fu_1921_p2);

assign or_ln116_fu_1975_p2 = (icmp_ln879_26_fu_1961_p2 | icmp_ln879_25_fu_1955_p2);

assign or_ln118_fu_2141_p2 = (icmp_ln879_28_reg_4058 | icmp_ln879_27_reg_4053);

assign or_ln120_fu_2160_p2 = (icmp_ln879_30_reg_4069 | icmp_ln879_29_reg_4064);

assign or_ln122_fu_2179_p2 = (icmp_ln879_32_reg_4080 | icmp_ln879_31_reg_4075);

assign or_ln124_fu_2211_p2 = (icmp_ln879_34_fu_2197_p2 | icmp_ln879_33_fu_2191_p2);

assign or_ln126_fu_2249_p2 = (icmp_ln879_36_fu_2235_p2 | icmp_ln879_35_fu_2229_p2);

assign or_ln128_fu_2283_p2 = (icmp_ln879_38_fu_2269_p2 | icmp_ln879_37_fu_2263_p2);

assign or_ln130_fu_2317_p2 = (icmp_ln879_40_fu_2303_p2 | icmp_ln879_39_fu_2297_p2);

assign or_ln132_fu_2351_p2 = (icmp_ln879_42_fu_2337_p2 | icmp_ln879_41_fu_2331_p2);

assign or_ln134_fu_2686_p2 = (icmp_ln879_44_reg_4150 | icmp_ln879_43_reg_4145);

assign or_ln135_fu_1199_p2 = (data_valid_out_V_1_fu_1193_p2 | data_valid_inn_V_1_fu_1169_p2);

assign or_ln136_fu_2704_p2 = (icmp_ln879_46_reg_4161 | icmp_ln879_45_reg_4156);

assign or_ln138_fu_2723_p2 = (icmp_ln879_48_reg_4172 | icmp_ln879_47_reg_4167);

assign or_ln412_fu_3519_p2 = (tmp_28_fu_3501_p3 | r_fu_3513_p2);

assign or_ln55_fu_1711_p2 = (icmp_ln879_8_fu_1697_p2 | icmp_ln879_7_fu_1691_p2);

assign or_ln57_fu_1745_p2 = (icmp_ln879_9_fu_1725_p2 | icmp_ln879_10_fu_1731_p2);

assign or_ln59_fu_1783_p2 = (icmp_ln879_12_fu_1769_p2 | icmp_ln879_11_fu_1763_p2);

assign or_ln61_fu_1817_p2 = (icmp_ln879_14_fu_1803_p2 | icmp_ln879_13_fu_1797_p2);

assign or_ln63_fu_1843_p2 = (icmp_ln879_16_fu_1837_p2 | icmp_ln879_15_fu_1831_p2);

assign or_ln65_fu_1861_p2 = (icmp_ln879_18_fu_1855_p2 | icmp_ln879_17_fu_1849_p2);

assign or_ln70_fu_2419_p2 = (icmp_ln879_6_reg_3957 | icmp_ln879_5_reg_3952);

assign or_ln76_fu_2466_p2 = (icmp_ln879_50_reg_4092 | icmp_ln879_12_reg_3987);

assign or_ln91_fu_2574_p2 = (icmp_ln879_50_reg_4092 | icmp_ln879_10_reg_3976);

assign or_ln93_fu_2749_p2 = (icmp_ln879_13_reg_3994 | icmp_ln879_12_reg_3987);

assign p_Repl2_14_fu_1223_p2 = (tmp_V_10_fu_1115_p3 & data_valid_out_V_1_fu_1193_p2);

assign p_Repl2_s_fu_1211_p2 = (tmp_V_8_fu_1099_p3 & data_valid_inn_V_1_fu_1169_p2);

assign p_Result_100_fu_1505_p1 = tmp_5_fu_1499_p3;

assign p_Result_101_fu_1517_p1 = tmp_6_fu_1509_p3;

assign p_Result_102_fu_1622_p4 = {{{trunc_ln647_8_reg_3767_pp0_iter1_reg}, {trunc_ln647_7_reg_3762_pp0_iter1_reg}}, {trunc_ln647_6_reg_3757_pp0_iter1_reg}};

assign p_Result_103_fu_1630_p4 = {{{reg_983_pp0_iter1_reg}, {reg_979_pp0_iter1_reg}}, {reg_975_pp0_iter1_reg}};

assign p_Result_104_fu_1325_p4 = {{ret_V_35_reg_3812[42:27]}};

always @ (*) begin
    p_Result_105_fu_1340_p4 = xs_V_1_fu_1334_p2;
    p_Result_105_fu_1340_p4[32'd15] = |(1'd0);
end

assign p_Result_107_fu_3128_p4 = {{ret_V_42_reg_4405[27:4]}};

assign p_Result_108_fu_3137_p4 = {{ret_V_43_reg_4410[27:4]}};

assign p_Result_109_fu_3391_p4 = {{ret_V_49_reg_4531[27:4]}};

assign p_Result_12_fu_1369_p3 = {{trunc_ln851_fu_1365_p1}, {11'd0}};

assign p_Result_14_fu_2605_p3 = {{trunc_ln851_3_reg_4116}, {13'd0}};

assign p_Result_15_fu_2642_p3 = {{trunc_ln851_4_reg_4128}, {6'd0}};

assign p_Result_19_fu_3566_p11 = {{{{{{{{{{{{{{{{{{1'd1}, {tmp_V_1_reg_3686_pp0_iter5_reg}}}, {sext_ln256_fu_3562_p1}}}, {p_Val2_66_fu_3543_p2}}}, {4'd0}}}, {p_Val2_67_reg_4105_pp0_iter4_reg}}}, {ap_phi_reg_pp0_iter5_p_Val2_59_reg_914}}}, {p_Repl2_14_reg_3747_pp0_iter5_reg}}}, {data_valid_mid_V_reg_3741_pp0_iter5_reg}}}, {p_Repl2_s_reg_3735_pp0_iter5_reg}};

assign p_Result_46_fu_1357_p3 = p_Val2_9_fu_1350_p3[32'd15];

assign p_Result_53_fu_2599_p2 = (($signed(tmp_s_fu_2586_p3) < $signed(38'd274877905921)) ? 1'b1 : 1'b0);

assign p_Result_89_fu_3323_p3 = {{tmp_reg_3693_pp0_iter4_reg}, {32'd0}};

assign p_Result_93_fu_3361_p4 = {{{ret_V_3_reg_3730_pp0_iter4_reg}, {tmp_V_1_reg_3686_pp0_iter4_reg}}, {32'd0}};

assign p_Result_94_fu_1229_p4 = {{{p_Repl2_14_fu_1223_p2}, {data_valid_mid_V_fu_1217_p2}}, {p_Repl2_s_fu_1211_p2}};

assign p_Result_95_fu_3415_p7 = {{{{{{{{{{1'd1}, {tmp_V_1_reg_3686_pp0_iter4_reg}}}, {29'd0}}}, {p_Repl2_14_reg_3747_pp0_iter4_reg}}}, {data_valid_mid_V_reg_3741_pp0_iter4_reg}}}, {p_Repl2_s_reg_3735_pp0_iter4_reg}};

assign p_Result_96_fu_1587_p1 = tmp_1_fu_1581_p3;

assign p_Result_97_fu_1599_p1 = tmp_2_fu_1591_p3;

assign p_Result_98_fu_1546_p1 = tmp_3_fu_1540_p3;

assign p_Result_99_fu_1558_p1 = tmp_4_fu_1550_p3;

assign p_Result_s_40_fu_2593_p2 = (($signed(tmp_s_fu_2586_p3) < $signed(38'd274877906937)) ? 1'b1 : 1'b0);

assign p_Val2_19_fu_2057_p3 = ((p_Val2_67_fu_2043_p3[0:0] === 1'b1) ? sub_ln703_fu_2051_p2 : ap_phi_mux_p_Val2_11_phi_fu_860_p10);

assign p_Val2_26_fu_3222_p3 = ((do_2s_assign_reg_891_pp0_iter3_reg[0:0] === 1'b1) ? params_p_2s_table_V_q1 : params_p_3s_table_V_q1);

assign p_Val2_27_fu_3115_p3 = ((do_2s_assign_reg_891_pp0_iter3_reg[0:0] === 1'b1) ? params_p_2s_table_V_5_reg_4327 : params_p_3s_table_V_5_reg_4337);

assign p_Val2_29_fu_3105_p3 = ((do_2s_assign_reg_891_pp0_iter3_reg[0:0] === 1'b1) ? params_p_2s_table_V_9_reg_4362 : params_p_3s_table_V_9_reg_4367);

assign p_Val2_42_fu_3432_p3 = ((do_2s_assign_reg_891_pp0_iter4_reg[0:0] === 1'b1) ? params_e_2s_table_V_q0 : sext_ln203_1_fu_3428_p1);

assign p_Val2_43_fu_3379_p3 = ((do_2s_assign_reg_891_pp0_iter4_reg[0:0] === 1'b1) ? params_e_2s_table_V_q0 : sext_ln203_3_fu_3375_p1);

assign p_Val2_48_fu_3310_p2 = ($signed(p_Val2_38_reg_4372_pp0_iter4_reg) - $signed(corr_V_fu_3300_p4));

assign p_Val2_51_cast_fu_3121_p1 = $signed(p_Val2_27_fu_3115_p3);

assign p_Val2_51_fu_3483_p2 = ($signed(p_Val2_48_reg_4495) - $signed(corr_V_1_fu_3473_p4));

assign p_Val2_53_cast_fu_3111_p1 = $signed(p_Val2_29_fu_3105_p3);

assign p_Val2_57_fu_1307_p3 = {{sub_ln728_reg_3777}, {12'd0}};

assign p_Val2_60_fu_2879_p3 = ((ap_phi_reg_pp0_iter2_do_2s_assign_reg_891[0:0] === 1'b1) ? inv_table_2_V_q0 : zext_ln24_fu_2875_p1);

assign p_Val2_61_fu_2929_p3 = ((do_2s_assign_reg_891[0:0] === 1'b1) ? sext_ln203_fu_2887_p1 : params_a_3s_table_V_q0);

assign p_Val2_62_fu_2976_p3 = ((p_Val2_67_reg_4105[0:0] === 1'b1) ? phimod_V_1_fu_2970_p2 : sext_ln703_fu_2944_p1);

assign p_Val2_63_fu_3146_p2 = ($signed(p_Result_107_fu_3128_p4) + $signed(p_Val2_51_cast_fu_3121_p1));

assign p_Val2_64_fu_3152_p2 = ($signed(p_Result_108_fu_3137_p4) + $signed(p_Val2_53_cast_fu_3111_p1));

assign p_Val2_65_fu_3409_p2 = ($signed(p_Result_109_fu_3391_p4) + $signed(p_Val2_74_cast_fu_3387_p1));

assign p_Val2_66_fu_3543_p2 = (zext_ln415_fu_3539_p1 + ptcalc_pt_V_fu_3491_p4);

assign p_Val2_67_fu_2043_p3 = ap_phi_mux_p_Val2_11_phi_fu_860_p10[32'd21];

assign p_Val2_74_cast_fu_3387_p1 = $signed(p_Val2_43_fu_3379_p3);

assign p_Val2_9_fu_1350_p3 = ((p_Result_45_reg_3817[0:0] === 1'b1) ? p_Result_105_fu_1340_p4 : p_Result_104_fu_1325_p4);

assign p_Val2_s_38_fu_2937_p3 = {{tmp_7_reg_3725_pp0_iter2_reg}, {6'd0}};

assign p_Val2_s_fu_1123_p4 = {{sf2ptcalc_inn_V_0_data_reg[41:26]}};

assign phimod_V_1_fu_2970_p2 = ($signed(15'd0) - $signed(sext_ln703_fu_2944_p1));

assign ptcalc2mtc_V = ptcalc2mtc_V_1_data_reg;

assign ptcalc2mtc_V_ap_vld = ptcalc2mtc_V_1_vld_reg;

assign ptcalc_eta_V_2_fu_3555_p3 = ((is_C_side_read_reg_3822_pp0_iter4_reg[0:0] === 1'b1) ? ptcalc_eta_V_fu_3549_p2 : zext_ln708_3_fu_3488_p1);

assign ptcalc_eta_V_fu_3549_p2 = (13'd0 - zext_ln708_3_fu_3488_p1);

assign ptcalc_pt_V_fu_3491_p4 = {{p_Val2_51_fu_3483_p2[10:3]}};

assign r_fu_3513_p2 = ((trunc_ln718_fu_3509_p1 != 2'd0) ? 1'b1 : 1'b0);

assign ret_V_22_fu_2891_p2 = (index_a_V_reg_4203 | 7'd1);

assign ret_V_23_fu_2948_p2 = (index_p_V_reg_4208 | 10'd1);

assign ret_V_24_fu_2959_p2 = (11'd2 + zext_ln215_1_reg_4235);

assign ret_V_25_fu_2905_p2 = (11'd3 + zext_ln215_1_fu_2902_p1);

assign ret_V_26_fu_3003_p2 = (11'd4 + zext_ln215_1_reg_4235);

assign ret_V_27_fu_2917_p2 = (11'd5 + zext_ln215_1_fu_2902_p1);

assign ret_V_28_fu_3080_p2 = (index_e_V_fu_3073_p3 | 8'd1);

assign ret_V_29_fu_3331_p2 = (index_e_V_reg_4383_pp0_iter4_reg | 8'd2);

assign ret_V_30_fu_3211_p2 = (index_e_V_reg_4383 | 8'd3);

assign ret_V_35_fu_3586_p0 = 44'd29491;

assign ret_V_36_fu_3593_p0 = 42'd17940480;

assign ret_V_37_fu_1447_p2 = (lhs_V_fu_1439_p3 + shl_ln_fu_1419_p3);

assign ret_V_38_fu_3623_p1 = ret_V_38_fu_3623_p10;

assign ret_V_38_fu_3623_p10 = p_Val2_58_reg_3847;

assign ret_V_3_fu_1205_p2 = (or_ln135_fu_1199_p2 | data_valid_mid_V_2_fu_1181_p2);

assign ret_V_40_fu_3048_p2 = (zext_ln703_1_cast_fu_3017_p4 - rhs_V_fu_3040_p3);

assign ret_V_41_fu_3647_p1 = sext_ln1352_reg_4400;

assign ret_V_42_fu_3635_p1 = sext_ln1352_fu_3092_p1;

assign ret_V_43_fu_3641_p1 = sext_ln1352_fu_3092_p1;

assign ret_V_44_fu_3629_p0 = sext_ln1352_3_fu_3014_p1;

assign ret_V_44_fu_3629_p1 = sext_ln1352_3_fu_3014_p1;

assign ret_V_47_fu_3294_p2 = (rhs_V_2_fu_3287_p3 + add_ln700_1_fu_3282_p2);

assign ret_V_48_fu_3664_p1 = sext_ln1352_5_fu_3345_p1;

assign ret_V_49_fu_3670_p1 = sext_ln1352_5_fu_3345_p1;

assign ret_V_50_fu_3676_p1 = ret_V_50_fu_3676_p10;

assign ret_V_50_fu_3676_p10 = p_Val2_50_reg_4511;

assign ret_V_51_fu_3467_p2 = (rhs_V_3_fu_3459_p3 + add_ln700_2_fu_3446_p2);

assign rhs_V_1_fu_3275_p3 = {{tmp_10_reg_4480}, {9'd0}};

assign rhs_V_2_fu_3287_p3 = {{tmp_11_reg_4485}, {9'd0}};

assign rhs_V_3_fu_3459_p3 = {{tmp_13_fu_3450_p4}, {9'd0}};

assign rhs_V_fu_3040_p3 = {{empty_41_fu_3032_p3}, {5'd0}};

assign rsp_table_V_address0 = zext_ln544_fu_1426_p1;

assign sel_tmp5_fu_2820_p2 = (ap_phi_reg_pp0_iter2_do_2s_assign_reg_891 ^ 1'd1);

assign select_ln112_1_fu_1895_p3 = ((icmp_ln879_22_fu_1889_p2[0:0] === 1'b1) ? 2'd3 : 2'd2);

assign select_ln112_fu_1909_p3 = ((or_ln112_fu_1903_p2[0:0] === 1'b1) ? select_ln112_1_fu_1895_p3 : zext_ln879_2_fu_1879_p1);

assign select_ln114_1_fu_1933_p3 = ((icmp_ln879_24_fu_1927_p2[0:0] === 1'b1) ? 3'd5 : 3'd4);

assign select_ln114_fu_1947_p3 = ((or_ln114_fu_1941_p2[0:0] === 1'b1) ? select_ln114_1_fu_1933_p3 : zext_ln112_fu_1917_p1);

assign select_ln116_1_fu_1967_p3 = ((icmp_ln879_26_fu_1961_p2[0:0] === 1'b1) ? 3'd7 : 3'd6);

assign select_ln116_fu_1981_p3 = ((or_ln116_fu_1975_p2[0:0] === 1'b1) ? select_ln116_1_fu_1967_p3 : select_ln114_fu_1947_p3);

assign select_ln118_1_fu_2134_p3 = ((icmp_ln879_28_reg_4058[0:0] === 1'b1) ? 4'd9 : 4'd8);

assign select_ln118_fu_2145_p3 = ((or_ln118_fu_2141_p2[0:0] === 1'b1) ? select_ln118_1_fu_2134_p3 : zext_ln116_fu_2131_p1);

assign select_ln120_1_fu_2153_p3 = ((icmp_ln879_30_reg_4069[0:0] === 1'b1) ? 4'd11 : 4'd10);

assign select_ln120_fu_2164_p3 = ((or_ln120_fu_2160_p2[0:0] === 1'b1) ? select_ln120_1_fu_2153_p3 : select_ln118_fu_2145_p3);

assign select_ln122_1_fu_2172_p3 = ((icmp_ln879_32_reg_4080[0:0] === 1'b1) ? 4'd13 : 4'd12);

assign select_ln122_fu_2183_p3 = ((or_ln122_fu_2179_p2[0:0] === 1'b1) ? select_ln122_1_fu_2172_p3 : select_ln120_fu_2164_p3);

assign select_ln124_1_fu_2203_p3 = ((icmp_ln879_34_fu_2197_p2[0:0] === 1'b1) ? 4'd15 : 4'd14);

assign select_ln124_fu_2217_p3 = ((or_ln124_fu_2211_p2[0:0] === 1'b1) ? select_ln124_1_fu_2203_p3 : select_ln122_fu_2183_p3);

assign select_ln126_1_fu_2241_p3 = ((icmp_ln879_36_fu_2235_p2[0:0] === 1'b1) ? 5'd17 : 5'd16);

assign select_ln126_fu_2255_p3 = ((or_ln126_fu_2249_p2[0:0] === 1'b1) ? select_ln126_1_fu_2241_p3 : zext_ln124_fu_2225_p1);

assign select_ln128_1_fu_2275_p3 = ((icmp_ln879_38_fu_2269_p2[0:0] === 1'b1) ? 5'd19 : 5'd18);

assign select_ln128_fu_2289_p3 = ((or_ln128_fu_2283_p2[0:0] === 1'b1) ? select_ln128_1_fu_2275_p3 : select_ln126_fu_2255_p3);

assign select_ln130_1_fu_2309_p3 = ((icmp_ln879_40_fu_2303_p2[0:0] === 1'b1) ? 5'd21 : 5'd20);

assign select_ln130_fu_2323_p3 = ((or_ln130_fu_2317_p2[0:0] === 1'b1) ? select_ln130_1_fu_2309_p3 : select_ln128_fu_2289_p3);

assign select_ln132_1_fu_2343_p3 = ((icmp_ln879_42_fu_2337_p2[0:0] === 1'b1) ? 5'd23 : 5'd22);

assign select_ln132_fu_2357_p3 = ((or_ln132_fu_2351_p2[0:0] === 1'b1) ? select_ln132_1_fu_2343_p3 : select_ln130_fu_2323_p3);

assign select_ln134_1_fu_2679_p3 = ((icmp_ln879_44_reg_4150[0:0] === 1'b1) ? 5'd25 : 5'd24);

assign select_ln134_fu_2690_p3 = ((or_ln134_fu_2686_p2[0:0] === 1'b1) ? select_ln134_1_fu_2679_p3 : select_ln132_reg_4140);

assign select_ln136_1_fu_2697_p3 = ((icmp_ln879_46_reg_4161[0:0] === 1'b1) ? 5'd27 : 5'd26);

assign select_ln136_fu_2708_p3 = ((or_ln136_fu_2704_p2[0:0] === 1'b1) ? select_ln136_1_fu_2697_p3 : select_ln134_fu_2690_p3);

assign select_ln138_1_fu_2716_p3 = ((icmp_ln879_48_reg_4172[0:0] === 1'b1) ? 5'd29 : 5'd28);

assign select_ln138_fu_2727_p3 = ((or_ln138_fu_2723_p2[0:0] === 1'b1) ? select_ln138_1_fu_2716_p3 : select_ln136_fu_2708_p3);

assign select_ln53_fu_1679_p3 = ((icmp_ln879_6_fu_1673_p2[0:0] === 1'b1) ? 2'd2 : zext_ln879_fu_1669_p1);

assign select_ln55_1_fu_1703_p3 = ((icmp_ln879_8_fu_1697_p2[0:0] === 1'b1) ? 3'd4 : 3'd3);

assign select_ln55_fu_1717_p3 = ((or_ln55_fu_1711_p2[0:0] === 1'b1) ? select_ln55_1_fu_1703_p3 : zext_ln53_fu_1687_p1);

assign select_ln57_1_fu_1737_p3 = ((icmp_ln879_10_fu_1731_p2[0:0] === 1'b1) ? 3'd6 : 3'd5);

assign select_ln57_fu_1751_p3 = ((or_ln57_fu_1745_p2[0:0] === 1'b1) ? select_ln57_1_fu_1737_p3 : select_ln55_fu_1717_p3);

assign select_ln59_1_fu_1775_p3 = ((icmp_ln879_12_fu_1769_p2[0:0] === 1'b1) ? 4'd8 : 4'd7);

assign select_ln59_fu_1789_p3 = ((or_ln59_fu_1783_p2[0:0] === 1'b1) ? select_ln59_1_fu_1775_p3 : zext_ln57_fu_1759_p1);

assign select_ln61_1_fu_1809_p3 = ((icmp_ln879_14_fu_1803_p2[0:0] === 1'b1) ? 4'd10 : 4'd9);

assign select_ln61_fu_1823_p3 = ((or_ln61_fu_1817_p2[0:0] === 1'b1) ? select_ln61_1_fu_1809_p3 : select_ln59_fu_1789_p3);

assign select_ln63_1_fu_2093_p3 = ((icmp_ln879_16_reg_4015[0:0] === 1'b1) ? 4'd12 : 4'd11);

assign select_ln63_fu_2100_p3 = ((or_ln63_reg_4022[0:0] === 1'b1) ? select_ln63_1_fu_2093_p3 : select_ln61_reg_4010);

assign select_ln65_1_fu_2106_p3 = ((icmp_ln879_18_reg_4029[0:0] === 1'b1) ? 4'd14 : 4'd13);

assign select_ln65_fu_2113_p3 = ((or_ln65_reg_4036[0:0] === 1'b1) ? select_ln65_1_fu_2106_p3 : select_ln63_fu_2100_p3);

assign select_ln68_fu_2401_p3 = ((icmp_ln879_49_reg_4086[0:0] === 1'b1) ? 4'd15 : select_ln879_fu_2120_p3);

assign select_ln70_1_fu_2412_p3 = ((icmp_ln879_6_reg_3957[0:0] === 1'b1) ? 5'd17 : 5'd16);

assign select_ln70_fu_2423_p3 = ((or_ln70_fu_2419_p2[0:0] === 1'b1) ? select_ln70_1_fu_2412_p3 : zext_ln68_4_fu_2408_p1);

assign select_ln72_1_fu_2431_p3 = ((icmp_ln879_8_reg_3964[0:0] === 1'b1) ? 5'd19 : 5'd18);

assign select_ln72_fu_2438_p3 = ((or_ln55_reg_3970[0:0] === 1'b1) ? select_ln72_1_fu_2431_p3 : select_ln70_fu_2423_p3);

assign select_ln74_1_fu_2445_p3 = ((icmp_ln879_10_reg_3976[0:0] === 1'b1) ? 5'd21 : 5'd20);

assign select_ln74_fu_2452_p3 = ((or_ln57_reg_3982[0:0] === 1'b1) ? select_ln74_1_fu_2445_p3 : select_ln72_fu_2438_p3);

assign select_ln76_1_fu_2459_p3 = ((icmp_ln879_12_reg_3987[0:0] === 1'b1) ? 5'd23 : 5'd22);

assign select_ln76_fu_2470_p3 = ((or_ln76_fu_2466_p2[0:0] === 1'b1) ? select_ln76_1_fu_2459_p3 : select_ln74_fu_2452_p3);

assign select_ln78_1_fu_2478_p3 = ((icmp_ln879_14_reg_4000[0:0] === 1'b1) ? 5'd25 : 5'd24);

assign select_ln78_fu_2485_p3 = ((or_ln61_reg_4005[0:0] === 1'b1) ? select_ln78_1_fu_2478_p3 : select_ln76_fu_2470_p3);

assign select_ln80_1_fu_2492_p3 = ((icmp_ln879_16_reg_4015[0:0] === 1'b1) ? 5'd27 : 5'd26);

assign select_ln80_fu_2499_p3 = ((or_ln63_reg_4022[0:0] === 1'b1) ? select_ln80_1_fu_2492_p3 : select_ln78_fu_2485_p3);

assign select_ln82_1_fu_2506_p3 = ((icmp_ln879_18_reg_4029[0:0] === 1'b1) ? 5'd29 : 5'd28);

assign select_ln82_fu_2513_p3 = ((or_ln65_reg_4036[0:0] === 1'b1) ? select_ln82_1_fu_2506_p3 : select_ln80_fu_2499_p3);

assign select_ln851_1_fu_2623_p3 = ((icmp_ln851_1_fu_2612_p2[0:0] === 1'b1) ? trunc_ln851_1_reg_4121 : add_ln851_1_fu_2618_p2);

assign select_ln851_2_fu_2660_p3 = ((icmp_ln851_2_fu_2649_p2[0:0] === 1'b1) ? trunc_ln851_2_reg_4133 : add_ln851_2_fu_2655_p2);

assign select_ln851_fu_1399_p3 = ((icmp_ln851_fu_1377_p2[0:0] === 1'b1) ? trunc_ln2_fu_1383_p4 : add_ln851_fu_1393_p2);

assign select_ln85_fu_2527_p3 = ((icmp_ln879_49_reg_4086[0:0] === 1'b1) ? 5'd30 : select_ln879_1_fu_2520_p3);

assign select_ln879_1_fu_2520_p3 = ((icmp_ln879_19_reg_4043[0:0] === 1'b1) ? select_ln82_fu_2513_p3 : zext_ln879_1_fu_2127_p1);

assign select_ln879_2_fu_2793_p3 = ((and_ln879_fu_2788_p2[0:0] === 1'b1) ? select_ln97_fu_2781_p3 : 6'd0);

assign select_ln879_3_fu_2812_p3 = ((and_ln879_1_fu_2806_p2[0:0] === 1'b1) ? zext_ln879_3_fu_2739_p1 : select_ln879_2_fu_2793_p3);

assign select_ln879_4_fu_2831_p3 = ((and_ln879_2_fu_2826_p2[0:0] === 1'b1) ? zext_ln138_fu_2735_p1 : select_ln879_3_fu_2812_p3);

assign select_ln879_fu_2120_p3 = ((icmp_ln879_3_reg_3942[0:0] === 1'b1) ? select_ln65_fu_2113_p3 : 4'd0);

assign select_ln87_1_fu_2538_p3 = ((icmp_ln879_6_reg_3957[0:0] === 1'b1) ? 6'd32 : 6'd31);

assign select_ln87_fu_2545_p3 = ((or_ln70_fu_2419_p2[0:0] === 1'b1) ? select_ln87_1_fu_2538_p3 : zext_ln85_fu_2534_p1);

assign select_ln89_1_fu_2553_p3 = ((icmp_ln879_8_reg_3964[0:0] === 1'b1) ? 6'd34 : 6'd33);

assign select_ln89_fu_2560_p3 = ((or_ln55_reg_3970[0:0] === 1'b1) ? select_ln89_1_fu_2553_p3 : select_ln87_fu_2545_p3);

assign select_ln91_1_fu_2567_p3 = ((icmp_ln879_50_reg_4092[0:0] === 1'b1) ? 6'd36 : 6'd35);

assign select_ln91_fu_2578_p3 = ((or_ln91_fu_2574_p2[0:0] === 1'b1) ? select_ln91_1_fu_2567_p3 : select_ln89_fu_2560_p3);

assign select_ln93_1_fu_2742_p3 = ((icmp_ln879_13_reg_3994[0:0] === 1'b1) ? 6'd38 : 6'd37);

assign select_ln93_fu_2753_p3 = ((or_ln93_fu_2749_p2[0:0] === 1'b1) ? select_ln93_1_fu_2742_p3 : select_ln91_reg_4183);

assign select_ln95_1_fu_2760_p3 = ((icmp_ln879_16_reg_4015[0:0] === 1'b1) ? 6'd40 : 6'd39);

assign select_ln95_fu_2767_p3 = ((or_ln63_reg_4022[0:0] === 1'b1) ? select_ln95_1_fu_2760_p3 : select_ln93_fu_2753_p3);

assign select_ln97_1_fu_2774_p3 = ((icmp_ln879_18_reg_4029[0:0] === 1'b1) ? 6'd42 : 6'd41);

assign select_ln97_fu_2781_p3 = ((or_ln65_reg_4036[0:0] === 1'b1) ? select_ln97_1_fu_2774_p3 : select_ln95_fu_2767_p3);

assign sext_ln1352_3_fu_3014_p1 = p_Val2_62_reg_4301;

assign sext_ln1352_5_fu_3345_p1 = p_Val2_48_reg_4495;

assign sext_ln1352_fu_3092_p1 = p_Val2_38_reg_4372;

assign sext_ln203_1_fu_3428_p1 = $signed(params_e_3s_table_V_q0);

assign sext_ln203_2_fu_3101_p1 = $signed(params_e_3s_table_V_q0);

assign sext_ln203_3_fu_3375_p1 = $signed(params_e_3s_table_V_q0);

assign sext_ln203_4_fu_3271_p1 = $signed(params_e_3s_table_V_q0);

assign sext_ln203_fu_2887_p1 = $signed(params_a_2s_table_V_q0);

assign sext_ln256_fu_3562_p1 = $signed(ptcalc_eta_V_2_fu_3555_p3);

assign sext_ln703_1_fu_1609_p1 = $signed(deflection_V_fu_1603_p2);

assign sext_ln703_2_fu_1568_p1 = $signed(deflection_V_1_fu_1562_p2);

assign sext_ln703_3_fu_1527_p1 = $signed(deflection_V_2_fu_1521_p2);

assign sext_ln703_4_fu_3239_p1 = $signed(p_Val2_26_fu_3222_p3);

assign sext_ln703_fu_2944_p1 = $signed(p_Val2_s_38_fu_2937_p3);

assign sext_ln728_fu_3026_p1 = $signed(params_a_2s_table_V_3_reg_4271);

assign shl_ln1_fu_2851_p3 = {{select_ln879_4_fu_2831_p3}, {3'd0}};

assign shl_ln_fu_1419_p3 = {{sub_ln1192_reg_3772}, {12'd0}};

assign sub_ln1192_fu_1271_p2 = (trunc_ln1_fu_1251_p4 - trunc_ln728_1_fu_1261_p4);

assign sub_ln703_fu_2051_p2 = (22'd0 - ap_phi_mux_p_Val2_11_phi_fu_860_p10);

assign sub_ln728_fu_1277_p2 = (z_out_V_fu_1143_p4 - p_Val2_s_fu_1123_p4);

assign t_V_fu_3166_p3 = {{p_Val2_12_reg_873_pp0_iter3_reg}, {15'd0}};

assign tmp_13_fu_3450_p4 = {{ret_V_50_reg_4576[34:23]}};

assign tmp_1_fu_1581_p3 = {{trunc_ln647_1_reg_3807_pp0_iter1_reg}, {trunc_ln647_reg_3802_pp0_iter1_reg}};

assign tmp_28_fu_3501_p3 = p_Val2_51_fu_3483_p2[32'd3];

assign tmp_29_fu_3525_p3 = p_Val2_51_fu_3483_p2[32'd2];

assign tmp_2_fu_1591_p3 = {{reg_983_pp0_iter1_reg}, {reg_979_pp0_iter1_reg}};

assign tmp_3_fu_1540_p3 = {{trunc_ln647_3_reg_3797_pp0_iter1_reg}, {trunc_ln647_2_reg_3792_pp0_iter1_reg}};

assign tmp_4_fu_1550_p3 = {{reg_983_pp0_iter1_reg}, {reg_975_pp0_iter1_reg}};

assign tmp_5_fu_1499_p3 = {{trunc_ln647_5_reg_3787_pp0_iter1_reg}, {trunc_ln647_4_reg_3782_pp0_iter1_reg}};

assign tmp_6_fu_1509_p3 = {{reg_979_pp0_iter1_reg}, {reg_975_pp0_iter1_reg}};

assign tmp_8_fu_3230_p4 = {{ret_V_41_reg_4415[24:4]}};

assign tmp_9_fu_1430_p4 = {{ret_V_36_reg_3832[35:14]}};

assign tmp_V_10_fu_1115_p3 = sf2ptcalc_out_V_0_data_reg[32'd9];

assign tmp_V_1_fu_995_p4 = {{pl2ptcalc_V_0_data_reg[56:36]}};

assign tmp_V_2_fu_1015_p3 = sf2ptcalc_inn_V_0_data_reg[32'd63];

assign tmp_V_3_fu_1023_p3 = sf2ptcalc_mid_V_0_data_reg[32'd63];

assign tmp_V_4_fu_1031_p3 = sf2ptcalc_out_V_0_data_reg[32'd63];

assign tmp_V_5_fu_1039_p4 = {{sf2ptcalc_inn_V_0_data_reg[62:42]}};

assign tmp_V_6_fu_1049_p4 = {{sf2ptcalc_mid_V_0_data_reg[62:42]}};

assign tmp_V_7_fu_1059_p4 = {{sf2ptcalc_out_V_0_data_reg[62:42]}};

assign tmp_V_8_fu_1099_p3 = sf2ptcalc_inn_V_0_data_reg[32'd9];

assign tmp_V_9_fu_1107_p3 = sf2ptcalc_mid_V_0_data_reg[32'd9];

assign tmp_V_fu_987_p3 = pl2ptcalc_V_0_data_reg[32'd57];

assign tmp_s_fu_2586_p3 = {{p_Val2_19_reg_4111}, {16'd0}};

assign trunc_ln1_fu_1251_p4 = {{sf2ptcalc_inn_V_0_data_reg[36:26]}};

assign trunc_ln2_fu_1383_p4 = {{p_Val2_9_fu_1350_p3[13:2]}};

assign trunc_ln647_1_fu_1303_p1 = sf2ptcalc_inn_V_0_data_reg[3:0];

assign trunc_ln647_2_fu_1291_p1 = sf2ptcalc_out_V_0_data_reg[3:0];

assign trunc_ln647_3_fu_1295_p1 = sf2ptcalc_inn_V_0_data_reg[3:0];

assign trunc_ln647_4_fu_1283_p1 = sf2ptcalc_out_V_0_data_reg[3:0];

assign trunc_ln647_5_fu_1287_p1 = sf2ptcalc_mid_V_0_data_reg[3:0];

assign trunc_ln647_6_fu_1239_p1 = sf2ptcalc_out_V_0_data_reg[3:0];

assign trunc_ln647_7_fu_1243_p1 = sf2ptcalc_mid_V_0_data_reg[3:0];

assign trunc_ln647_8_fu_1247_p1 = sf2ptcalc_inn_V_0_data_reg[3:0];

assign trunc_ln647_fu_1299_p1 = sf2ptcalc_mid_V_0_data_reg[3:0];

assign trunc_ln718_fu_3509_p1 = p_Val2_51_fu_3483_p2[1:0];

assign trunc_ln728_1_fu_1261_p4 = {{sf2ptcalc_mid_V_0_data_reg[36:26]}};

assign trunc_ln728_fu_3029_p1 = params_a_3s_table_V_3_reg_4286[20:0];

assign trunc_ln851_3_fu_2065_p1 = p_Val2_19_fu_2057_p3[0:0];

assign trunc_ln851_4_fu_2079_p1 = p_Val2_19_fu_2057_p3[7:0];

assign trunc_ln851_fu_1365_p1 = p_Val2_9_fu_1350_p3[1:0];

assign xor_ln879_fu_2801_p2 = (icmp_ln879_51_reg_4099 ^ 1'd1);

assign xs_V_1_fu_1334_p2 = ($signed(16'd0) - $signed(p_Result_104_fu_1325_p4));

assign z_out_V_fu_1143_p4 = {{sf2ptcalc_out_V_0_data_reg[41:26]}};

assign zext_ln112_fu_1917_p1 = select_ln112_fu_1909_p3;

assign zext_ln116_fu_2131_p1 = select_ln116_reg_4048;

assign zext_ln124_fu_2225_p1 = select_ln124_fu_2217_p3;

assign zext_ln138_fu_2735_p1 = select_ln138_fu_2727_p3;

assign zext_ln214_1_fu_2859_p1 = shl_ln1_fu_2851_p3;

assign zext_ln214_fu_2847_p1 = index_a_V_fu_2839_p3;

assign zext_ln215_1_fu_2902_p1 = index_p_V_reg_4208;

assign zext_ln24_fu_2875_p1 = inv_table_V_q0;

assign zext_ln415_fu_3539_p1 = and_ln415_fu_3533_p2;

assign zext_ln53_fu_1687_p1 = select_ln53_fu_1679_p3;

assign zext_ln544_10_fu_3370_p1 = index_e_V_reg_4383_pp0_iter4_reg;

assign zext_ln544_11_fu_3086_p1 = ret_V_28_fu_3080_p2;

assign zext_ln544_12_fu_3336_p1 = ret_V_29_fu_3331_p2;

assign zext_ln544_13_fu_3216_p1 = ret_V_30_fu_3211_p2;

assign zext_ln544_14_fu_2637_p1 = ibin_V_2_fu_2630_p3;

assign zext_ln544_15_fu_2674_p1 = ibin_V_3_fu_2667_p3;

assign zext_ln544_1_fu_3267_p1 = ibin_V_1_reg_4460;

assign zext_ln544_2_fu_2869_p1 = index_a_V_fu_2839_p3;

assign zext_ln544_3_fu_2896_p1 = ret_V_22_fu_2891_p2;

assign zext_ln544_4_fu_3184_p1 = index_p_V_reg_4208_pp0_iter3_reg;

assign zext_ln544_5_fu_2953_p1 = ret_V_23_fu_2948_p2;

assign zext_ln544_6_fu_2964_p1 = ret_V_24_fu_2959_p2;

assign zext_ln544_7_fu_2911_p1 = ret_V_25_fu_2905_p2;

assign zext_ln544_8_fu_3008_p1 = ret_V_26_fu_3003_p2;

assign zext_ln544_9_fu_2923_p1 = ret_V_27_fu_2917_p2;

assign zext_ln544_fu_1426_p1 = ibin_V_reg_3827;

assign zext_ln57_fu_1759_p1 = select_ln57_fu_1751_p3;

assign zext_ln68_4_fu_2408_p1 = select_ln68_fu_2401_p3;

assign zext_ln703_1_cast_fu_3017_p4 = {{ret_V_39_reg_4347[38:13]}};

assign zext_ln708_1_fu_1478_p1 = p_Result_91_reg_3703_pp0_iter1_reg;

assign zext_ln708_2_fu_1481_p1 = p_Result_92_reg_3708_pp0_iter1_reg;

assign zext_ln708_3_fu_3488_p1 = tmp_14_reg_4536;

assign zext_ln708_fu_1475_p1 = p_Result_90_reg_3698_pp0_iter1_reg;

assign zext_ln85_fu_2534_p1 = select_ln85_fu_2527_p3;

assign zext_ln879_1_fu_2127_p1 = select_ln879_fu_2120_p3;

assign zext_ln879_2_fu_1879_p1 = icmp_ln879_20_fu_1873_p2;

assign zext_ln879_3_fu_2739_p1 = select_ln879_1_reg_4178;

assign zext_ln879_fu_1669_p1 = icmp_ln879_5_fu_1663_p2;

always @ (posedge ap_clk) begin
    index_a_V_reg_4203[0] <= 1'b0;
    index_p_V_reg_4208[0] <= 1'b0;
    index_p_V_reg_4208_pp0_iter3_reg[0] <= 1'b0;
    zext_ln215_1_reg_4235[0] <= 1'b0;
    zext_ln215_1_reg_4235[10] <= 1'b0;
    p_Val2_62_reg_4301[5:0] <= 6'b000000;
    p_Val2_62_reg_4301_pp0_iter3_reg[5:0] <= 6'b000000;
    index_e_V_reg_4383[1:0] <= 2'b00;
    index_e_V_reg_4383_pp0_iter4_reg[1:0] <= 2'b00;
    ap_phi_reg_pp0_iter1_empty_reg_821[14:10] <= 5'b00000;
    ap_phi_reg_pp0_iter1_empty_39_reg_838[11:8] <= 4'b0000;
end

endmodule //ptcalc_top
