Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Jan 22 00:20:12 2024
| Host         : DennisesLegion running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file debouncing_timing_summary_routed.rpt -pb debouncing_timing_summary_routed.pb -rpx debouncing_timing_summary_routed.rpx -warn_on_violation
| Design       : debouncing
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: clk4hz/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.613        0.000                      0                   48        0.263        0.000                      0                   48        4.500        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.613        0.000                      0                   48        0.263        0.000                      0                   48        4.500        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.613ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.613ns  (required time - arrival time)
  Source:                 clk4hz/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk4hz/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.902ns  (logic 0.828ns (21.218%)  route 3.074ns (78.782%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.631     5.152    clk4hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  clk4hz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  clk4hz/counter_reg[23]/Q
                         net (fo=2, routed)           1.198     6.806    clk4hz/counter[23]
    SLICE_X1Y13          LUT3 (Prop_lut3_I0_O)        0.124     6.930 f  clk4hz/counter[0]_i_4/O
                         net (fo=1, routed)           0.817     7.747    clk4hz/counter[0]_i_4_n_0
    SLICE_X1Y12          LUT6 (Prop_lut6_I1_O)        0.124     7.871 f  clk4hz/counter[0]_i_2/O
                         net (fo=3, routed)           0.165     8.036    clk4hz/counter[0]_i_2_n_0
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.124     8.160 r  clk4hz/counter[23]_i_1/O
                         net (fo=23, routed)          0.895     9.055    clk4hz/clk_out
    SLICE_X0Y10          FDRE                                         r  clk4hz/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.517    14.858    clk4hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  clk4hz/counter_reg[1]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X0Y10          FDRE (Setup_fdre_C_R)       -0.429    14.668    clk4hz/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                          -9.055    
  -------------------------------------------------------------------
                         slack                                  5.613    

Slack (MET) :             5.613ns  (required time - arrival time)
  Source:                 clk4hz/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk4hz/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.902ns  (logic 0.828ns (21.218%)  route 3.074ns (78.782%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.631     5.152    clk4hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  clk4hz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  clk4hz/counter_reg[23]/Q
                         net (fo=2, routed)           1.198     6.806    clk4hz/counter[23]
    SLICE_X1Y13          LUT3 (Prop_lut3_I0_O)        0.124     6.930 f  clk4hz/counter[0]_i_4/O
                         net (fo=1, routed)           0.817     7.747    clk4hz/counter[0]_i_4_n_0
    SLICE_X1Y12          LUT6 (Prop_lut6_I1_O)        0.124     7.871 f  clk4hz/counter[0]_i_2/O
                         net (fo=3, routed)           0.165     8.036    clk4hz/counter[0]_i_2_n_0
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.124     8.160 r  clk4hz/counter[23]_i_1/O
                         net (fo=23, routed)          0.895     9.055    clk4hz/clk_out
    SLICE_X0Y10          FDRE                                         r  clk4hz/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.517    14.858    clk4hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  clk4hz/counter_reg[2]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X0Y10          FDRE (Setup_fdre_C_R)       -0.429    14.668    clk4hz/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                          -9.055    
  -------------------------------------------------------------------
                         slack                                  5.613    

Slack (MET) :             5.613ns  (required time - arrival time)
  Source:                 clk4hz/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk4hz/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.902ns  (logic 0.828ns (21.218%)  route 3.074ns (78.782%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.631     5.152    clk4hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  clk4hz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  clk4hz/counter_reg[23]/Q
                         net (fo=2, routed)           1.198     6.806    clk4hz/counter[23]
    SLICE_X1Y13          LUT3 (Prop_lut3_I0_O)        0.124     6.930 f  clk4hz/counter[0]_i_4/O
                         net (fo=1, routed)           0.817     7.747    clk4hz/counter[0]_i_4_n_0
    SLICE_X1Y12          LUT6 (Prop_lut6_I1_O)        0.124     7.871 f  clk4hz/counter[0]_i_2/O
                         net (fo=3, routed)           0.165     8.036    clk4hz/counter[0]_i_2_n_0
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.124     8.160 r  clk4hz/counter[23]_i_1/O
                         net (fo=23, routed)          0.895     9.055    clk4hz/clk_out
    SLICE_X0Y10          FDRE                                         r  clk4hz/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.517    14.858    clk4hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  clk4hz/counter_reg[3]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X0Y10          FDRE (Setup_fdre_C_R)       -0.429    14.668    clk4hz/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                          -9.055    
  -------------------------------------------------------------------
                         slack                                  5.613    

Slack (MET) :             5.613ns  (required time - arrival time)
  Source:                 clk4hz/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk4hz/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.902ns  (logic 0.828ns (21.218%)  route 3.074ns (78.782%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.631     5.152    clk4hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  clk4hz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  clk4hz/counter_reg[23]/Q
                         net (fo=2, routed)           1.198     6.806    clk4hz/counter[23]
    SLICE_X1Y13          LUT3 (Prop_lut3_I0_O)        0.124     6.930 f  clk4hz/counter[0]_i_4/O
                         net (fo=1, routed)           0.817     7.747    clk4hz/counter[0]_i_4_n_0
    SLICE_X1Y12          LUT6 (Prop_lut6_I1_O)        0.124     7.871 f  clk4hz/counter[0]_i_2/O
                         net (fo=3, routed)           0.165     8.036    clk4hz/counter[0]_i_2_n_0
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.124     8.160 r  clk4hz/counter[23]_i_1/O
                         net (fo=23, routed)          0.895     9.055    clk4hz/clk_out
    SLICE_X0Y10          FDRE                                         r  clk4hz/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.517    14.858    clk4hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  clk4hz/counter_reg[4]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X0Y10          FDRE (Setup_fdre_C_R)       -0.429    14.668    clk4hz/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                          -9.055    
  -------------------------------------------------------------------
                         slack                                  5.613    

Slack (MET) :             5.773ns  (required time - arrival time)
  Source:                 clk4hz/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk4hz/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.740ns  (logic 0.828ns (22.139%)  route 2.912ns (77.861%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.631     5.152    clk4hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  clk4hz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  clk4hz/counter_reg[23]/Q
                         net (fo=2, routed)           1.198     6.806    clk4hz/counter[23]
    SLICE_X1Y13          LUT3 (Prop_lut3_I0_O)        0.124     6.930 f  clk4hz/counter[0]_i_4/O
                         net (fo=1, routed)           0.817     7.747    clk4hz/counter[0]_i_4_n_0
    SLICE_X1Y12          LUT6 (Prop_lut6_I1_O)        0.124     7.871 f  clk4hz/counter[0]_i_2/O
                         net (fo=3, routed)           0.165     8.036    clk4hz/counter[0]_i_2_n_0
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.124     8.160 r  clk4hz/counter[23]_i_1/O
                         net (fo=23, routed)          0.733     8.892    clk4hz/clk_out
    SLICE_X0Y13          FDRE                                         r  clk4hz/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.514    14.855    clk4hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  clk4hz/counter_reg[13]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y13          FDRE (Setup_fdre_C_R)       -0.429    14.665    clk4hz/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -8.892    
  -------------------------------------------------------------------
                         slack                                  5.773    

Slack (MET) :             5.773ns  (required time - arrival time)
  Source:                 clk4hz/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk4hz/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.740ns  (logic 0.828ns (22.139%)  route 2.912ns (77.861%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.631     5.152    clk4hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  clk4hz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  clk4hz/counter_reg[23]/Q
                         net (fo=2, routed)           1.198     6.806    clk4hz/counter[23]
    SLICE_X1Y13          LUT3 (Prop_lut3_I0_O)        0.124     6.930 f  clk4hz/counter[0]_i_4/O
                         net (fo=1, routed)           0.817     7.747    clk4hz/counter[0]_i_4_n_0
    SLICE_X1Y12          LUT6 (Prop_lut6_I1_O)        0.124     7.871 f  clk4hz/counter[0]_i_2/O
                         net (fo=3, routed)           0.165     8.036    clk4hz/counter[0]_i_2_n_0
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.124     8.160 r  clk4hz/counter[23]_i_1/O
                         net (fo=23, routed)          0.733     8.892    clk4hz/clk_out
    SLICE_X0Y13          FDRE                                         r  clk4hz/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.514    14.855    clk4hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  clk4hz/counter_reg[14]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y13          FDRE (Setup_fdre_C_R)       -0.429    14.665    clk4hz/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -8.892    
  -------------------------------------------------------------------
                         slack                                  5.773    

Slack (MET) :             5.773ns  (required time - arrival time)
  Source:                 clk4hz/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk4hz/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.740ns  (logic 0.828ns (22.139%)  route 2.912ns (77.861%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.631     5.152    clk4hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  clk4hz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  clk4hz/counter_reg[23]/Q
                         net (fo=2, routed)           1.198     6.806    clk4hz/counter[23]
    SLICE_X1Y13          LUT3 (Prop_lut3_I0_O)        0.124     6.930 f  clk4hz/counter[0]_i_4/O
                         net (fo=1, routed)           0.817     7.747    clk4hz/counter[0]_i_4_n_0
    SLICE_X1Y12          LUT6 (Prop_lut6_I1_O)        0.124     7.871 f  clk4hz/counter[0]_i_2/O
                         net (fo=3, routed)           0.165     8.036    clk4hz/counter[0]_i_2_n_0
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.124     8.160 r  clk4hz/counter[23]_i_1/O
                         net (fo=23, routed)          0.733     8.892    clk4hz/clk_out
    SLICE_X0Y13          FDRE                                         r  clk4hz/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.514    14.855    clk4hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  clk4hz/counter_reg[15]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y13          FDRE (Setup_fdre_C_R)       -0.429    14.665    clk4hz/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -8.892    
  -------------------------------------------------------------------
                         slack                                  5.773    

Slack (MET) :             5.773ns  (required time - arrival time)
  Source:                 clk4hz/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk4hz/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.740ns  (logic 0.828ns (22.139%)  route 2.912ns (77.861%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.631     5.152    clk4hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  clk4hz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  clk4hz/counter_reg[23]/Q
                         net (fo=2, routed)           1.198     6.806    clk4hz/counter[23]
    SLICE_X1Y13          LUT3 (Prop_lut3_I0_O)        0.124     6.930 f  clk4hz/counter[0]_i_4/O
                         net (fo=1, routed)           0.817     7.747    clk4hz/counter[0]_i_4_n_0
    SLICE_X1Y12          LUT6 (Prop_lut6_I1_O)        0.124     7.871 f  clk4hz/counter[0]_i_2/O
                         net (fo=3, routed)           0.165     8.036    clk4hz/counter[0]_i_2_n_0
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.124     8.160 r  clk4hz/counter[23]_i_1/O
                         net (fo=23, routed)          0.733     8.892    clk4hz/clk_out
    SLICE_X0Y13          FDRE                                         r  clk4hz/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.514    14.855    clk4hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  clk4hz/counter_reg[16]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y13          FDRE (Setup_fdre_C_R)       -0.429    14.665    clk4hz/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -8.892    
  -------------------------------------------------------------------
                         slack                                  5.773    

Slack (MET) :             5.885ns  (required time - arrival time)
  Source:                 clk4hz/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk4hz/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.651ns  (logic 0.828ns (22.679%)  route 2.823ns (77.321%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.631     5.152    clk4hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  clk4hz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  clk4hz/counter_reg[23]/Q
                         net (fo=2, routed)           1.198     6.806    clk4hz/counter[23]
    SLICE_X1Y13          LUT3 (Prop_lut3_I0_O)        0.124     6.930 f  clk4hz/counter[0]_i_4/O
                         net (fo=1, routed)           0.817     7.747    clk4hz/counter[0]_i_4_n_0
    SLICE_X1Y12          LUT6 (Prop_lut6_I1_O)        0.124     7.871 f  clk4hz/counter[0]_i_2/O
                         net (fo=3, routed)           0.165     8.036    clk4hz/counter[0]_i_2_n_0
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.124     8.160 r  clk4hz/counter[23]_i_1/O
                         net (fo=23, routed)          0.644     8.803    clk4hz/clk_out
    SLICE_X0Y15          FDRE                                         r  clk4hz/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.513    14.854    clk4hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  clk4hz/counter_reg[21]/C
                         clock pessimism              0.298    15.152    
                         clock uncertainty           -0.035    15.117    
    SLICE_X0Y15          FDRE (Setup_fdre_C_R)       -0.429    14.688    clk4hz/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                          -8.803    
  -------------------------------------------------------------------
                         slack                                  5.885    

Slack (MET) :             5.885ns  (required time - arrival time)
  Source:                 clk4hz/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk4hz/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.651ns  (logic 0.828ns (22.679%)  route 2.823ns (77.321%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.631     5.152    clk4hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  clk4hz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  clk4hz/counter_reg[23]/Q
                         net (fo=2, routed)           1.198     6.806    clk4hz/counter[23]
    SLICE_X1Y13          LUT3 (Prop_lut3_I0_O)        0.124     6.930 f  clk4hz/counter[0]_i_4/O
                         net (fo=1, routed)           0.817     7.747    clk4hz/counter[0]_i_4_n_0
    SLICE_X1Y12          LUT6 (Prop_lut6_I1_O)        0.124     7.871 f  clk4hz/counter[0]_i_2/O
                         net (fo=3, routed)           0.165     8.036    clk4hz/counter[0]_i_2_n_0
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.124     8.160 r  clk4hz/counter[23]_i_1/O
                         net (fo=23, routed)          0.644     8.803    clk4hz/clk_out
    SLICE_X0Y15          FDRE                                         r  clk4hz/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.513    14.854    clk4hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  clk4hz/counter_reg[22]/C
                         clock pessimism              0.298    15.152    
                         clock uncertainty           -0.035    15.117    
    SLICE_X0Y15          FDRE (Setup_fdre_C_R)       -0.429    14.688    clk4hz/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                          -8.803    
  -------------------------------------------------------------------
                         slack                                  5.885    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk4hz/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk4hz/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.592     1.475    clk4hz/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  clk4hz/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  clk4hz/clk_out_reg/Q
                         net (fo=4, routed)           0.168     1.784    clk4hz/clk
    SLICE_X1Y12          LUT3 (Prop_lut3_I2_O)        0.045     1.829 r  clk4hz/clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.829    clk4hz/clk_out_i_1_n_0
    SLICE_X1Y12          FDRE                                         r  clk4hz/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.862     1.989    clk4hz/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  clk4hz/clk_out_reg/C
                         clock pessimism             -0.514     1.475    
    SLICE_X1Y12          FDRE (Hold_fdre_C_D)         0.091     1.566    clk4hz/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 clk4hz/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk4hz/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.085%)  route 0.185ns (41.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.593     1.476    clk4hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  clk4hz/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  clk4hz/counter_reg[1]/Q
                         net (fo=2, routed)           0.185     1.802    clk4hz/counter[1]
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.917 r  clk4hz/counter0_carry/O[0]
                         net (fo=1, routed)           0.000     1.917    clk4hz/data0[1]
    SLICE_X0Y10          FDRE                                         r  clk4hz/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.864     1.991    clk4hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  clk4hz/counter_reg[1]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X0Y10          FDRE (Hold_fdre_C_D)         0.105     1.581    clk4hz/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 clk4hz/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk4hz/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.256ns (57.743%)  route 0.187ns (42.257%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.591     1.474    clk4hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  clk4hz/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  clk4hz/counter_reg[13]/Q
                         net (fo=2, routed)           0.187     1.802    clk4hz/counter[13]
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.917 r  clk4hz/counter0_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.917    clk4hz/data0[13]
    SLICE_X0Y13          FDRE                                         r  clk4hz/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.861     1.988    clk4hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  clk4hz/counter_reg[13]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X0Y13          FDRE (Hold_fdre_C_D)         0.105     1.579    clk4hz/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 clk4hz/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk4hz/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.583%)  route 0.189ns (42.417%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.591     1.474    clk4hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  clk4hz/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  clk4hz/counter_reg[17]/Q
                         net (fo=2, routed)           0.189     1.804    clk4hz/counter[17]
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.919 r  clk4hz/counter0_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.919    clk4hz/data0[17]
    SLICE_X0Y14          FDRE                                         r  clk4hz/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.861     1.988    clk4hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  clk4hz/counter_reg[17]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X0Y14          FDRE (Hold_fdre_C_D)         0.105     1.579    clk4hz/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 clk4hz/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk4hz/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.583%)  route 0.189ns (42.417%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.591     1.474    clk4hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  clk4hz/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  clk4hz/counter_reg[21]/Q
                         net (fo=2, routed)           0.189     1.804    clk4hz/counter[21]
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.919 r  clk4hz/counter0_carry__4/O[0]
                         net (fo=1, routed)           0.000     1.919    clk4hz/data0[21]
    SLICE_X0Y15          FDRE                                         r  clk4hz/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.860     1.987    clk4hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  clk4hz/counter_reg[21]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X0Y15          FDRE (Hold_fdre_C_D)         0.105     1.579    clk4hz/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 clk4hz/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk4hz/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.292ns (61.250%)  route 0.185ns (38.750%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.593     1.476    clk4hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  clk4hz/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  clk4hz/counter_reg[1]/Q
                         net (fo=2, routed)           0.185     1.802    clk4hz/counter[1]
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.953 r  clk4hz/counter0_carry/O[1]
                         net (fo=1, routed)           0.000     1.953    clk4hz/data0[2]
    SLICE_X0Y10          FDRE                                         r  clk4hz/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.864     1.991    clk4hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  clk4hz/counter_reg[2]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X0Y10          FDRE (Hold_fdre_C_D)         0.105     1.581    clk4hz/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 clk4hz/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk4hz/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.292ns (60.917%)  route 0.187ns (39.083%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.591     1.474    clk4hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  clk4hz/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  clk4hz/counter_reg[13]/Q
                         net (fo=2, routed)           0.187     1.802    clk4hz/counter[13]
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.953 r  clk4hz/counter0_carry__2/O[1]
                         net (fo=1, routed)           0.000     1.953    clk4hz/data0[14]
    SLICE_X0Y13          FDRE                                         r  clk4hz/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.861     1.988    clk4hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  clk4hz/counter_reg[14]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X0Y13          FDRE (Hold_fdre_C_D)         0.105     1.579    clk4hz/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 clk4hz/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk4hz/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.292ns (60.760%)  route 0.189ns (39.240%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.591     1.474    clk4hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  clk4hz/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  clk4hz/counter_reg[17]/Q
                         net (fo=2, routed)           0.189     1.804    clk4hz/counter[17]
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.955 r  clk4hz/counter0_carry__3/O[1]
                         net (fo=1, routed)           0.000     1.955    clk4hz/data0[18]
    SLICE_X0Y14          FDRE                                         r  clk4hz/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.861     1.988    clk4hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  clk4hz/counter_reg[18]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X0Y14          FDRE (Hold_fdre_C_D)         0.105     1.579    clk4hz/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 clk4hz/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk4hz/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.292ns (60.760%)  route 0.189ns (39.240%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.591     1.474    clk4hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  clk4hz/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  clk4hz/counter_reg[21]/Q
                         net (fo=2, routed)           0.189     1.804    clk4hz/counter[21]
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.955 r  clk4hz/counter0_carry__4/O[1]
                         net (fo=1, routed)           0.000     1.955    clk4hz/data0[22]
    SLICE_X0Y15          FDRE                                         r  clk4hz/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.860     1.987    clk4hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  clk4hz/counter_reg[22]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X0Y15          FDRE (Hold_fdre_C_D)         0.105     1.579    clk4hz/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 clk4hz/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk4hz/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.332ns (64.250%)  route 0.185ns (35.750%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.593     1.476    clk4hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  clk4hz/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  clk4hz/counter_reg[1]/Q
                         net (fo=2, routed)           0.185     1.802    clk4hz/counter[1]
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.191     1.993 r  clk4hz/counter0_carry/O[2]
                         net (fo=1, routed)           0.000     1.993    clk4hz/data0[3]
    SLICE_X0Y10          FDRE                                         r  clk4hz/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.864     1.991    clk4hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  clk4hz/counter_reg[3]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X0Y10          FDRE (Hold_fdre_C_D)         0.105     1.581    clk4hz/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.412    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y12    clk4hz/clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y12    clk4hz/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y12    clk4hz/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y12    clk4hz/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y12    clk4hz/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y13    clk4hz/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y13    clk4hz/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y13    clk4hz/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y13    clk4hz/counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    clk4hz/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    clk4hz/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    clk4hz/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    clk4hz/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    clk4hz/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    clk4hz/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    clk4hz/counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    clk4hz/counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    clk4hz/counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    clk4hz/counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    clk4hz/counter_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    clk4hz/counter_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    clk4hz/counter_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    clk4hz/clk_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    clk4hz/clk_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    clk4hz/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    clk4hz/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    clk4hz/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    clk4hz/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    clk4hz/counter_reg[11]/C



