]633;E;for f in datas/*.txt;aece8aa5-95fd-4e3b-a7dd-7f87b1f0f403]633;C>>> FILE: equake_s1024_a1.txt
../benchmark/equake/equake00.peak.ev6: Reading nodes.
../benchmark/equake/equake00.peak.ev6: Reading elements.
../benchmark/equake/equake00.peak.ev6: Reading sparse matrix structure.
../benchmark/equake/equake00.peak.ev6: Beginning simulation.

CASE SUMMARY
Fault information
  Orientation:  strike: 1.937315
                   dip: 0.767945
                  rake: 1.221730
           dislocation: 29.640788 cm
Hypocenter: (32.264153, 23.814432, -11.250000) Km
Excitation characteristics
     Time step: 0.002400 sec
      Duration: 0.080000 sec
     Rise time: 0.600000 sec

The source is node 978 at (32.250000  24.364300  -11.200000)
The epicenter is node 3394 at (32.250000  23.687500  0.000000)

sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/equake_s1024_a1.txt -max:inst 1000000000 -cache:dl1 dl1:1024:32:1:l -cache:il1 il1:1024:32:1:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/equake/equake00.peak.ev6 

sim: simulation started @ Fri Dec 12 10:11:34 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/equake_s1024_a1.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:1024:32:1:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:1024:32:1:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              369099548 # total number of loads and stores executed
sim_elapsed_time                 39 # total simulation time in seconds
sim_inst_rate          25641025.6410 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  989411000 # total number of hits
il1.misses                 10589000 # total number of misses
il1.replacements           10588056 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0106 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0106 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses               10589000 # total number of accesses
il2.hits                   10587246 # total number of hits
il2.misses                     1754 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                0.0002 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              370755040 # total number of accesses
dl1.hits                  364923692 # total number of hits
dl1.misses                  5831348 # total number of misses
dl1.replacements            5830324 # total number of replacements
dl1.writebacks              2113612 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0157 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0157 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0057 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                7944960 # total number of accesses
dl2.hits                    4655889 # total number of hits
dl2.misses                  3289071 # total number of misses
dl2.replacements            3284975 # total number of replacements
dl2.writebacks              1347562 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.4140 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.4135 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.1696 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999961 # total number of hits
itlb.misses                      39 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             370755040 # total number of accesses
dtlb.hits                 370668482 # total number of hits
dtlb.misses                   86558 # total number of misses
dtlb.replacements             86430 # total number of replacements
dtlb.writebacks               45734 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0002 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0002 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0001 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 253952 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                  76704 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x012000d040 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                 1528 # total number of pages allocated
mem.page_mem                 12224k # total size of memory pages allocated
mem.ptab_misses            25148022 # total first level page table misses
mem.ptab_accesses        2742105279 # total page table accesses
mem.ptab_miss_rate           0.0092 # first level page table miss rate



>>> FILE: equake_s1024_a1024.txt
../benchmark/equake/equake00.peak.ev6: Reading nodes.
../benchmark/equake/equake00.peak.ev6: Reading elements.
../benchmark/equake/equake00.peak.ev6: Reading sparse matrix structure.
../benchmark/equake/equake00.peak.ev6: Beginning simulation.

CASE SUMMARY
Fault information
  Orientation:  strike: 1.937315
                   dip: 0.767945
                  rake: 1.221730
           dislocation: 29.640788 cm
Hypocenter: (32.264153, 23.814432, -11.250000) Km
Excitation characteristics
     Time step: 0.002400 sec
      Duration: 0.080000 sec
     Rise time: 0.600000 sec

The source is node 978 at (32.250000  24.364300  -11.200000)
The epicenter is node 3394 at (32.250000  23.687500  0.000000)

sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/equake_s1024_a1024.txt -max:inst 1000000000 -cache:dl1 dl1:1024:32:1024:l -cache:il1 il1:1024:32:1024:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/equake/equake00.peak.ev6 

sim: simulation started @ Fri Dec 12 10:14:20 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/equake_s1024_a1024.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:1024:32:1024:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:1024:32:1024:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              369099548 # total number of loads and stores executed
sim_elapsed_time                 44 # total simulation time in seconds
sim_inst_rate          22727272.7273 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  999998246 # total number of hits
il1.misses                     1754 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                   1754 # total number of accesses
il2.hits                          0 # total number of hits
il2.misses                     1754 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              370755040 # total number of accesses
dl1.hits                  370376333 # total number of hits
dl1.misses                   378707 # total number of misses
dl1.replacements                  0 # total number of replacements
dl1.writebacks                    0 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0010 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                 378707 # total number of accesses
dl2.hits                          0 # total number of hits
dl2.misses                   378707 # total number of misses
dl2.replacements             374611 # total number of replacements
dl2.writebacks                    0 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.9892 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999961 # total number of hits
itlb.misses                      39 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             370755040 # total number of accesses
dtlb.hits                 370668482 # total number of hits
dtlb.misses                   86558 # total number of misses
dtlb.replacements             86430 # total number of replacements
dtlb.writebacks               45734 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0002 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0002 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0001 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 253952 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                  76704 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x012000d040 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                 1528 # total number of pages allocated
mem.page_mem                 12224k # total size of memory pages allocated
mem.ptab_misses            25148022 # total first level page table misses
mem.ptab_accesses        2742105279 # total page table accesses
mem.ptab_miss_rate           0.0092 # first level page table miss rate



>>> FILE: equake_s1024_a256.txt
../benchmark/equake/equake00.peak.ev6: Reading nodes.
../benchmark/equake/equake00.peak.ev6: Reading elements.
../benchmark/equake/equake00.peak.ev6: Reading sparse matrix structure.
../benchmark/equake/equake00.peak.ev6: Beginning simulation.

CASE SUMMARY
Fault information
  Orientation:  strike: 1.937315
                   dip: 0.767945
                  rake: 1.221730
           dislocation: 29.640788 cm
Hypocenter: (32.264153, 23.814432, -11.250000) Km
Excitation characteristics
     Time step: 0.002400 sec
      Duration: 0.080000 sec
     Rise time: 0.600000 sec

The source is node 978 at (32.250000  24.364300  -11.200000)
The epicenter is node 3394 at (32.250000  23.687500  0.000000)

sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/equake_s1024_a256.txt -max:inst 1000000000 -cache:dl1 dl1:1024:32:256:l -cache:il1 il1:1024:32:256:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/equake/equake00.peak.ev6 

sim: simulation started @ Fri Dec 12 10:13:37 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/equake_s1024_a256.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:1024:32:256:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:1024:32:256:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              369099548 # total number of loads and stores executed
sim_elapsed_time                 42 # total simulation time in seconds
sim_inst_rate          23809523.8095 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  999998246 # total number of hits
il1.misses                     1754 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                   1754 # total number of accesses
il2.hits                          0 # total number of hits
il2.misses                     1754 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              370755040 # total number of accesses
dl1.hits                  368794111 # total number of hits
dl1.misses                  1960929 # total number of misses
dl1.replacements            1698785 # total number of replacements
dl1.writebacks               746676 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0053 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0046 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0020 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                2707605 # total number of accesses
dl2.hits                       5117 # total number of hits
dl2.misses                  2702488 # total number of misses
dl2.replacements            2698392 # total number of replacements
dl2.writebacks               746428 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.9981 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.9966 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.2757 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999961 # total number of hits
itlb.misses                      39 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             370755040 # total number of accesses
dtlb.hits                 370668482 # total number of hits
dtlb.misses                   86558 # total number of misses
dtlb.replacements             86430 # total number of replacements
dtlb.writebacks               45734 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0002 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0002 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0001 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 253952 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                  76704 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x012000d040 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                 1528 # total number of pages allocated
mem.page_mem                 12224k # total size of memory pages allocated
mem.ptab_misses            25148022 # total first level page table misses
mem.ptab_accesses        2742105279 # total page table accesses
mem.ptab_miss_rate           0.0092 # first level page table miss rate



>>> FILE: equake_s1024_a32.txt
../benchmark/equake/equake00.peak.ev6: Reading nodes.
../benchmark/equake/equake00.peak.ev6: Reading elements.
../benchmark/equake/equake00.peak.ev6: Reading sparse matrix structure.
../benchmark/equake/equake00.peak.ev6: Beginning simulation.

CASE SUMMARY
Fault information
  Orientation:  strike: 1.937315
                   dip: 0.767945
                  rake: 1.221730
           dislocation: 29.640788 cm
Hypocenter: (32.264153, 23.814432, -11.250000) Km
Excitation characteristics
     Time step: 0.002400 sec
      Duration: 0.080000 sec
     Rise time: 0.600000 sec

The source is node 978 at (32.250000  24.364300  -11.200000)
The epicenter is node 3394 at (32.250000  23.687500  0.000000)

sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/equake_s1024_a32.txt -max:inst 1000000000 -cache:dl1 dl1:1024:32:32:l -cache:il1 il1:1024:32:32:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/equake/equake00.peak.ev6 

sim: simulation started @ Fri Dec 12 10:12:13 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/equake_s1024_a32.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:1024:32:32:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:1024:32:32:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              369099548 # total number of loads and stores executed
sim_elapsed_time                 42 # total simulation time in seconds
sim_inst_rate          23809523.8095 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  999998246 # total number of hits
il1.misses                     1754 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                   1754 # total number of accesses
il2.hits                          0 # total number of hits
il2.misses                     1754 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              370755040 # total number of accesses
dl1.hits                  367935313 # total number of hits
dl1.misses                  2819727 # total number of misses
dl1.replacements            2786959 # total number of replacements
dl1.writebacks              1131024 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0076 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0075 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0031 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                3950751 # total number of accesses
dl2.hits                       4727 # total number of hits
dl2.misses                  3946024 # total number of misses
dl2.replacements            3941928 # total number of replacements
dl2.writebacks              1130946 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.9988 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.9978 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.2863 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999961 # total number of hits
itlb.misses                      39 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             370755040 # total number of accesses
dtlb.hits                 370668482 # total number of hits
dtlb.misses                   86558 # total number of misses
dtlb.replacements             86430 # total number of replacements
dtlb.writebacks               45734 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0002 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0002 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0001 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 253952 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                  76704 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x012000d040 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                 1528 # total number of pages allocated
mem.page_mem                 12224k # total size of memory pages allocated
mem.ptab_misses            25148022 # total first level page table misses
mem.ptab_accesses        2742105279 # total page table accesses
mem.ptab_miss_rate           0.0092 # first level page table miss rate



>>> FILE: equake_s1024_a64.txt
../benchmark/equake/equake00.peak.ev6: Reading nodes.
../benchmark/equake/equake00.peak.ev6: Reading elements.
../benchmark/equake/equake00.peak.ev6: Reading sparse matrix structure.
../benchmark/equake/equake00.peak.ev6: Beginning simulation.

CASE SUMMARY
Fault information
  Orientation:  strike: 1.937315
                   dip: 0.767945
                  rake: 1.221730
           dislocation: 29.640788 cm
Hypocenter: (32.264153, 23.814432, -11.250000) Km
Excitation characteristics
     Time step: 0.002400 sec
      Duration: 0.080000 sec
     Rise time: 0.600000 sec

The source is node 978 at (32.250000  24.364300  -11.200000)
The epicenter is node 3394 at (32.250000  23.687500  0.000000)

sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/equake_s1024_a64.txt -max:inst 1000000000 -cache:dl1 dl1:1024:32:64:l -cache:il1 il1:1024:32:64:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/equake/equake00.peak.ev6 

sim: simulation started @ Fri Dec 12 10:12:55 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/equake_s1024_a64.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:1024:32:64:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:1024:32:64:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              369099548 # total number of loads and stores executed
sim_elapsed_time                 42 # total simulation time in seconds
sim_inst_rate          23809523.8095 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  999998246 # total number of hits
il1.misses                     1754 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                   1754 # total number of accesses
il2.hits                          0 # total number of hits
il2.misses                     1754 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              370755040 # total number of accesses
dl1.hits                  368228052 # total number of hits
dl1.misses                  2526988 # total number of misses
dl1.replacements            2461452 # total number of replacements
dl1.writebacks               987911 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0068 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0066 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0027 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                3514899 # total number of accesses
dl2.hits                       4420 # total number of hits
dl2.misses                  3510479 # total number of misses
dl2.replacements            3506383 # total number of replacements
dl2.writebacks               987911 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.9987 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.9976 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.2811 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999961 # total number of hits
itlb.misses                      39 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             370755040 # total number of accesses
dtlb.hits                 370668482 # total number of hits
dtlb.misses                   86558 # total number of misses
dtlb.replacements             86430 # total number of replacements
dtlb.writebacks               45734 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0002 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0002 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0001 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 253952 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                  76704 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x012000d040 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                 1528 # total number of pages allocated
mem.page_mem                 12224k # total size of memory pages allocated
mem.ptab_misses            25148022 # total first level page table misses
mem.ptab_accesses        2742105279 # total page table accesses
mem.ptab_miss_rate           0.0092 # first level page table miss rate



>>> FILE: equake_s1_a1.txt
../benchmark/equake/equake00.peak.ev6: Reading nodes.
../benchmark/equake/equake00.peak.ev6: Reading elements.
../benchmark/equake/equake00.peak.ev6: Reading sparse matrix structure.
../benchmark/equake/equake00.peak.ev6: Beginning simulation.

CASE SUMMARY
Fault information
  Orientation:  strike: 1.937315
                   dip: 0.767945
                  rake: 1.221730
           dislocation: 29.640788 cm
Hypocenter: (32.264153, 23.814432, -11.250000) Km
Excitation characteristics
     Time step: 0.002400 sec
      Duration: 0.080000 sec
     Rise time: 0.600000 sec

The source is node 978 at (32.250000  24.364300  -11.200000)
The epicenter is node 3394 at (32.250000  23.687500  0.000000)

sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/equake_s1_a1.txt -max:inst 1000000000 -cache:dl1 dl1:1:32:1:l -cache:il1 il1:1:32:1:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/equake/equake00.peak.ev6 

sim: simulation started @ Fri Dec 12 09:56:22 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/equake_s1_a1.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:1:32:1:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:1:32:1:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              369099548 # total number of loads and stores executed
sim_elapsed_time                 51 # total simulation time in seconds
sim_inst_rate          19607843.1373 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  807853663 # total number of hits
il1.misses                192146337 # total number of misses
il1.replacements          192146336 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.1921 # miss rate (i.e., misses/ref)
il1.repl_rate                0.1921 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses              192146337 # total number of accesses
il2.hits                  192144583 # total number of hits
il2.misses                     1754 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              370755040 # total number of accesses
dl1.hits                  108954365 # total number of hits
dl1.misses                261800675 # total number of misses
dl1.replacements          261800674 # total number of replacements
dl1.writebacks             68344939 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.7061 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.7061 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.1843 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses              330145614 # total number of accesses
dl2.hits                  326856543 # total number of hits
dl2.misses                  3289071 # total number of misses
dl2.replacements            3284975 # total number of replacements
dl2.writebacks              1347562 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.0100 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.0100 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.0041 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999961 # total number of hits
itlb.misses                      39 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             370755040 # total number of accesses
dtlb.hits                 370668482 # total number of hits
dtlb.misses                   86558 # total number of misses
dtlb.replacements             86430 # total number of replacements
dtlb.writebacks               45734 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0002 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0002 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0001 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 253952 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                  76704 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x012000d040 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                 1528 # total number of pages allocated
mem.page_mem                 12224k # total size of memory pages allocated
mem.ptab_misses            25148022 # total first level page table misses
mem.ptab_accesses        2742105279 # total page table accesses
mem.ptab_miss_rate           0.0092 # first level page table miss rate



>>> FILE: equake_s1_a1024.txt
../benchmark/equake/equake00.peak.ev6: Reading nodes.
../benchmark/equake/equake00.peak.ev6: Reading elements.
../benchmark/equake/equake00.peak.ev6: Reading sparse matrix structure.
../benchmark/equake/equake00.peak.ev6: Beginning simulation.

CASE SUMMARY
Fault information
  Orientation:  strike: 1.937315
                   dip: 0.767945
                  rake: 1.221730
           dislocation: 29.640788 cm
Hypocenter: (32.264153, 23.814432, -11.250000) Km
Excitation characteristics
     Time step: 0.002400 sec
      Duration: 0.080000 sec
     Rise time: 0.600000 sec

The source is node 978 at (32.250000  24.364300  -11.200000)
The epicenter is node 3394 at (32.250000  23.687500  0.000000)

sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/equake_s1_a1024.txt -max:inst 1000000000 -cache:dl1 dl1:1:32:1024:l -cache:il1 il1:1:32:1024:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/equake/equake00.peak.ev6 

sim: simulation started @ Fri Dec 12 09:59:42 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/equake_s1_a1024.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:1:32:1024:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:1:32:1024:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              369099548 # total number of loads and stores executed
sim_elapsed_time                 46 # total simulation time in seconds
sim_inst_rate          21739130.4348 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  999998246 # total number of hits
il1.misses                     1754 # total number of misses
il1.replacements                730 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                   1754 # total number of accesses
il2.hits                          0 # total number of hits
il2.misses                     1754 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              370755040 # total number of accesses
dl1.hits                  366914947 # total number of hits
dl1.misses                  3840093 # total number of misses
dl1.replacements            3839069 # total number of replacements
dl1.writebacks              1605398 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0104 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0104 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0043 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                5445491 # total number of accesses
dl2.hits                    2133370 # total number of hits
dl2.misses                  3312121 # total number of misses
dl2.replacements            3308025 # total number of replacements
dl2.writebacks              1337583 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.6082 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.6075 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.2456 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999961 # total number of hits
itlb.misses                      39 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             370755040 # total number of accesses
dtlb.hits                 370668482 # total number of hits
dtlb.misses                   86558 # total number of misses
dtlb.replacements             86430 # total number of replacements
dtlb.writebacks               45734 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0002 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0002 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0001 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 253952 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                  76704 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x012000d040 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                 1528 # total number of pages allocated
mem.page_mem                 12224k # total size of memory pages allocated
mem.ptab_misses            25148022 # total first level page table misses
mem.ptab_accesses        2742105279 # total page table accesses
mem.ptab_miss_rate           0.0092 # first level page table miss rate



>>> FILE: equake_s1_a256.txt
../benchmark/equake/equake00.peak.ev6: Reading nodes.
../benchmark/equake/equake00.peak.ev6: Reading elements.
../benchmark/equake/equake00.peak.ev6: Reading sparse matrix structure.
../benchmark/equake/equake00.peak.ev6: Beginning simulation.

CASE SUMMARY
Fault information
  Orientation:  strike: 1.937315
                   dip: 0.767945
                  rake: 1.221730
           dislocation: 29.640788 cm
Hypocenter: (32.264153, 23.814432, -11.250000) Km
Excitation characteristics
     Time step: 0.002400 sec
      Duration: 0.080000 sec
     Rise time: 0.600000 sec

The source is node 978 at (32.250000  24.364300  -11.200000)
The epicenter is node 3394 at (32.250000  23.687500  0.000000)

sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/equake_s1_a256.txt -max:inst 1000000000 -cache:dl1 dl1:1:32:256:l -cache:il1 il1:1:32:256:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/equake/equake00.peak.ev6 

sim: simulation started @ Fri Dec 12 09:58:56 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/equake_s1_a256.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:1:32:256:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:1:32:256:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              369099548 # total number of loads and stores executed
sim_elapsed_time                 46 # total simulation time in seconds
sim_inst_rate          21739130.4348 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  998692915 # total number of hits
il1.misses                  1307085 # total number of misses
il1.replacements            1306829 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0013 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0013 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                1307085 # total number of accesses
il2.hits                    1305331 # total number of hits
il2.misses                     1754 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                0.0013 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              370755040 # total number of accesses
dl1.hits                  365864208 # total number of hits
dl1.misses                  4890832 # total number of misses
dl1.replacements            4890576 # total number of replacements
dl1.writebacks              2024493 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0132 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0132 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0055 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                6915325 # total number of accesses
dl2.hits                    3635439 # total number of hits
dl2.misses                  3279886 # total number of misses
dl2.replacements            3275790 # total number of replacements
dl2.writebacks              1341243 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.4743 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.4737 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.1940 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999961 # total number of hits
itlb.misses                      39 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             370755040 # total number of accesses
dtlb.hits                 370668482 # total number of hits
dtlb.misses                   86558 # total number of misses
dtlb.replacements             86430 # total number of replacements
dtlb.writebacks               45734 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0002 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0002 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0001 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 253952 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                  76704 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x012000d040 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                 1528 # total number of pages allocated
mem.page_mem                 12224k # total size of memory pages allocated
mem.ptab_misses            25148022 # total first level page table misses
mem.ptab_accesses        2742105279 # total page table accesses
mem.ptab_miss_rate           0.0092 # first level page table miss rate



>>> FILE: equake_s1_a32.txt
../benchmark/equake/equake00.peak.ev6: Reading nodes.
../benchmark/equake/equake00.peak.ev6: Reading elements.
../benchmark/equake/equake00.peak.ev6: Reading sparse matrix structure.
../benchmark/equake/equake00.peak.ev6: Beginning simulation.

CASE SUMMARY
Fault information
  Orientation:  strike: 1.937315
                   dip: 0.767945
                  rake: 1.221730
           dislocation: 29.640788 cm
Hypocenter: (32.264153, 23.814432, -11.250000) Km
Excitation characteristics
     Time step: 0.002400 sec
      Duration: 0.080000 sec
     Rise time: 0.600000 sec

The source is node 978 at (32.250000  24.364300  -11.200000)
The epicenter is node 3394 at (32.250000  23.687500  0.000000)

sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/equake_s1_a32.txt -max:inst 1000000000 -cache:dl1 dl1:1:32:32:l -cache:il1 il1:1:32:32:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/equake/equake00.peak.ev6 

sim: simulation started @ Fri Dec 12 09:57:13 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/equake_s1_a32.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:1:32:32:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:1:32:32:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              369099548 # total number of loads and stores executed
sim_elapsed_time                 53 # total simulation time in seconds
sim_inst_rate          18867924.5283 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  912924880 # total number of hits
il1.misses                 87075120 # total number of misses
il1.replacements           87075088 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0871 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0871 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses               87075120 # total number of accesses
il2.hits                   87073366 # total number of hits
il2.misses                     1754 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              370755040 # total number of accesses
dl1.hits                  329260111 # total number of hits
dl1.misses                 41494929 # total number of misses
dl1.replacements           41494897 # total number of replacements
dl1.writebacks             15128319 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.1119 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.1119 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0408 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses               56623248 # total number of accesses
dl2.hits                   53334514 # total number of hits
dl2.misses                  3288734 # total number of misses
dl2.replacements            3284638 # total number of replacements
dl2.writebacks              1347362 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.0581 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.0580 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.0238 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999961 # total number of hits
itlb.misses                      39 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             370755040 # total number of accesses
dtlb.hits                 370668482 # total number of hits
dtlb.misses                   86558 # total number of misses
dtlb.replacements             86430 # total number of replacements
dtlb.writebacks               45734 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0002 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0002 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0001 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 253952 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                  76704 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x012000d040 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                 1528 # total number of pages allocated
mem.page_mem                 12224k # total size of memory pages allocated
mem.ptab_misses            25148022 # total first level page table misses
mem.ptab_accesses        2742105279 # total page table accesses
mem.ptab_miss_rate           0.0092 # first level page table miss rate



>>> FILE: equake_s1_a64.txt
../benchmark/equake/equake00.peak.ev6: Reading nodes.
../benchmark/equake/equake00.peak.ev6: Reading elements.
../benchmark/equake/equake00.peak.ev6: Reading sparse matrix structure.
../benchmark/equake/equake00.peak.ev6: Beginning simulation.

CASE SUMMARY
Fault information
  Orientation:  strike: 1.937315
                   dip: 0.767945
                  rake: 1.221730
           dislocation: 29.640788 cm
Hypocenter: (32.264153, 23.814432, -11.250000) Km
Excitation characteristics
     Time step: 0.002400 sec
      Duration: 0.080000 sec
     Rise time: 0.600000 sec

The source is node 978 at (32.250000  24.364300  -11.200000)
The epicenter is node 3394 at (32.250000  23.687500  0.000000)

sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/equake_s1_a64.txt -max:inst 1000000000 -cache:dl1 dl1:1:32:64:l -cache:il1 il1:1:32:64:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/equake/equake00.peak.ev6 

sim: simulation started @ Fri Dec 12 09:58:06 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/equake_s1_a64.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:1:32:64:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:1:32:64:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              369099548 # total number of loads and stores executed
sim_elapsed_time                 50 # total simulation time in seconds
sim_inst_rate          20000000.0000 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  927654084 # total number of hits
il1.misses                 72345916 # total number of misses
il1.replacements           72345852 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0723 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0723 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses               72345916 # total number of accesses
il2.hits                   72344162 # total number of hits
il2.misses                     1754 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              370755040 # total number of accesses
dl1.hits                  354265498 # total number of hits
dl1.misses                 16489542 # total number of misses
dl1.replacements           16489478 # total number of replacements
dl1.writebacks              6773003 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0445 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0445 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0183 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses               23262545 # total number of accesses
dl2.hits                   19973401 # total number of hits
dl2.misses                  3289144 # total number of misses
dl2.replacements            3285048 # total number of replacements
dl2.writebacks              1347447 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.1414 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.1412 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.0579 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999961 # total number of hits
itlb.misses                      39 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             370755040 # total number of accesses
dtlb.hits                 370668482 # total number of hits
dtlb.misses                   86558 # total number of misses
dtlb.replacements             86430 # total number of replacements
dtlb.writebacks               45734 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0002 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0002 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0001 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 253952 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                  76704 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x012000d040 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                 1528 # total number of pages allocated
mem.page_mem                 12224k # total size of memory pages allocated
mem.ptab_misses            25148022 # total first level page table misses
mem.ptab_accesses        2742105279 # total page table accesses
mem.ptab_miss_rate           0.0092 # first level page table miss rate



>>> FILE: equake_s256_a1.txt
../benchmark/equake/equake00.peak.ev6: Reading nodes.
../benchmark/equake/equake00.peak.ev6: Reading elements.
../benchmark/equake/equake00.peak.ev6: Reading sparse matrix structure.
../benchmark/equake/equake00.peak.ev6: Beginning simulation.

CASE SUMMARY
Fault information
  Orientation:  strike: 1.937315
                   dip: 0.767945
                  rake: 1.221730
           dislocation: 29.640788 cm
Hypocenter: (32.264153, 23.814432, -11.250000) Km
Excitation characteristics
     Time step: 0.002400 sec
      Duration: 0.080000 sec
     Rise time: 0.600000 sec

The source is node 978 at (32.250000  24.364300  -11.200000)
The epicenter is node 3394 at (32.250000  23.687500  0.000000)

sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/equake_s256_a1.txt -max:inst 1000000000 -cache:dl1 dl1:256:32:1:l -cache:il1 il1:256:32:1:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/equake/equake00.peak.ev6 

sim: simulation started @ Fri Dec 12 10:08:03 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/equake_s256_a1.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:256:32:1:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:256:32:1:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              369099548 # total number of loads and stores executed
sim_elapsed_time                 41 # total simulation time in seconds
sim_inst_rate          24390243.9024 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  960281678 # total number of hits
il1.misses                 39718322 # total number of misses
il1.replacements           39718066 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0397 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0397 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses               39718322 # total number of accesses
il2.hits                   39716568 # total number of hits
il2.misses                     1754 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              370755040 # total number of accesses
dl1.hits                  358344170 # total number of hits
dl1.misses                 12410870 # total number of misses
dl1.replacements           12410614 # total number of replacements
dl1.writebacks              4900859 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0335 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0335 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0132 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses               17311729 # total number of accesses
dl2.hits                   14022658 # total number of hits
dl2.misses                  3289071 # total number of misses
dl2.replacements            3284975 # total number of replacements
dl2.writebacks              1347562 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.1900 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.1898 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.0778 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999961 # total number of hits
itlb.misses                      39 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             370755040 # total number of accesses
dtlb.hits                 370668482 # total number of hits
dtlb.misses                   86558 # total number of misses
dtlb.replacements             86430 # total number of replacements
dtlb.writebacks               45734 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0002 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0002 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0001 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 253952 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                  76704 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x012000d040 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                 1528 # total number of pages allocated
mem.page_mem                 12224k # total size of memory pages allocated
mem.ptab_misses            25148022 # total first level page table misses
mem.ptab_accesses        2742105279 # total page table accesses
mem.ptab_miss_rate           0.0092 # first level page table miss rate



>>> FILE: equake_s256_a1024.txt
../benchmark/equake/equake00.peak.ev6: Reading nodes.
../benchmark/equake/equake00.peak.ev6: Reading elements.
../benchmark/equake/equake00.peak.ev6: Reading sparse matrix structure.
../benchmark/equake/equake00.peak.ev6: Beginning simulation.

CASE SUMMARY
Fault information
  Orientation:  strike: 1.937315
                   dip: 0.767945
                  rake: 1.221730
           dislocation: 29.640788 cm
Hypocenter: (32.264153, 23.814432, -11.250000) Km
Excitation characteristics
     Time step: 0.002400 sec
      Duration: 0.080000 sec
     Rise time: 0.600000 sec

The source is node 978 at (32.250000  24.364300  -11.200000)
The epicenter is node 3394 at (32.250000  23.687500  0.000000)

sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/equake_s256_a1024.txt -max:inst 1000000000 -cache:dl1 dl1:256:32:1024:l -cache:il1 il1:256:32:1024:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/equake/equake00.peak.ev6 

sim: simulation started @ Fri Dec 12 10:10:53 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/equake_s256_a1024.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:256:32:1024:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:256:32:1024:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              369099548 # total number of loads and stores executed
sim_elapsed_time                 41 # total simulation time in seconds
sim_inst_rate          24390243.9024 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  999998246 # total number of hits
il1.misses                     1754 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                   1754 # total number of accesses
il2.hits                          0 # total number of hits
il2.misses                     1754 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              370755040 # total number of accesses
dl1.hits                  368791865 # total number of hits
dl1.misses                  1963175 # total number of misses
dl1.replacements            1701031 # total number of replacements
dl1.writebacks               747026 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0053 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0046 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0020 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                2710201 # total number of accesses
dl2.hits                       9090 # total number of hits
dl2.misses                  2701111 # total number of misses
dl2.replacements            2697015 # total number of replacements
dl2.writebacks               746544 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.9966 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.9951 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.2755 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999961 # total number of hits
itlb.misses                      39 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             370755040 # total number of accesses
dtlb.hits                 370668482 # total number of hits
dtlb.misses                   86558 # total number of misses
dtlb.replacements             86430 # total number of replacements
dtlb.writebacks               45734 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0002 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0002 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0001 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 253952 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                  76704 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x012000d040 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                 1528 # total number of pages allocated
mem.page_mem                 12224k # total size of memory pages allocated
mem.ptab_misses            25148022 # total first level page table misses
mem.ptab_accesses        2742105279 # total page table accesses
mem.ptab_miss_rate           0.0092 # first level page table miss rate



>>> FILE: equake_s256_a256.txt
../benchmark/equake/equake00.peak.ev6: Reading nodes.
../benchmark/equake/equake00.peak.ev6: Reading elements.
../benchmark/equake/equake00.peak.ev6: Reading sparse matrix structure.
../benchmark/equake/equake00.peak.ev6: Beginning simulation.

CASE SUMMARY
Fault information
  Orientation:  strike: 1.937315
                   dip: 0.767945
                  rake: 1.221730
           dislocation: 29.640788 cm
Hypocenter: (32.264153, 23.814432, -11.250000) Km
Excitation characteristics
     Time step: 0.002400 sec
      Duration: 0.080000 sec
     Rise time: 0.600000 sec

The source is node 978 at (32.250000  24.364300  -11.200000)
The epicenter is node 3394 at (32.250000  23.687500  0.000000)

sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/equake_s256_a256.txt -max:inst 1000000000 -cache:dl1 dl1:256:32:256:l -cache:il1 il1:256:32:256:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/equake/equake00.peak.ev6 

sim: simulation started @ Fri Dec 12 10:10:09 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/equake_s256_a256.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:256:32:256:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:256:32:256:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              369099548 # total number of loads and stores executed
sim_elapsed_time                 44 # total simulation time in seconds
sim_inst_rate          22727272.7273 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  999998246 # total number of hits
il1.misses                     1754 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                   1754 # total number of accesses
il2.hits                          0 # total number of hits
il2.misses                     1754 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              370755040 # total number of accesses
dl1.hits                  368228637 # total number of hits
dl1.misses                  2526403 # total number of misses
dl1.replacements            2460867 # total number of replacements
dl1.writebacks               987170 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0068 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0066 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0027 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                3513573 # total number of accesses
dl2.hits                       5552 # total number of hits
dl2.misses                  3508021 # total number of misses
dl2.replacements            3503925 # total number of replacements
dl2.writebacks               987170 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.9984 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.9973 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.2810 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999961 # total number of hits
itlb.misses                      39 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             370755040 # total number of accesses
dtlb.hits                 370668482 # total number of hits
dtlb.misses                   86558 # total number of misses
dtlb.replacements             86430 # total number of replacements
dtlb.writebacks               45734 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0002 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0002 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0001 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 253952 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                  76704 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x012000d040 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                 1528 # total number of pages allocated
mem.page_mem                 12224k # total size of memory pages allocated
mem.ptab_misses            25148022 # total first level page table misses
mem.ptab_accesses        2742105279 # total page table accesses
mem.ptab_miss_rate           0.0092 # first level page table miss rate



>>> FILE: equake_s256_a32.txt
../benchmark/equake/equake00.peak.ev6: Reading nodes.
../benchmark/equake/equake00.peak.ev6: Reading elements.
../benchmark/equake/equake00.peak.ev6: Reading sparse matrix structure.
../benchmark/equake/equake00.peak.ev6: Beginning simulation.

CASE SUMMARY
Fault information
  Orientation:  strike: 1.937315
                   dip: 0.767945
                  rake: 1.221730
           dislocation: 29.640788 cm
Hypocenter: (32.264153, 23.814432, -11.250000) Km
Excitation characteristics
     Time step: 0.002400 sec
      Duration: 0.080000 sec
     Rise time: 0.600000 sec

The source is node 978 at (32.250000  24.364300  -11.200000)
The epicenter is node 3394 at (32.250000  23.687500  0.000000)

sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/equake_s256_a32.txt -max:inst 1000000000 -cache:dl1 dl1:256:32:32:l -cache:il1 il1:256:32:32:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/equake/equake00.peak.ev6 

sim: simulation started @ Fri Dec 12 10:08:44 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/equake_s256_a32.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:256:32:32:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:256:32:32:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              369099548 # total number of loads and stores executed
sim_elapsed_time                 42 # total simulation time in seconds
sim_inst_rate          23809523.8095 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  999998246 # total number of hits
il1.misses                     1754 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                   1754 # total number of accesses
il2.hits                          0 # total number of hits
il2.misses                     1754 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              370755040 # total number of accesses
dl1.hits                  367688659 # total number of hits
dl1.misses                  3066381 # total number of misses
dl1.replacements            3058189 # total number of replacements
dl1.writebacks              1237663 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0083 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0082 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0033 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                4304044 # total number of accesses
dl2.hits                      33101 # total number of hits
dl2.misses                  4270943 # total number of misses
dl2.replacements            4266847 # total number of replacements
dl2.writebacks              1237229 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.9923 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.9914 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.2875 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999961 # total number of hits
itlb.misses                      39 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             370755040 # total number of accesses
dtlb.hits                 370668482 # total number of hits
dtlb.misses                   86558 # total number of misses
dtlb.replacements             86430 # total number of replacements
dtlb.writebacks               45734 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0002 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0002 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0001 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 253952 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                  76704 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x012000d040 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                 1528 # total number of pages allocated
mem.page_mem                 12224k # total size of memory pages allocated
mem.ptab_misses            25148022 # total first level page table misses
mem.ptab_accesses        2742105279 # total page table accesses
mem.ptab_miss_rate           0.0092 # first level page table miss rate



>>> FILE: equake_s256_a64.txt
../benchmark/equake/equake00.peak.ev6: Reading nodes.
../benchmark/equake/equake00.peak.ev6: Reading elements.
../benchmark/equake/equake00.peak.ev6: Reading sparse matrix structure.
../benchmark/equake/equake00.peak.ev6: Beginning simulation.

CASE SUMMARY
Fault information
  Orientation:  strike: 1.937315
                   dip: 0.767945
                  rake: 1.221730
           dislocation: 29.640788 cm
Hypocenter: (32.264153, 23.814432, -11.250000) Km
Excitation characteristics
     Time step: 0.002400 sec
      Duration: 0.080000 sec
     Rise time: 0.600000 sec

The source is node 978 at (32.250000  24.364300  -11.200000)
The epicenter is node 3394 at (32.250000  23.687500  0.000000)

sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/equake_s256_a64.txt -max:inst 1000000000 -cache:dl1 dl1:256:32:64:l -cache:il1 il1:256:32:64:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/equake/equake00.peak.ev6 

sim: simulation started @ Fri Dec 12 10:09:26 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/equake_s256_a64.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:256:32:64:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:256:32:64:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              369099548 # total number of loads and stores executed
sim_elapsed_time                 43 # total simulation time in seconds
sim_inst_rate          23255813.9535 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  999998246 # total number of hits
il1.misses                     1754 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                   1754 # total number of accesses
il2.hits                          0 # total number of hits
il2.misses                     1754 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              370755040 # total number of accesses
dl1.hits                  367809477 # total number of hits
dl1.misses                  2945563 # total number of misses
dl1.replacements            2929179 # total number of replacements
dl1.writebacks              1178298 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0079 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0079 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0032 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                4123861 # total number of accesses
dl2.hits                       7616 # total number of hits
dl2.misses                  4116245 # total number of misses
dl2.replacements            4112149 # total number of replacements
dl2.writebacks              1178055 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.9982 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.9972 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.2857 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999961 # total number of hits
itlb.misses                      39 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             370755040 # total number of accesses
dtlb.hits                 370668482 # total number of hits
dtlb.misses                   86558 # total number of misses
dtlb.replacements             86430 # total number of replacements
dtlb.writebacks               45734 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0002 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0002 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0001 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 253952 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                  76704 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x012000d040 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                 1528 # total number of pages allocated
mem.page_mem                 12224k # total size of memory pages allocated
mem.ptab_misses            25148022 # total first level page table misses
mem.ptab_accesses        2742105279 # total page table accesses
mem.ptab_miss_rate           0.0092 # first level page table miss rate



>>> FILE: equake_s32_a1.txt
../benchmark/equake/equake00.peak.ev6: Reading nodes.
../benchmark/equake/equake00.peak.ev6: Reading elements.
../benchmark/equake/equake00.peak.ev6: Reading sparse matrix structure.
../benchmark/equake/equake00.peak.ev6: Beginning simulation.

CASE SUMMARY
Fault information
  Orientation:  strike: 1.937315
                   dip: 0.767945
                  rake: 1.221730
           dislocation: 29.640788 cm
Hypocenter: (32.264153, 23.814432, -11.250000) Km
Excitation characteristics
     Time step: 0.002400 sec
      Duration: 0.080000 sec
     Rise time: 0.600000 sec

The source is node 978 at (32.250000  24.364300  -11.200000)
The epicenter is node 3394 at (32.250000  23.687500  0.000000)

sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/equake_s32_a1.txt -max:inst 1000000000 -cache:dl1 dl1:32:32:1:l -cache:il1 il1:32:32:1:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/equake/equake00.peak.ev6 

sim: simulation started @ Fri Dec 12 10:00:28 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/equake_s32_a1.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:32:32:1:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:32:32:1:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              369099548 # total number of loads and stores executed
sim_elapsed_time                 49 # total simulation time in seconds
sim_inst_rate          20408163.2653 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  883212345 # total number of hits
il1.misses                116787655 # total number of misses
il1.replacements          116787623 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.1168 # miss rate (i.e., misses/ref)
il1.repl_rate                0.1168 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses              116787655 # total number of accesses
il2.hits                  116785901 # total number of hits
il2.misses                     1754 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              370755040 # total number of accesses
dl1.hits                  310239318 # total number of hits
dl1.misses                 60515722 # total number of misses
dl1.replacements           60515690 # total number of replacements
dl1.writebacks             21869299 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.1632 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.1632 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0590 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses               82385021 # total number of accesses
dl2.hits                   79095950 # total number of hits
dl2.misses                  3289071 # total number of misses
dl2.replacements            3284975 # total number of replacements
dl2.writebacks              1347562 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.0399 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.0399 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.0164 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999961 # total number of hits
itlb.misses                      39 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             370755040 # total number of accesses
dtlb.hits                 370668482 # total number of hits
dtlb.misses                   86558 # total number of misses
dtlb.replacements             86430 # total number of replacements
dtlb.writebacks               45734 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0002 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0002 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0001 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 253952 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                  76704 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x012000d040 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                 1528 # total number of pages allocated
mem.page_mem                 12224k # total size of memory pages allocated
mem.ptab_misses            25148022 # total first level page table misses
mem.ptab_accesses        2742105279 # total page table accesses
mem.ptab_miss_rate           0.0092 # first level page table miss rate



>>> FILE: equake_s32_a1024.txt
../benchmark/equake/equake00.peak.ev6: Reading nodes.
../benchmark/equake/equake00.peak.ev6: Reading elements.
../benchmark/equake/equake00.peak.ev6: Reading sparse matrix structure.
../benchmark/equake/equake00.peak.ev6: Beginning simulation.

CASE SUMMARY
Fault information
  Orientation:  strike: 1.937315
                   dip: 0.767945
                  rake: 1.221730
           dislocation: 29.640788 cm
Hypocenter: (32.264153, 23.814432, -11.250000) Km
Excitation characteristics
     Time step: 0.002400 sec
      Duration: 0.080000 sec
     Rise time: 0.600000 sec

The source is node 978 at (32.250000  24.364300  -11.200000)
The epicenter is node 3394 at (32.250000  23.687500  0.000000)

sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/equake_s32_a1024.txt -max:inst 1000000000 -cache:dl1 dl1:32:32:1024:l -cache:il1 il1:32:32:1024:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/equake/equake00.peak.ev6 

sim: simulation started @ Fri Dec 12 10:03:38 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/equake_s32_a1024.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:32:32:1024:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:32:32:1024:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              369099548 # total number of loads and stores executed
sim_elapsed_time                 45 # total simulation time in seconds
sim_inst_rate          22222222.2222 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  999998246 # total number of hits
il1.misses                     1754 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                   1754 # total number of accesses
il2.hits                          0 # total number of hits
il2.misses                     1754 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              370755040 # total number of accesses
dl1.hits                  367934720 # total number of hits
dl1.misses                  2820320 # total number of misses
dl1.replacements            2787552 # total number of replacements
dl1.writebacks              1130829 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0076 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0075 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0031 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                3951149 # total number of accesses
dl2.hits                       6215 # total number of hits
dl2.misses                  3944934 # total number of misses
dl2.replacements            3940838 # total number of replacements
dl2.writebacks              1130829 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.9984 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.9974 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.2862 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999961 # total number of hits
itlb.misses                      39 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             370755040 # total number of accesses
dtlb.hits                 370668482 # total number of hits
dtlb.misses                   86558 # total number of misses
dtlb.replacements             86430 # total number of replacements
dtlb.writebacks               45734 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0002 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0002 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0001 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 253952 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                  76704 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x012000d040 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                 1528 # total number of pages allocated
mem.page_mem                 12224k # total size of memory pages allocated
mem.ptab_misses            25148022 # total first level page table misses
mem.ptab_accesses        2742105279 # total page table accesses
mem.ptab_miss_rate           0.0092 # first level page table miss rate



>>> FILE: equake_s32_a256.txt
../benchmark/equake/equake00.peak.ev6: Reading nodes.
../benchmark/equake/equake00.peak.ev6: Reading elements.
../benchmark/equake/equake00.peak.ev6: Reading sparse matrix structure.
../benchmark/equake/equake00.peak.ev6: Beginning simulation.

CASE SUMMARY
Fault information
  Orientation:  strike: 1.937315
                   dip: 0.767945
                  rake: 1.221730
           dislocation: 29.640788 cm
Hypocenter: (32.264153, 23.814432, -11.250000) Km
Excitation characteristics
     Time step: 0.002400 sec
      Duration: 0.080000 sec
     Rise time: 0.600000 sec

The source is node 978 at (32.250000  24.364300  -11.200000)
The epicenter is node 3394 at (32.250000  23.687500  0.000000)

sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/equake_s32_a256.txt -max:inst 1000000000 -cache:dl1 dl1:32:32:256:l -cache:il1 il1:32:32:256:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/equake/equake00.peak.ev6 

sim: simulation started @ Fri Dec 12 10:02:52 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/equake_s32_a256.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:32:32:256:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:32:32:256:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              369099548 # total number of loads and stores executed
sim_elapsed_time                 46 # total simulation time in seconds
sim_inst_rate          21739130.4348 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  999998246 # total number of hits
il1.misses                     1754 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                   1754 # total number of accesses
il2.hits                          0 # total number of hits
il2.misses                     1754 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              370755040 # total number of accesses
dl1.hits                  367692270 # total number of hits
dl1.misses                  3062770 # total number of misses
dl1.replacements            3054578 # total number of replacements
dl1.writebacks              1236182 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0083 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0082 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0033 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                4298952 # total number of accesses
dl2.hits                      33469 # total number of hits
dl2.misses                  4265483 # total number of misses
dl2.replacements            4261387 # total number of replacements
dl2.writebacks              1235711 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.9922 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.9913 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.2874 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999961 # total number of hits
itlb.misses                      39 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             370755040 # total number of accesses
dtlb.hits                 370668482 # total number of hits
dtlb.misses                   86558 # total number of misses
dtlb.replacements             86430 # total number of replacements
dtlb.writebacks               45734 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0002 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0002 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0001 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 253952 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                  76704 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x012000d040 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                 1528 # total number of pages allocated
mem.page_mem                 12224k # total size of memory pages allocated
mem.ptab_misses            25148022 # total first level page table misses
mem.ptab_accesses        2742105279 # total page table accesses
mem.ptab_miss_rate           0.0092 # first level page table miss rate



>>> FILE: equake_s32_a32.txt
../benchmark/equake/equake00.peak.ev6: Reading nodes.
../benchmark/equake/equake00.peak.ev6: Reading elements.
../benchmark/equake/equake00.peak.ev6: Reading sparse matrix structure.
../benchmark/equake/equake00.peak.ev6: Beginning simulation.

CASE SUMMARY
Fault information
  Orientation:  strike: 1.937315
                   dip: 0.767945
                  rake: 1.221730
           dislocation: 29.640788 cm
Hypocenter: (32.264153, 23.814432, -11.250000) Km
Excitation characteristics
     Time step: 0.002400 sec
      Duration: 0.080000 sec
     Rise time: 0.600000 sec

The source is node 978 at (32.250000  24.364300  -11.200000)
The epicenter is node 3394 at (32.250000  23.687500  0.000000)

sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/equake_s32_a32.txt -max:inst 1000000000 -cache:dl1 dl1:32:32:32:l -cache:il1 il1:32:32:32:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/equake/equake00.peak.ev6 

sim: simulation started @ Fri Dec 12 10:01:17 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/equake_s32_a32.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:32:32:32:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:32:32:32:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              369099548 # total number of loads and stores executed
sim_elapsed_time                 49 # total simulation time in seconds
sim_inst_rate          20408163.2653 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  999998244 # total number of hits
il1.misses                     1756 # total number of misses
il1.replacements                732 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                   1756 # total number of accesses
il2.hits                          2 # total number of hits
il2.misses                     1754 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                0.9989 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              370755040 # total number of accesses
dl1.hits                  366909061 # total number of hits
dl1.misses                  3845979 # total number of misses
dl1.replacements            3844955 # total number of replacements
dl1.writebacks              1607627 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0104 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0104 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0043 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                5453606 # total number of accesses
dl2.hits                    2143623 # total number of hits
dl2.misses                  3309983 # total number of misses
dl2.replacements            3305887 # total number of replacements
dl2.writebacks              1337514 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.6069 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.6062 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.2453 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999961 # total number of hits
itlb.misses                      39 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             370755040 # total number of accesses
dtlb.hits                 370668482 # total number of hits
dtlb.misses                   86558 # total number of misses
dtlb.replacements             86430 # total number of replacements
dtlb.writebacks               45734 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0002 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0002 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0001 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 253952 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                  76704 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x012000d040 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                 1528 # total number of pages allocated
mem.page_mem                 12224k # total size of memory pages allocated
mem.ptab_misses            25148022 # total first level page table misses
mem.ptab_accesses        2742105279 # total page table accesses
mem.ptab_miss_rate           0.0092 # first level page table miss rate



>>> FILE: equake_s32_a64.txt
../benchmark/equake/equake00.peak.ev6: Reading nodes.
../benchmark/equake/equake00.peak.ev6: Reading elements.
../benchmark/equake/equake00.peak.ev6: Reading sparse matrix structure.
../benchmark/equake/equake00.peak.ev6: Beginning simulation.

CASE SUMMARY
Fault information
  Orientation:  strike: 1.937315
                   dip: 0.767945
                  rake: 1.221730
           dislocation: 29.640788 cm
Hypocenter: (32.264153, 23.814432, -11.250000) Km
Excitation characteristics
     Time step: 0.002400 sec
      Duration: 0.080000 sec
     Rise time: 0.600000 sec

The source is node 978 at (32.250000  24.364300  -11.200000)
The epicenter is node 3394 at (32.250000  23.687500  0.000000)

sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/equake_s32_a64.txt -max:inst 1000000000 -cache:dl1 dl1:32:32:64:l -cache:il1 il1:32:32:64:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/equake/equake00.peak.ev6 

sim: simulation started @ Fri Dec 12 10:02:06 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/equake_s32_a64.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:32:32:64:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:32:32:64:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              369099548 # total number of loads and stores executed
sim_elapsed_time                 46 # total simulation time in seconds
sim_inst_rate          21739130.4348 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  999998246 # total number of hits
il1.misses                     1754 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                   1754 # total number of accesses
il2.hits                          0 # total number of hits
il2.misses                     1754 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              370755040 # total number of accesses
dl1.hits                  367253054 # total number of hits
dl1.misses                  3501986 # total number of misses
dl1.replacements            3499938 # total number of replacements
dl1.writebacks              1453291 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0094 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0094 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0039 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                4955277 # total number of accesses
dl2.hits                    1483486 # total number of hits
dl2.misses                  3471791 # total number of misses
dl2.replacements            3467695 # total number of replacements
dl2.writebacks              1340653 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.7006 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.6998 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.2706 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999961 # total number of hits
itlb.misses                      39 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             370755040 # total number of accesses
dtlb.hits                 370668482 # total number of hits
dtlb.misses                   86558 # total number of misses
dtlb.replacements             86430 # total number of replacements
dtlb.writebacks               45734 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0002 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0002 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0001 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 253952 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                  76704 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x012000d040 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                 1528 # total number of pages allocated
mem.page_mem                 12224k # total size of memory pages allocated
mem.ptab_misses            25148022 # total first level page table misses
mem.ptab_accesses        2742105279 # total page table accesses
mem.ptab_miss_rate           0.0092 # first level page table miss rate



>>> FILE: equake_s64_a1.txt
../benchmark/equake/equake00.peak.ev6: Reading nodes.
../benchmark/equake/equake00.peak.ev6: Reading elements.
../benchmark/equake/equake00.peak.ev6: Reading sparse matrix structure.
../benchmark/equake/equake00.peak.ev6: Beginning simulation.

CASE SUMMARY
Fault information
  Orientation:  strike: 1.937315
                   dip: 0.767945
                  rake: 1.221730
           dislocation: 29.640788 cm
Hypocenter: (32.264153, 23.814432, -11.250000) Km
Excitation characteristics
     Time step: 0.002400 sec
      Duration: 0.080000 sec
     Rise time: 0.600000 sec

The source is node 978 at (32.250000  24.364300  -11.200000)
The epicenter is node 3394 at (32.250000  23.687500  0.000000)

sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/equake_s64_a1.txt -max:inst 1000000000 -cache:dl1 dl1:64:32:1:l -cache:il1 il1:64:32:1:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/equake/equake00.peak.ev6 

sim: simulation started @ Fri Dec 12 10:04:23 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/equake_s64_a1.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:64:32:1:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:64:32:1:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              369099548 # total number of loads and stores executed
sim_elapsed_time                 43 # total simulation time in seconds
sim_inst_rate          23255813.9535 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  908757404 # total number of hits
il1.misses                 91242596 # total number of misses
il1.replacements           91242532 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0912 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0912 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses               91242596 # total number of accesses
il2.hits                   91240842 # total number of hits
il2.misses                     1754 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              370755040 # total number of accesses
dl1.hits                  333912670 # total number of hits
dl1.misses                 36842370 # total number of misses
dl1.replacements           36842306 # total number of replacements
dl1.writebacks             13232276 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0994 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0994 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0357 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses               50074646 # total number of accesses
dl2.hits                   46785575 # total number of hits
dl2.misses                  3289071 # total number of misses
dl2.replacements            3284975 # total number of replacements
dl2.writebacks              1347562 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.0657 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.0656 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.0269 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999961 # total number of hits
itlb.misses                      39 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             370755040 # total number of accesses
dtlb.hits                 370668482 # total number of hits
dtlb.misses                   86558 # total number of misses
dtlb.replacements             86430 # total number of replacements
dtlb.writebacks               45734 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0002 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0002 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0001 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 253952 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                  76704 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x012000d040 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                 1528 # total number of pages allocated
mem.page_mem                 12224k # total size of memory pages allocated
mem.ptab_misses            25148022 # total first level page table misses
mem.ptab_accesses        2742105279 # total page table accesses
mem.ptab_miss_rate           0.0092 # first level page table miss rate



>>> FILE: equake_s64_a1024.txt
../benchmark/equake/equake00.peak.ev6: Reading nodes.
../benchmark/equake/equake00.peak.ev6: Reading elements.
../benchmark/equake/equake00.peak.ev6: Reading sparse matrix structure.
../benchmark/equake/equake00.peak.ev6: Beginning simulation.

CASE SUMMARY
Fault information
  Orientation:  strike: 1.937315
                   dip: 0.767945
                  rake: 1.221730
           dislocation: 29.640788 cm
Hypocenter: (32.264153, 23.814432, -11.250000) Km
Excitation characteristics
     Time step: 0.002400 sec
      Duration: 0.080000 sec
     Rise time: 0.600000 sec

The source is node 978 at (32.250000  24.364300  -11.200000)
The epicenter is node 3394 at (32.250000  23.687500  0.000000)

sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/equake_s64_a1024.txt -max:inst 1000000000 -cache:dl1 dl1:64:32:1024:l -cache:il1 il1:64:32:1024:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/equake/equake00.peak.ev6 

sim: simulation started @ Fri Dec 12 10:07:16 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/equake_s64_a1024.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:64:32:1024:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:64:32:1024:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              369099548 # total number of loads and stores executed
sim_elapsed_time                 47 # total simulation time in seconds
sim_inst_rate          21276595.7447 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  999998246 # total number of hits
il1.misses                     1754 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                   1754 # total number of accesses
il2.hits                          0 # total number of hits
il2.misses                     1754 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              370755040 # total number of accesses
dl1.hits                  368228797 # total number of hits
dl1.misses                  2526243 # total number of misses
dl1.replacements            2460707 # total number of replacements
dl1.writebacks               987080 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0068 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0066 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0027 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                3513323 # total number of accesses
dl2.hits                       5854 # total number of hits
dl2.misses                  3507469 # total number of misses
dl2.replacements            3503373 # total number of replacements
dl2.writebacks               987080 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.9983 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.9972 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.2810 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999961 # total number of hits
itlb.misses                      39 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             370755040 # total number of accesses
dtlb.hits                 370668482 # total number of hits
dtlb.misses                   86558 # total number of misses
dtlb.replacements             86430 # total number of replacements
dtlb.writebacks               45734 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0002 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0002 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0001 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 253952 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                  76704 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x012000d040 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                 1528 # total number of pages allocated
mem.page_mem                 12224k # total size of memory pages allocated
mem.ptab_misses            25148022 # total first level page table misses
mem.ptab_accesses        2742105279 # total page table accesses
mem.ptab_miss_rate           0.0092 # first level page table miss rate



>>> FILE: equake_s64_a256.txt
../benchmark/equake/equake00.peak.ev6: Reading nodes.
../benchmark/equake/equake00.peak.ev6: Reading elements.
../benchmark/equake/equake00.peak.ev6: Reading sparse matrix structure.
../benchmark/equake/equake00.peak.ev6: Beginning simulation.

CASE SUMMARY
Fault information
  Orientation:  strike: 1.937315
                   dip: 0.767945
                  rake: 1.221730
           dislocation: 29.640788 cm
Hypocenter: (32.264153, 23.814432, -11.250000) Km
Excitation characteristics
     Time step: 0.002400 sec
      Duration: 0.080000 sec
     Rise time: 0.600000 sec

The source is node 978 at (32.250000  24.364300  -11.200000)
The epicenter is node 3394 at (32.250000  23.687500  0.000000)

sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/equake_s64_a256.txt -max:inst 1000000000 -cache:dl1 dl1:64:32:256:l -cache:il1 il1:64:32:256:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/equake/equake00.peak.ev6 

sim: simulation started @ Fri Dec 12 10:06:33 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/equake_s64_a256.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:64:32:256:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:64:32:256:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              369099548 # total number of loads and stores executed
sim_elapsed_time                 43 # total simulation time in seconds
sim_inst_rate          23255813.9535 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  999998246 # total number of hits
il1.misses                     1754 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                   1754 # total number of accesses
il2.hits                          0 # total number of hits
il2.misses                     1754 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              370755040 # total number of accesses
dl1.hits                  367809277 # total number of hits
dl1.misses                  2945763 # total number of misses
dl1.replacements            2929379 # total number of replacements
dl1.writebacks              1178195 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0079 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0079 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0032 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                4123958 # total number of accesses
dl2.hits                       8040 # total number of hits
dl2.misses                  4115918 # total number of misses
dl2.replacements            4111822 # total number of replacements
dl2.writebacks              1177995 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.9981 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.9971 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.2856 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999961 # total number of hits
itlb.misses                      39 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             370755040 # total number of accesses
dtlb.hits                 370668482 # total number of hits
dtlb.misses                   86558 # total number of misses
dtlb.replacements             86430 # total number of replacements
dtlb.writebacks               45734 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0002 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0002 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0001 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 253952 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                  76704 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x012000d040 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                 1528 # total number of pages allocated
mem.page_mem                 12224k # total size of memory pages allocated
mem.ptab_misses            25148022 # total first level page table misses
mem.ptab_accesses        2742105279 # total page table accesses
mem.ptab_miss_rate           0.0092 # first level page table miss rate



>>> FILE: equake_s64_a32.txt
../benchmark/equake/equake00.peak.ev6: Reading nodes.
../benchmark/equake/equake00.peak.ev6: Reading elements.
../benchmark/equake/equake00.peak.ev6: Reading sparse matrix structure.
../benchmark/equake/equake00.peak.ev6: Beginning simulation.

CASE SUMMARY
Fault information
  Orientation:  strike: 1.937315
                   dip: 0.767945
                  rake: 1.221730
           dislocation: 29.640788 cm
Hypocenter: (32.264153, 23.814432, -11.250000) Km
Excitation characteristics
     Time step: 0.002400 sec
      Duration: 0.080000 sec
     Rise time: 0.600000 sec

The source is node 978 at (32.250000  24.364300  -11.200000)
The epicenter is node 3394 at (32.250000  23.687500  0.000000)

sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/equake_s64_a32.txt -max:inst 1000000000 -cache:dl1 dl1:64:32:32:l -cache:il1 il1:64:32:32:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/equake/equake00.peak.ev6 

sim: simulation started @ Fri Dec 12 10:05:06 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/equake_s64_a32.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:64:32:32:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:64:32:32:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              369099548 # total number of loads and stores executed
sim_elapsed_time                 43 # total simulation time in seconds
sim_inst_rate          23255813.9535 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  999998246 # total number of hits
il1.misses                     1754 # total number of misses
il1.replacements                 20 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                   1754 # total number of accesses
il2.hits                          0 # total number of hits
il2.misses                     1754 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              370755040 # total number of accesses
dl1.hits                  367249622 # total number of hits
dl1.misses                  3505418 # total number of misses
dl1.replacements            3503370 # total number of replacements
dl1.writebacks              1454790 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0095 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0094 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0039 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                4960208 # total number of accesses
dl2.hits                    1492886 # total number of hits
dl2.misses                  3467322 # total number of misses
dl2.replacements            3463226 # total number of replacements
dl2.writebacks              1340449 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.6990 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.6982 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.2702 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999961 # total number of hits
itlb.misses                      39 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             370755040 # total number of accesses
dtlb.hits                 370668482 # total number of hits
dtlb.misses                   86558 # total number of misses
dtlb.replacements             86430 # total number of replacements
dtlb.writebacks               45734 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0002 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0002 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0001 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 253952 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                  76704 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x012000d040 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                 1528 # total number of pages allocated
mem.page_mem                 12224k # total size of memory pages allocated
mem.ptab_misses            25148022 # total first level page table misses
mem.ptab_accesses        2742105279 # total page table accesses
mem.ptab_miss_rate           0.0092 # first level page table miss rate



>>> FILE: equake_s64_a64.txt
../benchmark/equake/equake00.peak.ev6: Reading nodes.
../benchmark/equake/equake00.peak.ev6: Reading elements.
../benchmark/equake/equake00.peak.ev6: Reading sparse matrix structure.
../benchmark/equake/equake00.peak.ev6: Beginning simulation.

CASE SUMMARY
Fault information
  Orientation:  strike: 1.937315
                   dip: 0.767945
                  rake: 1.221730
           dislocation: 29.640788 cm
Hypocenter: (32.264153, 23.814432, -11.250000) Km
Excitation characteristics
     Time step: 0.002400 sec
      Duration: 0.080000 sec
     Rise time: 0.600000 sec

The source is node 978 at (32.250000  24.364300  -11.200000)
The epicenter is node 3394 at (32.250000  23.687500  0.000000)

sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/equake_s64_a64.txt -max:inst 1000000000 -cache:dl1 dl1:64:32:64:l -cache:il1 il1:64:32:64:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/equake/equake00.peak.ev6 

sim: simulation started @ Fri Dec 12 10:05:49 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/equake_s64_a64.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:64:32:64:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:64:32:64:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              369099548 # total number of loads and stores executed
sim_elapsed_time                 44 # total simulation time in seconds
sim_inst_rate          22727272.7273 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  999998246 # total number of hits
il1.misses                     1754 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                   1754 # total number of accesses
il2.hits                          0 # total number of hits
il2.misses                     1754 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              370755040 # total number of accesses
dl1.hits                  367503181 # total number of hits
dl1.misses                  3251859 # total number of misses
dl1.replacements            3247763 # total number of replacements
dl1.writebacks              1333745 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0088 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0088 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0036 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                4585604 # total number of accesses
dl2.hits                     231807 # total number of hits
dl2.misses                  4353797 # total number of misses
dl2.replacements            4349701 # total number of replacements
dl2.writebacks              1315877 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.9494 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.9486 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.2870 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999961 # total number of hits
itlb.misses                      39 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             370755040 # total number of accesses
dtlb.hits                 370668482 # total number of hits
dtlb.misses                   86558 # total number of misses
dtlb.replacements             86430 # total number of replacements
dtlb.writebacks               45734 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0002 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0002 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0001 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 253952 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                  76704 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x012000d040 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                 1528 # total number of pages allocated
mem.page_mem                 12224k # total size of memory pages allocated
mem.ptab_misses            25148022 # total first level page table misses
mem.ptab_accesses        2742105279 # total page table accesses
mem.ptab_miss_rate           0.0092 # first level page table miss rate



>>> FILE: gcc_s1024_a1.txt
 push_decl_level pop_decl_level push_binding_level pop_binding_level global_bindings_p keep_next_level kept_level_p declare_parm_level declare_implicit_exception have_exceptions_p declare_uninstantiated_type_level uninstantiated_type_level_p declare_pseudo_global_level pseudo_global_level_p pushlevel pushlevel_temporary poplevel delete_block insert_block add_block_current_level set_block pushlevel_class poplevel_class print_binding_level print_other_binding_stack print_binding_stack push_to_top_level pop_from_top_level set_identifier_type_value set_identifier_local_value set_nested_typename pushtag make_anon_name clear_anon_tags decls_match duplicate_decls adjust_type_value pushdecl pushdecl_top_level push_overloaded_decl_top_level pushdecl_class_level overloaded_globals_p push_overloaded_decl implicitly_declare redeclaration_error_message lookup_label shadow_label define_label define_case_label getdecls gettags storedecls storetags lookup_tag set_current_level_tags_transparency lookup_tag_reverse typedecl_for_tag globalize_nested_type maybe_globalize_type lookup_nested_type lookup_name lookup_name_current_level sigsegv record_builtin_type output_builtin_tdesc_entries push_overloaded_decl_1 init_decl_processingsim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/gcc_s1024_a1.txt -max:inst 1000000000 -cache:dl1 dl1:1024:32:1:l -cache:il1 il1:1024:32:1:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/gcc/gcc00.peak.ev6 ../benchmark/gcc/cp-decl.i -o cp.decl.s 

sim: simulation started @ Fri Dec 12 09:31:58 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/gcc_s1024_a1.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:1024:32:1:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:1024:32:1:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **
warning: partially supported sigaction() call...

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              461479363 # total number of loads and stores executed
sim_elapsed_time                 45 # total simulation time in seconds
sim_inst_rate          22222222.2222 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  979413656 # total number of hits
il1.misses                 20586344 # total number of misses
il1.replacements           20585320 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0206 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0206 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses               20586344 # total number of accesses
il2.hits                   19606700 # total number of hits
il2.misses                   979644 # total number of misses
il2.replacements             975548 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                0.0476 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0474 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              462159977 # total number of accesses
dl1.hits                  445506975 # total number of hits
dl1.misses                 16653002 # total number of misses
dl1.replacements           16651978 # total number of replacements
dl1.writebacks              6538505 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0360 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0360 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0141 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses               23191507 # total number of accesses
dl2.hits                   17863494 # total number of hits
dl2.misses                  5328013 # total number of misses
dl2.replacements            5323917 # total number of replacements
dl2.writebacks              2322209 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.2297 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.2296 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.1001 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999825161 # total number of hits
itlb.misses                  174839 # total number of misses
itlb.replacements            174775 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0002 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0002 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             462159977 # total number of accesses
dtlb.hits                 462013283 # total number of hits
dtlb.misses                  146694 # total number of misses
dtlb.replacements            146566 # total number of replacements
dtlb.writebacks               38625 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0003 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0003 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0001 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                1990656 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                 306320 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x012002e530 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                 1197 # total number of pages allocated
mem.page_mem                  9576k # total size of memory pages allocated
mem.ptab_misses             1717867 # total first level page table misses
mem.ptab_accesses        2928610124 # total page table accesses
mem.ptab_miss_rate           0.0006 # first level page table miss rate



>>> FILE: gcc_s1024_a1024.txt
 push_decl_level pop_decl_level push_binding_level pop_binding_level global_bindings_p keep_next_level kept_level_p declare_parm_level declare_implicit_exception have_exceptions_p declare_uninstantiated_type_level uninstantiated_type_level_p declare_pseudo_global_level pseudo_global_level_p pushlevel pushlevel_temporary poplevel delete_block insert_block add_block_current_level set_block pushlevel_class poplevel_class print_binding_level print_other_binding_stack print_binding_stack push_to_top_level pop_from_top_level set_identifier_type_value set_identifier_local_value set_nested_typename pushtag make_anon_name clear_anon_tags decls_match duplicate_decls adjust_type_value pushdecl pushdecl_top_level push_overloaded_decl_top_level pushdecl_class_level overloaded_globals_p push_overloaded_decl implicitly_declare redeclaration_error_message lookup_label shadow_label define_label define_case_label getdecls gettags storedecls storetags lookup_tag set_current_level_tags_transparency lookup_tag_reverse typedecl_for_tag globalize_nested_type maybe_globalize_type lookup_nested_type lookup_name lookup_name_current_level sigsegv record_builtin_type output_builtin_tdesc_entries push_overloaded_decl_1 init_decl_processingsim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/gcc_s1024_a1024.txt -max:inst 1000000000 -cache:dl1 dl1:1024:32:1024:l -cache:il1 il1:1024:32:1024:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/gcc/gcc00.peak.ev6 ../benchmark/gcc/cp-decl.i -o cp.decl.s 

sim: simulation started @ Fri Dec 12 09:35:11 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/gcc_s1024_a1024.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:1024:32:1024:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:1024:32:1024:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **
warning: partially supported sigaction() call...

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              461479363 # total number of loads and stores executed
sim_elapsed_time                 49 # total simulation time in seconds
sim_inst_rate          20408163.2653 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  999976176 # total number of hits
il1.misses                    23824 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                  23824 # total number of accesses
il2.hits                          0 # total number of hits
il2.misses                    23824 # total number of misses
il2.replacements              19728 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.8281 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              462159977 # total number of accesses
dl1.hits                  461924961 # total number of hits
dl1.misses                   235016 # total number of misses
dl1.replacements                  0 # total number of replacements
dl1.writebacks                    0 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0005 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                 235016 # total number of accesses
dl2.hits                          0 # total number of hits
dl2.misses                   235016 # total number of misses
dl2.replacements             230920 # total number of replacements
dl2.writebacks                    0 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.9826 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999825161 # total number of hits
itlb.misses                  174839 # total number of misses
itlb.replacements            174775 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0002 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0002 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             462159977 # total number of accesses
dtlb.hits                 462013283 # total number of hits
dtlb.misses                  146694 # total number of misses
dtlb.replacements            146566 # total number of replacements
dtlb.writebacks               38625 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0003 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0003 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0001 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                1990656 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                 306320 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x012002e530 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                 1197 # total number of pages allocated
mem.page_mem                  9576k # total size of memory pages allocated
mem.ptab_misses             1717867 # total first level page table misses
mem.ptab_accesses        2928610124 # total page table accesses
mem.ptab_miss_rate           0.0006 # first level page table miss rate



>>> FILE: gcc_s1024_a256.txt
 push_decl_level pop_decl_level push_binding_level pop_binding_level global_bindings_p keep_next_level kept_level_p declare_parm_level declare_implicit_exception have_exceptions_p declare_uninstantiated_type_level uninstantiated_type_level_p declare_pseudo_global_level pseudo_global_level_p pushlevel pushlevel_temporary poplevel delete_block insert_block add_block_current_level set_block pushlevel_class poplevel_class print_binding_level print_other_binding_stack print_binding_stack push_to_top_level pop_from_top_level set_identifier_type_value set_identifier_local_value set_nested_typename pushtag make_anon_name clear_anon_tags decls_match duplicate_decls adjust_type_value pushdecl pushdecl_top_level push_overloaded_decl_top_level pushdecl_class_level overloaded_globals_p push_overloaded_decl implicitly_declare redeclaration_error_message lookup_label shadow_label define_label define_case_label getdecls gettags storedecls storetags lookup_tag set_current_level_tags_transparency lookup_tag_reverse typedecl_for_tag globalize_nested_type maybe_globalize_type lookup_nested_type lookup_name lookup_name_current_level sigsegv record_builtin_type output_builtin_tdesc_entries push_overloaded_decl_1 init_decl_processingsim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/gcc_s1024_a256.txt -max:inst 1000000000 -cache:dl1 dl1:1024:32:256:l -cache:il1 il1:1024:32:256:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/gcc/gcc00.peak.ev6 ../benchmark/gcc/cp-decl.i -o cp.decl.s 

sim: simulation started @ Fri Dec 12 09:34:21 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/gcc_s1024_a256.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:1024:32:256:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:1024:32:256:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **
warning: partially supported sigaction() call...

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              461479363 # total number of loads and stores executed
sim_elapsed_time                 50 # total simulation time in seconds
sim_inst_rate          20000000.0000 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  999976176 # total number of hits
il1.misses                    23824 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                  23824 # total number of accesses
il2.hits                          0 # total number of hits
il2.misses                    23824 # total number of misses
il2.replacements              19728 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.8281 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              462159977 # total number of accesses
dl1.hits                  461924961 # total number of hits
dl1.misses                   235016 # total number of misses
dl1.replacements                  0 # total number of replacements
dl1.writebacks                    0 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0005 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                 235016 # total number of accesses
dl2.hits                          0 # total number of hits
dl2.misses                   235016 # total number of misses
dl2.replacements             230920 # total number of replacements
dl2.writebacks                    0 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.9826 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999825161 # total number of hits
itlb.misses                  174839 # total number of misses
itlb.replacements            174775 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0002 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0002 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             462159977 # total number of accesses
dtlb.hits                 462013283 # total number of hits
dtlb.misses                  146694 # total number of misses
dtlb.replacements            146566 # total number of replacements
dtlb.writebacks               38625 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0003 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0003 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0001 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                1990656 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                 306320 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x012002e530 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                 1197 # total number of pages allocated
mem.page_mem                  9576k # total size of memory pages allocated
mem.ptab_misses             1717867 # total first level page table misses
mem.ptab_accesses        2928610124 # total page table accesses
mem.ptab_miss_rate           0.0006 # first level page table miss rate



>>> FILE: gcc_s1024_a32.txt
 push_decl_level pop_decl_level push_binding_level pop_binding_level global_bindings_p keep_next_level kept_level_p declare_parm_level declare_implicit_exception have_exceptions_p declare_uninstantiated_type_level uninstantiated_type_level_p declare_pseudo_global_level pseudo_global_level_p pushlevel pushlevel_temporary poplevel delete_block insert_block add_block_current_level set_block pushlevel_class poplevel_class print_binding_level print_other_binding_stack print_binding_stack push_to_top_level pop_from_top_level set_identifier_type_value set_identifier_local_value set_nested_typename pushtag make_anon_name clear_anon_tags decls_match duplicate_decls adjust_type_value pushdecl pushdecl_top_level push_overloaded_decl_top_level pushdecl_class_level overloaded_globals_p push_overloaded_decl implicitly_declare redeclaration_error_message lookup_label shadow_label define_label define_case_label getdecls gettags storedecls storetags lookup_tag set_current_level_tags_transparency lookup_tag_reverse typedecl_for_tag globalize_nested_type maybe_globalize_type lookup_nested_type lookup_name lookup_name_current_level sigsegv record_builtin_type output_builtin_tdesc_entries push_overloaded_decl_1 init_decl_processingsim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/gcc_s1024_a32.txt -max:inst 1000000000 -cache:dl1 dl1:1024:32:32:l -cache:il1 il1:1024:32:32:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/gcc/gcc00.peak.ev6 ../benchmark/gcc/cp-decl.i -o cp.decl.s 

sim: simulation started @ Fri Dec 12 09:32:43 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/gcc_s1024_a32.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:1024:32:32:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:1024:32:32:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **
warning: partially supported sigaction() call...

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              461479363 # total number of loads and stores executed
sim_elapsed_time                 51 # total simulation time in seconds
sim_inst_rate          19607843.1373 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  999976176 # total number of hits
il1.misses                    23824 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                  23824 # total number of accesses
il2.hits                          0 # total number of hits
il2.misses                    23824 # total number of misses
il2.replacements              19728 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.8281 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              462159977 # total number of accesses
dl1.hits                  461349615 # total number of hits
dl1.misses                   810362 # total number of misses
dl1.replacements             777594 # total number of replacements
dl1.writebacks               371199 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0018 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0017 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0008 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                1181561 # total number of accesses
dl2.hits                       8935 # total number of hits
dl2.misses                  1172626 # total number of misses
dl2.replacements            1168530 # total number of replacements
dl2.writebacks               370312 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.9924 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.9890 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.3134 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999825161 # total number of hits
itlb.misses                  174839 # total number of misses
itlb.replacements            174775 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0002 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0002 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             462159977 # total number of accesses
dtlb.hits                 462013283 # total number of hits
dtlb.misses                  146694 # total number of misses
dtlb.replacements            146566 # total number of replacements
dtlb.writebacks               38625 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0003 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0003 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0001 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                1990656 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                 306320 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x012002e530 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                 1197 # total number of pages allocated
mem.page_mem                  9576k # total size of memory pages allocated
mem.ptab_misses             1717867 # total first level page table misses
mem.ptab_accesses        2928610124 # total page table accesses
mem.ptab_miss_rate           0.0006 # first level page table miss rate



>>> FILE: gcc_s1024_a64.txt
 push_decl_level pop_decl_level push_binding_level pop_binding_level global_bindings_p keep_next_level kept_level_p declare_parm_level declare_implicit_exception have_exceptions_p declare_uninstantiated_type_level uninstantiated_type_level_p declare_pseudo_global_level pseudo_global_level_p pushlevel pushlevel_temporary poplevel delete_block insert_block add_block_current_level set_block pushlevel_class poplevel_class print_binding_level print_other_binding_stack print_binding_stack push_to_top_level pop_from_top_level set_identifier_type_value set_identifier_local_value set_nested_typename pushtag make_anon_name clear_anon_tags decls_match duplicate_decls adjust_type_value pushdecl pushdecl_top_level push_overloaded_decl_top_level pushdecl_class_level overloaded_globals_p push_overloaded_decl implicitly_declare redeclaration_error_message lookup_label shadow_label define_label define_case_label getdecls gettags storedecls storetags lookup_tag set_current_level_tags_transparency lookup_tag_reverse typedecl_for_tag globalize_nested_type maybe_globalize_type lookup_nested_type lookup_name lookup_name_current_level sigsegv record_builtin_type output_builtin_tdesc_entries push_overloaded_decl_1 init_decl_processingsim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/gcc_s1024_a64.txt -max:inst 1000000000 -cache:dl1 dl1:1024:32:64:l -cache:il1 il1:1024:32:64:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/gcc/gcc00.peak.ev6 ../benchmark/gcc/cp-decl.i -o cp.decl.s 

sim: simulation started @ Fri Dec 12 09:33:34 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/gcc_s1024_a64.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:1024:32:64:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:1024:32:64:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **
warning: partially supported sigaction() call...

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              461479363 # total number of loads and stores executed
sim_elapsed_time                 47 # total simulation time in seconds
sim_inst_rate          21276595.7447 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  999976176 # total number of hits
il1.misses                    23824 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                  23824 # total number of accesses
il2.hits                          0 # total number of hits
il2.misses                    23824 # total number of misses
il2.replacements              19728 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.8281 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              462159977 # total number of accesses
dl1.hits                  461898995 # total number of hits
dl1.misses                   260982 # total number of misses
dl1.replacements             195446 # total number of replacements
dl1.writebacks               185439 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0006 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0004 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0004 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                 446421 # total number of accesses
dl2.hits                       5092 # total number of hits
dl2.misses                   441329 # total number of misses
dl2.replacements             437233 # total number of replacements
dl2.writebacks               183416 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.9886 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.9794 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.4109 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999825161 # total number of hits
itlb.misses                  174839 # total number of misses
itlb.replacements            174775 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0002 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0002 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             462159977 # total number of accesses
dtlb.hits                 462013283 # total number of hits
dtlb.misses                  146694 # total number of misses
dtlb.replacements            146566 # total number of replacements
dtlb.writebacks               38625 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0003 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0003 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0001 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                1990656 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                 306320 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x012002e530 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                 1197 # total number of pages allocated
mem.page_mem                  9576k # total size of memory pages allocated
mem.ptab_misses             1717867 # total first level page table misses
mem.ptab_accesses        2928610124 # total page table accesses
mem.ptab_miss_rate           0.0006 # first level page table miss rate



>>> FILE: gcc_s1_a1.txt
 push_decl_level pop_decl_level push_binding_level pop_binding_level global_bindings_p keep_next_level kept_level_p declare_parm_level declare_implicit_exception have_exceptions_p declare_uninstantiated_type_level uninstantiated_type_level_p declare_pseudo_global_level pseudo_global_level_p pushlevel pushlevel_temporary poplevel delete_block insert_block add_block_current_level set_block pushlevel_class poplevel_class print_binding_level print_other_binding_stack print_binding_stack push_to_top_level pop_from_top_level set_identifier_type_value set_identifier_local_value set_nested_typename pushtag make_anon_name clear_anon_tags decls_match duplicate_decls adjust_type_value pushdecl pushdecl_top_level push_overloaded_decl_top_level pushdecl_class_level overloaded_globals_p push_overloaded_decl implicitly_declare redeclaration_error_message lookup_label shadow_label define_label define_case_label getdecls gettags storedecls storetags lookup_tag set_current_level_tags_transparency lookup_tag_reverse typedecl_for_tag globalize_nested_type maybe_globalize_type lookup_nested_type lookup_name lookup_name_current_level sigsegv record_builtin_type output_builtin_tdesc_entries push_overloaded_decl_1 init_decl_processingsim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/gcc_s1_a1.txt -max:inst 1000000000 -cache:dl1 dl1:1:32:1:l -cache:il1 il1:1:32:1:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/gcc/gcc00.peak.ev6 ../benchmark/gcc/cp-decl.i -o cp.decl.s 

sim: simulation started @ Fri Dec 12 09:14:50 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/gcc_s1_a1.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:1:32:1:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:1:32:1:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **
warning: partially supported sigaction() call...

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              461479363 # total number of loads and stores executed
sim_elapsed_time                 55 # total simulation time in seconds
sim_inst_rate          18181818.1818 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  805789334 # total number of hits
il1.misses                194210666 # total number of misses
il1.replacements          194210665 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.1942 # miss rate (i.e., misses/ref)
il1.repl_rate                0.1942 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses              194210666 # total number of accesses
il2.hits                  193231022 # total number of hits
il2.misses                   979644 # total number of misses
il2.replacements             975548 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                0.0050 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0050 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              462159977 # total number of accesses
dl1.hits                  199511751 # total number of hits
dl1.misses                262648226 # total number of misses
dl1.replacements          262648225 # total number of replacements
dl1.writebacks             60608628 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.5683 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.5683 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.1311 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses              323256854 # total number of accesses
dl2.hits                  317928841 # total number of hits
dl2.misses                  5328013 # total number of misses
dl2.replacements            5323917 # total number of replacements
dl2.writebacks              2322209 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.0165 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.0165 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.0072 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999825161 # total number of hits
itlb.misses                  174839 # total number of misses
itlb.replacements            174775 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0002 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0002 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             462159977 # total number of accesses
dtlb.hits                 462013283 # total number of hits
dtlb.misses                  146694 # total number of misses
dtlb.replacements            146566 # total number of replacements
dtlb.writebacks               38625 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0003 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0003 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0001 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                1990656 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                 306320 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x012002e530 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                 1197 # total number of pages allocated
mem.page_mem                  9576k # total size of memory pages allocated
mem.ptab_misses             1717867 # total first level page table misses
mem.ptab_accesses        2928610124 # total page table accesses
mem.ptab_miss_rate           0.0006 # first level page table miss rate



>>> FILE: gcc_s1_a1024.txt
 push_decl_level pop_decl_level push_binding_level pop_binding_level global_bindings_p keep_next_level kept_level_p declare_parm_level declare_implicit_exception have_exceptions_p declare_uninstantiated_type_level uninstantiated_type_level_p declare_pseudo_global_level pseudo_global_level_p pushlevel pushlevel_temporary poplevel delete_block insert_block add_block_current_level set_block pushlevel_class poplevel_class print_binding_level print_other_binding_stack print_binding_stack push_to_top_level pop_from_top_level set_identifier_type_value set_identifier_local_value set_nested_typename pushtag make_anon_name clear_anon_tags decls_match duplicate_decls adjust_type_value pushdecl pushdecl_top_level push_overloaded_decl_top_level pushdecl_class_level overloaded_globals_p push_overloaded_decl implicitly_declare redeclaration_error_message lookup_label shadow_label define_label define_case_label getdecls gettags storedecls storetags lookup_tag set_current_level_tags_transparency lookup_tag_reverse typedecl_for_tag globalize_nested_type maybe_globalize_type lookup_nested_type lookup_name lookup_name_current_level sigsegv record_builtin_type output_builtin_tdesc_entries push_overloaded_decl_1 init_decl_processingsim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/gcc_s1_a1024.txt -max:inst 1000000000 -cache:dl1 dl1:1:32:1024:l -cache:il1 il1:1:32:1024:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/gcc/gcc00.peak.ev6 ../benchmark/gcc/cp-decl.i -o cp.decl.s 

sim: simulation started @ Fri Dec 12 09:18:32 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/gcc_s1_a1024.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:1:32:1024:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:1:32:1024:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **
warning: partially supported sigaction() call...

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              461479363 # total number of loads and stores executed
sim_elapsed_time                 54 # total simulation time in seconds
sim_inst_rate          18518518.5185 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  993436161 # total number of hits
il1.misses                  6563839 # total number of misses
il1.replacements            6562815 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0066 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0066 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                6563839 # total number of accesses
il2.hits                    5580385 # total number of hits
il2.misses                   983454 # total number of misses
il2.replacements             979358 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                0.1498 # miss rate (i.e., misses/ref)
il2.repl_rate                0.1492 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              462159977 # total number of accesses
dl1.hits                  450772466 # total number of hits
dl1.misses                 11387511 # total number of misses
dl1.replacements           11386487 # total number of replacements
dl1.writebacks              4923752 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0246 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0246 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0107 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses               16311263 # total number of accesses
dl2.hits                   11233530 # total number of hits
dl2.misses                  5077733 # total number of misses
dl2.replacements            5073637 # total number of replacements
dl2.writebacks              2022208 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.3113 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.3111 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.1240 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999825161 # total number of hits
itlb.misses                  174839 # total number of misses
itlb.replacements            174775 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0002 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0002 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             462159977 # total number of accesses
dtlb.hits                 462013283 # total number of hits
dtlb.misses                  146694 # total number of misses
dtlb.replacements            146566 # total number of replacements
dtlb.writebacks               38625 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0003 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0003 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0001 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                1990656 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                 306320 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x012002e530 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                 1197 # total number of pages allocated
mem.page_mem                  9576k # total size of memory pages allocated
mem.ptab_misses             1717867 # total first level page table misses
mem.ptab_accesses        2928610124 # total page table accesses
mem.ptab_miss_rate           0.0006 # first level page table miss rate



>>> FILE: gcc_s1_a256.txt
 push_decl_level pop_decl_level push_binding_level pop_binding_level global_bindings_p keep_next_level kept_level_p declare_parm_level declare_implicit_exception have_exceptions_p declare_uninstantiated_type_level uninstantiated_type_level_p declare_pseudo_global_level pseudo_global_level_p pushlevel pushlevel_temporary poplevel delete_block insert_block add_block_current_level set_block pushlevel_class poplevel_class print_binding_level print_other_binding_stack print_binding_stack push_to_top_level pop_from_top_level set_identifier_type_value set_identifier_local_value set_nested_typename pushtag make_anon_name clear_anon_tags decls_match duplicate_decls adjust_type_value pushdecl pushdecl_top_level push_overloaded_decl_top_level pushdecl_class_level overloaded_globals_p push_overloaded_decl implicitly_declare redeclaration_error_message lookup_label shadow_label define_label define_case_label getdecls gettags storedecls storetags lookup_tag set_current_level_tags_transparency lookup_tag_reverse typedecl_for_tag globalize_nested_type maybe_globalize_type lookup_nested_type lookup_name lookup_name_current_level sigsegv record_builtin_type output_builtin_tdesc_entries push_overloaded_decl_1 init_decl_processingsim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/gcc_s1_a256.txt -max:inst 1000000000 -cache:dl1 dl1:1:32:256:l -cache:il1 il1:1:32:256:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/gcc/gcc00.peak.ev6 ../benchmark/gcc/cp-decl.i -o cp.decl.s 

sim: simulation started @ Fri Dec 12 09:17:39 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/gcc_s1_a256.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:1:32:256:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:1:32:256:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **
warning: partially supported sigaction() call...

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              461479363 # total number of loads and stores executed
sim_elapsed_time                 52 # total simulation time in seconds
sim_inst_rate          19230769.2308 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  949295293 # total number of hits
il1.misses                 50704707 # total number of misses
il1.replacements           50704451 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0507 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0507 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses               50704707 # total number of accesses
il2.hits                   49722644 # total number of hits
il2.misses                   982063 # total number of misses
il2.replacements             977967 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                0.0194 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0193 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              462159977 # total number of accesses
dl1.hits                  443097736 # total number of hits
dl1.misses                 19062241 # total number of misses
dl1.replacements           19061985 # total number of replacements
dl1.writebacks              7598758 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0412 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0412 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0164 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses               26660999 # total number of accesses
dl2.hits                   21420594 # total number of hits
dl2.misses                  5240405 # total number of misses
dl2.replacements            5236309 # total number of replacements
dl2.writebacks              2227095 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.1966 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.1964 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.0835 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999825161 # total number of hits
itlb.misses                  174839 # total number of misses
itlb.replacements            174775 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0002 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0002 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             462159977 # total number of accesses
dtlb.hits                 462013283 # total number of hits
dtlb.misses                  146694 # total number of misses
dtlb.replacements            146566 # total number of replacements
dtlb.writebacks               38625 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0003 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0003 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0001 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                1990656 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                 306320 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x012002e530 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                 1197 # total number of pages allocated
mem.page_mem                  9576k # total size of memory pages allocated
mem.ptab_misses             1717867 # total first level page table misses
mem.ptab_accesses        2928610124 # total page table accesses
mem.ptab_miss_rate           0.0006 # first level page table miss rate



>>> FILE: gcc_s1_a32.txt
 push_decl_level pop_decl_level push_binding_level pop_binding_level global_bindings_p keep_next_level kept_level_p declare_parm_level declare_implicit_exception have_exceptions_p declare_uninstantiated_type_level uninstantiated_type_level_p declare_pseudo_global_level pseudo_global_level_p pushlevel pushlevel_temporary poplevel delete_block insert_block add_block_current_level set_block pushlevel_class poplevel_class print_binding_level print_other_binding_stack print_binding_stack push_to_top_level pop_from_top_level set_identifier_type_value set_identifier_local_value set_nested_typename pushtag make_anon_name clear_anon_tags decls_match duplicate_decls adjust_type_value pushdecl pushdecl_top_level push_overloaded_decl_top_level pushdecl_class_level overloaded_globals_p push_overloaded_decl implicitly_declare redeclaration_error_message lookup_label shadow_label define_label define_case_label getdecls gettags storedecls storetags lookup_tag set_current_level_tags_transparency lookup_tag_reverse typedecl_for_tag globalize_nested_type maybe_globalize_type lookup_nested_type lookup_name lookup_name_current_level sigsegv record_builtin_type output_builtin_tdesc_entries push_overloaded_decl_1 init_decl_processingsim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/gcc_s1_a32.txt -max:inst 1000000000 -cache:dl1 dl1:1:32:32:l -cache:il1 il1:1:32:32:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/gcc/gcc00.peak.ev6 ../benchmark/gcc/cp-decl.i -o cp.decl.s 

sim: simulation started @ Fri Dec 12 09:15:45 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/gcc_s1_a32.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:1:32:32:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:1:32:32:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **
warning: partially supported sigaction() call...

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              461479363 # total number of loads and stores executed
sim_elapsed_time                 59 # total simulation time in seconds
sim_inst_rate          16949152.5424 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  905974941 # total number of hits
il1.misses                 94025059 # total number of misses
il1.replacements           94025027 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0940 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0940 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses               94025059 # total number of accesses
il2.hits                   93045460 # total number of hits
il2.misses                   979599 # total number of misses
il2.replacements             975503 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                0.0104 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0104 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              462159977 # total number of accesses
dl1.hits                  406491146 # total number of hits
dl1.misses                 55668831 # total number of misses
dl1.replacements           55668799 # total number of replacements
dl1.writebacks             19263187 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.1205 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.1205 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0417 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses               74932018 # total number of accesses
dl2.hits                   69603672 # total number of hits
dl2.misses                  5328346 # total number of misses
dl2.replacements            5324250 # total number of replacements
dl2.writebacks              2322299 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.0711 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.0711 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.0310 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999825161 # total number of hits
itlb.misses                  174839 # total number of misses
itlb.replacements            174775 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0002 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0002 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             462159977 # total number of accesses
dtlb.hits                 462013283 # total number of hits
dtlb.misses                  146694 # total number of misses
dtlb.replacements            146566 # total number of replacements
dtlb.writebacks               38625 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0003 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0003 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0001 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                1990656 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                 306320 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x012002e530 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                 1197 # total number of pages allocated
mem.page_mem                  9576k # total size of memory pages allocated
mem.ptab_misses             1717867 # total first level page table misses
mem.ptab_accesses        2928610124 # total page table accesses
mem.ptab_miss_rate           0.0006 # first level page table miss rate



>>> FILE: gcc_s1_a64.txt
 push_decl_level pop_decl_level push_binding_level pop_binding_level global_bindings_p keep_next_level kept_level_p declare_parm_level declare_implicit_exception have_exceptions_p declare_uninstantiated_type_level uninstantiated_type_level_p declare_pseudo_global_level pseudo_global_level_p pushlevel pushlevel_temporary poplevel delete_block insert_block add_block_current_level set_block pushlevel_class poplevel_class print_binding_level print_other_binding_stack print_binding_stack push_to_top_level pop_from_top_level set_identifier_type_value set_identifier_local_value set_nested_typename pushtag make_anon_name clear_anon_tags decls_match duplicate_decls adjust_type_value pushdecl pushdecl_top_level push_overloaded_decl_top_level pushdecl_class_level overloaded_globals_p push_overloaded_decl implicitly_declare redeclaration_error_message lookup_label shadow_label define_label define_case_label getdecls gettags storedecls storetags lookup_tag set_current_level_tags_transparency lookup_tag_reverse typedecl_for_tag globalize_nested_type maybe_globalize_type lookup_nested_type lookup_name lookup_name_current_level sigsegv record_builtin_type output_builtin_tdesc_entries push_overloaded_decl_1 init_decl_processingsim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/gcc_s1_a64.txt -max:inst 1000000000 -cache:dl1 dl1:1:32:64:l -cache:il1 il1:1:32:64:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/gcc/gcc00.peak.ev6 ../benchmark/gcc/cp-decl.i -o cp.decl.s 

sim: simulation started @ Fri Dec 12 09:16:44 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/gcc_s1_a64.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:1:32:64:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:1:32:64:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **
warning: partially supported sigaction() call...

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              461479363 # total number of loads and stores executed
sim_elapsed_time                 55 # total simulation time in seconds
sim_inst_rate          18181818.1818 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  919213020 # total number of hits
il1.misses                 80786980 # total number of misses
il1.replacements           80786916 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0808 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0808 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses               80786980 # total number of accesses
il2.hits                   79806959 # total number of hits
il2.misses                   980021 # total number of misses
il2.replacements             975925 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                0.0121 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0121 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              462159977 # total number of accesses
dl1.hits                  424394480 # total number of hits
dl1.misses                 37765497 # total number of misses
dl1.replacements           37765433 # total number of replacements
dl1.writebacks             13650014 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0817 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0817 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0295 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses               51415511 # total number of accesses
dl2.hits                   46086599 # total number of hits
dl2.misses                  5328912 # total number of misses
dl2.replacements            5324816 # total number of replacements
dl2.writebacks              2322340 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.1036 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.1036 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.0452 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999825161 # total number of hits
itlb.misses                  174839 # total number of misses
itlb.replacements            174775 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0002 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0002 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             462159977 # total number of accesses
dtlb.hits                 462013283 # total number of hits
dtlb.misses                  146694 # total number of misses
dtlb.replacements            146566 # total number of replacements
dtlb.writebacks               38625 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0003 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0003 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0001 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                1990656 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                 306320 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x012002e530 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                 1197 # total number of pages allocated
mem.page_mem                  9576k # total size of memory pages allocated
mem.ptab_misses             1717867 # total first level page table misses
mem.ptab_accesses        2928610124 # total page table accesses
mem.ptab_miss_rate           0.0006 # first level page table miss rate



>>> FILE: gcc_s256_a1.txt
 push_decl_level pop_decl_level push_binding_level pop_binding_level global_bindings_p keep_next_level kept_level_p declare_parm_level declare_implicit_exception have_exceptions_p declare_uninstantiated_type_level uninstantiated_type_level_p declare_pseudo_global_level pseudo_global_level_p pushlevel pushlevel_temporary poplevel delete_block insert_block add_block_current_level set_block pushlevel_class poplevel_class print_binding_level print_other_binding_stack print_binding_stack push_to_top_level pop_from_top_level set_identifier_type_value set_identifier_local_value set_nested_typename pushtag make_anon_name clear_anon_tags decls_match duplicate_decls adjust_type_value pushdecl pushdecl_top_level push_overloaded_decl_top_level pushdecl_class_level overloaded_globals_p push_overloaded_decl implicitly_declare redeclaration_error_message lookup_label shadow_label define_label define_case_label getdecls gettags storedecls storetags lookup_tag set_current_level_tags_transparency lookup_tag_reverse typedecl_for_tag globalize_nested_type maybe_globalize_type lookup_nested_type lookup_name lookup_name_current_level sigsegv record_builtin_type output_builtin_tdesc_entries push_overloaded_decl_1 init_decl_processingsim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/gcc_s256_a1.txt -max:inst 1000000000 -cache:dl1 dl1:256:32:1:l -cache:il1 il1:256:32:1:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/gcc/gcc00.peak.ev6 ../benchmark/gcc/cp-decl.i -o cp.decl.s 

sim: simulation started @ Fri Dec 12 09:27:50 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/gcc_s256_a1.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:256:32:1:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:256:32:1:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **
warning: partially supported sigaction() call...

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              461479363 # total number of loads and stores executed
sim_elapsed_time                 47 # total simulation time in seconds
sim_inst_rate          21276595.7447 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  945899256 # total number of hits
il1.misses                 54100744 # total number of misses
il1.replacements           54100488 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0541 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0541 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses               54100744 # total number of accesses
il2.hits                   53121100 # total number of hits
il2.misses                   979644 # total number of misses
il2.replacements             975548 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                0.0181 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0180 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              462159977 # total number of accesses
dl1.hits                  431282938 # total number of hits
dl1.misses                 30877039 # total number of misses
dl1.replacements           30876783 # total number of replacements
dl1.writebacks             11511038 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0668 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0668 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0249 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses               42388077 # total number of accesses
dl2.hits                   37060064 # total number of hits
dl2.misses                  5328013 # total number of misses
dl2.replacements            5323917 # total number of replacements
dl2.writebacks              2322209 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.1257 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.1256 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.0548 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999825161 # total number of hits
itlb.misses                  174839 # total number of misses
itlb.replacements            174775 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0002 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0002 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             462159977 # total number of accesses
dtlb.hits                 462013283 # total number of hits
dtlb.misses                  146694 # total number of misses
dtlb.replacements            146566 # total number of replacements
dtlb.writebacks               38625 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0003 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0003 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0001 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                1990656 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                 306320 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x012002e530 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                 1197 # total number of pages allocated
mem.page_mem                  9576k # total size of memory pages allocated
mem.ptab_misses             1717867 # total first level page table misses
mem.ptab_accesses        2928610124 # total page table accesses
mem.ptab_miss_rate           0.0006 # first level page table miss rate



>>> FILE: gcc_s256_a1024.txt
 push_decl_level pop_decl_level push_binding_level pop_binding_level global_bindings_p keep_next_level kept_level_p declare_parm_level declare_implicit_exception have_exceptions_p declare_uninstantiated_type_level uninstantiated_type_level_p declare_pseudo_global_level pseudo_global_level_p pushlevel pushlevel_temporary poplevel delete_block insert_block add_block_current_level set_block pushlevel_class poplevel_class print_binding_level print_other_binding_stack print_binding_stack push_to_top_level pop_from_top_level set_identifier_type_value set_identifier_local_value set_nested_typename pushtag make_anon_name clear_anon_tags decls_match duplicate_decls adjust_type_value pushdecl pushdecl_top_level push_overloaded_decl_top_level pushdecl_class_level overloaded_globals_p push_overloaded_decl implicitly_declare redeclaration_error_message lookup_label shadow_label define_label define_case_label getdecls gettags storedecls storetags lookup_tag set_current_level_tags_transparency lookup_tag_reverse typedecl_for_tag globalize_nested_type maybe_globalize_type lookup_nested_type lookup_name lookup_name_current_level sigsegv record_builtin_type output_builtin_tdesc_entries push_overloaded_decl_1 init_decl_processingsim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/gcc_s256_a1024.txt -max:inst 1000000000 -cache:dl1 dl1:256:32:1024:l -cache:il1 il1:256:32:1024:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/gcc/gcc00.peak.ev6 ../benchmark/gcc/cp-decl.i -o cp.decl.s 

sim: simulation started @ Fri Dec 12 09:31:08 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/gcc_s256_a1024.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:256:32:1024:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:256:32:1024:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **
warning: partially supported sigaction() call...

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              461479363 # total number of loads and stores executed
sim_elapsed_time                 50 # total simulation time in seconds
sim_inst_rate          20000000.0000 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  999976176 # total number of hits
il1.misses                    23824 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                  23824 # total number of accesses
il2.hits                          0 # total number of hits
il2.misses                    23824 # total number of misses
il2.replacements              19728 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.8281 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              462159977 # total number of accesses
dl1.hits                  461924961 # total number of hits
dl1.misses                   235016 # total number of misses
dl1.replacements                  0 # total number of replacements
dl1.writebacks                    0 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0005 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                 235016 # total number of accesses
dl2.hits                          0 # total number of hits
dl2.misses                   235016 # total number of misses
dl2.replacements             230920 # total number of replacements
dl2.writebacks                    0 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.9826 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999825161 # total number of hits
itlb.misses                  174839 # total number of misses
itlb.replacements            174775 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0002 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0002 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             462159977 # total number of accesses
dtlb.hits                 462013283 # total number of hits
dtlb.misses                  146694 # total number of misses
dtlb.replacements            146566 # total number of replacements
dtlb.writebacks               38625 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0003 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0003 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0001 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                1990656 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                 306320 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x012002e530 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                 1197 # total number of pages allocated
mem.page_mem                  9576k # total size of memory pages allocated
mem.ptab_misses             1717867 # total first level page table misses
mem.ptab_accesses        2928610124 # total page table accesses
mem.ptab_miss_rate           0.0006 # first level page table miss rate



>>> FILE: gcc_s256_a256.txt
 push_decl_level pop_decl_level push_binding_level pop_binding_level global_bindings_p keep_next_level kept_level_p declare_parm_level declare_implicit_exception have_exceptions_p declare_uninstantiated_type_level uninstantiated_type_level_p declare_pseudo_global_level pseudo_global_level_p pushlevel pushlevel_temporary poplevel delete_block insert_block add_block_current_level set_block pushlevel_class poplevel_class print_binding_level print_other_binding_stack print_binding_stack push_to_top_level pop_from_top_level set_identifier_type_value set_identifier_local_value set_nested_typename pushtag make_anon_name clear_anon_tags decls_match duplicate_decls adjust_type_value pushdecl pushdecl_top_level push_overloaded_decl_top_level pushdecl_class_level overloaded_globals_p push_overloaded_decl implicitly_declare redeclaration_error_message lookup_label shadow_label define_label define_case_label getdecls gettags storedecls storetags lookup_tag set_current_level_tags_transparency lookup_tag_reverse typedecl_for_tag globalize_nested_type maybe_globalize_type lookup_nested_type lookup_name lookup_name_current_level sigsegv record_builtin_type output_builtin_tdesc_entries push_overloaded_decl_1 init_decl_processingsim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/gcc_s256_a256.txt -max:inst 1000000000 -cache:dl1 dl1:256:32:256:l -cache:il1 il1:256:32:256:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/gcc/gcc00.peak.ev6 ../benchmark/gcc/cp-decl.i -o cp.decl.s 

sim: simulation started @ Fri Dec 12 09:30:17 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/gcc_s256_a256.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:256:32:256:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:256:32:256:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **
warning: partially supported sigaction() call...

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              461479363 # total number of loads and stores executed
sim_elapsed_time                 51 # total simulation time in seconds
sim_inst_rate          19607843.1373 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  999976176 # total number of hits
il1.misses                    23824 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                  23824 # total number of accesses
il2.hits                          0 # total number of hits
il2.misses                    23824 # total number of misses
il2.replacements              19728 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.8281 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              462159977 # total number of accesses
dl1.hits                  461903300 # total number of hits
dl1.misses                   256677 # total number of misses
dl1.replacements             191141 # total number of replacements
dl1.writebacks               181709 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0006 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0004 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0004 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                 438386 # total number of accesses
dl2.hits                       7032 # total number of hits
dl2.misses                   431354 # total number of misses
dl2.replacements             427258 # total number of replacements
dl2.writebacks               179709 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.9840 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.9746 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.4099 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999825161 # total number of hits
itlb.misses                  174839 # total number of misses
itlb.replacements            174775 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0002 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0002 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             462159977 # total number of accesses
dtlb.hits                 462013283 # total number of hits
dtlb.misses                  146694 # total number of misses
dtlb.replacements            146566 # total number of replacements
dtlb.writebacks               38625 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0003 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0003 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0001 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                1990656 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                 306320 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x012002e530 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                 1197 # total number of pages allocated
mem.page_mem                  9576k # total size of memory pages allocated
mem.ptab_misses             1717867 # total first level page table misses
mem.ptab_accesses        2928610124 # total page table accesses
mem.ptab_miss_rate           0.0006 # first level page table miss rate



>>> FILE: gcc_s256_a32.txt
 push_decl_level pop_decl_level push_binding_level pop_binding_level global_bindings_p keep_next_level kept_level_p declare_parm_level declare_implicit_exception have_exceptions_p declare_uninstantiated_type_level uninstantiated_type_level_p declare_pseudo_global_level pseudo_global_level_p pushlevel pushlevel_temporary poplevel delete_block insert_block add_block_current_level set_block pushlevel_class poplevel_class print_binding_level print_other_binding_stack print_binding_stack push_to_top_level pop_from_top_level set_identifier_type_value set_identifier_local_value set_nested_typename pushtag make_anon_name clear_anon_tags decls_match duplicate_decls adjust_type_value pushdecl pushdecl_top_level push_overloaded_decl_top_level pushdecl_class_level overloaded_globals_p push_overloaded_decl implicitly_declare redeclaration_error_message lookup_label shadow_label define_label define_case_label getdecls gettags storedecls storetags lookup_tag set_current_level_tags_transparency lookup_tag_reverse typedecl_for_tag globalize_nested_type maybe_globalize_type lookup_nested_type lookup_name lookup_name_current_level sigsegv record_builtin_type output_builtin_tdesc_entries push_overloaded_decl_1 init_decl_processingsim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/gcc_s256_a32.txt -max:inst 1000000000 -cache:dl1 dl1:256:32:32:l -cache:il1 il1:256:32:32:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/gcc/gcc00.peak.ev6 ../benchmark/gcc/cp-decl.i -o cp.decl.s 

sim: simulation started @ Fri Dec 12 09:28:37 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/gcc_s256_a32.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:256:32:32:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:256:32:32:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **
warning: partially supported sigaction() call...

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              461479363 # total number of loads and stores executed
sim_elapsed_time                 49 # total simulation time in seconds
sim_inst_rate          20408163.2653 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  999407706 # total number of hits
il1.misses                   592294 # total number of misses
il1.replacements             584102 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0006 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0006 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                 592294 # total number of accesses
il2.hits                       4743 # total number of hits
il2.misses                   587551 # total number of misses
il2.replacements             583455 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                0.9920 # miss rate (i.e., misses/ref)
il2.repl_rate                0.9851 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              462159977 # total number of accesses
dl1.hits                  460258383 # total number of hits
dl1.misses                  1901594 # total number of misses
dl1.replacements            1893402 # total number of replacements
dl1.writebacks               630735 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0041 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0041 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0014 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                2532329 # total number of accesses
dl2.hits                     136095 # total number of hits
dl2.misses                  2396234 # total number of misses
dl2.replacements            2392138 # total number of replacements
dl2.writebacks               625380 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.9463 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.9446 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.2470 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999825161 # total number of hits
itlb.misses                  174839 # total number of misses
itlb.replacements            174775 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0002 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0002 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             462159977 # total number of accesses
dtlb.hits                 462013283 # total number of hits
dtlb.misses                  146694 # total number of misses
dtlb.replacements            146566 # total number of replacements
dtlb.writebacks               38625 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0003 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0003 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0001 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                1990656 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                 306320 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x012002e530 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                 1197 # total number of pages allocated
mem.page_mem                  9576k # total size of memory pages allocated
mem.ptab_misses             1717867 # total first level page table misses
mem.ptab_accesses        2928610124 # total page table accesses
mem.ptab_miss_rate           0.0006 # first level page table miss rate



>>> FILE: gcc_s256_a64.txt
 push_decl_level pop_decl_level push_binding_level pop_binding_level global_bindings_p keep_next_level kept_level_p declare_parm_level declare_implicit_exception have_exceptions_p declare_uninstantiated_type_level uninstantiated_type_level_p declare_pseudo_global_level pseudo_global_level_p pushlevel pushlevel_temporary poplevel delete_block insert_block add_block_current_level set_block pushlevel_class poplevel_class print_binding_level print_other_binding_stack print_binding_stack push_to_top_level pop_from_top_level set_identifier_type_value set_identifier_local_value set_nested_typename pushtag make_anon_name clear_anon_tags decls_match duplicate_decls adjust_type_value pushdecl pushdecl_top_level push_overloaded_decl_top_level pushdecl_class_level overloaded_globals_p push_overloaded_decl implicitly_declare redeclaration_error_message lookup_label shadow_label define_label define_case_label getdecls gettags storedecls storetags lookup_tag set_current_level_tags_transparency lookup_tag_reverse typedecl_for_tag globalize_nested_type maybe_globalize_type lookup_nested_type lookup_name lookup_name_current_level sigsegv record_builtin_type output_builtin_tdesc_entries push_overloaded_decl_1 init_decl_processingsim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/gcc_s256_a64.txt -max:inst 1000000000 -cache:dl1 dl1:256:32:64:l -cache:il1 il1:256:32:64:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/gcc/gcc00.peak.ev6 ../benchmark/gcc/cp-decl.i -o cp.decl.s 

sim: simulation started @ Fri Dec 12 09:29:26 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/gcc_s256_a64.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:256:32:64:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:256:32:64:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **
warning: partially supported sigaction() call...

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              461479363 # total number of loads and stores executed
sim_elapsed_time                 51 # total simulation time in seconds
sim_inst_rate          19607843.1373 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  999899218 # total number of hits
il1.misses                   100782 # total number of misses
il1.replacements              84398 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0001 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0001 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                 100782 # total number of accesses
il2.hits                       4310 # total number of hits
il2.misses                    96472 # total number of misses
il2.replacements              92376 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                0.9572 # miss rate (i.e., misses/ref)
il2.repl_rate                0.9166 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              462159977 # total number of accesses
dl1.hits                  460778879 # total number of hits
dl1.misses                  1381098 # total number of misses
dl1.replacements            1364714 # total number of replacements
dl1.writebacks               444157 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0030 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0030 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0010 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                1825255 # total number of accesses
dl2.hits                      23943 # total number of hits
dl2.misses                  1801312 # total number of misses
dl2.replacements            1797216 # total number of replacements
dl2.writebacks               442726 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.9869 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.9846 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.2426 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999825161 # total number of hits
itlb.misses                  174839 # total number of misses
itlb.replacements            174775 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0002 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0002 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             462159977 # total number of accesses
dtlb.hits                 462013283 # total number of hits
dtlb.misses                  146694 # total number of misses
dtlb.replacements            146566 # total number of replacements
dtlb.writebacks               38625 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0003 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0003 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0001 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                1990656 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                 306320 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x012002e530 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                 1197 # total number of pages allocated
mem.page_mem                  9576k # total size of memory pages allocated
mem.ptab_misses             1717867 # total first level page table misses
mem.ptab_accesses        2928610124 # total page table accesses
mem.ptab_miss_rate           0.0006 # first level page table miss rate



>>> FILE: gcc_s32_a1.txt
 push_decl_level pop_decl_level push_binding_level pop_binding_level global_bindings_p keep_next_level kept_level_p declare_parm_level declare_implicit_exception have_exceptions_p declare_uninstantiated_type_level uninstantiated_type_level_p declare_pseudo_global_level pseudo_global_level_p pushlevel pushlevel_temporary poplevel delete_block insert_block add_block_current_level set_block pushlevel_class poplevel_class print_binding_level print_other_binding_stack print_binding_stack push_to_top_level pop_from_top_level set_identifier_type_value set_identifier_local_value set_nested_typename pushtag make_anon_name clear_anon_tags decls_match duplicate_decls adjust_type_value pushdecl pushdecl_top_level push_overloaded_decl_top_level pushdecl_class_level overloaded_globals_p push_overloaded_decl implicitly_declare redeclaration_error_message lookup_label shadow_label define_label define_case_label getdecls gettags storedecls storetags lookup_tag set_current_level_tags_transparency lookup_tag_reverse typedecl_for_tag globalize_nested_type maybe_globalize_type lookup_nested_type lookup_name lookup_name_current_level sigsegv record_builtin_type output_builtin_tdesc_entries push_overloaded_decl_1 init_decl_processingsim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/gcc_s32_a1.txt -max:inst 1000000000 -cache:dl1 dl1:32:32:1:l -cache:il1 il1:32:32:1:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/gcc/gcc00.peak.ev6 ../benchmark/gcc/cp-decl.i -o cp.decl.s 

sim: simulation started @ Fri Dec 12 09:19:26 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/gcc_s32_a1.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:32:32:1:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:32:32:1:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **
warning: partially supported sigaction() call...

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              461479363 # total number of loads and stores executed
sim_elapsed_time                 50 # total simulation time in seconds
sim_inst_rate          20000000.0000 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  897689585 # total number of hits
il1.misses                102310415 # total number of misses
il1.replacements          102310383 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.1023 # miss rate (i.e., misses/ref)
il1.repl_rate                0.1023 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses              102310415 # total number of accesses
il2.hits                  101330771 # total number of hits
il2.misses                   979644 # total number of misses
il2.replacements             975548 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                0.0096 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0095 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              462159977 # total number of accesses
dl1.hits                  382858420 # total number of hits
dl1.misses                 79301557 # total number of misses
dl1.replacements           79301525 # total number of replacements
dl1.writebacks             25474011 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.1716 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.1716 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0551 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses              104775568 # total number of accesses
dl2.hits                   99447555 # total number of hits
dl2.misses                  5328013 # total number of misses
dl2.replacements            5323917 # total number of replacements
dl2.writebacks              2322209 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.0509 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.0508 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.0222 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999825161 # total number of hits
itlb.misses                  174839 # total number of misses
itlb.replacements            174775 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0002 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0002 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             462159977 # total number of accesses
dtlb.hits                 462013283 # total number of hits
dtlb.misses                  146694 # total number of misses
dtlb.replacements            146566 # total number of replacements
dtlb.writebacks               38625 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0003 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0003 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0001 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                1990656 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                 306320 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x012002e530 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                 1197 # total number of pages allocated
mem.page_mem                  9576k # total size of memory pages allocated
mem.ptab_misses             1717867 # total first level page table misses
mem.ptab_accesses        2928610124 # total page table accesses
mem.ptab_miss_rate           0.0006 # first level page table miss rate



>>> FILE: gcc_s32_a1024.txt
 push_decl_level pop_decl_level push_binding_level pop_binding_level global_bindings_p keep_next_level kept_level_p declare_parm_level declare_implicit_exception have_exceptions_p declare_uninstantiated_type_level uninstantiated_type_level_p declare_pseudo_global_level pseudo_global_level_p pushlevel pushlevel_temporary poplevel delete_block insert_block add_block_current_level set_block pushlevel_class poplevel_class print_binding_level print_other_binding_stack print_binding_stack push_to_top_level pop_from_top_level set_identifier_type_value set_identifier_local_value set_nested_typename pushtag make_anon_name clear_anon_tags decls_match duplicate_decls adjust_type_value pushdecl pushdecl_top_level push_overloaded_decl_top_level pushdecl_class_level overloaded_globals_p push_overloaded_decl implicitly_declare redeclaration_error_message lookup_label shadow_label define_label define_case_label getdecls gettags storedecls storetags lookup_tag set_current_level_tags_transparency lookup_tag_reverse typedecl_for_tag globalize_nested_type maybe_globalize_type lookup_nested_type lookup_name lookup_name_current_level sigsegv record_builtin_type output_builtin_tdesc_entries push_overloaded_decl_1 init_decl_processingsim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/gcc_s32_a1024.txt -max:inst 1000000000 -cache:dl1 dl1:32:32:1024:l -cache:il1 il1:32:32:1024:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/gcc/gcc00.peak.ev6 ../benchmark/gcc/cp-decl.i -o cp.decl.s 

sim: simulation started @ Fri Dec 12 09:22:50 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/gcc_s32_a1024.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:32:32:1024:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:32:32:1024:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **
warning: partially supported sigaction() call...

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              461479363 # total number of loads and stores executed
sim_elapsed_time                 52 # total simulation time in seconds
sim_inst_rate          19230769.2308 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  999976176 # total number of hits
il1.misses                    23824 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                  23824 # total number of accesses
il2.hits                          0 # total number of hits
il2.misses                    23824 # total number of misses
il2.replacements              19728 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.8281 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              462159977 # total number of accesses
dl1.hits                  461363091 # total number of hits
dl1.misses                   796886 # total number of misses
dl1.replacements             764118 # total number of replacements
dl1.writebacks               374240 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0017 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0017 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0008 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                1171126 # total number of accesses
dl2.hits                      13464 # total number of hits
dl2.misses                  1157662 # total number of misses
dl2.replacements            1153566 # total number of replacements
dl2.writebacks               373367 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.9885 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.9850 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.3188 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999825161 # total number of hits
itlb.misses                  174839 # total number of misses
itlb.replacements            174775 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0002 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0002 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             462159977 # total number of accesses
dtlb.hits                 462013283 # total number of hits
dtlb.misses                  146694 # total number of misses
dtlb.replacements            146566 # total number of replacements
dtlb.writebacks               38625 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0003 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0003 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0001 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                1990656 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                 306320 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x012002e530 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                 1197 # total number of pages allocated
mem.page_mem                  9576k # total size of memory pages allocated
mem.ptab_misses             1717867 # total first level page table misses
mem.ptab_accesses        2928610124 # total page table accesses
mem.ptab_miss_rate           0.0006 # first level page table miss rate



>>> FILE: gcc_s32_a256.txt
 push_decl_level pop_decl_level push_binding_level pop_binding_level global_bindings_p keep_next_level kept_level_p declare_parm_level declare_implicit_exception have_exceptions_p declare_uninstantiated_type_level uninstantiated_type_level_p declare_pseudo_global_level pseudo_global_level_p pushlevel pushlevel_temporary poplevel delete_block insert_block add_block_current_level set_block pushlevel_class poplevel_class print_binding_level print_other_binding_stack print_binding_stack push_to_top_level pop_from_top_level set_identifier_type_value set_identifier_local_value set_nested_typename pushtag make_anon_name clear_anon_tags decls_match duplicate_decls adjust_type_value pushdecl pushdecl_top_level push_overloaded_decl_top_level pushdecl_class_level overloaded_globals_p push_overloaded_decl implicitly_declare redeclaration_error_message lookup_label shadow_label define_label define_case_label getdecls gettags storedecls storetags lookup_tag set_current_level_tags_transparency lookup_tag_reverse typedecl_for_tag globalize_nested_type maybe_globalize_type lookup_nested_type lookup_name lookup_name_current_level sigsegv record_builtin_type output_builtin_tdesc_entries push_overloaded_decl_1 init_decl_processingsim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/gcc_s32_a256.txt -max:inst 1000000000 -cache:dl1 dl1:32:32:256:l -cache:il1 il1:32:32:256:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/gcc/gcc00.peak.ev6 ../benchmark/gcc/cp-decl.i -o cp.decl.s 

sim: simulation started @ Fri Dec 12 09:21:59 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/gcc_s32_a256.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:32:32:256:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:32:32:256:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **
warning: partially supported sigaction() call...

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              461479363 # total number of loads and stores executed
sim_elapsed_time                 51 # total simulation time in seconds
sim_inst_rate          19607843.1373 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  999400997 # total number of hits
il1.misses                   599003 # total number of misses
il1.replacements             590811 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0006 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0006 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                 599003 # total number of accesses
il2.hits                       6546 # total number of hits
il2.misses                   592457 # total number of misses
il2.replacements             588361 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                0.9891 # miss rate (i.e., misses/ref)
il2.repl_rate                0.9822 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              462159977 # total number of accesses
dl1.hits                  460274059 # total number of hits
dl1.misses                  1885918 # total number of misses
dl1.replacements            1877726 # total number of replacements
dl1.writebacks               631595 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0041 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0041 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0014 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                2517513 # total number of accesses
dl2.hits                     140335 # total number of hits
dl2.misses                  2377178 # total number of misses
dl2.replacements            2373082 # total number of replacements
dl2.writebacks               625802 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.9443 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.9426 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.2486 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999825161 # total number of hits
itlb.misses                  174839 # total number of misses
itlb.replacements            174775 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0002 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0002 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             462159977 # total number of accesses
dtlb.hits                 462013283 # total number of hits
dtlb.misses                  146694 # total number of misses
dtlb.replacements            146566 # total number of replacements
dtlb.writebacks               38625 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0003 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0003 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0001 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                1990656 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                 306320 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x012002e530 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                 1197 # total number of pages allocated
mem.page_mem                  9576k # total size of memory pages allocated
mem.ptab_misses             1717867 # total first level page table misses
mem.ptab_accesses        2928610124 # total page table accesses
mem.ptab_miss_rate           0.0006 # first level page table miss rate



>>> FILE: gcc_s32_a32.txt
 push_decl_level pop_decl_level push_binding_level pop_binding_level global_bindings_p keep_next_level kept_level_p declare_parm_level declare_implicit_exception have_exceptions_p declare_uninstantiated_type_level uninstantiated_type_level_p declare_pseudo_global_level pseudo_global_level_p pushlevel pushlevel_temporary poplevel delete_block insert_block add_block_current_level set_block pushlevel_class poplevel_class print_binding_level print_other_binding_stack print_binding_stack push_to_top_level pop_from_top_level set_identifier_type_value set_identifier_local_value set_nested_typename pushtag make_anon_name clear_anon_tags decls_match duplicate_decls adjust_type_value pushdecl pushdecl_top_level push_overloaded_decl_top_level pushdecl_class_level overloaded_globals_p push_overloaded_decl implicitly_declare redeclaration_error_message lookup_label shadow_label define_label define_case_label getdecls gettags storedecls storetags lookup_tag set_current_level_tags_transparency lookup_tag_reverse typedecl_for_tag globalize_nested_type maybe_globalize_type lookup_nested_type lookup_name lookup_name_current_level sigsegv record_builtin_type output_builtin_tdesc_entries push_overloaded_decl_1 init_decl_processingsim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/gcc_s32_a32.txt -max:inst 1000000000 -cache:dl1 dl1:32:32:32:l -cache:il1 il1:32:32:32:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/gcc/gcc00.peak.ev6 ../benchmark/gcc/cp-decl.i -o cp.decl.s 

sim: simulation started @ Fri Dec 12 09:20:16 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/gcc_s32_a32.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:32:32:32:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:32:32:32:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **
warning: partially supported sigaction() call...

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              461479363 # total number of loads and stores executed
sim_elapsed_time                 51 # total simulation time in seconds
sim_inst_rate          19607843.1373 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  993257250 # total number of hits
il1.misses                  6742750 # total number of misses
il1.replacements            6741726 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0067 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0067 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                6742750 # total number of accesses
il2.hits                    5758691 # total number of hits
il2.misses                   984059 # total number of misses
il2.replacements             979963 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                0.1459 # miss rate (i.e., misses/ref)
il2.repl_rate                0.1453 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              462159977 # total number of accesses
dl1.hits                  450674931 # total number of hits
dl1.misses                 11485046 # total number of misses
dl1.replacements           11484022 # total number of replacements
dl1.writebacks              4932772 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0249 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0248 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0107 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses               16417818 # total number of accesses
dl2.hits                   11345540 # total number of hits
dl2.misses                  5072278 # total number of misses
dl2.replacements            5068182 # total number of replacements
dl2.writebacks              2017573 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.3089 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.3087 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.1229 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999825161 # total number of hits
itlb.misses                  174839 # total number of misses
itlb.replacements            174775 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0002 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0002 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             462159977 # total number of accesses
dtlb.hits                 462013283 # total number of hits
dtlb.misses                  146694 # total number of misses
dtlb.replacements            146566 # total number of replacements
dtlb.writebacks               38625 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0003 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0003 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0001 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                1990656 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                 306320 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x012002e530 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                 1197 # total number of pages allocated
mem.page_mem                  9576k # total size of memory pages allocated
mem.ptab_misses             1717867 # total first level page table misses
mem.ptab_accesses        2928610124 # total page table accesses
mem.ptab_miss_rate           0.0006 # first level page table miss rate



>>> FILE: gcc_s32_a64.txt
 push_decl_level pop_decl_level push_binding_level pop_binding_level global_bindings_p keep_next_level kept_level_p declare_parm_level declare_implicit_exception have_exceptions_p declare_uninstantiated_type_level uninstantiated_type_level_p declare_pseudo_global_level pseudo_global_level_p pushlevel pushlevel_temporary poplevel delete_block insert_block add_block_current_level set_block pushlevel_class poplevel_class print_binding_level print_other_binding_stack print_binding_stack push_to_top_level pop_from_top_level set_identifier_type_value set_identifier_local_value set_nested_typename pushtag make_anon_name clear_anon_tags decls_match duplicate_decls adjust_type_value pushdecl pushdecl_top_level push_overloaded_decl_top_level pushdecl_class_level overloaded_globals_p push_overloaded_decl implicitly_declare redeclaration_error_message lookup_label shadow_label define_label define_case_label getdecls gettags storedecls storetags lookup_tag set_current_level_tags_transparency lookup_tag_reverse typedecl_for_tag globalize_nested_type maybe_globalize_type lookup_nested_type lookup_name lookup_name_current_level sigsegv record_builtin_type output_builtin_tdesc_entries push_overloaded_decl_1 init_decl_processingsim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/gcc_s32_a64.txt -max:inst 1000000000 -cache:dl1 dl1:32:32:64:l -cache:il1 il1:32:32:64:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/gcc/gcc00.peak.ev6 ../benchmark/gcc/cp-decl.i -o cp.decl.s 

sim: simulation started @ Fri Dec 12 09:21:07 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/gcc_s32_a64.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:32:32:64:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:32:32:64:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **
warning: partially supported sigaction() call...

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              461479363 # total number of loads and stores executed
sim_elapsed_time                 52 # total simulation time in seconds
sim_inst_rate          19230769.2308 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  998444561 # total number of hits
il1.misses                  1555439 # total number of misses
il1.replacements            1553391 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0016 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0016 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                1555439 # total number of accesses
il2.hits                     689848 # total number of hits
il2.misses                   865591 # total number of misses
il2.replacements             861495 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                0.5565 # miss rate (i.e., misses/ref)
il2.repl_rate                0.5539 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              462159977 # total number of accesses
dl1.hits                  453868761 # total number of hits
dl1.misses                  8291216 # total number of misses
dl1.replacements            8289168 # total number of replacements
dl1.writebacks              3624237 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0179 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0179 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0078 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses               11915453 # total number of accesses
dl2.hits                    6519248 # total number of hits
dl2.misses                  5396205 # total number of misses
dl2.replacements            5392109 # total number of replacements
dl2.writebacks              2044391 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.4529 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.4525 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.1716 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999825161 # total number of hits
itlb.misses                  174839 # total number of misses
itlb.replacements            174775 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0002 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0002 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             462159977 # total number of accesses
dtlb.hits                 462013283 # total number of hits
dtlb.misses                  146694 # total number of misses
dtlb.replacements            146566 # total number of replacements
dtlb.writebacks               38625 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0003 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0003 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0001 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                1990656 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                 306320 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x012002e530 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                 1197 # total number of pages allocated
mem.page_mem                  9576k # total size of memory pages allocated
mem.ptab_misses             1717867 # total first level page table misses
mem.ptab_accesses        2928610124 # total page table accesses
mem.ptab_miss_rate           0.0006 # first level page table miss rate



>>> FILE: gcc_s64_a1.txt
 push_decl_level pop_decl_level push_binding_level pop_binding_level global_bindings_p keep_next_level kept_level_p declare_parm_level declare_implicit_exception have_exceptions_p declare_uninstantiated_type_level uninstantiated_type_level_p declare_pseudo_global_level pseudo_global_level_p pushlevel pushlevel_temporary poplevel delete_block insert_block add_block_current_level set_block pushlevel_class poplevel_class print_binding_level print_other_binding_stack print_binding_stack push_to_top_level pop_from_top_level set_identifier_type_value set_identifier_local_value set_nested_typename pushtag make_anon_name clear_anon_tags decls_match duplicate_decls adjust_type_value pushdecl pushdecl_top_level push_overloaded_decl_top_level pushdecl_class_level overloaded_globals_p push_overloaded_decl implicitly_declare redeclaration_error_message lookup_label shadow_label define_label define_case_label getdecls gettags storedecls storetags lookup_tag set_current_level_tags_transparency lookup_tag_reverse typedecl_for_tag globalize_nested_type maybe_globalize_type lookup_nested_type lookup_name lookup_name_current_level sigsegv record_builtin_type output_builtin_tdesc_entries push_overloaded_decl_1 init_decl_processingsim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/gcc_s64_a1.txt -max:inst 1000000000 -cache:dl1 dl1:64:32:1:l -cache:il1 il1:64:32:1:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/gcc/gcc00.peak.ev6 ../benchmark/gcc/cp-decl.i -o cp.decl.s 

sim: simulation started @ Fri Dec 12 09:23:42 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/gcc_s64_a1.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:64:32:1:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:64:32:1:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **
warning: partially supported sigaction() call...

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              461479363 # total number of loads and stores executed
sim_elapsed_time                 49 # total simulation time in seconds
sim_inst_rate          20408163.2653 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  913338369 # total number of hits
il1.misses                 86661631 # total number of misses
il1.replacements           86661567 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0867 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0867 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses               86661631 # total number of accesses
il2.hits                   85681987 # total number of hits
il2.misses                   979644 # total number of misses
il2.replacements             975548 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                0.0113 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0113 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              462159977 # total number of accesses
dl1.hits                  403504417 # total number of hits
dl1.misses                 58655560 # total number of misses
dl1.replacements           58655496 # total number of replacements
dl1.writebacks             19842358 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.1269 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.1269 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0429 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses               78497918 # total number of accesses
dl2.hits                   73169905 # total number of hits
dl2.misses                  5328013 # total number of misses
dl2.replacements            5323917 # total number of replacements
dl2.writebacks              2322209 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.0679 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.0678 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.0296 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999825161 # total number of hits
itlb.misses                  174839 # total number of misses
itlb.replacements            174775 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0002 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0002 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             462159977 # total number of accesses
dtlb.hits                 462013283 # total number of hits
dtlb.misses                  146694 # total number of misses
dtlb.replacements            146566 # total number of replacements
dtlb.writebacks               38625 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0003 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0003 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0001 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                1990656 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                 306320 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x012002e530 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                 1197 # total number of pages allocated
mem.page_mem                  9576k # total size of memory pages allocated
mem.ptab_misses             1717867 # total first level page table misses
mem.ptab_accesses        2928610124 # total page table accesses
mem.ptab_miss_rate           0.0006 # first level page table miss rate



>>> FILE: gcc_s64_a1024.txt
 push_decl_level pop_decl_level push_binding_level pop_binding_level global_bindings_p keep_next_level kept_level_p declare_parm_level declare_implicit_exception have_exceptions_p declare_uninstantiated_type_level uninstantiated_type_level_p declare_pseudo_global_level pseudo_global_level_p pushlevel pushlevel_temporary poplevel delete_block insert_block add_block_current_level set_block pushlevel_class poplevel_class print_binding_level print_other_binding_stack print_binding_stack push_to_top_level pop_from_top_level set_identifier_type_value set_identifier_local_value set_nested_typename pushtag make_anon_name clear_anon_tags decls_match duplicate_decls adjust_type_value pushdecl pushdecl_top_level push_overloaded_decl_top_level pushdecl_class_level overloaded_globals_p push_overloaded_decl implicitly_declare redeclaration_error_message lookup_label shadow_label define_label define_case_label getdecls gettags storedecls storetags lookup_tag set_current_level_tags_transparency lookup_tag_reverse typedecl_for_tag globalize_nested_type maybe_globalize_type lookup_nested_type lookup_name lookup_name_current_level sigsegv record_builtin_type output_builtin_tdesc_entries push_overloaded_decl_1 init_decl_processingsim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/gcc_s64_a1024.txt -max:inst 1000000000 -cache:dl1 dl1:64:32:1024:l -cache:il1 il1:64:32:1024:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/gcc/gcc00.peak.ev6 ../benchmark/gcc/cp-decl.i -o cp.decl.s 

sim: simulation started @ Fri Dec 12 09:27:00 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/gcc_s64_a1024.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:64:32:1024:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:64:32:1024:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **
warning: partially supported sigaction() call...

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              461479363 # total number of loads and stores executed
sim_elapsed_time                 50 # total simulation time in seconds
sim_inst_rate          20000000.0000 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  999976176 # total number of hits
il1.misses                    23824 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                  23824 # total number of accesses
il2.hits                          0 # total number of hits
il2.misses                    23824 # total number of misses
il2.replacements              19728 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.8281 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              462159977 # total number of accesses
dl1.hits                  461904424 # total number of hits
dl1.misses                   255553 # total number of misses
dl1.replacements             190017 # total number of replacements
dl1.writebacks               180650 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0006 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0004 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0004 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                 436203 # total number of accesses
dl2.hits                       7441 # total number of hits
dl2.misses                   428762 # total number of misses
dl2.replacements             424666 # total number of replacements
dl2.writebacks               178660 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.9829 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.9736 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.4096 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999825161 # total number of hits
itlb.misses                  174839 # total number of misses
itlb.replacements            174775 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0002 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0002 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             462159977 # total number of accesses
dtlb.hits                 462013283 # total number of hits
dtlb.misses                  146694 # total number of misses
dtlb.replacements            146566 # total number of replacements
dtlb.writebacks               38625 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0003 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0003 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0001 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                1990656 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                 306320 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x012002e530 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                 1197 # total number of pages allocated
mem.page_mem                  9576k # total size of memory pages allocated
mem.ptab_misses             1717867 # total first level page table misses
mem.ptab_accesses        2928610124 # total page table accesses
mem.ptab_miss_rate           0.0006 # first level page table miss rate



>>> FILE: gcc_s64_a256.txt
 push_decl_level pop_decl_level push_binding_level pop_binding_level global_bindings_p keep_next_level kept_level_p declare_parm_level declare_implicit_exception have_exceptions_p declare_uninstantiated_type_level uninstantiated_type_level_p declare_pseudo_global_level pseudo_global_level_p pushlevel pushlevel_temporary poplevel delete_block insert_block add_block_current_level set_block pushlevel_class poplevel_class print_binding_level print_other_binding_stack print_binding_stack push_to_top_level pop_from_top_level set_identifier_type_value set_identifier_local_value set_nested_typename pushtag make_anon_name clear_anon_tags decls_match duplicate_decls adjust_type_value pushdecl pushdecl_top_level push_overloaded_decl_top_level pushdecl_class_level overloaded_globals_p push_overloaded_decl implicitly_declare redeclaration_error_message lookup_label shadow_label define_label define_case_label getdecls gettags storedecls storetags lookup_tag set_current_level_tags_transparency lookup_tag_reverse typedecl_for_tag globalize_nested_type maybe_globalize_type lookup_nested_type lookup_name lookup_name_current_level sigsegv record_builtin_type output_builtin_tdesc_entries push_overloaded_decl_1 init_decl_processingsim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/gcc_s64_a256.txt -max:inst 1000000000 -cache:dl1 dl1:64:32:256:l -cache:il1 il1:64:32:256:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/gcc/gcc00.peak.ev6 ../benchmark/gcc/cp-decl.i -o cp.decl.s 

sim: simulation started @ Fri Dec 12 09:26:11 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/gcc_s64_a256.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:64:32:256:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:64:32:256:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **
warning: partially supported sigaction() call...

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              461479363 # total number of loads and stores executed
sim_elapsed_time                 49 # total simulation time in seconds
sim_inst_rate          20408163.2653 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  999913641 # total number of hits
il1.misses                    86359 # total number of misses
il1.replacements              69975 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0001 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0001 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                  86359 # total number of accesses
il2.hits                       5018 # total number of hits
il2.misses                    81341 # total number of misses
il2.replacements              77245 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                0.9419 # miss rate (i.e., misses/ref)
il2.repl_rate                0.8945 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              462159977 # total number of accesses
dl1.hits                  460781016 # total number of hits
dl1.misses                  1378961 # total number of misses
dl1.replacements            1362577 # total number of replacements
dl1.writebacks               443374 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0030 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0029 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0010 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                1822335 # total number of accesses
dl2.hits                      24828 # total number of hits
dl2.misses                  1797507 # total number of misses
dl2.replacements            1793411 # total number of replacements
dl2.writebacks               441941 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.9864 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.9841 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.2425 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999825161 # total number of hits
itlb.misses                  174839 # total number of misses
itlb.replacements            174775 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0002 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0002 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             462159977 # total number of accesses
dtlb.hits                 462013283 # total number of hits
dtlb.misses                  146694 # total number of misses
dtlb.replacements            146566 # total number of replacements
dtlb.writebacks               38625 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0003 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0003 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0001 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                1990656 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                 306320 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x012002e530 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                 1197 # total number of pages allocated
mem.page_mem                  9576k # total size of memory pages allocated
mem.ptab_misses             1717867 # total first level page table misses
mem.ptab_accesses        2928610124 # total page table accesses
mem.ptab_miss_rate           0.0006 # first level page table miss rate



>>> FILE: gcc_s64_a32.txt
 push_decl_level pop_decl_level push_binding_level pop_binding_level global_bindings_p keep_next_level kept_level_p declare_parm_level declare_implicit_exception have_exceptions_p declare_uninstantiated_type_level uninstantiated_type_level_p declare_pseudo_global_level pseudo_global_level_p pushlevel pushlevel_temporary poplevel delete_block insert_block add_block_current_level set_block pushlevel_class poplevel_class print_binding_level print_other_binding_stack print_binding_stack push_to_top_level pop_from_top_level set_identifier_type_value set_identifier_local_value set_nested_typename pushtag make_anon_name clear_anon_tags decls_match duplicate_decls adjust_type_value pushdecl pushdecl_top_level push_overloaded_decl_top_level pushdecl_class_level overloaded_globals_p push_overloaded_decl implicitly_declare redeclaration_error_message lookup_label shadow_label define_label define_case_label getdecls gettags storedecls storetags lookup_tag set_current_level_tags_transparency lookup_tag_reverse typedecl_for_tag globalize_nested_type maybe_globalize_type lookup_nested_type lookup_name lookup_name_current_level sigsegv record_builtin_type output_builtin_tdesc_entries push_overloaded_decl_1 init_decl_processingsim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/gcc_s64_a32.txt -max:inst 1000000000 -cache:dl1 dl1:64:32:32:l -cache:il1 il1:64:32:32:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/gcc/gcc00.peak.ev6 ../benchmark/gcc/cp-decl.i -o cp.decl.s 

sim: simulation started @ Fri Dec 12 09:24:31 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/gcc_s64_a32.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:64:32:32:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:64:32:32:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **
warning: partially supported sigaction() call...

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              461479363 # total number of loads and stores executed
sim_elapsed_time                 50 # total simulation time in seconds
sim_inst_rate          20000000.0000 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  998426967 # total number of hits
il1.misses                  1573033 # total number of misses
il1.replacements            1570985 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0016 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0016 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                1573033 # total number of accesses
il2.hits                     700180 # total number of hits
il2.misses                   872853 # total number of misses
il2.replacements             868757 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                0.5549 # miss rate (i.e., misses/ref)
il2.repl_rate                0.5523 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              462159977 # total number of accesses
dl1.hits                  453868030 # total number of hits
dl1.misses                  8291947 # total number of misses
dl1.replacements            8289899 # total number of replacements
dl1.writebacks              3623109 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0179 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0179 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0078 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses               11915056 # total number of accesses
dl2.hits                    6527096 # total number of hits
dl2.misses                  5387960 # total number of misses
dl2.replacements            5383864 # total number of replacements
dl2.writebacks              2043852 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.4522 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.4519 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.1715 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999825161 # total number of hits
itlb.misses                  174839 # total number of misses
itlb.replacements            174775 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0002 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0002 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             462159977 # total number of accesses
dtlb.hits                 462013283 # total number of hits
dtlb.misses                  146694 # total number of misses
dtlb.replacements            146566 # total number of replacements
dtlb.writebacks               38625 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0003 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0003 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0001 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                1990656 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                 306320 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x012002e530 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                 1197 # total number of pages allocated
mem.page_mem                  9576k # total size of memory pages allocated
mem.ptab_misses             1717867 # total first level page table misses
mem.ptab_accesses        2928610124 # total page table accesses
mem.ptab_miss_rate           0.0006 # first level page table miss rate



>>> FILE: gcc_s64_a64.txt
 push_decl_level pop_decl_level push_binding_level pop_binding_level global_bindings_p keep_next_level kept_level_p declare_parm_level declare_implicit_exception have_exceptions_p declare_uninstantiated_type_level uninstantiated_type_level_p declare_pseudo_global_level pseudo_global_level_p pushlevel pushlevel_temporary poplevel delete_block insert_block add_block_current_level set_block pushlevel_class poplevel_class print_binding_level print_other_binding_stack print_binding_stack push_to_top_level pop_from_top_level set_identifier_type_value set_identifier_local_value set_nested_typename pushtag make_anon_name clear_anon_tags decls_match duplicate_decls adjust_type_value pushdecl pushdecl_top_level push_overloaded_decl_top_level pushdecl_class_level overloaded_globals_p push_overloaded_decl implicitly_declare redeclaration_error_message lookup_label shadow_label define_label define_case_label getdecls gettags storedecls storetags lookup_tag set_current_level_tags_transparency lookup_tag_reverse typedecl_for_tag globalize_nested_type maybe_globalize_type lookup_nested_type lookup_name lookup_name_current_level sigsegv record_builtin_type output_builtin_tdesc_entries push_overloaded_decl_1 init_decl_processingsim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/gcc_s64_a64.txt -max:inst 1000000000 -cache:dl1 dl1:64:32:64:l -cache:il1 il1:64:32:64:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/gcc/gcc00.peak.ev6 ../benchmark/gcc/cp-decl.i -o cp.decl.s 

sim: simulation started @ Fri Dec 12 09:25:21 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/gcc_s64_a64.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:64:32:64:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:64:32:64:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **
warning: partially supported sigaction() call...

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              461479363 # total number of loads and stores executed
sim_elapsed_time                 50 # total simulation time in seconds
sim_inst_rate          20000000.0000 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  999243921 # total number of hits
il1.misses                   756079 # total number of misses
il1.replacements             751983 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0008 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0008 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                 756079 # total number of accesses
il2.hits                      55907 # total number of hits
il2.misses                   700172 # total number of misses
il2.replacements             696076 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                0.9261 # miss rate (i.e., misses/ref)
il2.repl_rate                0.9206 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              462159977 # total number of accesses
dl1.hits                  457522944 # total number of hits
dl1.misses                  4637033 # total number of misses
dl1.replacements            4632937 # total number of replacements
dl1.writebacks              1892380 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0100 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0100 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0041 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                6529413 # total number of accesses
dl2.hits                    2524060 # total number of hits
dl2.misses                  4005353 # total number of misses
dl2.replacements            4001257 # total number of replacements
dl2.writebacks              1306199 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.6134 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.6128 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.2000 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999825161 # total number of hits
itlb.misses                  174839 # total number of misses
itlb.replacements            174775 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0002 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0002 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             462159977 # total number of accesses
dtlb.hits                 462013283 # total number of hits
dtlb.misses                  146694 # total number of misses
dtlb.replacements            146566 # total number of replacements
dtlb.writebacks               38625 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0003 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0003 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0001 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                1990656 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                 306320 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x012002e530 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                 1197 # total number of pages allocated
mem.page_mem                  9576k # total size of memory pages allocated
mem.ptab_misses             1717867 # total first level page table misses
mem.ptab_accesses        2928610124 # total page table accesses
mem.ptab_miss_rate           0.0006 # first level page table miss rate



>>> FILE: gzip_s1024_a1.txt
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/gzip_s1024_a1.txt -max:inst 1000000000 -cache:dl1 dl1:1024:32:1:l -cache:il1 il1:1024:32:1:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/gzip/gzip00.peak.ev6 ../benchmark/gzip/input.combined 

sim: simulation started @ Fri Dec 12 09:11:32 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/gzip_s1024_a1.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:1024:32:1:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:1024:32:1:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              338203821 # total number of loads and stores executed
sim_elapsed_time                 38 # total simulation time in seconds
sim_inst_rate          26315789.4737 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  986240777 # total number of hits
il1.misses                 13759223 # total number of misses
il1.replacements           13758601 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0138 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0138 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses               13759223 # total number of accesses
il2.hits                   13758356 # total number of hits
il2.misses                      867 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                0.0001 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              341480890 # total number of accesses
dl1.hits                  325568097 # total number of hits
dl1.misses                 15912793 # total number of misses
dl1.replacements           15911769 # total number of replacements
dl1.writebacks              7379145 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0466 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0466 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0216 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses               23291938 # total number of accesses
dl2.hits                   14868965 # total number of hits
dl2.misses                  8422973 # total number of misses
dl2.replacements            8418877 # total number of replacements
dl2.writebacks              4719564 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.3616 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.3615 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.2026 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999971 # total number of hits
itlb.misses                      29 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             341480890 # total number of accesses
dtlb.hits                 341381000 # total number of hits
dtlb.misses                   99890 # total number of misses
dtlb.replacements             99762 # total number of replacements
dtlb.writebacks               66634 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0003 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0003 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0002 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 212992 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                 402416 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x0120008d80 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                24662 # total number of pages allocated
mem.page_mem                197296k # total size of memory pages allocated
mem.ptab_misses            19864739 # total first level page table misses
mem.ptab_accesses        2683470763 # total page table accesses
mem.ptab_miss_rate           0.0074 # first level page table miss rate



>>> FILE: gzip_s1024_a1024.txt
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/gzip_s1024_a1024.txt -max:inst 1000000000 -cache:dl1 dl1:1024:32:1024:l -cache:il1 il1:1024:32:1024:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/gzip/gzip00.peak.ev6 ../benchmark/gzip/input.combined 

sim: simulation started @ Fri Dec 12 09:14:08 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/gzip_s1024_a1024.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:1024:32:1024:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:1024:32:1024:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              338203821 # total number of loads and stores executed
sim_elapsed_time                 42 # total simulation time in seconds
sim_inst_rate          23809523.8095 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  999999133 # total number of hits
il1.misses                      867 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                    867 # total number of accesses
il2.hits                          0 # total number of hits
il2.misses                      867 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              341480890 # total number of accesses
dl1.hits                  337967183 # total number of hits
dl1.misses                  3513707 # total number of misses
dl1.replacements            2465131 # total number of replacements
dl1.writebacks              1916550 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0103 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0072 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0056 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                5430257 # total number of accesses
dl2.hits                         32 # total number of hits
dl2.misses                  5430225 # total number of misses
dl2.replacements            5426129 # total number of replacements
dl2.writebacks              1915509 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.9992 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.3527 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999971 # total number of hits
itlb.misses                      29 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             341480890 # total number of accesses
dtlb.hits                 341381000 # total number of hits
dtlb.misses                   99890 # total number of misses
dtlb.replacements             99762 # total number of replacements
dtlb.writebacks               66634 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0003 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0003 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0002 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 212992 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                 402416 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x0120008d80 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                24662 # total number of pages allocated
mem.page_mem                197296k # total size of memory pages allocated
mem.ptab_misses            19864739 # total first level page table misses
mem.ptab_accesses        2683470763 # total page table accesses
mem.ptab_miss_rate           0.0074 # first level page table miss rate



>>> FILE: gzip_s1024_a256.txt
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/gzip_s1024_a256.txt -max:inst 1000000000 -cache:dl1 dl1:1024:32:256:l -cache:il1 il1:1024:32:256:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/gzip/gzip00.peak.ev6 ../benchmark/gzip/input.combined 

sim: simulation started @ Fri Dec 12 09:13:28 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/gzip_s1024_a256.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:1024:32:256:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:1024:32:256:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              338203821 # total number of loads and stores executed
sim_elapsed_time                 40 # total simulation time in seconds
sim_inst_rate          25000000.0000 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  999999133 # total number of hits
il1.misses                      867 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                    867 # total number of accesses
il2.hits                          0 # total number of hits
il2.misses                      867 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              341480890 # total number of accesses
dl1.hits                  337062953 # total number of hits
dl1.misses                  4417937 # total number of misses
dl1.replacements            4155793 # total number of replacements
dl1.writebacks              2295676 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0129 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0122 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0067 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                6713613 # total number of accesses
dl2.hits                         32 # total number of hits
dl2.misses                  6713581 # total number of misses
dl2.replacements            6709485 # total number of replacements
dl2.writebacks              2294107 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.9994 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.3417 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999971 # total number of hits
itlb.misses                      29 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             341480890 # total number of accesses
dtlb.hits                 341381000 # total number of hits
dtlb.misses                   99890 # total number of misses
dtlb.replacements             99762 # total number of replacements
dtlb.writebacks               66634 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0003 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0003 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0002 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 212992 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                 402416 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x0120008d80 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                24662 # total number of pages allocated
mem.page_mem                197296k # total size of memory pages allocated
mem.ptab_misses            19864739 # total first level page table misses
mem.ptab_accesses        2683470763 # total page table accesses
mem.ptab_miss_rate           0.0074 # first level page table miss rate



>>> FILE: gzip_s1024_a32.txt
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/gzip_s1024_a32.txt -max:inst 1000000000 -cache:dl1 dl1:1024:32:32:l -cache:il1 il1:1024:32:32:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/gzip/gzip00.peak.ev6 ../benchmark/gzip/input.combined 

sim: simulation started @ Fri Dec 12 09:12:10 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/gzip_s1024_a32.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:1024:32:32:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:1024:32:32:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              338203821 # total number of loads and stores executed
sim_elapsed_time                 39 # total simulation time in seconds
sim_inst_rate          25641025.6410 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  999999133 # total number of hits
il1.misses                      867 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                    867 # total number of accesses
il2.hits                          0 # total number of hits
il2.misses                      867 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              341480890 # total number of accesses
dl1.hits                  336857419 # total number of hits
dl1.misses                  4623471 # total number of misses
dl1.replacements            4590703 # total number of replacements
dl1.writebacks              2399965 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0135 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0134 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0070 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                7023436 # total number of accesses
dl2.hits                          9 # total number of hits
dl2.misses                  7023427 # total number of misses
dl2.replacements            7019331 # total number of replacements
dl2.writebacks              2398941 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.9994 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.3416 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999971 # total number of hits
itlb.misses                      29 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             341480890 # total number of accesses
dtlb.hits                 341381000 # total number of hits
dtlb.misses                   99890 # total number of misses
dtlb.replacements             99762 # total number of replacements
dtlb.writebacks               66634 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0003 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0003 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0002 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 212992 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                 402416 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x0120008d80 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                24662 # total number of pages allocated
mem.page_mem                197296k # total size of memory pages allocated
mem.ptab_misses            19864739 # total first level page table misses
mem.ptab_accesses        2683470763 # total page table accesses
mem.ptab_miss_rate           0.0074 # first level page table miss rate



>>> FILE: gzip_s1024_a64.txt
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/gzip_s1024_a64.txt -max:inst 1000000000 -cache:dl1 dl1:1024:32:64:l -cache:il1 il1:1024:32:64:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/gzip/gzip00.peak.ev6 ../benchmark/gzip/input.combined 

sim: simulation started @ Fri Dec 12 09:12:49 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/gzip_s1024_a64.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:1024:32:64:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:1024:32:64:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              338203821 # total number of loads and stores executed
sim_elapsed_time                 39 # total simulation time in seconds
sim_inst_rate          25641025.6410 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  999999133 # total number of hits
il1.misses                      867 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                    867 # total number of accesses
il2.hits                          0 # total number of hits
il2.misses                      867 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              341480890 # total number of accesses
dl1.hits                  336858086 # total number of hits
dl1.misses                  4622804 # total number of misses
dl1.replacements            4557268 # total number of replacements
dl1.writebacks              2383783 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0135 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0133 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0070 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                7006587 # total number of accesses
dl2.hits                         59 # total number of hits
dl2.misses                  7006528 # total number of misses
dl2.replacements            7002432 # total number of replacements
dl2.writebacks              2382759 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.9994 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.3401 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999971 # total number of hits
itlb.misses                      29 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             341480890 # total number of accesses
dtlb.hits                 341381000 # total number of hits
dtlb.misses                   99890 # total number of misses
dtlb.replacements             99762 # total number of replacements
dtlb.writebacks               66634 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0003 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0003 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0002 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 212992 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                 402416 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x0120008d80 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                24662 # total number of pages allocated
mem.page_mem                197296k # total size of memory pages allocated
mem.ptab_misses            19864739 # total first level page table misses
mem.ptab_accesses        2683470763 # total page table accesses
mem.ptab_miss_rate           0.0074 # first level page table miss rate



>>> FILE: gzip_s1_a1.txt
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/gzip_s1_a1.txt -max:inst 1000000000 -cache:dl1 dl1:1:32:1:l -cache:il1 il1:1:32:1:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/gzip/gzip00.peak.ev6 ../benchmark/gzip/input.combined 

sim: simulation started @ Fri Dec 12 08:57:13 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/gzip_s1_a1.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:1:32:1:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:1:32:1:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              338203821 # total number of loads and stores executed
sim_elapsed_time                 48 # total simulation time in seconds
sim_inst_rate          20833333.3333 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  818073542 # total number of hits
il1.misses                181926458 # total number of misses
il1.replacements          181926457 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.1819 # miss rate (i.e., misses/ref)
il1.repl_rate                0.1819 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses              181926458 # total number of accesses
il2.hits                  181925591 # total number of hits
il2.misses                      867 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              341480890 # total number of accesses
dl1.hits                  128463609 # total number of hits
dl1.misses                213017281 # total number of misses
dl1.replacements          213017280 # total number of replacements
dl1.writebacks             57629110 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.6238 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.6238 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.1688 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses              270646391 # total number of accesses
dl2.hits                  262223418 # total number of hits
dl2.misses                  8422973 # total number of misses
dl2.replacements            8418877 # total number of replacements
dl2.writebacks              4719564 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.0311 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.0311 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.0174 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999971 # total number of hits
itlb.misses                      29 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             341480890 # total number of accesses
dtlb.hits                 341381000 # total number of hits
dtlb.misses                   99890 # total number of misses
dtlb.replacements             99762 # total number of replacements
dtlb.writebacks               66634 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0003 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0003 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0002 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 212992 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                 402416 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x0120008d80 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                24662 # total number of pages allocated
mem.page_mem                197296k # total size of memory pages allocated
mem.ptab_misses            19864739 # total first level page table misses
mem.ptab_accesses        2683470763 # total page table accesses
mem.ptab_miss_rate           0.0074 # first level page table miss rate



>>> FILE: gzip_s1_a1024.txt
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/gzip_s1_a1024.txt -max:inst 1000000000 -cache:dl1 dl1:1:32:1024:l -cache:il1 il1:1:32:1024:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/gzip/gzip00.peak.ev6 ../benchmark/gzip/input.combined 

sim: simulation started @ Fri Dec 12 09:00:24 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/gzip_s1_a1024.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:1:32:1024:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:1:32:1024:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              338203821 # total number of loads and stores executed
sim_elapsed_time                 47 # total simulation time in seconds
sim_inst_rate          21276595.7447 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  999999133 # total number of hits
il1.misses                      867 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                    867 # total number of accesses
il2.hits                          0 # total number of hits
il2.misses                      867 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              341480890 # total number of accesses
dl1.hits                  326451322 # total number of hits
dl1.misses                 15029568 # total number of misses
dl1.replacements           15028544 # total number of replacements
dl1.writebacks              6711992 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0440 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0440 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0197 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses               21741560 # total number of accesses
dl2.hits                   13136073 # total number of hits
dl2.misses                  8605487 # total number of misses
dl2.replacements            8601391 # total number of replacements
dl2.writebacks              4593267 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.3958 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.3956 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.2113 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999971 # total number of hits
itlb.misses                      29 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             341480890 # total number of accesses
dtlb.hits                 341381000 # total number of hits
dtlb.misses                   99890 # total number of misses
dtlb.replacements             99762 # total number of replacements
dtlb.writebacks               66634 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0003 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0003 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0002 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 212992 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                 402416 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x0120008d80 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                24662 # total number of pages allocated
mem.page_mem                197296k # total size of memory pages allocated
mem.ptab_misses            19864739 # total first level page table misses
mem.ptab_accesses        2683470763 # total page table accesses
mem.ptab_miss_rate           0.0074 # first level page table miss rate



>>> FILE: gzip_s1_a256.txt
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/gzip_s1_a256.txt -max:inst 1000000000 -cache:dl1 dl1:1:32:256:l -cache:il1 il1:1:32:256:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/gzip/gzip00.peak.ev6 ../benchmark/gzip/input.combined 

sim: simulation started @ Fri Dec 12 08:59:36 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/gzip_s1_a256.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:1:32:256:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:1:32:256:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              338203821 # total number of loads and stores executed
sim_elapsed_time                 47 # total simulation time in seconds
sim_inst_rate          21276595.7447 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  999985875 # total number of hits
il1.misses                    14125 # total number of misses
il1.replacements              13869 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                  14125 # total number of accesses
il2.hits                      13258 # total number of hits
il2.misses                      867 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                0.0614 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              341480890 # total number of accesses
dl1.hits                  323835008 # total number of hits
dl1.misses                 17645882 # total number of misses
dl1.replacements           17645626 # total number of replacements
dl1.writebacks              7708447 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0517 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0517 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0226 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses               25354329 # total number of accesses
dl2.hits                   16743657 # total number of hits
dl2.misses                  8610672 # total number of misses
dl2.replacements            8606576 # total number of replacements
dl2.writebacks              4694233 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.3396 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.3395 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.1851 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999971 # total number of hits
itlb.misses                      29 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             341480890 # total number of accesses
dtlb.hits                 341381000 # total number of hits
dtlb.misses                   99890 # total number of misses
dtlb.replacements             99762 # total number of replacements
dtlb.writebacks               66634 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0003 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0003 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0002 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 212992 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                 402416 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x0120008d80 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                24662 # total number of pages allocated
mem.page_mem                197296k # total size of memory pages allocated
mem.ptab_misses            19864739 # total first level page table misses
mem.ptab_accesses        2683470763 # total page table accesses
mem.ptab_miss_rate           0.0074 # first level page table miss rate



>>> FILE: gzip_s1_a32.txt
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/gzip_s1_a32.txt -max:inst 1000000000 -cache:dl1 dl1:1:32:32:l -cache:il1 il1:1:32:32:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/gzip/gzip00.peak.ev6 ../benchmark/gzip/input.combined 

sim: simulation started @ Fri Dec 12 08:58:01 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/gzip_s1_a32.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:1:32:32:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:1:32:32:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              338203821 # total number of loads and stores executed
sim_elapsed_time                 46 # total simulation time in seconds
sim_inst_rate          21739130.4348 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  992783200 # total number of hits
il1.misses                  7216800 # total number of misses
il1.replacements            7216768 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0072 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0072 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                7216800 # total number of accesses
il2.hits                    7215933 # total number of hits
il2.misses                      867 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                0.0001 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              341480890 # total number of accesses
dl1.hits                  315546950 # total number of hits
dl1.misses                 25933940 # total number of misses
dl1.replacements           25933908 # total number of replacements
dl1.writebacks             11184961 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0759 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0759 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0328 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses               37118901 # total number of accesses
dl2.hits                   28707696 # total number of hits
dl2.misses                  8411205 # total number of misses
dl2.replacements            8407109 # total number of replacements
dl2.writebacks              4713369 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.2266 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.2265 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.1270 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999971 # total number of hits
itlb.misses                      29 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             341480890 # total number of accesses
dtlb.hits                 341381000 # total number of hits
dtlb.misses                   99890 # total number of misses
dtlb.replacements             99762 # total number of replacements
dtlb.writebacks               66634 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0003 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0003 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0002 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 212992 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                 402416 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x0120008d80 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                24662 # total number of pages allocated
mem.page_mem                197296k # total size of memory pages allocated
mem.ptab_misses            19864739 # total first level page table misses
mem.ptab_accesses        2683470763 # total page table accesses
mem.ptab_miss_rate           0.0074 # first level page table miss rate



>>> FILE: gzip_s1_a64.txt
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/gzip_s1_a64.txt -max:inst 1000000000 -cache:dl1 dl1:1:32:64:l -cache:il1 il1:1:32:64:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/gzip/gzip00.peak.ev6 ../benchmark/gzip/input.combined 

sim: simulation started @ Fri Dec 12 08:58:47 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/gzip_s1_a64.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:1:32:64:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:1:32:64:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              338203821 # total number of loads and stores executed
sim_elapsed_time                 49 # total simulation time in seconds
sim_inst_rate          20408163.2653 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  999933992 # total number of hits
il1.misses                    66008 # total number of misses
il1.replacements              65944 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0001 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0001 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                  66008 # total number of accesses
il2.hits                      65141 # total number of hits
il2.misses                      867 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                0.0131 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              341480890 # total number of accesses
dl1.hits                  320595492 # total number of hits
dl1.misses                 20885398 # total number of misses
dl1.replacements           20885334 # total number of replacements
dl1.writebacks              9766302 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0612 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0612 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0286 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses               30651700 # total number of accesses
dl2.hits                   22243601 # total number of hits
dl2.misses                  8408099 # total number of misses
dl2.replacements            8404003 # total number of replacements
dl2.writebacks              4709597 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.2743 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.2742 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.1536 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999971 # total number of hits
itlb.misses                      29 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             341480890 # total number of accesses
dtlb.hits                 341381000 # total number of hits
dtlb.misses                   99890 # total number of misses
dtlb.replacements             99762 # total number of replacements
dtlb.writebacks               66634 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0003 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0003 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0002 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 212992 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                 402416 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x0120008d80 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                24662 # total number of pages allocated
mem.page_mem                197296k # total size of memory pages allocated
mem.ptab_misses            19864739 # total first level page table misses
mem.ptab_accesses        2683470763 # total page table accesses
mem.ptab_miss_rate           0.0074 # first level page table miss rate



>>> FILE: gzip_s256_a1.txt
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/gzip_s256_a1.txt -max:inst 1000000000 -cache:dl1 dl1:256:32:1:l -cache:il1 il1:256:32:1:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/gzip/gzip00.peak.ev6 ../benchmark/gzip/input.combined 

sim: simulation started @ Fri Dec 12 09:08:12 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/gzip_s256_a1.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:256:32:1:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:256:32:1:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              338203821 # total number of loads and stores executed
sim_elapsed_time                 41 # total simulation time in seconds
sim_inst_rate          24390243.9024 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  986235581 # total number of hits
il1.misses                 13764419 # total number of misses
il1.replacements           13764165 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0138 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0138 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses               13764419 # total number of accesses
il2.hits                   13763552 # total number of hits
il2.misses                      867 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                0.0001 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              341480890 # total number of accesses
dl1.hits                  320605899 # total number of hits
dl1.misses                 20874991 # total number of misses
dl1.replacements           20874735 # total number of replacements
dl1.writebacks              9473503 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0611 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0611 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0277 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses               30348494 # total number of accesses
dl2.hits                   21925521 # total number of hits
dl2.misses                  8422973 # total number of misses
dl2.replacements            8418877 # total number of replacements
dl2.writebacks              4719564 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.2775 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.2774 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.1555 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999971 # total number of hits
itlb.misses                      29 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             341480890 # total number of accesses
dtlb.hits                 341381000 # total number of hits
dtlb.misses                   99890 # total number of misses
dtlb.replacements             99762 # total number of replacements
dtlb.writebacks               66634 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0003 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0003 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0002 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 212992 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                 402416 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x0120008d80 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                24662 # total number of pages allocated
mem.page_mem                197296k # total size of memory pages allocated
mem.ptab_misses            19864739 # total first level page table misses
mem.ptab_accesses        2683470763 # total page table accesses
mem.ptab_miss_rate           0.0074 # first level page table miss rate



>>> FILE: gzip_s256_a1024.txt
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/gzip_s256_a1024.txt -max:inst 1000000000 -cache:dl1 dl1:256:32:1024:l -cache:il1 il1:256:32:1024:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/gzip/gzip00.peak.ev6 ../benchmark/gzip/input.combined 

sim: simulation started @ Fri Dec 12 09:10:52 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/gzip_s256_a1024.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:256:32:1024:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:256:32:1024:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              338203821 # total number of loads and stores executed
sim_elapsed_time                 40 # total simulation time in seconds
sim_inst_rate          25000000.0000 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  999999133 # total number of hits
il1.misses                      867 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                    867 # total number of accesses
il2.hits                          0 # total number of hits
il2.misses                      867 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              341480890 # total number of accesses
dl1.hits                  337062924 # total number of hits
dl1.misses                  4417966 # total number of misses
dl1.replacements            4155822 # total number of replacements
dl1.writebacks              2295976 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0129 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0122 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0067 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                6713942 # total number of accesses
dl2.hits                         47 # total number of hits
dl2.misses                  6713895 # total number of misses
dl2.replacements            6709799 # total number of replacements
dl2.writebacks              2293998 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.9994 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.3417 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999971 # total number of hits
itlb.misses                      29 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             341480890 # total number of accesses
dtlb.hits                 341381000 # total number of hits
dtlb.misses                   99890 # total number of misses
dtlb.replacements             99762 # total number of replacements
dtlb.writebacks               66634 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0003 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0003 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0002 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 212992 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                 402416 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x0120008d80 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                24662 # total number of pages allocated
mem.page_mem                197296k # total size of memory pages allocated
mem.ptab_misses            19864739 # total first level page table misses
mem.ptab_accesses        2683470763 # total page table accesses
mem.ptab_miss_rate           0.0074 # first level page table miss rate



>>> FILE: gzip_s256_a256.txt
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/gzip_s256_a256.txt -max:inst 1000000000 -cache:dl1 dl1:256:32:256:l -cache:il1 il1:256:32:256:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/gzip/gzip00.peak.ev6 ../benchmark/gzip/input.combined 

sim: simulation started @ Fri Dec 12 09:10:12 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/gzip_s256_a256.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:256:32:256:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:256:32:256:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              338203821 # total number of loads and stores executed
sim_elapsed_time                 40 # total simulation time in seconds
sim_inst_rate          25000000.0000 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  999999133 # total number of hits
il1.misses                      867 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                    867 # total number of accesses
il2.hits                          0 # total number of hits
il2.misses                      867 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              341480890 # total number of accesses
dl1.hits                  336858080 # total number of hits
dl1.misses                  4622810 # total number of misses
dl1.replacements            4557274 # total number of replacements
dl1.writebacks              2383725 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0135 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0133 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0070 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                7006535 # total number of accesses
dl2.hits                         60 # total number of hits
dl2.misses                  7006475 # total number of misses
dl2.replacements            7002379 # total number of replacements
dl2.writebacks              2382627 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.9994 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.3401 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999971 # total number of hits
itlb.misses                      29 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             341480890 # total number of accesses
dtlb.hits                 341381000 # total number of hits
dtlb.misses                   99890 # total number of misses
dtlb.replacements             99762 # total number of replacements
dtlb.writebacks               66634 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0003 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0003 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0002 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 212992 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                 402416 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x0120008d80 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                24662 # total number of pages allocated
mem.page_mem                197296k # total size of memory pages allocated
mem.ptab_misses            19864739 # total first level page table misses
mem.ptab_accesses        2683470763 # total page table accesses
mem.ptab_miss_rate           0.0074 # first level page table miss rate



>>> FILE: gzip_s256_a32.txt
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/gzip_s256_a32.txt -max:inst 1000000000 -cache:dl1 dl1:256:32:32:l -cache:il1 il1:256:32:32:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/gzip/gzip00.peak.ev6 ../benchmark/gzip/input.combined 

sim: simulation started @ Fri Dec 12 09:08:53 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/gzip_s256_a32.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:256:32:32:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:256:32:32:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              338203821 # total number of loads and stores executed
sim_elapsed_time                 40 # total simulation time in seconds
sim_inst_rate          25000000.0000 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  999999133 # total number of hits
il1.misses                      867 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                    867 # total number of accesses
il2.hits                          0 # total number of hits
il2.misses                      867 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              341480890 # total number of accesses
dl1.hits                  336388203 # total number of hits
dl1.misses                  5092687 # total number of misses
dl1.replacements            5084495 # total number of replacements
dl1.writebacks              2835331 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0149 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0149 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0083 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                7928018 # total number of accesses
dl2.hits                     512296 # total number of hits
dl2.misses                  7415722 # total number of misses
dl2.replacements            7411626 # total number of replacements
dl2.writebacks              2786654 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.9354 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.9349 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.3515 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999971 # total number of hits
itlb.misses                      29 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             341480890 # total number of accesses
dtlb.hits                 341381000 # total number of hits
dtlb.misses                   99890 # total number of misses
dtlb.replacements             99762 # total number of replacements
dtlb.writebacks               66634 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0003 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0003 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0002 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 212992 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                 402416 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x0120008d80 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                24662 # total number of pages allocated
mem.page_mem                197296k # total size of memory pages allocated
mem.ptab_misses            19864739 # total first level page table misses
mem.ptab_accesses        2683470763 # total page table accesses
mem.ptab_miss_rate           0.0074 # first level page table miss rate



>>> FILE: gzip_s256_a64.txt
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/gzip_s256_a64.txt -max:inst 1000000000 -cache:dl1 dl1:256:32:64:l -cache:il1 il1:256:32:64:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/gzip/gzip00.peak.ev6 ../benchmark/gzip/input.combined 

sim: simulation started @ Fri Dec 12 09:09:33 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/gzip_s256_a64.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:256:32:64:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:256:32:64:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              338203821 # total number of loads and stores executed
sim_elapsed_time                 39 # total simulation time in seconds
sim_inst_rate          25641025.6410 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  999999133 # total number of hits
il1.misses                      867 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                    867 # total number of accesses
il2.hits                          0 # total number of hits
il2.misses                      867 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              341480890 # total number of accesses
dl1.hits                  336856443 # total number of hits
dl1.misses                  4624447 # total number of misses
dl1.replacements            4608063 # total number of replacements
dl1.writebacks              2408575 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0135 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0135 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0071 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                7033022 # total number of accesses
dl2.hits                        280 # total number of hits
dl2.misses                  7032742 # total number of misses
dl2.replacements            7028646 # total number of replacements
dl2.writebacks              2407526 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.9994 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.3423 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999971 # total number of hits
itlb.misses                      29 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             341480890 # total number of accesses
dtlb.hits                 341381000 # total number of hits
dtlb.misses                   99890 # total number of misses
dtlb.replacements             99762 # total number of replacements
dtlb.writebacks               66634 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0003 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0003 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0002 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 212992 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                 402416 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x0120008d80 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                24662 # total number of pages allocated
mem.page_mem                197296k # total size of memory pages allocated
mem.ptab_misses            19864739 # total first level page table misses
mem.ptab_accesses        2683470763 # total page table accesses
mem.ptab_miss_rate           0.0074 # first level page table miss rate



>>> FILE: gzip_s32_a1.txt
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/gzip_s32_a1.txt -max:inst 1000000000 -cache:dl1 dl1:32:32:1:l -cache:il1 il1:32:32:1:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/gzip/gzip00.peak.ev6 ../benchmark/gzip/input.combined 

sim: simulation started @ Fri Dec 12 09:01:11 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/gzip_s32_a1.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:32:32:1:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:32:32:1:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              338203821 # total number of loads and stores executed
sim_elapsed_time                 41 # total simulation time in seconds
sim_inst_rate          24390243.9024 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  936672480 # total number of hits
il1.misses                 63327520 # total number of misses
il1.replacements           63327488 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0633 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0633 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses               63327520 # total number of accesses
il2.hits                   63326653 # total number of hits
il2.misses                      867 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              341480890 # total number of accesses
dl1.hits                  286853362 # total number of hits
dl1.misses                 54627528 # total number of misses
dl1.replacements           54627496 # total number of replacements
dl1.writebacks             19584624 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.1600 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.1600 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0574 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses               74212152 # total number of accesses
dl2.hits                   65789179 # total number of hits
dl2.misses                  8422973 # total number of misses
dl2.replacements            8418877 # total number of replacements
dl2.writebacks              4719564 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.1135 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.1134 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.0636 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999971 # total number of hits
itlb.misses                      29 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             341480890 # total number of accesses
dtlb.hits                 341381000 # total number of hits
dtlb.misses                   99890 # total number of misses
dtlb.replacements             99762 # total number of replacements
dtlb.writebacks               66634 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0003 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0003 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0002 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 212992 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                 402416 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x0120008d80 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                24662 # total number of pages allocated
mem.page_mem                197296k # total size of memory pages allocated
mem.ptab_misses            19864739 # total first level page table misses
mem.ptab_accesses        2683470763 # total page table accesses
mem.ptab_miss_rate           0.0074 # first level page table miss rate



>>> FILE: gzip_s32_a1024.txt
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/gzip_s32_a1024.txt -max:inst 1000000000 -cache:dl1 dl1:32:32:1024:l -cache:il1 il1:32:32:1024:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/gzip/gzip00.peak.ev6 ../benchmark/gzip/input.combined 

sim: simulation started @ Fri Dec 12 09:03:56 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/gzip_s32_a1024.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:32:32:1024:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:32:32:1024:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              338203821 # total number of loads and stores executed
sim_elapsed_time                 41 # total simulation time in seconds
sim_inst_rate          24390243.9024 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  999999133 # total number of hits
il1.misses                      867 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                    867 # total number of accesses
il2.hits                          0 # total number of hits
il2.misses                      867 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              341480890 # total number of accesses
dl1.hits                  336857407 # total number of hits
dl1.misses                  4623483 # total number of misses
dl1.replacements            4590715 # total number of replacements
dl1.writebacks              2399777 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0135 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0134 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0070 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                7023260 # total number of accesses
dl2.hits                         18 # total number of hits
dl2.misses                  7023242 # total number of misses
dl2.replacements            7019146 # total number of replacements
dl2.writebacks              2398710 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.9994 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.3415 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999971 # total number of hits
itlb.misses                      29 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             341480890 # total number of accesses
dtlb.hits                 341381000 # total number of hits
dtlb.misses                   99890 # total number of misses
dtlb.replacements             99762 # total number of replacements
dtlb.writebacks               66634 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0003 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0003 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0002 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 212992 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                 402416 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x0120008d80 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                24662 # total number of pages allocated
mem.page_mem                197296k # total size of memory pages allocated
mem.ptab_misses            19864739 # total first level page table misses
mem.ptab_accesses        2683470763 # total page table accesses
mem.ptab_miss_rate           0.0074 # first level page table miss rate



>>> FILE: gzip_s32_a256.txt
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/gzip_s32_a256.txt -max:inst 1000000000 -cache:dl1 dl1:32:32:256:l -cache:il1 il1:32:32:256:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/gzip/gzip00.peak.ev6 ../benchmark/gzip/input.combined 

sim: simulation started @ Fri Dec 12 09:03:16 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/gzip_s32_a256.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:32:32:256:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:32:32:256:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              338203821 # total number of loads and stores executed
sim_elapsed_time                 40 # total simulation time in seconds
sim_inst_rate          25000000.0000 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  999999133 # total number of hits
il1.misses                      867 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                    867 # total number of accesses
il2.hits                          0 # total number of hits
il2.misses                      867 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              341480890 # total number of accesses
dl1.hits                  336379190 # total number of hits
dl1.misses                  5101700 # total number of misses
dl1.replacements            5093508 # total number of replacements
dl1.writebacks              2840094 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0149 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0149 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0083 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                7941794 # total number of accesses
dl2.hits                     517363 # total number of hits
dl2.misses                  7424431 # total number of misses
dl2.replacements            7420335 # total number of replacements
dl2.writebacks              2799149 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.9349 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.9343 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.3525 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999971 # total number of hits
itlb.misses                      29 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             341480890 # total number of accesses
dtlb.hits                 341381000 # total number of hits
dtlb.misses                   99890 # total number of misses
dtlb.replacements             99762 # total number of replacements
dtlb.writebacks               66634 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0003 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0003 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0002 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 212992 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                 402416 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x0120008d80 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                24662 # total number of pages allocated
mem.page_mem                197296k # total size of memory pages allocated
mem.ptab_misses            19864739 # total first level page table misses
mem.ptab_accesses        2683470763 # total page table accesses
mem.ptab_miss_rate           0.0074 # first level page table miss rate



>>> FILE: gzip_s32_a32.txt
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/gzip_s32_a32.txt -max:inst 1000000000 -cache:dl1 dl1:32:32:32:l -cache:il1 il1:32:32:32:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/gzip/gzip00.peak.ev6 ../benchmark/gzip/input.combined 

sim: simulation started @ Fri Dec 12 09:01:52 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/gzip_s32_a32.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:32:32:32:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:32:32:32:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              338203821 # total number of loads and stores executed
sim_elapsed_time                 42 # total simulation time in seconds
sim_inst_rate          23809523.8095 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  999999133 # total number of hits
il1.misses                      867 # total number of misses
il1.replacements                  5 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                    867 # total number of accesses
il2.hits                          0 # total number of hits
il2.misses                      867 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              341480890 # total number of accesses
dl1.hits                  326454470 # total number of hits
dl1.misses                 15026420 # total number of misses
dl1.replacements           15025396 # total number of replacements
dl1.writebacks              6726663 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0440 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0440 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0197 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses               21753083 # total number of accesses
dl2.hits                   13345216 # total number of hits
dl2.misses                  8407867 # total number of misses
dl2.replacements            8403771 # total number of replacements
dl2.writebacks              4596628 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.3865 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.3863 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.2113 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999971 # total number of hits
itlb.misses                      29 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             341480890 # total number of accesses
dtlb.hits                 341381000 # total number of hits
dtlb.misses                   99890 # total number of misses
dtlb.replacements             99762 # total number of replacements
dtlb.writebacks               66634 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0003 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0003 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0002 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 212992 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                 402416 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x0120008d80 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                24662 # total number of pages allocated
mem.page_mem                197296k # total size of memory pages allocated
mem.ptab_misses            19864739 # total first level page table misses
mem.ptab_accesses        2683470763 # total page table accesses
mem.ptab_miss_rate           0.0074 # first level page table miss rate



>>> FILE: gzip_s32_a64.txt
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/gzip_s32_a64.txt -max:inst 1000000000 -cache:dl1 dl1:32:32:64:l -cache:il1 il1:32:32:64:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/gzip/gzip00.peak.ev6 ../benchmark/gzip/input.combined 

sim: simulation started @ Fri Dec 12 09:02:34 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/gzip_s32_a64.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:32:32:64:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:32:32:64:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              338203821 # total number of loads and stores executed
sim_elapsed_time                 42 # total simulation time in seconds
sim_inst_rate          23809523.8095 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  999999133 # total number of hits
il1.misses                      867 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                    867 # total number of accesses
il2.hits                          0 # total number of hits
il2.misses                      867 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              341480890 # total number of accesses
dl1.hits                  329121566 # total number of hits
dl1.misses                 12359324 # total number of misses
dl1.replacements           12357276 # total number of replacements
dl1.writebacks              6021110 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0362 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0362 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0176 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses               18380434 # total number of accesses
dl2.hits                    9778095 # total number of hits
dl2.misses                  8602339 # total number of misses
dl2.replacements            8598243 # total number of replacements
dl2.writebacks              4477065 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.4680 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.4678 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.2436 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999971 # total number of hits
itlb.misses                      29 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             341480890 # total number of accesses
dtlb.hits                 341381000 # total number of hits
dtlb.misses                   99890 # total number of misses
dtlb.replacements             99762 # total number of replacements
dtlb.writebacks               66634 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0003 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0003 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0002 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 212992 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                 402416 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x0120008d80 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                24662 # total number of pages allocated
mem.page_mem                197296k # total size of memory pages allocated
mem.ptab_misses            19864739 # total first level page table misses
mem.ptab_accesses        2683470763 # total page table accesses
mem.ptab_miss_rate           0.0074 # first level page table miss rate



>>> FILE: gzip_s64_a1.txt
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/gzip_s64_a1.txt -max:inst 1000000000 -cache:dl1 dl1:64:32:1:l -cache:il1 il1:64:32:1:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/gzip/gzip00.peak.ev6 ../benchmark/gzip/input.combined 

sim: simulation started @ Fri Dec 12 09:04:37 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/gzip_s64_a1.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:64:32:1:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:64:32:1:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              338203821 # total number of loads and stores executed
sim_elapsed_time                 39 # total simulation time in seconds
sim_inst_rate          25641025.6410 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  979942963 # total number of hits
il1.misses                 20057037 # total number of misses
il1.replacements           20056973 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0201 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0201 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses               20057037 # total number of accesses
il2.hits                   20056170 # total number of hits
il2.misses                      867 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              341480890 # total number of accesses
dl1.hits                  309957903 # total number of hits
dl1.misses                 31522987 # total number of misses
dl1.replacements           31522923 # total number of replacements
dl1.writebacks             14504268 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0923 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0923 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0425 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses               46027255 # total number of accesses
dl2.hits                   37604282 # total number of hits
dl2.misses                  8422973 # total number of misses
dl2.replacements            8418877 # total number of replacements
dl2.writebacks              4719564 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.1830 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.1829 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.1025 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999971 # total number of hits
itlb.misses                      29 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             341480890 # total number of accesses
dtlb.hits                 341381000 # total number of hits
dtlb.misses                   99890 # total number of misses
dtlb.replacements             99762 # total number of replacements
dtlb.writebacks               66634 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0003 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0003 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0002 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 212992 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                 402416 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x0120008d80 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                24662 # total number of pages allocated
mem.page_mem                197296k # total size of memory pages allocated
mem.ptab_misses            19864739 # total first level page table misses
mem.ptab_accesses        2683470763 # total page table accesses
mem.ptab_miss_rate           0.0074 # first level page table miss rate



>>> FILE: gzip_s64_a1024.txt
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/gzip_s64_a1024.txt -max:inst 1000000000 -cache:dl1 dl1:64:32:1024:l -cache:il1 il1:64:32:1024:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/gzip/gzip00.peak.ev6 ../benchmark/gzip/input.combined 

sim: simulation started @ Fri Dec 12 09:07:21 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/gzip_s64_a1024.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:64:32:1024:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:64:32:1024:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              338203821 # total number of loads and stores executed
sim_elapsed_time                 51 # total simulation time in seconds
sim_inst_rate          19607843.1373 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  999999133 # total number of hits
il1.misses                      867 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                    867 # total number of accesses
il2.hits                          0 # total number of hits
il2.misses                      867 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              341480890 # total number of accesses
dl1.hits                  336858078 # total number of hits
dl1.misses                  4622812 # total number of misses
dl1.replacements            4557276 # total number of replacements
dl1.writebacks              2383724 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0135 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0133 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0070 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                7006536 # total number of accesses
dl2.hits                         61 # total number of hits
dl2.misses                  7006475 # total number of misses
dl2.replacements            7002379 # total number of replacements
dl2.writebacks              2382572 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.9994 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.3400 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999971 # total number of hits
itlb.misses                      29 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             341480890 # total number of accesses
dtlb.hits                 341381000 # total number of hits
dtlb.misses                   99890 # total number of misses
dtlb.replacements             99762 # total number of replacements
dtlb.writebacks               66634 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0003 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0003 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0002 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 212992 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                 402416 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x0120008d80 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                24662 # total number of pages allocated
mem.page_mem                197296k # total size of memory pages allocated
mem.ptab_misses            19864739 # total first level page table misses
mem.ptab_accesses        2683470763 # total page table accesses
mem.ptab_miss_rate           0.0074 # first level page table miss rate



>>> FILE: gzip_s64_a256.txt
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/gzip_s64_a256.txt -max:inst 1000000000 -cache:dl1 dl1:64:32:256:l -cache:il1 il1:64:32:256:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/gzip/gzip00.peak.ev6 ../benchmark/gzip/input.combined 

sim: simulation started @ Fri Dec 12 09:06:35 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/gzip_s64_a256.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:64:32:256:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:64:32:256:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              338203821 # total number of loads and stores executed
sim_elapsed_time                 46 # total simulation time in seconds
sim_inst_rate          21739130.4348 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  999999133 # total number of hits
il1.misses                      867 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                    867 # total number of accesses
il2.hits                          0 # total number of hits
il2.misses                      867 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              341480890 # total number of accesses
dl1.hits                  336856476 # total number of hits
dl1.misses                  4624414 # total number of misses
dl1.replacements            4608030 # total number of replacements
dl1.writebacks              2408526 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0135 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0135 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0071 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                7032940 # total number of accesses
dl2.hits                        262 # total number of hits
dl2.misses                  7032678 # total number of misses
dl2.replacements            7028582 # total number of replacements
dl2.writebacks              2407492 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.9994 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.3423 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999971 # total number of hits
itlb.misses                      29 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             341480890 # total number of accesses
dtlb.hits                 341381000 # total number of hits
dtlb.misses                   99890 # total number of misses
dtlb.replacements             99762 # total number of replacements
dtlb.writebacks               66634 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0003 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0003 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0002 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 212992 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                 402416 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x0120008d80 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                24662 # total number of pages allocated
mem.page_mem                197296k # total size of memory pages allocated
mem.ptab_misses            19864739 # total first level page table misses
mem.ptab_accesses        2683470763 # total page table accesses
mem.ptab_miss_rate           0.0074 # first level page table miss rate



>>> FILE: gzip_s64_a32.txt
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/gzip_s64_a32.txt -max:inst 1000000000 -cache:dl1 dl1:64:32:32:l -cache:il1 il1:64:32:32:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/gzip/gzip00.peak.ev6 ../benchmark/gzip/input.combined 

sim: simulation started @ Fri Dec 12 09:05:16 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/gzip_s64_a32.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:64:32:32:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:64:32:32:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              338203821 # total number of loads and stores executed
sim_elapsed_time                 40 # total simulation time in seconds
sim_inst_rate          25000000.0000 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  999999133 # total number of hits
il1.misses                      867 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                    867 # total number of accesses
il2.hits                          0 # total number of hits
il2.misses                      867 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              341480890 # total number of accesses
dl1.hits                  329112679 # total number of hits
dl1.misses                 12368211 # total number of misses
dl1.replacements           12366163 # total number of replacements
dl1.writebacks              6032723 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0362 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0362 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0177 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses               18400934 # total number of accesses
dl2.hits                    9803814 # total number of hits
dl2.misses                  8597120 # total number of misses
dl2.replacements            8593024 # total number of replacements
dl2.writebacks              4476396 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.4672 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.4670 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.2433 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999971 # total number of hits
itlb.misses                      29 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             341480890 # total number of accesses
dtlb.hits                 341381000 # total number of hits
dtlb.misses                   99890 # total number of misses
dtlb.replacements             99762 # total number of replacements
dtlb.writebacks               66634 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0003 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0003 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0002 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 212992 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                 402416 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x0120008d80 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                24662 # total number of pages allocated
mem.page_mem                197296k # total size of memory pages allocated
mem.ptab_misses            19864739 # total first level page table misses
mem.ptab_accesses        2683470763 # total page table accesses
mem.ptab_miss_rate           0.0074 # first level page table miss rate



>>> FILE: gzip_s64_a64.txt
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/gzip_s64_a64.txt -max:inst 1000000000 -cache:dl1 dl1:64:32:64:l -cache:il1 il1:64:32:64:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/gzip/gzip00.peak.ev6 ../benchmark/gzip/input.combined 

sim: simulation started @ Fri Dec 12 09:05:56 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/gzip_s64_a64.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:64:32:64:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:64:32:64:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              338203821 # total number of loads and stores executed
sim_elapsed_time                 39 # total simulation time in seconds
sim_inst_rate          25641025.6410 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  999999133 # total number of hits
il1.misses                      867 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                    867 # total number of accesses
il2.hits                          0 # total number of hits
il2.misses                      867 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              341480890 # total number of accesses
dl1.hits                  333028808 # total number of hits
dl1.misses                  8452082 # total number of misses
dl1.replacements            8447986 # total number of replacements
dl1.writebacks              4746406 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0248 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0247 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0139 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses               13198488 # total number of accesses
dl2.hits                    2765380 # total number of hits
dl2.misses                 10433108 # total number of misses
dl2.replacements           10429012 # total number of replacements
dl2.writebacks              4235544 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.7905 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.7902 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.3209 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999971 # total number of hits
itlb.misses                      29 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             341480890 # total number of accesses
dtlb.hits                 341381000 # total number of hits
dtlb.misses                   99890 # total number of misses
dtlb.replacements             99762 # total number of replacements
dtlb.writebacks               66634 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0003 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0003 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0002 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 212992 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                 402416 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x0120008d80 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                24662 # total number of pages allocated
mem.page_mem                197296k # total size of memory pages allocated
mem.ptab_misses            19864739 # total first level page table misses
mem.ptab_accesses        2683470763 # total page table accesses
mem.ptab_miss_rate           0.0074 # first level page table miss rate



>>> FILE: mcf_s1024_a1.txt
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/mcf_s1024_a1.txt -max:inst 1000000000 -cache:dl1 dl1:1024:32:1:l -cache:il1 il1:1024:32:1:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/mcf/mcf00.peak.ev6 ../benchmark/mcf/inp.in 

sim: simulation started @ Fri Dec 12 09:52:23 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/mcf_s1024_a1.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:1024:32:1:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:1024:32:1:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              418892680 # total number of loads and stores executed
sim_elapsed_time                 41 # total simulation time in seconds
sim_inst_rate          24390243.9024 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  996053501 # total number of hits
il1.misses                  3946499 # total number of misses
il1.replacements            3945832 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0039 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0039 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                3946499 # total number of accesses
il2.hits                    3945552 # total number of hits
il2.misses                      947 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                0.0002 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              420056232 # total number of accesses
dl1.hits                  370331638 # total number of hits
dl1.misses                 49724594 # total number of misses
dl1.replacements           49723570 # total number of replacements
dl1.writebacks             19289495 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.1184 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.1184 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0459 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses               69014089 # total number of accesses
dl2.hits                   26226247 # total number of hits
dl2.misses                 42787842 # total number of misses
dl2.replacements           42783746 # total number of replacements
dl2.writebacks             17501668 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.6200 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.6199 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.2536 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999970 # total number of hits
itlb.misses                      30 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             420056232 # total number of accesses
dtlb.hits                 410722611 # total number of hits
dtlb.misses                 9333621 # total number of misses
dtlb.replacements           9333493 # total number of replacements
dtlb.writebacks             1514447 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0222 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0222 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0036 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 163840 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                  80448 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x0120007740 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                23855 # total number of pages allocated
mem.page_mem                190840k # total size of memory pages allocated
mem.ptab_misses            50654569 # total first level page table misses
mem.ptab_accesses        2840530962 # total page table accesses
mem.ptab_miss_rate           0.0178 # first level page table miss rate



>>> FILE: mcf_s1024_a1024.txt
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/mcf_s1024_a1024.txt -max:inst 1000000000 -cache:dl1 dl1:1024:32:1024:l -cache:il1 il1:1024:32:1024:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/mcf/mcf00.peak.ev6 ../benchmark/mcf/inp.in 

sim: simulation started @ Fri Dec 12 09:55:33 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/mcf_s1024_a1024.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:1024:32:1024:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:1024:32:1024:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              418892680 # total number of loads and stores executed
sim_elapsed_time                 49 # total simulation time in seconds
sim_inst_rate          20408163.2653 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  999999053 # total number of hits
il1.misses                      947 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                    947 # total number of accesses
il2.hits                          0 # total number of hits
il2.misses                      947 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              420056232 # total number of accesses
dl1.hits                  413683448 # total number of hits
dl1.misses                  6372784 # total number of misses
dl1.replacements            5324208 # total number of replacements
dl1.writebacks              5324087 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0152 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0127 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0127 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses               11696871 # total number of accesses
dl2.hits                          0 # total number of hits
dl2.misses                 11696871 # total number of misses
dl2.replacements           11692775 # total number of replacements
dl2.writebacks              5322039 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.9996 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.4550 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999970 # total number of hits
itlb.misses                      30 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             420056232 # total number of accesses
dtlb.hits                 410722611 # total number of hits
dtlb.misses                 9333621 # total number of misses
dtlb.replacements           9333493 # total number of replacements
dtlb.writebacks             1514447 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0222 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0222 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0036 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 163840 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                  80448 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x0120007740 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                23855 # total number of pages allocated
mem.page_mem                190840k # total size of memory pages allocated
mem.ptab_misses            50654569 # total first level page table misses
mem.ptab_accesses        2840530962 # total page table accesses
mem.ptab_miss_rate           0.0178 # first level page table miss rate



>>> FILE: mcf_s1024_a256.txt
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/mcf_s1024_a256.txt -max:inst 1000000000 -cache:dl1 dl1:1024:32:256:l -cache:il1 il1:1024:32:256:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/mcf/mcf00.peak.ev6 ../benchmark/mcf/inp.in 

sim: simulation started @ Fri Dec 12 09:54:42 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/mcf_s1024_a256.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:1024:32:256:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:1024:32:256:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              418892680 # total number of loads and stores executed
sim_elapsed_time                 51 # total simulation time in seconds
sim_inst_rate          19607843.1373 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  999999053 # total number of hits
il1.misses                      947 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                    947 # total number of accesses
il2.hits                          0 # total number of hits
il2.misses                      947 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              420056232 # total number of accesses
dl1.hits                  412640347 # total number of hits
dl1.misses                  7415885 # total number of misses
dl1.replacements            7153741 # total number of replacements
dl1.writebacks              6229430 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0177 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0170 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0148 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses               13645315 # total number of accesses
dl2.hits                       2720 # total number of hits
dl2.misses                 13642595 # total number of misses
dl2.replacements           13638499 # total number of replacements
dl2.writebacks              6227949 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.9998 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.9995 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.4564 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999970 # total number of hits
itlb.misses                      30 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             420056232 # total number of accesses
dtlb.hits                 410722611 # total number of hits
dtlb.misses                 9333621 # total number of misses
dtlb.replacements           9333493 # total number of replacements
dtlb.writebacks             1514447 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0222 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0222 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0036 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 163840 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                  80448 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x0120007740 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                23855 # total number of pages allocated
mem.page_mem                190840k # total size of memory pages allocated
mem.ptab_misses            50654569 # total first level page table misses
mem.ptab_accesses        2840530962 # total page table accesses
mem.ptab_miss_rate           0.0178 # first level page table miss rate



>>> FILE: mcf_s1024_a32.txt
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/mcf_s1024_a32.txt -max:inst 1000000000 -cache:dl1 dl1:1024:32:32:l -cache:il1 il1:1024:32:32:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/mcf/mcf00.peak.ev6 ../benchmark/mcf/inp.in 

sim: simulation started @ Fri Dec 12 09:53:04 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/mcf_s1024_a32.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:1024:32:32:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:1024:32:32:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              418892680 # total number of loads and stores executed
sim_elapsed_time                 49 # total simulation time in seconds
sim_inst_rate          20408163.2653 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  999999053 # total number of hits
il1.misses                      947 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                    947 # total number of accesses
il2.hits                          0 # total number of hits
il2.misses                      947 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              420056232 # total number of accesses
dl1.hits                  382735618 # total number of hits
dl1.misses                 37320614 # total number of misses
dl1.replacements           37287846 # total number of replacements
dl1.writebacks             14943614 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0888 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0888 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0356 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses               52264228 # total number of accesses
dl2.hits                     297084 # total number of hits
dl2.misses                 51967144 # total number of misses
dl2.replacements           51963048 # total number of replacements
dl2.writebacks             14943082 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.9943 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.9942 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.2859 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999970 # total number of hits
itlb.misses                      30 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             420056232 # total number of accesses
dtlb.hits                 410722611 # total number of hits
dtlb.misses                 9333621 # total number of misses
dtlb.replacements           9333493 # total number of replacements
dtlb.writebacks             1514447 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0222 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0222 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0036 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 163840 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                  80448 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x0120007740 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                23855 # total number of pages allocated
mem.page_mem                190840k # total size of memory pages allocated
mem.ptab_misses            50654569 # total first level page table misses
mem.ptab_accesses        2840530962 # total page table accesses
mem.ptab_miss_rate           0.0178 # first level page table miss rate



>>> FILE: mcf_s1024_a64.txt
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/mcf_s1024_a64.txt -max:inst 1000000000 -cache:dl1 dl1:1024:32:64:l -cache:il1 il1:1024:32:64:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/mcf/mcf00.peak.ev6 ../benchmark/mcf/inp.in 

sim: simulation started @ Fri Dec 12 09:53:53 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/mcf_s1024_a64.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:1024:32:64:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:1024:32:64:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              418892680 # total number of loads and stores executed
sim_elapsed_time                 48 # total simulation time in seconds
sim_inst_rate          20833333.3333 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  999999053 # total number of hits
il1.misses                      947 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                    947 # total number of accesses
il2.hits                          0 # total number of hits
il2.misses                      947 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              420056232 # total number of accesses
dl1.hits                  393905583 # total number of hits
dl1.misses                 26150649 # total number of misses
dl1.replacements           26085113 # total number of replacements
dl1.writebacks              9503464 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0623 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0621 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0226 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses               35654113 # total number of accesses
dl2.hits                     509403 # total number of hits
dl2.misses                 35144710 # total number of misses
dl2.replacements           35140614 # total number of replacements
dl2.writebacks              9503053 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.9857 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.9856 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.2665 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999970 # total number of hits
itlb.misses                      30 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             420056232 # total number of accesses
dtlb.hits                 410722611 # total number of hits
dtlb.misses                 9333621 # total number of misses
dtlb.replacements           9333493 # total number of replacements
dtlb.writebacks             1514447 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0222 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0222 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0036 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 163840 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                  80448 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x0120007740 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                23855 # total number of pages allocated
mem.page_mem                190840k # total size of memory pages allocated
mem.ptab_misses            50654569 # total first level page table misses
mem.ptab_accesses        2840530962 # total page table accesses
mem.ptab_miss_rate           0.0178 # first level page table miss rate



>>> FILE: mcf_s1_a1.txt
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/mcf_s1_a1.txt -max:inst 1000000000 -cache:dl1 dl1:1:32:1:l -cache:il1 il1:1:32:1:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/mcf/mcf00.peak.ev6 ../benchmark/mcf/inp.in 

sim: simulation started @ Fri Dec 12 09:36:00 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/mcf_s1_a1.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:1:32:1:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:1:32:1:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              418892680 # total number of loads and stores executed
sim_elapsed_time                 56 # total simulation time in seconds
sim_inst_rate          17857142.8571 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  793306265 # total number of hits
il1.misses                206693735 # total number of misses
il1.replacements          206693734 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.2067 # miss rate (i.e., misses/ref)
il1.repl_rate                0.2067 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses              206693735 # total number of accesses
il2.hits                  206692788 # total number of hits
il2.misses                      947 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              420056232 # total number of accesses
dl1.hits                  118808253 # total number of hits
dl1.misses                301247979 # total number of misses
dl1.replacements          301247978 # total number of replacements
dl1.writebacks             75215673 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.7172 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.7172 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.1791 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses              376463652 # total number of accesses
dl2.hits                  333675810 # total number of hits
dl2.misses                 42787842 # total number of misses
dl2.replacements           42783746 # total number of replacements
dl2.writebacks             17501668 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.1137 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.1136 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.0465 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999970 # total number of hits
itlb.misses                      30 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             420056232 # total number of accesses
dtlb.hits                 410722611 # total number of hits
dtlb.misses                 9333621 # total number of misses
dtlb.replacements           9333493 # total number of replacements
dtlb.writebacks             1514447 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0222 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0222 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0036 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 163840 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                  80448 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x0120007740 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                23855 # total number of pages allocated
mem.page_mem                190840k # total size of memory pages allocated
mem.ptab_misses            50654569 # total first level page table misses
mem.ptab_accesses        2840530962 # total page table accesses
mem.ptab_miss_rate           0.0178 # first level page table miss rate



>>> FILE: mcf_s1_a1024.txt
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/mcf_s1_a1024.txt -max:inst 1000000000 -cache:dl1 dl1:1:32:1024:l -cache:il1 il1:1:32:1024:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/mcf/mcf00.peak.ev6 ../benchmark/mcf/inp.in 

sim: simulation started @ Fri Dec 12 09:39:28 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/mcf_s1_a1024.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:1:32:1024:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:1:32:1024:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              418892680 # total number of loads and stores executed
sim_elapsed_time                 51 # total simulation time in seconds
sim_inst_rate          19607843.1373 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  999999053 # total number of hits
il1.misses                      947 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                    947 # total number of accesses
il2.hits                          0 # total number of hits
il2.misses                      947 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              420056232 # total number of accesses
dl1.hits                  370481787 # total number of hits
dl1.misses                 49574445 # total number of misses
dl1.replacements           49573421 # total number of replacements
dl1.writebacks             19078019 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.1180 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.1180 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0454 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses               68652464 # total number of accesses
dl2.hits                   25655264 # total number of hits
dl2.misses                 42997200 # total number of misses
dl2.replacements           42993104 # total number of replacements
dl2.writebacks             17514132 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.6263 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.6262 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.2551 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999970 # total number of hits
itlb.misses                      30 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             420056232 # total number of accesses
dtlb.hits                 410722611 # total number of hits
dtlb.misses                 9333621 # total number of misses
dtlb.replacements           9333493 # total number of replacements
dtlb.writebacks             1514447 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0222 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0222 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0036 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 163840 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                  80448 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x0120007740 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                23855 # total number of pages allocated
mem.page_mem                190840k # total size of memory pages allocated
mem.ptab_misses            50654569 # total first level page table misses
mem.ptab_accesses        2840530962 # total page table accesses
mem.ptab_miss_rate           0.0178 # first level page table miss rate



>>> FILE: mcf_s1_a256.txt
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/mcf_s1_a256.txt -max:inst 1000000000 -cache:dl1 dl1:1:32:256:l -cache:il1 il1:1:32:256:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/mcf/mcf00.peak.ev6 ../benchmark/mcf/inp.in 

sim: simulation started @ Fri Dec 12 09:38:39 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/mcf_s1_a256.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:1:32:256:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:1:32:256:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              418892680 # total number of loads and stores executed
sim_elapsed_time                 49 # total simulation time in seconds
sim_inst_rate          20408163.2653 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  999998607 # total number of hits
il1.misses                     1393 # total number of misses
il1.replacements               1137 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                   1393 # total number of accesses
il2.hits                        446 # total number of hits
il2.misses                      947 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                0.6798 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              420056232 # total number of accesses
dl1.hits                  368143377 # total number of hits
dl1.misses                 51912855 # total number of misses
dl1.replacements           51912599 # total number of replacements
dl1.writebacks             19837769 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.1236 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.1236 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0472 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses               71750624 # total number of accesses
dl2.hits                   28969817 # total number of hits
dl2.misses                 42780807 # total number of misses
dl2.replacements           42776711 # total number of replacements
dl2.writebacks             17487163 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.5962 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.5962 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.2437 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999970 # total number of hits
itlb.misses                      30 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             420056232 # total number of accesses
dtlb.hits                 410722611 # total number of hits
dtlb.misses                 9333621 # total number of misses
dtlb.replacements           9333493 # total number of replacements
dtlb.writebacks             1514447 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0222 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0222 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0036 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 163840 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                  80448 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x0120007740 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                23855 # total number of pages allocated
mem.page_mem                190840k # total size of memory pages allocated
mem.ptab_misses            50654569 # total first level page table misses
mem.ptab_accesses        2840530962 # total page table accesses
mem.ptab_miss_rate           0.0178 # first level page table miss rate



>>> FILE: mcf_s1_a32.txt
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/mcf_s1_a32.txt -max:inst 1000000000 -cache:dl1 dl1:1:32:32:l -cache:il1 il1:1:32:32:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/mcf/mcf00.peak.ev6 ../benchmark/mcf/inp.in 

sim: simulation started @ Fri Dec 12 09:36:56 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/mcf_s1_a32.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:1:32:32:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:1:32:32:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              418892680 # total number of loads and stores executed
sim_elapsed_time                 53 # total simulation time in seconds
sim_inst_rate          18867924.5283 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  933126096 # total number of hits
il1.misses                 66873904 # total number of misses
il1.replacements           66873872 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0669 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0669 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses               66873904 # total number of accesses
il2.hits                   66872957 # total number of hits
il2.misses                      947 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              420056232 # total number of accesses
dl1.hits                  346516304 # total number of hits
dl1.misses                 73539928 # total number of misses
dl1.replacements           73539896 # total number of replacements
dl1.writebacks             24756246 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.1751 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.1751 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0589 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses               98296174 # total number of accesses
dl2.hits                   55507557 # total number of hits
dl2.misses                 42788617 # total number of misses
dl2.replacements           42784521 # total number of replacements
dl2.writebacks             17500710 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.4353 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.4353 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.1780 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999970 # total number of hits
itlb.misses                      30 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             420056232 # total number of accesses
dtlb.hits                 410722611 # total number of hits
dtlb.misses                 9333621 # total number of misses
dtlb.replacements           9333493 # total number of replacements
dtlb.writebacks             1514447 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0222 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0222 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0036 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 163840 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                  80448 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x0120007740 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                23855 # total number of pages allocated
mem.page_mem                190840k # total size of memory pages allocated
mem.ptab_misses            50654569 # total first level page table misses
mem.ptab_accesses        2840530962 # total page table accesses
mem.ptab_miss_rate           0.0178 # first level page table miss rate



>>> FILE: mcf_s1_a64.txt
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/mcf_s1_a64.txt -max:inst 1000000000 -cache:dl1 dl1:1:32:64:l -cache:il1 il1:1:32:64:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/mcf/mcf00.peak.ev6 ../benchmark/mcf/inp.in 

sim: simulation started @ Fri Dec 12 09:37:49 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/mcf_s1_a64.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:1:32:64:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:1:32:64:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              418892680 # total number of loads and stores executed
sim_elapsed_time                 50 # total simulation time in seconds
sim_inst_rate          20000000.0000 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  950846270 # total number of hits
il1.misses                 49153730 # total number of misses
il1.replacements           49153666 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0492 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0492 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses               49153730 # total number of accesses
il2.hits                   49152783 # total number of hits
il2.misses                      947 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              420056232 # total number of accesses
dl1.hits                  359292015 # total number of hits
dl1.misses                 60764217 # total number of misses
dl1.replacements           60764153 # total number of replacements
dl1.writebacks             21171332 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.1447 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.1447 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0504 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses               81935549 # total number of accesses
dl2.hits                   39148366 # total number of hits
dl2.misses                 42787183 # total number of misses
dl2.replacements           42783087 # total number of replacements
dl2.writebacks             17498827 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.5222 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.5222 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.2136 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999970 # total number of hits
itlb.misses                      30 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             420056232 # total number of accesses
dtlb.hits                 410722611 # total number of hits
dtlb.misses                 9333621 # total number of misses
dtlb.replacements           9333493 # total number of replacements
dtlb.writebacks             1514447 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0222 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0222 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0036 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 163840 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                  80448 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x0120007740 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                23855 # total number of pages allocated
mem.page_mem                190840k # total size of memory pages allocated
mem.ptab_misses            50654569 # total first level page table misses
mem.ptab_accesses        2840530962 # total page table accesses
mem.ptab_miss_rate           0.0178 # first level page table miss rate



>>> FILE: mcf_s256_a1.txt
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/mcf_s256_a1.txt -max:inst 1000000000 -cache:dl1 dl1:256:32:1:l -cache:il1 il1:256:32:1:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/mcf/mcf00.peak.ev6 ../benchmark/mcf/inp.in 

sim: simulation started @ Fri Dec 12 09:48:14 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/mcf_s256_a1.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:256:32:1:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:256:32:1:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              418892680 # total number of loads and stores executed
sim_elapsed_time                 45 # total simulation time in seconds
sim_inst_rate          22222222.2222 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  974213229 # total number of hits
il1.misses                 25786771 # total number of misses
il1.replacements           25786522 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0258 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0258 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses               25786771 # total number of accesses
il2.hits                   25785824 # total number of hits
il2.misses                      947 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              420056232 # total number of accesses
dl1.hits                  366509515 # total number of hits
dl1.misses                 53546717 # total number of misses
dl1.replacements           53546461 # total number of replacements
dl1.writebacks             20126855 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.1275 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.1275 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0479 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses               73673572 # total number of accesses
dl2.hits                   30885730 # total number of hits
dl2.misses                 42787842 # total number of misses
dl2.replacements           42783746 # total number of replacements
dl2.writebacks             17501668 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.5808 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.5807 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.2376 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999970 # total number of hits
itlb.misses                      30 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             420056232 # total number of accesses
dtlb.hits                 410722611 # total number of hits
dtlb.misses                 9333621 # total number of misses
dtlb.replacements           9333493 # total number of replacements
dtlb.writebacks             1514447 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0222 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0222 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0036 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 163840 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                  80448 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x0120007740 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                23855 # total number of pages allocated
mem.page_mem                190840k # total size of memory pages allocated
mem.ptab_misses            50654569 # total first level page table misses
mem.ptab_accesses        2840530962 # total page table accesses
mem.ptab_miss_rate           0.0178 # first level page table miss rate



>>> FILE: mcf_s256_a1024.txt
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/mcf_s256_a1024.txt -max:inst 1000000000 -cache:dl1 dl1:256:32:1024:l -cache:il1 il1:256:32:1024:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/mcf/mcf00.peak.ev6 ../benchmark/mcf/inp.in 

sim: simulation started @ Fri Dec 12 09:51:30 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/mcf_s256_a1024.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:256:32:1024:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:256:32:1024:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              418892680 # total number of loads and stores executed
sim_elapsed_time                 53 # total simulation time in seconds
sim_inst_rate          18867924.5283 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  999999053 # total number of hits
il1.misses                      947 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                    947 # total number of accesses
il2.hits                          0 # total number of hits
il2.misses                      947 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              420056232 # total number of accesses
dl1.hits                  412593365 # total number of hits
dl1.misses                  7462867 # total number of misses
dl1.replacements            7200723 # total number of replacements
dl1.writebacks              6237464 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0178 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0171 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0148 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses               13700331 # total number of accesses
dl2.hits                       9623 # total number of hits
dl2.misses                 13690708 # total number of misses
dl2.replacements           13686612 # total number of replacements
dl2.writebacks              6236091 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.9993 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.9990 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.4552 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999970 # total number of hits
itlb.misses                      30 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             420056232 # total number of accesses
dtlb.hits                 410722611 # total number of hits
dtlb.misses                 9333621 # total number of misses
dtlb.replacements           9333493 # total number of replacements
dtlb.writebacks             1514447 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0222 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0222 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0036 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 163840 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                  80448 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x0120007740 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                23855 # total number of pages allocated
mem.page_mem                190840k # total size of memory pages allocated
mem.ptab_misses            50654569 # total first level page table misses
mem.ptab_accesses        2840530962 # total page table accesses
mem.ptab_miss_rate           0.0178 # first level page table miss rate



>>> FILE: mcf_s256_a256.txt
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/mcf_s256_a256.txt -max:inst 1000000000 -cache:dl1 dl1:256:32:256:l -cache:il1 il1:256:32:256:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/mcf/mcf00.peak.ev6 ../benchmark/mcf/inp.in 

sim: simulation started @ Fri Dec 12 09:50:41 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/mcf_s256_a256.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:256:32:256:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:256:32:256:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              418892680 # total number of loads and stores executed
sim_elapsed_time                 49 # total simulation time in seconds
sim_inst_rate          20408163.2653 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  999999053 # total number of hits
il1.misses                      947 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                    947 # total number of accesses
il2.hits                          0 # total number of hits
il2.misses                      947 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              420056232 # total number of accesses
dl1.hits                  393475877 # total number of hits
dl1.misses                 26580355 # total number of misses
dl1.replacements           26514819 # total number of replacements
dl1.writebacks              9571398 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0633 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0631 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0228 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses               36151753 # total number of accesses
dl2.hits                     701294 # total number of hits
dl2.misses                 35450459 # total number of misses
dl2.replacements           35446363 # total number of replacements
dl2.writebacks              9571206 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.9806 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.9805 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.2648 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999970 # total number of hits
itlb.misses                      30 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             420056232 # total number of accesses
dtlb.hits                 410722611 # total number of hits
dtlb.misses                 9333621 # total number of misses
dtlb.replacements           9333493 # total number of replacements
dtlb.writebacks             1514447 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0222 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0222 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0036 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 163840 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                  80448 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x0120007740 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                23855 # total number of pages allocated
mem.page_mem                190840k # total size of memory pages allocated
mem.ptab_misses            50654569 # total first level page table misses
mem.ptab_accesses        2840530962 # total page table accesses
mem.ptab_miss_rate           0.0178 # first level page table miss rate



>>> FILE: mcf_s256_a32.txt
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/mcf_s256_a32.txt -max:inst 1000000000 -cache:dl1 dl1:256:32:32:l -cache:il1 il1:256:32:32:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/mcf/mcf00.peak.ev6 ../benchmark/mcf/inp.in 

sim: simulation started @ Fri Dec 12 09:48:59 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/mcf_s256_a32.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:256:32:32:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:256:32:32:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              418892680 # total number of loads and stores executed
sim_elapsed_time                 53 # total simulation time in seconds
sim_inst_rate          18867924.5283 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  999999053 # total number of hits
il1.misses                      947 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                    947 # total number of accesses
il2.hits                          0 # total number of hits
il2.misses                      947 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              420056232 # total number of accesses
dl1.hits                  378509932 # total number of hits
dl1.misses                 41546300 # total number of misses
dl1.replacements           41538108 # total number of replacements
dl1.writebacks             17358686 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0989 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0989 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0413 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses               58904986 # total number of accesses
dl2.hits                     141079 # total number of hits
dl2.misses                 58763907 # total number of misses
dl2.replacements           58759811 # total number of replacements
dl2.writebacks             17358259 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.9976 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.9975 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.2947 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999970 # total number of hits
itlb.misses                      30 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             420056232 # total number of accesses
dtlb.hits                 410722611 # total number of hits
dtlb.misses                 9333621 # total number of misses
dtlb.replacements           9333493 # total number of replacements
dtlb.writebacks             1514447 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0222 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0222 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0036 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 163840 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                  80448 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x0120007740 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                23855 # total number of pages allocated
mem.page_mem                190840k # total size of memory pages allocated
mem.ptab_misses            50654569 # total first level page table misses
mem.ptab_accesses        2840530962 # total page table accesses
mem.ptab_miss_rate           0.0178 # first level page table miss rate



>>> FILE: mcf_s256_a64.txt
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/mcf_s256_a64.txt -max:inst 1000000000 -cache:dl1 dl1:256:32:64:l -cache:il1 il1:256:32:64:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/mcf/mcf00.peak.ev6 ../benchmark/mcf/inp.in 

sim: simulation started @ Fri Dec 12 09:49:52 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/mcf_s256_a64.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:256:32:64:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:256:32:64:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              418892680 # total number of loads and stores executed
sim_elapsed_time                 49 # total simulation time in seconds
sim_inst_rate          20408163.2653 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  999999053 # total number of hits
il1.misses                      947 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                    947 # total number of accesses
il2.hits                          0 # total number of hits
il2.misses                      947 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              420056232 # total number of accesses
dl1.hits                  379976956 # total number of hits
dl1.misses                 40079276 # total number of misses
dl1.replacements           40062892 # total number of replacements
dl1.writebacks             16788473 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0954 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0954 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0400 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses               56867749 # total number of accesses
dl2.hits                     254554 # total number of hits
dl2.misses                 56613195 # total number of misses
dl2.replacements           56609099 # total number of replacements
dl2.writebacks             16787844 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.9955 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.9955 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.2952 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999970 # total number of hits
itlb.misses                      30 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             420056232 # total number of accesses
dtlb.hits                 410722611 # total number of hits
dtlb.misses                 9333621 # total number of misses
dtlb.replacements           9333493 # total number of replacements
dtlb.writebacks             1514447 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0222 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0222 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0036 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 163840 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                  80448 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x0120007740 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                23855 # total number of pages allocated
mem.page_mem                190840k # total size of memory pages allocated
mem.ptab_misses            50654569 # total first level page table misses
mem.ptab_accesses        2840530962 # total page table accesses
mem.ptab_miss_rate           0.0178 # first level page table miss rate



>>> FILE: mcf_s32_a1.txt
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/mcf_s32_a1.txt -max:inst 1000000000 -cache:dl1 dl1:32:32:1:l -cache:il1 il1:32:32:1:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/mcf/mcf00.peak.ev6 ../benchmark/mcf/inp.in 

sim: simulation started @ Fri Dec 12 09:40:19 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/mcf_s32_a1.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:32:32:1:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:32:32:1:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              418892680 # total number of loads and stores executed
sim_elapsed_time                 47 # total simulation time in seconds
sim_inst_rate          21276595.7447 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  931404296 # total number of hits
il1.misses                 68595704 # total number of misses
il1.replacements           68595672 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0686 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0686 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses               68595704 # total number of accesses
il2.hits                   68594757 # total number of hits
il2.misses                      947 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              420056232 # total number of accesses
dl1.hits                  324638964 # total number of hits
dl1.misses                 95417268 # total number of misses
dl1.replacements           95417236 # total number of replacements
dl1.writebacks             34324426 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.2272 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.2272 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0817 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses              129741694 # total number of accesses
dl2.hits                   86953852 # total number of hits
dl2.misses                 42787842 # total number of misses
dl2.replacements           42783746 # total number of replacements
dl2.writebacks             17501668 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.3298 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.3298 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.1349 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999970 # total number of hits
itlb.misses                      30 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             420056232 # total number of accesses
dtlb.hits                 410722611 # total number of hits
dtlb.misses                 9333621 # total number of misses
dtlb.replacements           9333493 # total number of replacements
dtlb.writebacks             1514447 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0222 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0222 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0036 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 163840 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                  80448 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x0120007740 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                23855 # total number of pages allocated
mem.page_mem                190840k # total size of memory pages allocated
mem.ptab_misses            50654569 # total first level page table misses
mem.ptab_accesses        2840530962 # total page table accesses
mem.ptab_miss_rate           0.0178 # first level page table miss rate



>>> FILE: mcf_s32_a1024.txt
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/mcf_s32_a1024.txt -max:inst 1000000000 -cache:dl1 dl1:32:32:1024:l -cache:il1 il1:32:32:1024:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/mcf/mcf00.peak.ev6 ../benchmark/mcf/inp.in 

sim: simulation started @ Fri Dec 12 09:43:32 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/mcf_s32_a1024.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:32:32:1024:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:32:32:1024:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              418892680 # total number of loads and stores executed
sim_elapsed_time                 48 # total simulation time in seconds
sim_inst_rate          20833333.3333 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  999999053 # total number of hits
il1.misses                      947 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                    947 # total number of accesses
il2.hits                          0 # total number of hits
il2.misses                      947 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              420056232 # total number of accesses
dl1.hits                  382664505 # total number of hits
dl1.misses                 37391727 # total number of misses
dl1.replacements           37358959 # total number of replacements
dl1.writebacks             15021650 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0890 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0889 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0358 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses               52413377 # total number of accesses
dl2.hits                     447103 # total number of hits
dl2.misses                 51966274 # total number of misses
dl2.replacements           51962178 # total number of replacements
dl2.writebacks             15020990 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.9915 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.9914 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.2866 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999970 # total number of hits
itlb.misses                      30 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             420056232 # total number of accesses
dtlb.hits                 410722611 # total number of hits
dtlb.misses                 9333621 # total number of misses
dtlb.replacements           9333493 # total number of replacements
dtlb.writebacks             1514447 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0222 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0222 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0036 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 163840 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                  80448 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x0120007740 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                23855 # total number of pages allocated
mem.page_mem                190840k # total size of memory pages allocated
mem.ptab_misses            50654569 # total first level page table misses
mem.ptab_accesses        2840530962 # total page table accesses
mem.ptab_miss_rate           0.0178 # first level page table miss rate



>>> FILE: mcf_s32_a256.txt
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/mcf_s32_a256.txt -max:inst 1000000000 -cache:dl1 dl1:32:32:256:l -cache:il1 il1:32:32:256:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/mcf/mcf00.peak.ev6 ../benchmark/mcf/inp.in 

sim: simulation started @ Fri Dec 12 09:42:43 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/mcf_s32_a256.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:32:32:256:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:32:32:256:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              418892680 # total number of loads and stores executed
sim_elapsed_time                 49 # total simulation time in seconds
sim_inst_rate          20408163.2653 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  999999053 # total number of hits
il1.misses                      947 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                    947 # total number of accesses
il2.hits                          0 # total number of hits
il2.misses                      947 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              420056232 # total number of accesses
dl1.hits                  378524056 # total number of hits
dl1.misses                 41532176 # total number of misses
dl1.replacements           41523984 # total number of replacements
dl1.writebacks             17359756 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0989 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0989 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0413 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses               58891932 # total number of accesses
dl2.hits                     151648 # total number of hits
dl2.misses                 58740284 # total number of misses
dl2.replacements           58736188 # total number of replacements
dl2.writebacks             17359377 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.9974 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.9974 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.2948 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999970 # total number of hits
itlb.misses                      30 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             420056232 # total number of accesses
dtlb.hits                 410722611 # total number of hits
dtlb.misses                 9333621 # total number of misses
dtlb.replacements           9333493 # total number of replacements
dtlb.writebacks             1514447 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0222 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0222 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0036 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 163840 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                  80448 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x0120007740 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                23855 # total number of pages allocated
mem.page_mem                190840k # total size of memory pages allocated
mem.ptab_misses            50654569 # total first level page table misses
mem.ptab_accesses        2840530962 # total page table accesses
mem.ptab_miss_rate           0.0178 # first level page table miss rate



>>> FILE: mcf_s32_a32.txt
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/mcf_s32_a32.txt -max:inst 1000000000 -cache:dl1 dl1:32:32:32:l -cache:il1 il1:32:32:32:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/mcf/mcf00.peak.ev6 ../benchmark/mcf/inp.in 

sim: simulation started @ Fri Dec 12 09:41:06 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/mcf_s32_a32.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:32:32:32:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:32:32:32:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              418892680 # total number of loads and stores executed
sim_elapsed_time                 49 # total simulation time in seconds
sim_inst_rate          20408163.2653 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  999999053 # total number of hits
il1.misses                      947 # total number of misses
il1.replacements                 37 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                    947 # total number of accesses
il2.hits                          0 # total number of hits
il2.misses                      947 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              420056232 # total number of accesses
dl1.hits                  371390359 # total number of hits
dl1.misses                 48665873 # total number of misses
dl1.replacements           48664849 # total number of replacements
dl1.writebacks             18627934 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.1159 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.1159 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0443 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses               67293807 # total number of accesses
dl2.hits                   24291078 # total number of hits
dl2.misses                 43002729 # total number of misses
dl2.replacements           42998633 # total number of replacements
dl2.writebacks             17513290 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.6390 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.6390 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.2603 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999970 # total number of hits
itlb.misses                      30 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             420056232 # total number of accesses
dtlb.hits                 410722611 # total number of hits
dtlb.misses                 9333621 # total number of misses
dtlb.replacements           9333493 # total number of replacements
dtlb.writebacks             1514447 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0222 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0222 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0036 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 163840 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                  80448 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x0120007740 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                23855 # total number of pages allocated
mem.page_mem                190840k # total size of memory pages allocated
mem.ptab_misses            50654569 # total first level page table misses
mem.ptab_accesses        2840530962 # total page table accesses
mem.ptab_miss_rate           0.0178 # first level page table miss rate



>>> FILE: mcf_s32_a64.txt
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/mcf_s32_a64.txt -max:inst 1000000000 -cache:dl1 dl1:32:32:64:l -cache:il1 il1:32:32:64:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/mcf/mcf00.peak.ev6 ../benchmark/mcf/inp.in 

sim: simulation started @ Fri Dec 12 09:41:55 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/mcf_s32_a64.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:32:32:64:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:32:32:64:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              418892680 # total number of loads and stores executed
sim_elapsed_time                 48 # total simulation time in seconds
sim_inst_rate          20833333.3333 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  999999053 # total number of hits
il1.misses                      947 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                    947 # total number of accesses
il2.hits                          0 # total number of hits
il2.misses                      947 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              420056232 # total number of accesses
dl1.hits                  374911938 # total number of hits
dl1.misses                 45144294 # total number of misses
dl1.replacements           45142246 # total number of replacements
dl1.writebacks             17831213 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.1075 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.1075 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0424 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses               62975507 # total number of accesses
dl2.hits                   18934779 # total number of hits
dl2.misses                 44040728 # total number of misses
dl2.replacements           44036632 # total number of replacements
dl2.writebacks             17548514 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.6993 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.6993 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.2787 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999970 # total number of hits
itlb.misses                      30 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             420056232 # total number of accesses
dtlb.hits                 410722611 # total number of hits
dtlb.misses                 9333621 # total number of misses
dtlb.replacements           9333493 # total number of replacements
dtlb.writebacks             1514447 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0222 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0222 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0036 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 163840 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                  80448 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x0120007740 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                23855 # total number of pages allocated
mem.page_mem                190840k # total size of memory pages allocated
mem.ptab_misses            50654569 # total first level page table misses
mem.ptab_accesses        2840530962 # total page table accesses
mem.ptab_miss_rate           0.0178 # first level page table miss rate



>>> FILE: mcf_s64_a1.txt
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/mcf_s64_a1.txt -max:inst 1000000000 -cache:dl1 dl1:64:32:1:l -cache:il1 il1:64:32:1:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/mcf/mcf00.peak.ev6 ../benchmark/mcf/inp.in 

sim: simulation started @ Fri Dec 12 09:44:20 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/mcf_s64_a1.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:64:32:1:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:64:32:1:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              418892680 # total number of loads and stores executed
sim_elapsed_time                 40 # total simulation time in seconds
sim_inst_rate          25000000.0000 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  945947890 # total number of hits
il1.misses                 54052110 # total number of misses
il1.replacements           54052046 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0541 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0541 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses               54052110 # total number of accesses
il2.hits                   54051163 # total number of hits
il2.misses                      947 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              420056232 # total number of accesses
dl1.hits                  348211145 # total number of hits
dl1.misses                 71845087 # total number of misses
dl1.replacements           71845023 # total number of replacements
dl1.writebacks             24244767 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.1710 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.1710 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0577 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses               96089854 # total number of accesses
dl2.hits                   53302012 # total number of hits
dl2.misses                 42787842 # total number of misses
dl2.replacements           42783746 # total number of replacements
dl2.writebacks             17501668 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.4453 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.4452 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.1821 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999970 # total number of hits
itlb.misses                      30 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             420056232 # total number of accesses
dtlb.hits                 410722611 # total number of hits
dtlb.misses                 9333621 # total number of misses
dtlb.replacements           9333493 # total number of replacements
dtlb.writebacks             1514447 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0222 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0222 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0036 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 163840 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                  80448 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x0120007740 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                23855 # total number of pages allocated
mem.page_mem                190840k # total size of memory pages allocated
mem.ptab_misses            50654569 # total first level page table misses
mem.ptab_accesses        2840530962 # total page table accesses
mem.ptab_miss_rate           0.0178 # first level page table miss rate



>>> FILE: mcf_s64_a1024.txt
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/mcf_s64_a1024.txt -max:inst 1000000000 -cache:dl1 dl1:64:32:1024:l -cache:il1 il1:64:32:1024:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/mcf/mcf00.peak.ev6 ../benchmark/mcf/inp.in 

sim: simulation started @ Fri Dec 12 09:47:18 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/mcf_s64_a1024.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:64:32:1024:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:64:32:1024:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              418892680 # total number of loads and stores executed
sim_elapsed_time                 56 # total simulation time in seconds
sim_inst_rate          17857142.8571 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  999999053 # total number of hits
il1.misses                      947 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                    947 # total number of accesses
il2.hits                          0 # total number of hits
il2.misses                      947 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              420056232 # total number of accesses
dl1.hits                  393257679 # total number of hits
dl1.misses                 26798553 # total number of misses
dl1.replacements           26733017 # total number of replacements
dl1.writebacks              9620469 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0638 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0636 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0229 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses               36419022 # total number of accesses
dl2.hits                     792824 # total number of hits
dl2.misses                 35626198 # total number of misses
dl2.replacements           35622102 # total number of replacements
dl2.writebacks              9620449 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.9782 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.9781 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.2642 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999970 # total number of hits
itlb.misses                      30 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             420056232 # total number of accesses
dtlb.hits                 410722611 # total number of hits
dtlb.misses                 9333621 # total number of misses
dtlb.replacements           9333493 # total number of replacements
dtlb.writebacks             1514447 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0222 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0222 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0036 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 163840 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                  80448 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x0120007740 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                23855 # total number of pages allocated
mem.page_mem                190840k # total size of memory pages allocated
mem.ptab_misses            50654569 # total first level page table misses
mem.ptab_accesses        2840530962 # total page table accesses
mem.ptab_miss_rate           0.0178 # first level page table miss rate



>>> FILE: mcf_s64_a256.txt
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/mcf_s64_a256.txt -max:inst 1000000000 -cache:dl1 dl1:64:32:256:l -cache:il1 il1:64:32:256:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/mcf/mcf00.peak.ev6 ../benchmark/mcf/inp.in 

sim: simulation started @ Fri Dec 12 09:46:30 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/mcf_s64_a256.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:64:32:256:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:64:32:256:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              418892680 # total number of loads and stores executed
sim_elapsed_time                 48 # total simulation time in seconds
sim_inst_rate          20833333.3333 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  999999053 # total number of hits
il1.misses                      947 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                    947 # total number of accesses
il2.hits                          0 # total number of hits
il2.misses                      947 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              420056232 # total number of accesses
dl1.hits                  379970803 # total number of hits
dl1.misses                 40085429 # total number of misses
dl1.replacements           40069045 # total number of replacements
dl1.writebacks             16796485 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0954 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0954 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0400 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses               56881914 # total number of accesses
dl2.hits                     275640 # total number of hits
dl2.misses                 56606274 # total number of misses
dl2.replacements           56602178 # total number of replacements
dl2.writebacks             16795814 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.9952 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.9951 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.2953 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999970 # total number of hits
itlb.misses                      30 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             420056232 # total number of accesses
dtlb.hits                 410722611 # total number of hits
dtlb.misses                 9333621 # total number of misses
dtlb.replacements           9333493 # total number of replacements
dtlb.writebacks             1514447 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0222 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0222 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0036 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 163840 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                  80448 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x0120007740 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                23855 # total number of pages allocated
mem.page_mem                190840k # total size of memory pages allocated
mem.ptab_misses            50654569 # total first level page table misses
mem.ptab_accesses        2840530962 # total page table accesses
mem.ptab_miss_rate           0.0178 # first level page table miss rate



>>> FILE: mcf_s64_a32.txt
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/mcf_s64_a32.txt -max:inst 1000000000 -cache:dl1 dl1:64:32:32:l -cache:il1 il1:64:32:32:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/mcf/mcf00.peak.ev6 ../benchmark/mcf/inp.in 

sim: simulation started @ Fri Dec 12 09:45:00 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/mcf_s64_a32.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:64:32:32:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:64:32:32:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              418892680 # total number of loads and stores executed
sim_elapsed_time                 45 # total simulation time in seconds
sim_inst_rate          22222222.2222 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  999999053 # total number of hits
il1.misses                      947 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                    947 # total number of accesses
il2.hits                          0 # total number of hits
il2.misses                      947 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              420056232 # total number of accesses
dl1.hits                  374958168 # total number of hits
dl1.misses                 45098064 # total number of misses
dl1.replacements           45096016 # total number of replacements
dl1.writebacks             17827462 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.1074 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.1074 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0424 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses               62925526 # total number of accesses
dl2.hits                   18872195 # total number of hits
dl2.misses                 44053331 # total number of misses
dl2.replacements           44049235 # total number of replacements
dl2.writebacks             17556580 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.7001 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.7000 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.2790 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999970 # total number of hits
itlb.misses                      30 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             420056232 # total number of accesses
dtlb.hits                 410722611 # total number of hits
dtlb.misses                 9333621 # total number of misses
dtlb.replacements           9333493 # total number of replacements
dtlb.writebacks             1514447 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0222 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0222 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0036 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 163840 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                  80448 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x0120007740 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                23855 # total number of pages allocated
mem.page_mem                190840k # total size of memory pages allocated
mem.ptab_misses            50654569 # total first level page table misses
mem.ptab_accesses        2840530962 # total page table accesses
mem.ptab_miss_rate           0.0178 # first level page table miss rate



>>> FILE: mcf_s64_a64.txt
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/mcf_s64_a64.txt -max:inst 1000000000 -cache:dl1 dl1:64:32:64:l -cache:il1 il1:64:32:64:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/mcf/mcf00.peak.ev6 ../benchmark/mcf/inp.in 

sim: simulation started @ Fri Dec 12 09:45:45 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/mcf_s64_a64.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:64:32:64:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:64:32:64:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              418892680 # total number of loads and stores executed
sim_elapsed_time                 45 # total simulation time in seconds
sim_inst_rate          22222222.2222 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  999999053 # total number of hits
il1.misses                      947 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                    947 # total number of accesses
il2.hits                          0 # total number of hits
il2.misses                      947 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              420056232 # total number of accesses
dl1.hits                  377697401 # total number of hits
dl1.misses                 42358831 # total number of misses
dl1.replacements           42354735 # total number of replacements
dl1.writebacks             17449191 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.1008 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.1008 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0415 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses               59808022 # total number of accesses
dl2.hits                    2261489 # total number of hits
dl2.misses                 57546533 # total number of misses
dl2.replacements           57542437 # total number of replacements
dl2.writebacks             17436993 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.9622 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.9621 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.2915 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999970 # total number of hits
itlb.misses                      30 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             420056232 # total number of accesses
dtlb.hits                 410722611 # total number of hits
dtlb.misses                 9333621 # total number of misses
dtlb.replacements           9333493 # total number of replacements
dtlb.writebacks             1514447 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0222 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0222 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0036 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 163840 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                  80448 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x0120007740 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                23855 # total number of pages allocated
mem.page_mem                190840k # total size of memory pages allocated
mem.ptab_misses            50654569 # total first level page table misses
mem.ptab_accesses        2840530962 # total page table accesses
mem.ptab_miss_rate           0.0178 # first level page table miss rate



>>> FILE: wupwise_s1024_a1.txt
forrtl: info: Fortran error message number is 29.
forrtl: warning: Could not open message catalog: for_msg.cat.
forrtl: info: Check environment variable NLSPATH and protection of /usr/lib/nls/msg/en_US.ISO8859-1/for_msg.cat.
forrtl: severe (29): Message not found
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/wupwise_s1024_a1.txt -max:inst 1000000000 -cache:dl1 dl1:1024:32:1:l -cache:il1 il1:1024:32:1:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/wupwise/wupwise00.peak.ev6 

sim: simulation started @ Fri Dec 12 10:15:05 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/wupwise_s1024_a1.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:1024:32:1:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:1024:32:1:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **
warning: partially supported sigprocmask() call...
warning: partially supported sigaction() call...
warning: unsupported setsysinfo() call...

sim: ** simulation statistics **
sim_num_insn                  48819 # total number of instructions executed
sim_num_refs                  16599 # total number of loads and stores executed
sim_elapsed_time                  1 # total simulation time in seconds
sim_inst_rate            48819.0000 # simulation speed (in insts/sec)
il1.accesses                  48819 # total number of accesses
il1.hits                      47297 # total number of hits
il1.misses                     1522 # total number of misses
il1.replacements                777 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0312 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0159 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                   1522 # total number of accesses
il2.hits                        304 # total number of hits
il2.misses                     1218 # total number of misses
il2.replacements                  3 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                0.8003 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0020 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses                  19297 # total number of accesses
dl1.hits                      17061 # total number of hits
dl1.misses                     2236 # total number of misses
dl1.replacements               1265 # total number of replacements
dl1.writebacks                 1110 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.1159 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0656 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0575 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                   3346 # total number of accesses
dl2.hits                       1312 # total number of hits
dl2.misses                     2034 # total number of misses
dl2.replacements                  4 # total number of replacements
dl2.writebacks                    4 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.6079 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.0012 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.0012 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses                 48819 # total number of accesses
itlb.hits                     48769 # total number of hits
itlb.misses                      50 # total number of misses
itlb.replacements                 2 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0010 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses                 19297 # total number of accesses
dtlb.hits                     19245 # total number of hits
dtlb.misses                      52 # total number of misses
dtlb.replacements                 0 # total number of replacements
dtlb.writebacks                   0 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0027 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 819200 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size              184522544 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x01200175e0 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                  129 # total number of pages allocated
mem.page_mem                  1032k # total size of memory pages allocated
mem.ptab_misses                 211 # total first level page table misses
mem.ptab_accesses           1961742 # total page table accesses
mem.ptab_miss_rate           0.0001 # first level page table miss rate



>>> FILE: wupwise_s1024_a1024.txt
forrtl: info: Fortran error message number is 29.
forrtl: warning: Could not open message catalog: for_msg.cat.
forrtl: info: Check environment variable NLSPATH and protection of /usr/lib/nls/msg/en_US.ISO8859-1/for_msg.cat.
forrtl: severe (29): Message not found
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/wupwise_s1024_a1024.txt -max:inst 1000000000 -cache:dl1 dl1:1024:32:1024:l -cache:il1 il1:1024:32:1024:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/wupwise/wupwise00.peak.ev6 

sim: simulation started @ Fri Dec 12 10:15:05 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/wupwise_s1024_a1024.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:1024:32:1024:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:1024:32:1024:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **
warning: partially supported sigprocmask() call...
warning: partially supported sigaction() call...
warning: unsupported setsysinfo() call...

sim: ** simulation statistics **
sim_num_insn                  48819 # total number of instructions executed
sim_num_refs                  16599 # total number of loads and stores executed
sim_elapsed_time                  1 # total simulation time in seconds
sim_inst_rate            48819.0000 # simulation speed (in insts/sec)
il1.accesses                  48819 # total number of accesses
il1.hits                      47601 # total number of hits
il1.misses                     1218 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0249 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                   1218 # total number of accesses
il2.hits                          0 # total number of hits
il2.misses                     1218 # total number of misses
il2.replacements                  3 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0025 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses                  19297 # total number of accesses
dl1.hits                      17263 # total number of hits
dl1.misses                     2034 # total number of misses
dl1.replacements                  0 # total number of replacements
dl1.writebacks                    0 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.1054 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                   2034 # total number of accesses
dl2.hits                          0 # total number of hits
dl2.misses                     2034 # total number of misses
dl2.replacements                  4 # total number of replacements
dl2.writebacks                    0 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.0020 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses                 48819 # total number of accesses
itlb.hits                     48769 # total number of hits
itlb.misses                      50 # total number of misses
itlb.replacements                 2 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0010 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses                 19297 # total number of accesses
dtlb.hits                     19245 # total number of hits
dtlb.misses                      52 # total number of misses
dtlb.replacements                 0 # total number of replacements
dtlb.writebacks                   0 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0027 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 819200 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size              184522544 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x01200175e0 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                  129 # total number of pages allocated
mem.page_mem                  1032k # total size of memory pages allocated
mem.ptab_misses                 211 # total first level page table misses
mem.ptab_accesses           1961742 # total page table accesses
mem.ptab_miss_rate           0.0001 # first level page table miss rate



>>> FILE: wupwise_s1024_a256.txt
forrtl: info: Fortran error message number is 29.
forrtl: warning: Could not open message catalog: for_msg.cat.
forrtl: info: Check environment variable NLSPATH and protection of /usr/lib/nls/msg/en_US.ISO8859-1/for_msg.cat.
forrtl: severe (29): Message not found
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/wupwise_s1024_a256.txt -max:inst 1000000000 -cache:dl1 dl1:1024:32:256:l -cache:il1 il1:1024:32:256:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/wupwise/wupwise00.peak.ev6 

sim: simulation started @ Fri Dec 12 10:15:05 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/wupwise_s1024_a256.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:1024:32:256:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:1024:32:256:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **
warning: partially supported sigprocmask() call...
warning: partially supported sigaction() call...
warning: unsupported setsysinfo() call...

sim: ** simulation statistics **
sim_num_insn                  48819 # total number of instructions executed
sim_num_refs                  16599 # total number of loads and stores executed
sim_elapsed_time                  1 # total simulation time in seconds
sim_inst_rate            48819.0000 # simulation speed (in insts/sec)
il1.accesses                  48819 # total number of accesses
il1.hits                      47601 # total number of hits
il1.misses                     1218 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0249 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                   1218 # total number of accesses
il2.hits                          0 # total number of hits
il2.misses                     1218 # total number of misses
il2.replacements                  3 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0025 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses                  19297 # total number of accesses
dl1.hits                      17263 # total number of hits
dl1.misses                     2034 # total number of misses
dl1.replacements                  0 # total number of replacements
dl1.writebacks                    0 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.1054 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                   2034 # total number of accesses
dl2.hits                          0 # total number of hits
dl2.misses                     2034 # total number of misses
dl2.replacements                  4 # total number of replacements
dl2.writebacks                    0 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.0020 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses                 48819 # total number of accesses
itlb.hits                     48769 # total number of hits
itlb.misses                      50 # total number of misses
itlb.replacements                 2 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0010 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses                 19297 # total number of accesses
dtlb.hits                     19245 # total number of hits
dtlb.misses                      52 # total number of misses
dtlb.replacements                 0 # total number of replacements
dtlb.writebacks                   0 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0027 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 819200 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size              184522544 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x01200175e0 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                  129 # total number of pages allocated
mem.page_mem                  1032k # total size of memory pages allocated
mem.ptab_misses                 211 # total first level page table misses
mem.ptab_accesses           1961742 # total page table accesses
mem.ptab_miss_rate           0.0001 # first level page table miss rate



>>> FILE: wupwise_s1024_a32.txt
forrtl: info: Fortran error message number is 29.
forrtl: warning: Could not open message catalog: for_msg.cat.
forrtl: info: Check environment variable NLSPATH and protection of /usr/lib/nls/msg/en_US.ISO8859-1/for_msg.cat.
forrtl: severe (29): Message not found
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/wupwise_s1024_a32.txt -max:inst 1000000000 -cache:dl1 dl1:1024:32:32:l -cache:il1 il1:1024:32:32:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/wupwise/wupwise00.peak.ev6 

sim: simulation started @ Fri Dec 12 10:15:05 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/wupwise_s1024_a32.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:1024:32:32:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:1024:32:32:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **
warning: partially supported sigprocmask() call...
warning: partially supported sigaction() call...
warning: unsupported setsysinfo() call...

sim: ** simulation statistics **
sim_num_insn                  48819 # total number of instructions executed
sim_num_refs                  16599 # total number of loads and stores executed
sim_elapsed_time                  1 # total simulation time in seconds
sim_inst_rate            48819.0000 # simulation speed (in insts/sec)
il1.accesses                  48819 # total number of accesses
il1.hits                      47601 # total number of hits
il1.misses                     1218 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0249 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                   1218 # total number of accesses
il2.hits                          0 # total number of hits
il2.misses                     1218 # total number of misses
il2.replacements                  3 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0025 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses                  19297 # total number of accesses
dl1.hits                      17263 # total number of hits
dl1.misses                     2034 # total number of misses
dl1.replacements                  0 # total number of replacements
dl1.writebacks                    0 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.1054 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                   2034 # total number of accesses
dl2.hits                          0 # total number of hits
dl2.misses                     2034 # total number of misses
dl2.replacements                  4 # total number of replacements
dl2.writebacks                    0 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.0020 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses                 48819 # total number of accesses
itlb.hits                     48769 # total number of hits
itlb.misses                      50 # total number of misses
itlb.replacements                 2 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0010 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses                 19297 # total number of accesses
dtlb.hits                     19245 # total number of hits
dtlb.misses                      52 # total number of misses
dtlb.replacements                 0 # total number of replacements
dtlb.writebacks                   0 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0027 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 819200 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size              184522544 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x01200175e0 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                  129 # total number of pages allocated
mem.page_mem                  1032k # total size of memory pages allocated
mem.ptab_misses                 211 # total first level page table misses
mem.ptab_accesses           1961742 # total page table accesses
mem.ptab_miss_rate           0.0001 # first level page table miss rate



>>> FILE: wupwise_s1024_a64.txt
forrtl: info: Fortran error message number is 29.
forrtl: warning: Could not open message catalog: for_msg.cat.
forrtl: info: Check environment variable NLSPATH and protection of /usr/lib/nls/msg/en_US.ISO8859-1/for_msg.cat.
forrtl: severe (29): Message not found
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/wupwise_s1024_a64.txt -max:inst 1000000000 -cache:dl1 dl1:1024:32:64:l -cache:il1 il1:1024:32:64:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/wupwise/wupwise00.peak.ev6 

sim: simulation started @ Fri Dec 12 10:15:05 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/wupwise_s1024_a64.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:1024:32:64:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:1024:32:64:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **
warning: partially supported sigprocmask() call...
warning: partially supported sigaction() call...
warning: unsupported setsysinfo() call...

sim: ** simulation statistics **
sim_num_insn                  48819 # total number of instructions executed
sim_num_refs                  16599 # total number of loads and stores executed
sim_elapsed_time                  1 # total simulation time in seconds
sim_inst_rate            48819.0000 # simulation speed (in insts/sec)
il1.accesses                  48819 # total number of accesses
il1.hits                      47601 # total number of hits
il1.misses                     1218 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0249 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                   1218 # total number of accesses
il2.hits                          0 # total number of hits
il2.misses                     1218 # total number of misses
il2.replacements                  3 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0025 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses                  19297 # total number of accesses
dl1.hits                      17263 # total number of hits
dl1.misses                     2034 # total number of misses
dl1.replacements                  0 # total number of replacements
dl1.writebacks                    0 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.1054 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                   2034 # total number of accesses
dl2.hits                          0 # total number of hits
dl2.misses                     2034 # total number of misses
dl2.replacements                  4 # total number of replacements
dl2.writebacks                    0 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.0020 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses                 48819 # total number of accesses
itlb.hits                     48769 # total number of hits
itlb.misses                      50 # total number of misses
itlb.replacements                 2 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0010 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses                 19297 # total number of accesses
dtlb.hits                     19245 # total number of hits
dtlb.misses                      52 # total number of misses
dtlb.replacements                 0 # total number of replacements
dtlb.writebacks                   0 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0027 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 819200 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size              184522544 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x01200175e0 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                  129 # total number of pages allocated
mem.page_mem                  1032k # total size of memory pages allocated
mem.ptab_misses                 211 # total first level page table misses
mem.ptab_accesses           1961742 # total page table accesses
mem.ptab_miss_rate           0.0001 # first level page table miss rate



>>> FILE: wupwise_s1_a1.txt
forrtl: info: Fortran error message number is 29.
forrtl: warning: Could not open message catalog: for_msg.cat.
forrtl: info: Check environment variable NLSPATH and protection of /usr/lib/nls/msg/en_US.ISO8859-1/for_msg.cat.
forrtl: severe (29): Message not found
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/wupwise_s1_a1.txt -max:inst 1000000000 -cache:dl1 dl1:1:32:1:l -cache:il1 il1:1:32:1:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/wupwise/wupwise00.peak.ev6 

sim: simulation started @ Fri Dec 12 10:15:04 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/wupwise_s1_a1.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:1:32:1:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:1:32:1:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **
warning: partially supported sigprocmask() call...
warning: partially supported sigaction() call...
warning: unsupported setsysinfo() call...

sim: ** simulation statistics **
sim_num_insn                  48819 # total number of instructions executed
sim_num_refs                  16599 # total number of loads and stores executed
sim_elapsed_time                  1 # total simulation time in seconds
sim_inst_rate            48819.0000 # simulation speed (in insts/sec)
il1.accesses                  48819 # total number of accesses
il1.hits                      38202 # total number of hits
il1.misses                    10617 # total number of misses
il1.replacements              10616 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.2175 # miss rate (i.e., misses/ref)
il1.repl_rate                0.2175 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                  10617 # total number of accesses
il2.hits                       9399 # total number of hits
il2.misses                     1218 # total number of misses
il2.replacements                  3 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                0.1147 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0003 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses                  19297 # total number of accesses
dl1.hits                       8147 # total number of hits
dl1.misses                    11150 # total number of misses
dl1.replacements              11149 # total number of replacements
dl1.writebacks                 3751 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.5778 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.5778 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.1944 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                  14901 # total number of accesses
dl2.hits                      12867 # total number of hits
dl2.misses                     2034 # total number of misses
dl2.replacements                  4 # total number of replacements
dl2.writebacks                    4 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.1365 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.0003 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.0003 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses                 48819 # total number of accesses
itlb.hits                     48769 # total number of hits
itlb.misses                      50 # total number of misses
itlb.replacements                 2 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0010 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses                 19297 # total number of accesses
dtlb.hits                     19245 # total number of hits
dtlb.misses                      52 # total number of misses
dtlb.replacements                 0 # total number of replacements
dtlb.writebacks                   0 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0027 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 819200 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size              184522544 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x01200175e0 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                  129 # total number of pages allocated
mem.page_mem                  1032k # total size of memory pages allocated
mem.ptab_misses                 211 # total first level page table misses
mem.ptab_accesses           1961742 # total page table accesses
mem.ptab_miss_rate           0.0001 # first level page table miss rate



>>> FILE: wupwise_s1_a1024.txt
forrtl: info: Fortran error message number is 29.
forrtl: warning: Could not open message catalog: for_msg.cat.
forrtl: info: Check environment variable NLSPATH and protection of /usr/lib/nls/msg/en_US.ISO8859-1/for_msg.cat.
forrtl: severe (29): Message not found
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/wupwise_s1_a1024.txt -max:inst 1000000000 -cache:dl1 dl1:1:32:1024:l -cache:il1 il1:1:32:1024:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/wupwise/wupwise00.peak.ev6 

sim: simulation started @ Fri Dec 12 10:15:04 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/wupwise_s1_a1024.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:1:32:1024:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:1:32:1024:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **
warning: partially supported sigprocmask() call...
warning: partially supported sigaction() call...
warning: unsupported setsysinfo() call...

sim: ** simulation statistics **
sim_num_insn                  48819 # total number of instructions executed
sim_num_refs                  16599 # total number of loads and stores executed
sim_elapsed_time                  1 # total simulation time in seconds
sim_inst_rate            48819.0000 # simulation speed (in insts/sec)
il1.accesses                  48819 # total number of accesses
il1.hits                      47592 # total number of hits
il1.misses                     1227 # total number of misses
il1.replacements                203 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0251 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0042 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                   1227 # total number of accesses
il2.hits                          9 # total number of hits
il2.misses                     1218 # total number of misses
il2.replacements                  3 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                0.9927 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0024 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses                  19297 # total number of accesses
dl1.hits                      17231 # total number of hits
dl1.misses                     2066 # total number of misses
dl1.replacements               1042 # total number of replacements
dl1.writebacks                 1019 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.1071 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0540 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0528 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                   3085 # total number of accesses
dl2.hits                       1049 # total number of hits
dl2.misses                     2036 # total number of misses
dl2.replacements                  6 # total number of replacements
dl2.writebacks                    4 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.6600 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.0019 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.0013 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses                 48819 # total number of accesses
itlb.hits                     48769 # total number of hits
itlb.misses                      50 # total number of misses
itlb.replacements                 2 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0010 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses                 19297 # total number of accesses
dtlb.hits                     19245 # total number of hits
dtlb.misses                      52 # total number of misses
dtlb.replacements                 0 # total number of replacements
dtlb.writebacks                   0 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0027 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 819200 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size              184522544 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x01200175e0 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                  129 # total number of pages allocated
mem.page_mem                  1032k # total size of memory pages allocated
mem.ptab_misses                 211 # total first level page table misses
mem.ptab_accesses           1961742 # total page table accesses
mem.ptab_miss_rate           0.0001 # first level page table miss rate



>>> FILE: wupwise_s1_a256.txt
forrtl: info: Fortran error message number is 29.
forrtl: warning: Could not open message catalog: for_msg.cat.
forrtl: info: Check environment variable NLSPATH and protection of /usr/lib/nls/msg/en_US.ISO8859-1/for_msg.cat.
forrtl: severe (29): Message not found
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/wupwise_s1_a256.txt -max:inst 1000000000 -cache:dl1 dl1:1:32:256:l -cache:il1 il1:1:32:256:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/wupwise/wupwise00.peak.ev6 

sim: simulation started @ Fri Dec 12 10:15:04 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/wupwise_s1_a256.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:1:32:256:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:1:32:256:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **
warning: partially supported sigprocmask() call...
warning: partially supported sigaction() call...
warning: unsupported setsysinfo() call...

sim: ** simulation statistics **
sim_num_insn                  48819 # total number of instructions executed
sim_num_refs                  16599 # total number of loads and stores executed
sim_elapsed_time                  1 # total simulation time in seconds
sim_inst_rate            48819.0000 # simulation speed (in insts/sec)
il1.accesses                  48819 # total number of accesses
il1.hits                      47293 # total number of hits
il1.misses                     1526 # total number of misses
il1.replacements               1270 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0313 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0260 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                   1526 # total number of accesses
il2.hits                        308 # total number of hits
il2.misses                     1218 # total number of misses
il2.replacements                  3 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                0.7982 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0020 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses                  19297 # total number of accesses
dl1.hits                      17131 # total number of hits
dl1.misses                     2166 # total number of misses
dl1.replacements               1910 # total number of replacements
dl1.writebacks                 1715 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.1122 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0990 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0889 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                   3881 # total number of accesses
dl2.hits                       1847 # total number of hits
dl2.misses                     2034 # total number of misses
dl2.replacements                  4 # total number of replacements
dl2.writebacks                    4 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.5241 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.0010 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.0010 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses                 48819 # total number of accesses
itlb.hits                     48769 # total number of hits
itlb.misses                      50 # total number of misses
itlb.replacements                 2 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0010 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses                 19297 # total number of accesses
dtlb.hits                     19245 # total number of hits
dtlb.misses                      52 # total number of misses
dtlb.replacements                 0 # total number of replacements
dtlb.writebacks                   0 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0027 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 819200 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size              184522544 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x01200175e0 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                  129 # total number of pages allocated
mem.page_mem                  1032k # total size of memory pages allocated
mem.ptab_misses                 211 # total first level page table misses
mem.ptab_accesses           1961742 # total page table accesses
mem.ptab_miss_rate           0.0001 # first level page table miss rate



>>> FILE: wupwise_s1_a32.txt
forrtl: info: Fortran error message number is 29.
forrtl: warning: Could not open message catalog: for_msg.cat.
forrtl: info: Check environment variable NLSPATH and protection of /usr/lib/nls/msg/en_US.ISO8859-1/for_msg.cat.
forrtl: severe (29): Message not found
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/wupwise_s1_a32.txt -max:inst 1000000000 -cache:dl1 dl1:1:32:32:l -cache:il1 il1:1:32:32:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/wupwise/wupwise00.peak.ev6 

sim: simulation started @ Fri Dec 12 10:15:04 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/wupwise_s1_a32.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:1:32:32:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:1:32:32:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **
warning: partially supported sigprocmask() call...
warning: partially supported sigaction() call...
warning: unsupported setsysinfo() call...

sim: ** simulation statistics **
sim_num_insn                  48819 # total number of instructions executed
sim_num_refs                  16599 # total number of loads and stores executed
sim_elapsed_time                  1 # total simulation time in seconds
sim_inst_rate            48819.0000 # simulation speed (in insts/sec)
il1.accesses                  48819 # total number of accesses
il1.hits                      45300 # total number of hits
il1.misses                     3519 # total number of misses
il1.replacements               3487 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0721 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0714 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                   3519 # total number of accesses
il2.hits                       2301 # total number of hits
il2.misses                     1218 # total number of misses
il2.replacements                  3 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                0.3461 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0009 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses                  19297 # total number of accesses
dl1.hits                      15692 # total number of hits
dl1.misses                     3605 # total number of misses
dl1.replacements               3573 # total number of replacements
dl1.writebacks                 2277 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.1868 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.1852 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.1180 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                   5882 # total number of accesses
dl2.hits                       3848 # total number of hits
dl2.misses                     2034 # total number of misses
dl2.replacements                  4 # total number of replacements
dl2.writebacks                    4 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.3458 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.0007 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.0007 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses                 48819 # total number of accesses
itlb.hits                     48769 # total number of hits
itlb.misses                      50 # total number of misses
itlb.replacements                 2 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0010 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses                 19297 # total number of accesses
dtlb.hits                     19245 # total number of hits
dtlb.misses                      52 # total number of misses
dtlb.replacements                 0 # total number of replacements
dtlb.writebacks                   0 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0027 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 819200 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size              184522544 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x01200175e0 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                  129 # total number of pages allocated
mem.page_mem                  1032k # total size of memory pages allocated
mem.ptab_misses                 211 # total first level page table misses
mem.ptab_accesses           1961742 # total page table accesses
mem.ptab_miss_rate           0.0001 # first level page table miss rate



>>> FILE: wupwise_s1_a64.txt
forrtl: info: Fortran error message number is 29.
forrtl: warning: Could not open message catalog: for_msg.cat.
forrtl: info: Check environment variable NLSPATH and protection of /usr/lib/nls/msg/en_US.ISO8859-1/for_msg.cat.
forrtl: severe (29): Message not found
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/wupwise_s1_a64.txt -max:inst 1000000000 -cache:dl1 dl1:1:32:64:l -cache:il1 il1:1:32:64:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/wupwise/wupwise00.peak.ev6 

sim: simulation started @ Fri Dec 12 10:15:04 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/wupwise_s1_a64.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:1:32:64:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:1:32:64:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **
warning: partially supported sigprocmask() call...
warning: partially supported sigaction() call...
warning: unsupported setsysinfo() call...

sim: ** simulation statistics **
sim_num_insn                  48819 # total number of instructions executed
sim_num_refs                  16599 # total number of loads and stores executed
sim_elapsed_time                  1 # total simulation time in seconds
sim_inst_rate            48819.0000 # simulation speed (in insts/sec)
il1.accesses                  48819 # total number of accesses
il1.hits                      45896 # total number of hits
il1.misses                     2923 # total number of misses
il1.replacements               2859 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0599 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0586 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                   2923 # total number of accesses
il2.hits                       1705 # total number of hits
il2.misses                     1218 # total number of misses
il2.replacements                  3 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                0.4167 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0010 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses                  19297 # total number of accesses
dl1.hits                      16413 # total number of hits
dl1.misses                     2884 # total number of misses
dl1.replacements               2820 # total number of replacements
dl1.writebacks                 1999 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.1495 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.1461 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.1036 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                   4883 # total number of accesses
dl2.hits                       2849 # total number of hits
dl2.misses                     2034 # total number of misses
dl2.replacements                  4 # total number of replacements
dl2.writebacks                    4 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.4165 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.0008 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.0008 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses                 48819 # total number of accesses
itlb.hits                     48769 # total number of hits
itlb.misses                      50 # total number of misses
itlb.replacements                 2 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0010 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses                 19297 # total number of accesses
dtlb.hits                     19245 # total number of hits
dtlb.misses                      52 # total number of misses
dtlb.replacements                 0 # total number of replacements
dtlb.writebacks                   0 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0027 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 819200 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size              184522544 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x01200175e0 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                  129 # total number of pages allocated
mem.page_mem                  1032k # total size of memory pages allocated
mem.ptab_misses                 211 # total first level page table misses
mem.ptab_accesses           1961742 # total page table accesses
mem.ptab_miss_rate           0.0001 # first level page table miss rate



>>> FILE: wupwise_s256_a1.txt
forrtl: info: Fortran error message number is 29.
forrtl: warning: Could not open message catalog: for_msg.cat.
forrtl: info: Check environment variable NLSPATH and protection of /usr/lib/nls/msg/en_US.ISO8859-1/for_msg.cat.
forrtl: severe (29): Message not found
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/wupwise_s256_a1.txt -max:inst 1000000000 -cache:dl1 dl1:256:32:1:l -cache:il1 il1:256:32:1:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/wupwise/wupwise00.peak.ev6 

sim: simulation started @ Fri Dec 12 10:15:05 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/wupwise_s256_a1.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:256:32:1:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:256:32:1:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **
warning: partially supported sigprocmask() call...
warning: partially supported sigaction() call...
warning: unsupported setsysinfo() call...

sim: ** simulation statistics **
sim_num_insn                  48819 # total number of instructions executed
sim_num_refs                  16599 # total number of loads and stores executed
sim_elapsed_time                  1 # total simulation time in seconds
sim_inst_rate            48819.0000 # simulation speed (in insts/sec)
il1.accesses                  48819 # total number of accesses
il1.hits                      46705 # total number of hits
il1.misses                     2114 # total number of misses
il1.replacements               1858 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0433 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0381 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                   2114 # total number of accesses
il2.hits                        896 # total number of hits
il2.misses                     1218 # total number of misses
il2.replacements                  3 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                0.5762 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0014 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses                  19297 # total number of accesses
dl1.hits                      16640 # total number of hits
dl1.misses                     2657 # total number of misses
dl1.replacements               2401 # total number of replacements
dl1.writebacks                 1887 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.1377 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.1244 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0978 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                   4544 # total number of accesses
dl2.hits                       2510 # total number of hits
dl2.misses                     2034 # total number of misses
dl2.replacements                  4 # total number of replacements
dl2.writebacks                    4 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.4476 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.0009 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.0009 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses                 48819 # total number of accesses
itlb.hits                     48769 # total number of hits
itlb.misses                      50 # total number of misses
itlb.replacements                 2 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0010 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses                 19297 # total number of accesses
dtlb.hits                     19245 # total number of hits
dtlb.misses                      52 # total number of misses
dtlb.replacements                 0 # total number of replacements
dtlb.writebacks                   0 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0027 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 819200 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size              184522544 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x01200175e0 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                  129 # total number of pages allocated
mem.page_mem                  1032k # total size of memory pages allocated
mem.ptab_misses                 211 # total first level page table misses
mem.ptab_accesses           1961742 # total page table accesses
mem.ptab_miss_rate           0.0001 # first level page table miss rate



>>> FILE: wupwise_s256_a1024.txt
forrtl: info: Fortran error message number is 29.
forrtl: warning: Could not open message catalog: for_msg.cat.
forrtl: info: Check environment variable NLSPATH and protection of /usr/lib/nls/msg/en_US.ISO8859-1/for_msg.cat.
forrtl: severe (29): Message not found
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/wupwise_s256_a1024.txt -max:inst 1000000000 -cache:dl1 dl1:256:32:1024:l -cache:il1 il1:256:32:1024:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/wupwise/wupwise00.peak.ev6 

sim: simulation started @ Fri Dec 12 10:15:05 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/wupwise_s256_a1024.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:256:32:1024:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:256:32:1024:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **
warning: partially supported sigprocmask() call...
warning: partially supported sigaction() call...
warning: unsupported setsysinfo() call...

sim: ** simulation statistics **
sim_num_insn                  48819 # total number of instructions executed
sim_num_refs                  16599 # total number of loads and stores executed
sim_elapsed_time                  1 # total simulation time in seconds
sim_inst_rate            48819.0000 # simulation speed (in insts/sec)
il1.accesses                  48819 # total number of accesses
il1.hits                      47601 # total number of hits
il1.misses                     1218 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0249 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                   1218 # total number of accesses
il2.hits                          0 # total number of hits
il2.misses                     1218 # total number of misses
il2.replacements                  3 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0025 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses                  19297 # total number of accesses
dl1.hits                      17263 # total number of hits
dl1.misses                     2034 # total number of misses
dl1.replacements                  0 # total number of replacements
dl1.writebacks                    0 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.1054 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                   2034 # total number of accesses
dl2.hits                          0 # total number of hits
dl2.misses                     2034 # total number of misses
dl2.replacements                  4 # total number of replacements
dl2.writebacks                    0 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.0020 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses                 48819 # total number of accesses
itlb.hits                     48769 # total number of hits
itlb.misses                      50 # total number of misses
itlb.replacements                 2 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0010 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses                 19297 # total number of accesses
dtlb.hits                     19245 # total number of hits
dtlb.misses                      52 # total number of misses
dtlb.replacements                 0 # total number of replacements
dtlb.writebacks                   0 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0027 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 819200 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size              184522544 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x01200175e0 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                  129 # total number of pages allocated
mem.page_mem                  1032k # total size of memory pages allocated
mem.ptab_misses                 211 # total first level page table misses
mem.ptab_accesses           1961742 # total page table accesses
mem.ptab_miss_rate           0.0001 # first level page table miss rate



>>> FILE: wupwise_s256_a256.txt
forrtl: info: Fortran error message number is 29.
forrtl: warning: Could not open message catalog: for_msg.cat.
forrtl: info: Check environment variable NLSPATH and protection of /usr/lib/nls/msg/en_US.ISO8859-1/for_msg.cat.
forrtl: severe (29): Message not found
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/wupwise_s256_a256.txt -max:inst 1000000000 -cache:dl1 dl1:256:32:256:l -cache:il1 il1:256:32:256:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/wupwise/wupwise00.peak.ev6 

sim: simulation started @ Fri Dec 12 10:15:05 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/wupwise_s256_a256.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:256:32:256:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:256:32:256:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **
warning: partially supported sigprocmask() call...
warning: partially supported sigaction() call...
warning: unsupported setsysinfo() call...

sim: ** simulation statistics **
sim_num_insn                  48819 # total number of instructions executed
sim_num_refs                  16599 # total number of loads and stores executed
sim_elapsed_time                  1 # total simulation time in seconds
sim_inst_rate            48819.0000 # simulation speed (in insts/sec)
il1.accesses                  48819 # total number of accesses
il1.hits                      47601 # total number of hits
il1.misses                     1218 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0249 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                   1218 # total number of accesses
il2.hits                          0 # total number of hits
il2.misses                     1218 # total number of misses
il2.replacements                  3 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0025 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses                  19297 # total number of accesses
dl1.hits                      17263 # total number of hits
dl1.misses                     2034 # total number of misses
dl1.replacements                  0 # total number of replacements
dl1.writebacks                    0 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.1054 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                   2034 # total number of accesses
dl2.hits                          0 # total number of hits
dl2.misses                     2034 # total number of misses
dl2.replacements                  4 # total number of replacements
dl2.writebacks                    0 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.0020 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses                 48819 # total number of accesses
itlb.hits                     48769 # total number of hits
itlb.misses                      50 # total number of misses
itlb.replacements                 2 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0010 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses                 19297 # total number of accesses
dtlb.hits                     19245 # total number of hits
dtlb.misses                      52 # total number of misses
dtlb.replacements                 0 # total number of replacements
dtlb.writebacks                   0 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0027 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 819200 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size              184522544 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x01200175e0 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                  129 # total number of pages allocated
mem.page_mem                  1032k # total size of memory pages allocated
mem.ptab_misses                 211 # total first level page table misses
mem.ptab_accesses           1961742 # total page table accesses
mem.ptab_miss_rate           0.0001 # first level page table miss rate



>>> FILE: wupwise_s256_a32.txt
forrtl: info: Fortran error message number is 29.
forrtl: warning: Could not open message catalog: for_msg.cat.
forrtl: info: Check environment variable NLSPATH and protection of /usr/lib/nls/msg/en_US.ISO8859-1/for_msg.cat.
forrtl: severe (29): Message not found
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/wupwise_s256_a32.txt -max:inst 1000000000 -cache:dl1 dl1:256:32:32:l -cache:il1 il1:256:32:32:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/wupwise/wupwise00.peak.ev6 

sim: simulation started @ Fri Dec 12 10:15:05 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/wupwise_s256_a32.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:256:32:32:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:256:32:32:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **
warning: partially supported sigprocmask() call...
warning: partially supported sigaction() call...
warning: unsupported setsysinfo() call...

sim: ** simulation statistics **
sim_num_insn                  48819 # total number of instructions executed
sim_num_refs                  16599 # total number of loads and stores executed
sim_elapsed_time                  1 # total simulation time in seconds
sim_inst_rate            48819.0000 # simulation speed (in insts/sec)
il1.accesses                  48819 # total number of accesses
il1.hits                      47601 # total number of hits
il1.misses                     1218 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0249 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                   1218 # total number of accesses
il2.hits                          0 # total number of hits
il2.misses                     1218 # total number of misses
il2.replacements                  3 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0025 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses                  19297 # total number of accesses
dl1.hits                      17263 # total number of hits
dl1.misses                     2034 # total number of misses
dl1.replacements                  0 # total number of replacements
dl1.writebacks                    0 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.1054 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                   2034 # total number of accesses
dl2.hits                          0 # total number of hits
dl2.misses                     2034 # total number of misses
dl2.replacements                  4 # total number of replacements
dl2.writebacks                    0 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.0020 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses                 48819 # total number of accesses
itlb.hits                     48769 # total number of hits
itlb.misses                      50 # total number of misses
itlb.replacements                 2 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0010 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses                 19297 # total number of accesses
dtlb.hits                     19245 # total number of hits
dtlb.misses                      52 # total number of misses
dtlb.replacements                 0 # total number of replacements
dtlb.writebacks                   0 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0027 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 819200 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size              184522544 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x01200175e0 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                  129 # total number of pages allocated
mem.page_mem                  1032k # total size of memory pages allocated
mem.ptab_misses                 211 # total first level page table misses
mem.ptab_accesses           1961742 # total page table accesses
mem.ptab_miss_rate           0.0001 # first level page table miss rate



>>> FILE: wupwise_s256_a64.txt
forrtl: info: Fortran error message number is 29.
forrtl: warning: Could not open message catalog: for_msg.cat.
forrtl: info: Check environment variable NLSPATH and protection of /usr/lib/nls/msg/en_US.ISO8859-1/for_msg.cat.
forrtl: severe (29): Message not found
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/wupwise_s256_a64.txt -max:inst 1000000000 -cache:dl1 dl1:256:32:64:l -cache:il1 il1:256:32:64:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/wupwise/wupwise00.peak.ev6 

sim: simulation started @ Fri Dec 12 10:15:05 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/wupwise_s256_a64.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:256:32:64:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:256:32:64:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **
warning: partially supported sigprocmask() call...
warning: partially supported sigaction() call...
warning: unsupported setsysinfo() call...

sim: ** simulation statistics **
sim_num_insn                  48819 # total number of instructions executed
sim_num_refs                  16599 # total number of loads and stores executed
sim_elapsed_time                  1 # total simulation time in seconds
sim_inst_rate            48819.0000 # simulation speed (in insts/sec)
il1.accesses                  48819 # total number of accesses
il1.hits                      47601 # total number of hits
il1.misses                     1218 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0249 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                   1218 # total number of accesses
il2.hits                          0 # total number of hits
il2.misses                     1218 # total number of misses
il2.replacements                  3 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0025 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses                  19297 # total number of accesses
dl1.hits                      17263 # total number of hits
dl1.misses                     2034 # total number of misses
dl1.replacements                  0 # total number of replacements
dl1.writebacks                    0 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.1054 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                   2034 # total number of accesses
dl2.hits                          0 # total number of hits
dl2.misses                     2034 # total number of misses
dl2.replacements                  4 # total number of replacements
dl2.writebacks                    0 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.0020 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses                 48819 # total number of accesses
itlb.hits                     48769 # total number of hits
itlb.misses                      50 # total number of misses
itlb.replacements                 2 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0010 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses                 19297 # total number of accesses
dtlb.hits                     19245 # total number of hits
dtlb.misses                      52 # total number of misses
dtlb.replacements                 0 # total number of replacements
dtlb.writebacks                   0 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0027 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 819200 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size              184522544 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x01200175e0 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                  129 # total number of pages allocated
mem.page_mem                  1032k # total size of memory pages allocated
mem.ptab_misses                 211 # total first level page table misses
mem.ptab_accesses           1961742 # total page table accesses
mem.ptab_miss_rate           0.0001 # first level page table miss rate



>>> FILE: wupwise_s32_a1.txt
forrtl: info: Fortran error message number is 29.
forrtl: warning: Could not open message catalog: for_msg.cat.
forrtl: info: Check environment variable NLSPATH and protection of /usr/lib/nls/msg/en_US.ISO8859-1/for_msg.cat.
forrtl: severe (29): Message not found
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/wupwise_s32_a1.txt -max:inst 1000000000 -cache:dl1 dl1:32:32:1:l -cache:il1 il1:32:32:1:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/wupwise/wupwise00.peak.ev6 

sim: simulation started @ Fri Dec 12 10:15:04 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/wupwise_s32_a1.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:32:32:1:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:32:32:1:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **
warning: partially supported sigprocmask() call...
warning: partially supported sigaction() call...
warning: unsupported setsysinfo() call...

sim: ** simulation statistics **
sim_num_insn                  48819 # total number of instructions executed
sim_num_refs                  16599 # total number of loads and stores executed
sim_elapsed_time                  1 # total simulation time in seconds
sim_inst_rate            48819.0000 # simulation speed (in insts/sec)
il1.accesses                  48819 # total number of accesses
il1.hits                      44989 # total number of hits
il1.misses                     3830 # total number of misses
il1.replacements               3798 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0785 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0778 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                   3830 # total number of accesses
il2.hits                       2612 # total number of hits
il2.misses                     1218 # total number of misses
il2.replacements                  3 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                0.3180 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0008 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses                  19297 # total number of accesses
dl1.hits                      14977 # total number of hits
dl1.misses                     4320 # total number of misses
dl1.replacements               4288 # total number of replacements
dl1.writebacks                 2460 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.2239 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.2222 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.1275 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                   6780 # total number of accesses
dl2.hits                       4746 # total number of hits
dl2.misses                     2034 # total number of misses
dl2.replacements                  4 # total number of replacements
dl2.writebacks                    4 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.3000 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.0006 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.0006 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses                 48819 # total number of accesses
itlb.hits                     48769 # total number of hits
itlb.misses                      50 # total number of misses
itlb.replacements                 2 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0010 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses                 19297 # total number of accesses
dtlb.hits                     19245 # total number of hits
dtlb.misses                      52 # total number of misses
dtlb.replacements                 0 # total number of replacements
dtlb.writebacks                   0 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0027 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 819200 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size              184522544 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x01200175e0 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                  129 # total number of pages allocated
mem.page_mem                  1032k # total size of memory pages allocated
mem.ptab_misses                 211 # total first level page table misses
mem.ptab_accesses           1961742 # total page table accesses
mem.ptab_miss_rate           0.0001 # first level page table miss rate



>>> FILE: wupwise_s32_a1024.txt
forrtl: info: Fortran error message number is 29.
forrtl: warning: Could not open message catalog: for_msg.cat.
forrtl: info: Check environment variable NLSPATH and protection of /usr/lib/nls/msg/en_US.ISO8859-1/for_msg.cat.
forrtl: severe (29): Message not found
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/wupwise_s32_a1024.txt -max:inst 1000000000 -cache:dl1 dl1:32:32:1024:l -cache:il1 il1:32:32:1024:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/wupwise/wupwise00.peak.ev6 

sim: simulation started @ Fri Dec 12 10:15:04 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/wupwise_s32_a1024.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:32:32:1024:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:32:32:1024:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **
warning: partially supported sigprocmask() call...
warning: partially supported sigaction() call...
warning: unsupported setsysinfo() call...

sim: ** simulation statistics **
sim_num_insn                  48819 # total number of instructions executed
sim_num_refs                  16599 # total number of loads and stores executed
sim_elapsed_time                  1 # total simulation time in seconds
sim_inst_rate            48819.0000 # simulation speed (in insts/sec)
il1.accesses                  48819 # total number of accesses
il1.hits                      47601 # total number of hits
il1.misses                     1218 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0249 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                   1218 # total number of accesses
il2.hits                          0 # total number of hits
il2.misses                     1218 # total number of misses
il2.replacements                  3 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0025 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses                  19297 # total number of accesses
dl1.hits                      17263 # total number of hits
dl1.misses                     2034 # total number of misses
dl1.replacements                  0 # total number of replacements
dl1.writebacks                    0 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.1054 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                   2034 # total number of accesses
dl2.hits                          0 # total number of hits
dl2.misses                     2034 # total number of misses
dl2.replacements                  4 # total number of replacements
dl2.writebacks                    0 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.0020 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses                 48819 # total number of accesses
itlb.hits                     48769 # total number of hits
itlb.misses                      50 # total number of misses
itlb.replacements                 2 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0010 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses                 19297 # total number of accesses
dtlb.hits                     19245 # total number of hits
dtlb.misses                      52 # total number of misses
dtlb.replacements                 0 # total number of replacements
dtlb.writebacks                   0 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0027 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 819200 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size              184522544 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x01200175e0 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                  129 # total number of pages allocated
mem.page_mem                  1032k # total size of memory pages allocated
mem.ptab_misses                 211 # total first level page table misses
mem.ptab_accesses           1961742 # total page table accesses
mem.ptab_miss_rate           0.0001 # first level page table miss rate



>>> FILE: wupwise_s32_a256.txt
forrtl: info: Fortran error message number is 29.
forrtl: warning: Could not open message catalog: for_msg.cat.
forrtl: info: Check environment variable NLSPATH and protection of /usr/lib/nls/msg/en_US.ISO8859-1/for_msg.cat.
forrtl: severe (29): Message not found
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/wupwise_s32_a256.txt -max:inst 1000000000 -cache:dl1 dl1:32:32:256:l -cache:il1 il1:32:32:256:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/wupwise/wupwise00.peak.ev6 

sim: simulation started @ Fri Dec 12 10:15:04 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/wupwise_s32_a256.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:32:32:256:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:32:32:256:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **
warning: partially supported sigprocmask() call...
warning: partially supported sigaction() call...
warning: unsupported setsysinfo() call...

sim: ** simulation statistics **
sim_num_insn                  48819 # total number of instructions executed
sim_num_refs                  16599 # total number of loads and stores executed
sim_elapsed_time                  1 # total simulation time in seconds
sim_inst_rate            48819.0000 # simulation speed (in insts/sec)
il1.accesses                  48819 # total number of accesses
il1.hits                      47601 # total number of hits
il1.misses                     1218 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0249 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                   1218 # total number of accesses
il2.hits                          0 # total number of hits
il2.misses                     1218 # total number of misses
il2.replacements                  3 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0025 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses                  19297 # total number of accesses
dl1.hits                      17263 # total number of hits
dl1.misses                     2034 # total number of misses
dl1.replacements                  0 # total number of replacements
dl1.writebacks                    0 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.1054 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                   2034 # total number of accesses
dl2.hits                          0 # total number of hits
dl2.misses                     2034 # total number of misses
dl2.replacements                  4 # total number of replacements
dl2.writebacks                    0 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.0020 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses                 48819 # total number of accesses
itlb.hits                     48769 # total number of hits
itlb.misses                      50 # total number of misses
itlb.replacements                 2 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0010 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses                 19297 # total number of accesses
dtlb.hits                     19245 # total number of hits
dtlb.misses                      52 # total number of misses
dtlb.replacements                 0 # total number of replacements
dtlb.writebacks                   0 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0027 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 819200 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size              184522544 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x01200175e0 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                  129 # total number of pages allocated
mem.page_mem                  1032k # total size of memory pages allocated
mem.ptab_misses                 211 # total first level page table misses
mem.ptab_accesses           1961742 # total page table accesses
mem.ptab_miss_rate           0.0001 # first level page table miss rate



>>> FILE: wupwise_s32_a32.txt
forrtl: info: Fortran error message number is 29.
forrtl: warning: Could not open message catalog: for_msg.cat.
forrtl: info: Check environment variable NLSPATH and protection of /usr/lib/nls/msg/en_US.ISO8859-1/for_msg.cat.
forrtl: severe (29): Message not found
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/wupwise_s32_a32.txt -max:inst 1000000000 -cache:dl1 dl1:32:32:32:l -cache:il1 il1:32:32:32:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/wupwise/wupwise00.peak.ev6 

sim: simulation started @ Fri Dec 12 10:15:04 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/wupwise_s32_a32.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:32:32:32:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:32:32:32:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **
warning: partially supported sigprocmask() call...
warning: partially supported sigaction() call...
warning: unsupported setsysinfo() call...

sim: ** simulation statistics **
sim_num_insn                  48819 # total number of instructions executed
sim_num_refs                  16599 # total number of loads and stores executed
sim_elapsed_time                  1 # total simulation time in seconds
sim_inst_rate            48819.0000 # simulation speed (in insts/sec)
il1.accesses                  48819 # total number of accesses
il1.hits                      47593 # total number of hits
il1.misses                     1226 # total number of misses
il1.replacements                202 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0251 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0041 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                   1226 # total number of accesses
il2.hits                          8 # total number of hits
il2.misses                     1218 # total number of misses
il2.replacements                  3 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                0.9935 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0024 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses                  19297 # total number of accesses
dl1.hits                      17231 # total number of hits
dl1.misses                     2066 # total number of misses
dl1.replacements               1042 # total number of replacements
dl1.writebacks                 1019 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.1071 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0540 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0528 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                   3085 # total number of accesses
dl2.hits                       1050 # total number of hits
dl2.misses                     2035 # total number of misses
dl2.replacements                  5 # total number of replacements
dl2.writebacks                    4 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.6596 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.0016 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.0013 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses                 48819 # total number of accesses
itlb.hits                     48769 # total number of hits
itlb.misses                      50 # total number of misses
itlb.replacements                 2 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0010 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses                 19297 # total number of accesses
dtlb.hits                     19245 # total number of hits
dtlb.misses                      52 # total number of misses
dtlb.replacements                 0 # total number of replacements
dtlb.writebacks                   0 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0027 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 819200 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size              184522544 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x01200175e0 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                  129 # total number of pages allocated
mem.page_mem                  1032k # total size of memory pages allocated
mem.ptab_misses                 211 # total first level page table misses
mem.ptab_accesses           1961742 # total page table accesses
mem.ptab_miss_rate           0.0001 # first level page table miss rate



>>> FILE: wupwise_s32_a64.txt
forrtl: info: Fortran error message number is 29.
forrtl: warning: Could not open message catalog: for_msg.cat.
forrtl: info: Check environment variable NLSPATH and protection of /usr/lib/nls/msg/en_US.ISO8859-1/for_msg.cat.
forrtl: severe (29): Message not found
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/wupwise_s32_a64.txt -max:inst 1000000000 -cache:dl1 dl1:32:32:64:l -cache:il1 il1:32:32:64:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/wupwise/wupwise00.peak.ev6 

sim: simulation started @ Fri Dec 12 10:15:04 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/wupwise_s32_a64.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:32:32:64:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:32:32:64:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **
warning: partially supported sigprocmask() call...
warning: partially supported sigaction() call...
warning: unsupported setsysinfo() call...

sim: ** simulation statistics **
sim_num_insn                  48819 # total number of instructions executed
sim_num_refs                  16599 # total number of loads and stores executed
sim_elapsed_time                  1 # total simulation time in seconds
sim_inst_rate            48819.0000 # simulation speed (in insts/sec)
il1.accesses                  48819 # total number of accesses
il1.hits                      47601 # total number of hits
il1.misses                     1218 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0249 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                   1218 # total number of accesses
il2.hits                          0 # total number of hits
il2.misses                     1218 # total number of misses
il2.replacements                  3 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0025 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses                  19297 # total number of accesses
dl1.hits                      17263 # total number of hits
dl1.misses                     2034 # total number of misses
dl1.replacements                 47 # total number of replacements
dl1.writebacks                   45 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.1054 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0024 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0023 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                   2079 # total number of accesses
dl2.hits                         45 # total number of hits
dl2.misses                     2034 # total number of misses
dl2.replacements                  4 # total number of replacements
dl2.writebacks                    0 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.9784 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.0019 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses                 48819 # total number of accesses
itlb.hits                     48769 # total number of hits
itlb.misses                      50 # total number of misses
itlb.replacements                 2 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0010 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses                 19297 # total number of accesses
dtlb.hits                     19245 # total number of hits
dtlb.misses                      52 # total number of misses
dtlb.replacements                 0 # total number of replacements
dtlb.writebacks                   0 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0027 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 819200 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size              184522544 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x01200175e0 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                  129 # total number of pages allocated
mem.page_mem                  1032k # total size of memory pages allocated
mem.ptab_misses                 211 # total first level page table misses
mem.ptab_accesses           1961742 # total page table accesses
mem.ptab_miss_rate           0.0001 # first level page table miss rate



>>> FILE: wupwise_s64_a1.txt
forrtl: info: Fortran error message number is 29.
forrtl: warning: Could not open message catalog: for_msg.cat.
forrtl: info: Check environment variable NLSPATH and protection of /usr/lib/nls/msg/en_US.ISO8859-1/for_msg.cat.
forrtl: severe (29): Message not found
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/wupwise_s64_a1.txt -max:inst 1000000000 -cache:dl1 dl1:64:32:1:l -cache:il1 il1:64:32:1:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/wupwise/wupwise00.peak.ev6 

sim: simulation started @ Fri Dec 12 10:15:04 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/wupwise_s64_a1.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:64:32:1:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:64:32:1:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **
warning: partially supported sigprocmask() call...
warning: partially supported sigaction() call...
warning: unsupported setsysinfo() call...

sim: ** simulation statistics **
sim_num_insn                  48819 # total number of instructions executed
sim_num_refs                  16599 # total number of loads and stores executed
sim_elapsed_time                  1 # total simulation time in seconds
sim_inst_rate            48819.0000 # simulation speed (in insts/sec)
il1.accesses                  48819 # total number of accesses
il1.hits                      45487 # total number of hits
il1.misses                     3332 # total number of misses
il1.replacements               3268 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0683 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0669 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                   3332 # total number of accesses
il2.hits                       2114 # total number of hits
il2.misses                     1218 # total number of misses
il2.replacements                  3 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                0.3655 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0009 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses                  19297 # total number of accesses
dl1.hits                      15759 # total number of hits
dl1.misses                     3538 # total number of misses
dl1.replacements               3474 # total number of replacements
dl1.writebacks                 2253 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.1833 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.1800 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.1168 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                   5791 # total number of accesses
dl2.hits                       3757 # total number of hits
dl2.misses                     2034 # total number of misses
dl2.replacements                  4 # total number of replacements
dl2.writebacks                    4 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.3512 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.0007 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.0007 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses                 48819 # total number of accesses
itlb.hits                     48769 # total number of hits
itlb.misses                      50 # total number of misses
itlb.replacements                 2 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0010 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses                 19297 # total number of accesses
dtlb.hits                     19245 # total number of hits
dtlb.misses                      52 # total number of misses
dtlb.replacements                 0 # total number of replacements
dtlb.writebacks                   0 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0027 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 819200 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size              184522544 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x01200175e0 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                  129 # total number of pages allocated
mem.page_mem                  1032k # total size of memory pages allocated
mem.ptab_misses                 211 # total first level page table misses
mem.ptab_accesses           1961742 # total page table accesses
mem.ptab_miss_rate           0.0001 # first level page table miss rate



>>> FILE: wupwise_s64_a1024.txt
forrtl: info: Fortran error message number is 29.
forrtl: warning: Could not open message catalog: for_msg.cat.
forrtl: info: Check environment variable NLSPATH and protection of /usr/lib/nls/msg/en_US.ISO8859-1/for_msg.cat.
forrtl: severe (29): Message not found
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/wupwise_s64_a1024.txt -max:inst 1000000000 -cache:dl1 dl1:64:32:1024:l -cache:il1 il1:64:32:1024:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/wupwise/wupwise00.peak.ev6 

sim: simulation started @ Fri Dec 12 10:15:05 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/wupwise_s64_a1024.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:64:32:1024:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:64:32:1024:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **
warning: partially supported sigprocmask() call...
warning: partially supported sigaction() call...
warning: unsupported setsysinfo() call...

sim: ** simulation statistics **
sim_num_insn                  48819 # total number of instructions executed
sim_num_refs                  16599 # total number of loads and stores executed
sim_elapsed_time                  1 # total simulation time in seconds
sim_inst_rate            48819.0000 # simulation speed (in insts/sec)
il1.accesses                  48819 # total number of accesses
il1.hits                      47601 # total number of hits
il1.misses                     1218 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0249 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                   1218 # total number of accesses
il2.hits                          0 # total number of hits
il2.misses                     1218 # total number of misses
il2.replacements                  3 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0025 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses                  19297 # total number of accesses
dl1.hits                      17263 # total number of hits
dl1.misses                     2034 # total number of misses
dl1.replacements                  0 # total number of replacements
dl1.writebacks                    0 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.1054 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                   2034 # total number of accesses
dl2.hits                          0 # total number of hits
dl2.misses                     2034 # total number of misses
dl2.replacements                  4 # total number of replacements
dl2.writebacks                    0 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.0020 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses                 48819 # total number of accesses
itlb.hits                     48769 # total number of hits
itlb.misses                      50 # total number of misses
itlb.replacements                 2 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0010 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses                 19297 # total number of accesses
dtlb.hits                     19245 # total number of hits
dtlb.misses                      52 # total number of misses
dtlb.replacements                 0 # total number of replacements
dtlb.writebacks                   0 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0027 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 819200 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size              184522544 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x01200175e0 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                  129 # total number of pages allocated
mem.page_mem                  1032k # total size of memory pages allocated
mem.ptab_misses                 211 # total first level page table misses
mem.ptab_accesses           1961742 # total page table accesses
mem.ptab_miss_rate           0.0001 # first level page table miss rate



>>> FILE: wupwise_s64_a256.txt
forrtl: info: Fortran error message number is 29.
forrtl: warning: Could not open message catalog: for_msg.cat.
forrtl: info: Check environment variable NLSPATH and protection of /usr/lib/nls/msg/en_US.ISO8859-1/for_msg.cat.
forrtl: severe (29): Message not found
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/wupwise_s64_a256.txt -max:inst 1000000000 -cache:dl1 dl1:64:32:256:l -cache:il1 il1:64:32:256:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/wupwise/wupwise00.peak.ev6 

sim: simulation started @ Fri Dec 12 10:15:05 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/wupwise_s64_a256.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:64:32:256:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:64:32:256:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **
warning: partially supported sigprocmask() call...
warning: partially supported sigaction() call...
warning: unsupported setsysinfo() call...

sim: ** simulation statistics **
sim_num_insn                  48819 # total number of instructions executed
sim_num_refs                  16599 # total number of loads and stores executed
sim_elapsed_time                  1 # total simulation time in seconds
sim_inst_rate            48819.0000 # simulation speed (in insts/sec)
il1.accesses                  48819 # total number of accesses
il1.hits                      47601 # total number of hits
il1.misses                     1218 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0249 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                   1218 # total number of accesses
il2.hits                          0 # total number of hits
il2.misses                     1218 # total number of misses
il2.replacements                  3 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0025 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses                  19297 # total number of accesses
dl1.hits                      17263 # total number of hits
dl1.misses                     2034 # total number of misses
dl1.replacements                  0 # total number of replacements
dl1.writebacks                    0 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.1054 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                   2034 # total number of accesses
dl2.hits                          0 # total number of hits
dl2.misses                     2034 # total number of misses
dl2.replacements                  4 # total number of replacements
dl2.writebacks                    0 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.0020 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses                 48819 # total number of accesses
itlb.hits                     48769 # total number of hits
itlb.misses                      50 # total number of misses
itlb.replacements                 2 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0010 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses                 19297 # total number of accesses
dtlb.hits                     19245 # total number of hits
dtlb.misses                      52 # total number of misses
dtlb.replacements                 0 # total number of replacements
dtlb.writebacks                   0 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0027 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 819200 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size              184522544 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x01200175e0 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                  129 # total number of pages allocated
mem.page_mem                  1032k # total size of memory pages allocated
mem.ptab_misses                 211 # total first level page table misses
mem.ptab_accesses           1961742 # total page table accesses
mem.ptab_miss_rate           0.0001 # first level page table miss rate



>>> FILE: wupwise_s64_a32.txt
forrtl: info: Fortran error message number is 29.
forrtl: warning: Could not open message catalog: for_msg.cat.
forrtl: info: Check environment variable NLSPATH and protection of /usr/lib/nls/msg/en_US.ISO8859-1/for_msg.cat.
forrtl: severe (29): Message not found
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/wupwise_s64_a32.txt -max:inst 1000000000 -cache:dl1 dl1:64:32:32:l -cache:il1 il1:64:32:32:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/wupwise/wupwise00.peak.ev6 

sim: simulation started @ Fri Dec 12 10:15:04 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/wupwise_s64_a32.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:64:32:32:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:64:32:32:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **
warning: partially supported sigprocmask() call...
warning: partially supported sigaction() call...
warning: unsupported setsysinfo() call...

sim: ** simulation statistics **
sim_num_insn                  48819 # total number of instructions executed
sim_num_refs                  16599 # total number of loads and stores executed
sim_elapsed_time                  1 # total simulation time in seconds
sim_inst_rate            48819.0000 # simulation speed (in insts/sec)
il1.accesses                  48819 # total number of accesses
il1.hits                      47601 # total number of hits
il1.misses                     1218 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0249 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                   1218 # total number of accesses
il2.hits                          0 # total number of hits
il2.misses                     1218 # total number of misses
il2.replacements                  3 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0025 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses                  19297 # total number of accesses
dl1.hits                      17263 # total number of hits
dl1.misses                     2034 # total number of misses
dl1.replacements                 73 # total number of replacements
dl1.writebacks                   72 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.1054 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0038 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0037 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                   2106 # total number of accesses
dl2.hits                         72 # total number of hits
dl2.misses                     2034 # total number of misses
dl2.replacements                  4 # total number of replacements
dl2.writebacks                    0 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.9658 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.0019 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses                 48819 # total number of accesses
itlb.hits                     48769 # total number of hits
itlb.misses                      50 # total number of misses
itlb.replacements                 2 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0010 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses                 19297 # total number of accesses
dtlb.hits                     19245 # total number of hits
dtlb.misses                      52 # total number of misses
dtlb.replacements                 0 # total number of replacements
dtlb.writebacks                   0 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0027 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 819200 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size              184522544 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x01200175e0 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                  129 # total number of pages allocated
mem.page_mem                  1032k # total size of memory pages allocated
mem.ptab_misses                 211 # total first level page table misses
mem.ptab_accesses           1961742 # total page table accesses
mem.ptab_miss_rate           0.0001 # first level page table miss rate



>>> FILE: wupwise_s64_a64.txt
forrtl: info: Fortran error message number is 29.
forrtl: warning: Could not open message catalog: for_msg.cat.
forrtl: info: Check environment variable NLSPATH and protection of /usr/lib/nls/msg/en_US.ISO8859-1/for_msg.cat.
forrtl: severe (29): Message not found
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/wupwise_s64_a64.txt -max:inst 1000000000 -cache:dl1 dl1:64:32:64:l -cache:il1 il1:64:32:64:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/wupwise/wupwise00.peak.ev6 

sim: simulation started @ Fri Dec 12 10:15:05 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/wupwise_s64_a64.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:64:32:64:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:64:32:64:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **
warning: partially supported sigprocmask() call...
warning: partially supported sigaction() call...
warning: unsupported setsysinfo() call...

sim: ** simulation statistics **
sim_num_insn                  48819 # total number of instructions executed
sim_num_refs                  16599 # total number of loads and stores executed
sim_elapsed_time                  1 # total simulation time in seconds
sim_inst_rate            48819.0000 # simulation speed (in insts/sec)
il1.accesses                  48819 # total number of accesses
il1.hits                      47601 # total number of hits
il1.misses                     1218 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0249 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                   1218 # total number of accesses
il2.hits                          0 # total number of hits
il2.misses                     1218 # total number of misses
il2.replacements                  3 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0025 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses                  19297 # total number of accesses
dl1.hits                      17263 # total number of hits
dl1.misses                     2034 # total number of misses
dl1.replacements                  0 # total number of replacements
dl1.writebacks                    0 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.1054 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                   2034 # total number of accesses
dl2.hits                          0 # total number of hits
dl2.misses                     2034 # total number of misses
dl2.replacements                  4 # total number of replacements
dl2.writebacks                    0 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                1.0000 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.0020 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses                 48819 # total number of accesses
itlb.hits                     48769 # total number of hits
itlb.misses                      50 # total number of misses
itlb.replacements                 2 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0010 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses                 19297 # total number of accesses
dtlb.hits                     19245 # total number of hits
dtlb.misses                      52 # total number of misses
dtlb.replacements                 0 # total number of replacements
dtlb.writebacks                   0 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0027 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 819200 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size              184522544 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x01200175e0 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                  129 # total number of pages allocated
mem.page_mem                  1032k # total size of memory pages allocated
mem.ptab_misses                 211 # total first level page table misses
mem.ptab_accesses           1961742 # total page table accesses
mem.ptab_miss_rate           0.0001 # first level page table miss rate



