# Reading pref.tcl
# do Modified_ALU_Nbit_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/QUARTUS/Modified_ALU_Nbit {D:/QUARTUS/Modified_ALU_Nbit/Modified_ALU_Nbit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:39:16 on Dec 01,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/QUARTUS/Modified_ALU_Nbit" D:/QUARTUS/Modified_ALU_Nbit/Modified_ALU_Nbit.v 
# -- Compiling module Modified_ALU_Nbit
# 
# Top level modules:
# 	Modified_ALU_Nbit
# End time: 00:39:16 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/QUARTUS/Modified_ALU_Nbit {D:/QUARTUS/Modified_ALU_Nbit/Original_ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:39:16 on Dec 01,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/QUARTUS/Modified_ALU_Nbit" D:/QUARTUS/Modified_ALU_Nbit/Original_ALU.v 
# -- Compiling module Original_ALU
# 
# Top level modules:
# 	Original_ALU
# End time: 00:39:16 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/QUARTUS/Modified_ALU_Nbit {D:/QUARTUS/Modified_ALU_Nbit/Combinational_Shifter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:39:16 on Dec 01,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/QUARTUS/Modified_ALU_Nbit" D:/QUARTUS/Modified_ALU_Nbit/Combinational_Shifter.v 
# -- Compiling module Combinational_Shifter
# 
# Top level modules:
# 	Combinational_Shifter
# End time: 00:39:17 on Dec 01,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/QUARTUS/Modified_ALU_Nbit {D:/QUARTUS/Modified_ALU_Nbit/Select_Mode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:39:17 on Dec 01,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/QUARTUS/Modified_ALU_Nbit" D:/QUARTUS/Modified_ALU_Nbit/Select_Mode.v 
# -- Compiling module Select_Mode
# 
# Top level modules:
# 	Select_Mode
# End time: 00:39:17 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/QUARTUS/Modified_ALU_Nbit {D:/QUARTUS/Modified_ALU_Nbit/tb_Modified_ALU_Nbit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:39:17 on Dec 01,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/QUARTUS/Modified_ALU_Nbit" D:/QUARTUS/Modified_ALU_Nbit/tb_Modified_ALU_Nbit.v 
# -- Compiling module tb_Modified_ALU_Nbit
# 
# Top level modules:
# 	tb_Modified_ALU_Nbit
# End time: 00:39:17 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  tb_Modified_ALU_Nbit
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" tb_Modified_ALU_Nbit 
# Start time: 00:39:17 on Dec 01,2022
# Loading work.tb_Modified_ALU_Nbit
# Loading work.Modified_ALU_Nbit
# Loading work.Original_ALU
# Loading work.Combinational_Shifter
# Loading work.Select_Mode
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'S2'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb_Modified_ALU_Nbit/UUT/S2 File: D:/QUARTUS/Modified_ALU_Nbit/Modified_ALU_Nbit.v Line: 19
# ** Warning: (vsim-3722) D:/QUARTUS/Modified_ALU_Nbit/Modified_ALU_Nbit.v(19): [TFMPC] - Missing connection for port 'CB_in'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Starting simulation at 0 ns...
# Time:  0 ns	 Mode = 0000	 A = 0000	 B = 0101	 CB_in = 0	 CB_out = 0	 Result = 0101
# Time: 10 ns	 Mode = 0000	 A = 1111	 B = 1010	 CB_in = 0	 CB_out = 1	 Result = 1001
# Time: 20 ns	 Mode = 0000	 A = 1010	 B = 1111	 CB_in = 0	 CB_out = 1	 Result = 1001
# Time: 30 ns	 Mode = 0001	 A = 1111	 B = 0001	 CB_in = 0	 CB_out = 0	 Result = 1110
# Time: 40 ns	 Mode = 0001	 A = 1110	 B = 0011	 CB_in = 0	 CB_out = 0	 Result = 1011
# Time: 50 ns	 Mode = 0001	 A = 1100	 B = 0101	 CB_in = 0	 CB_out = 0	 Result = 0111
# Time: 60 ns	 Mode = 0010	 A = 1011	 B = 1011	 CB_in = x	 CB_out = 0	 Result = 1011
# Time: 70 ns	 Mode = 0010	 A = 1111	 B = 0001	 CB_in = x	 CB_out = 0	 Result = 0001
# Time: 80 ns	 Mode = 0010	 A = 1101	 B = 1001	 CB_in = x	 CB_out = 0	 Result = 1001
# Time: 90 ns	 Mode = 0011	 A = 1010	 B = 1101	 CB_in = x	 CB_out = 0	 Result = 1111
# Time: 100 ns	 Mode = 0011	 A = 1010	 B = 0111	 CB_in = x	 CB_out = 0	 Result = 1111
# Time: 110 ns	 Mode = 0011	 A = 1101	 B = 1111	 CB_in = x	 CB_out = 0	 Result = 1111
# Time: 120 ns	 Mode = 0100	 A = 1010	 B = 0101	 CB_in = x	 CB_out = 0	 Result = 1111
# Time: 130 ns	 Mode = 0100	 A = 1111	 B = 1110	 CB_in = x	 CB_out = 0	 Result = 0001
# Time: 140 ns	 Mode = 0100	 A = 1001	 B = 1011	 CB_in = x	 CB_out = 0	 Result = 0010
# Time: 150 ns	 Mode = 0101	 A = 0000	 B = 0101	 CB_in = x	 CB_out = 0	 Result = 1111
# Time: 160 ns	 Mode = 0101	 A = 1110	 B = 1010	 CB_in = x	 CB_out = 0	 Result = 0001
# Time: 170 ns	 Mode = 0101	 A = 0101	 B = 1011	 CB_in = x	 CB_out = 0	 Result = 1010
# Time: 180 ns	 Mode = 0110	 A = 1010	 B = 1101	 CB_in = x	 CB_out = 0	 Result = 1011
# Time: 190 ns	 Mode = 0110	 A = 1001	 B = 1010	 CB_in = x	 CB_out = 0	 Result = 1010
# Time: 200 ns	 Mode = 0110	 A = 1000	 B = 1011	 CB_in = x	 CB_out = 0	 Result = 1001
# Time: 210 ns	 Mode = 0111	 A = 1011	 B = 0101	 CB_in = x	 CB_out = 0	 Result = 1010
# Time: 220 ns	 Mode = 0111	 A = 1111	 B = 0000	 CB_in = x	 CB_out = 0	 Result = 1110
# Time: 230 ns	 Mode = 0111	 A = 0011	 B = 1011	 CB_in = x	 CB_out = 0	 Result = 0010
# Time: 240 ns	 Mode = 1000	 A = 1001	 B = 0101	 CB_in = x	 CB_out = x	 Result = 0010
# Time: 250 ns	 Mode = 1000	 A = 1111	 B = 1110	 CB_in = x	 CB_out = x	 Result = 1110
# Time: 260 ns	 Mode = 1000	 A = 1010	 B = 1011	 CB_in = x	 CB_out = x	 Result = 0100
# Time: 270 ns	 Mode = 1001	 A = 1010	 B = 1101	 CB_in = x	 CB_out = x	 Result = 0101
# Time: 280 ns	 Mode = 1001	 A = 1010	 B = 0011	 CB_in = x	 CB_out = x	 Result = 0101
# Time: 290 ns	 Mode = 1001	 A = 1001	 B = 1101	 CB_in = x	 CB_out = x	 Result = 0011
# Time: 300 ns	 Mode = 1010	 A = 1010	 B = 1011	 CB_in = x	 CB_out = x	 Result = 0101
# Time: 310 ns	 Mode = 1010	 A = 1001	 B = 0101	 CB_in = x	 CB_out = x	 Result = 0100
# Time: 320 ns	 Mode = 1010	 A = 1001	 B = 0011	 CB_in = x	 CB_out = x	 Result = 0100
# Time: 330 ns	 Mode = 1011	 A = 1010	 B = 0111	 CB_in = x	 CB_out = x	 Result = 1101
# Time: 340 ns	 Mode = 1011	 A = 1111	 B = 0101	 CB_in = x	 CB_out = x	 Result = 1111
# Time: 350 ns	 Mode = 1011	 A = 1001	 B = 1011	 CB_in = x	 CB_out = x	 Result = 1100
# Time: 360 ns	 Mode = 1100	 A = 1010	 B = 0101	 CB_in = x	 CB_out = x	 Result = 0100
# Time: 370 ns	 Mode = 1100	 A = 1111	 B = 1110	 CB_in = x	 CB_out = x	 Result = 1110
# Time: 380 ns	 Mode = 1100	 A = 1001	 B = 1011	 CB_in = x	 CB_out = x	 Result = 0010
# Time: 390 ns	 Mode = 1101	 A = 0000	 B = 0101	 CB_in = x	 CB_out = x	 Result = 0000
# Time: 400 ns	 Mode = 1101	 A = 1110	 B = 1010	 CB_in = x	 CB_out = x	 Result = 0111
# Time: 410 ns	 Mode = 1101	 A = 0101	 B = 1011	 CB_in = x	 CB_out = x	 Result = 0010
# Time: 420 ns	 Mode = 1110	 A = 1010	 B = 0101	 CB_in = x	 CB_out = x	 Result = 0101
# Time: 430 ns	 Mode = 1110	 A = 0001	 B = 1111	 CB_in = x	 CB_out = x	 Result = 0010
# Time: 440 ns	 Mode = 1110	 A = 1000	 B = 1011	 CB_in = x	 CB_out = x	 Result = 0001
# Time: 450 ns	 Mode = 1111	 A = 1001	 B = 0101	 CB_in = x	 CB_out = x	 Result = 1100
# Time: 470 ns	 Mode = 1111	 A = 0011	 B = 1011	 CB_in = x	 CB_out = x	 Result = 1001
# Finished simulation at 480 ns...
# ** Note: $stop    : D:/QUARTUS/Modified_ALU_Nbit/tb_Modified_ALU_Nbit.v(88)
#    Time: 480 ns  Iteration: 0  Instance: /tb_Modified_ALU_Nbit
# Break in Module tb_Modified_ALU_Nbit at D:/QUARTUS/Modified_ALU_Nbit/tb_Modified_ALU_Nbit.v line 88
# End time: 00:41:19 on Dec 01,2022, Elapsed time: 0:02:02
# Errors: 0, Warnings: 2
