/******************************************************************************
 *  Copyright (C) 2017 Broadcom. The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries.
 *
 *  This program is the proprietary software of Broadcom and/or its licensors,
 *  and may only be used, duplicated, modified or distributed pursuant to the terms and
 *  conditions of a separate, written license agreement executed between you and Broadcom
 *  (an "Authorized License").  Except as set forth in an Authorized License, Broadcom grants
 *  no license (express or implied), right to use, or waiver of any kind with respect to the
 *  Software, and Broadcom expressly reserves all rights in and to the Software and all
 *  intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 *  HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 *  NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 *  Except as expressly set forth in the Authorized License,
 *
 *  1.     This program, including its structure, sequence and organization, constitutes the valuable trade
 *  secrets of Broadcom, and you shall use all reasonable efforts to protect the confidentiality thereof,
 *  and to use this information only in connection with your use of Broadcom integrated circuit products.
 *
 *  2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *  AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *  WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 *  THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED WARRANTIES
 *  OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE,
 *  LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION
 *  OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF
 *  USE OR PERFORMANCE OF THE SOFTWARE.
 *
 *  3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *  LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT, OR
 *  EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO YOUR
 *  USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF
 *  THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT
 *  ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE
 *  LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF
 *  ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Sun Nov 19 01:07:17 2017
 *                 Full Compile MD5 Checksum  51b81740b386aea70724ff951c628857
 *                     (minus title and desc)
 *                 MD5 Checksum               96520679e55aabb9e30a2b8c1241ef41
 *
 * lock_release:   r_1772
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1777
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              projects/stbgit/bin/gen_rdb.pl
 *                 DVTSWVER                   LOCAL projects/stbgit/bin/gen_rdb.pl
 *
 *
********************************************************************************/

#ifndef BCHP_HIF_INTR2_H__
#define BCHP_HIF_INTR2_H__

/***************************************************************************
 *HIF_INTR2 - HIF Level 2 Interrupt Controller Registers
 ***************************************************************************/
#define BCHP_HIF_INTR2_CPU_STATUS                0x0020201000 /* [RO][32] CPU interrupt Status Register */
#define BCHP_HIF_INTR2_CPU_SET                   0x0020201004 /* [WO][32] CPU interrupt Set Register */
#define BCHP_HIF_INTR2_CPU_CLEAR                 0x0020201008 /* [WO][32] CPU interrupt Clear Register */
#define BCHP_HIF_INTR2_CPU_MASK_STATUS           0x002020100c /* [RO][32] CPU interrupt Mask Status Register */
#define BCHP_HIF_INTR2_CPU_MASK_SET              0x0020201010 /* [WO][32] CPU interrupt Mask Set Register */
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR            0x0020201014 /* [WO][32] CPU interrupt Mask Clear Register */
#define BCHP_HIF_INTR2_PCI_STATUS                0x0020201018 /* [RO][32] PCI interrupt Status Register */
#define BCHP_HIF_INTR2_PCI_SET                   0x002020101c /* [WO][32] PCI interrupt Set Register */
#define BCHP_HIF_INTR2_PCI_CLEAR                 0x0020201020 /* [WO][32] PCI interrupt Clear Register */
#define BCHP_HIF_INTR2_PCI_MASK_STATUS           0x0020201024 /* [RO][32] PCI interrupt Mask Status Register */
#define BCHP_HIF_INTR2_PCI_MASK_SET              0x0020201028 /* [WO][32] PCI interrupt Mask Set Register */
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR            0x002020102c /* [WO][32] PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* HIF_INTR2 :: CPU_STATUS :: PCIE_0_LINKDOWN_INTR [31:31] */
#define BCHP_HIF_INTR2_CPU_STATUS_PCIE_0_LINKDOWN_INTR_MASK        0x80000000
#define BCHP_HIF_INTR2_CPU_STATUS_PCIE_0_LINKDOWN_INTR_SHIFT       31
#define BCHP_HIF_INTR2_CPU_STATUS_PCIE_0_LINKDOWN_INTR_DEFAULT     0x00000000

/* HIF_INTR2 :: CPU_STATUS :: PCIE_0_LINKUP_INTR [30:30] */
#define BCHP_HIF_INTR2_CPU_STATUS_PCIE_0_LINKUP_INTR_MASK          0x40000000
#define BCHP_HIF_INTR2_CPU_STATUS_PCIE_0_LINKUP_INTR_SHIFT         30
#define BCHP_HIF_INTR2_CPU_STATUS_PCIE_0_LINKUP_INTR_DEFAULT       0x00000000

/* HIF_INTR2 :: CPU_STATUS :: reserved0 [29:28] */
#define BCHP_HIF_INTR2_CPU_STATUS_reserved0_MASK                   0x30000000
#define BCHP_HIF_INTR2_CPU_STATUS_reserved0_SHIFT                  28

/* HIF_INTR2 :: CPU_STATUS :: NAND_CORR_INTR [27:27] */
#define BCHP_HIF_INTR2_CPU_STATUS_NAND_CORR_INTR_MASK              0x08000000
#define BCHP_HIF_INTR2_CPU_STATUS_NAND_CORR_INTR_SHIFT             27
#define BCHP_HIF_INTR2_CPU_STATUS_NAND_CORR_INTR_DEFAULT           0x00000000

/* HIF_INTR2 :: CPU_STATUS :: NAND_UNC_INTR [26:26] */
#define BCHP_HIF_INTR2_CPU_STATUS_NAND_UNC_INTR_MASK               0x04000000
#define BCHP_HIF_INTR2_CPU_STATUS_NAND_UNC_INTR_SHIFT              26
#define BCHP_HIF_INTR2_CPU_STATUS_NAND_UNC_INTR_DEFAULT            0x00000000

/* HIF_INTR2 :: CPU_STATUS :: NAND_RBPIN_INTR [25:25] */
#define BCHP_HIF_INTR2_CPU_STATUS_NAND_RBPIN_INTR_MASK             0x02000000
#define BCHP_HIF_INTR2_CPU_STATUS_NAND_RBPIN_INTR_SHIFT            25
#define BCHP_HIF_INTR2_CPU_STATUS_NAND_RBPIN_INTR_DEFAULT          0x00000000

/* HIF_INTR2 :: CPU_STATUS :: NAND_CTLRDY_INTR [24:24] */
#define BCHP_HIF_INTR2_CPU_STATUS_NAND_CTLRDY_INTR_MASK            0x01000000
#define BCHP_HIF_INTR2_CPU_STATUS_NAND_CTLRDY_INTR_SHIFT           24
#define BCHP_HIF_INTR2_CPU_STATUS_NAND_CTLRDY_INTR_DEFAULT         0x00000000

/* HIF_INTR2 :: CPU_STATUS :: NAND_PGMPG_INTR [23:23] */
#define BCHP_HIF_INTR2_CPU_STATUS_NAND_PGMPG_INTR_MASK             0x00800000
#define BCHP_HIF_INTR2_CPU_STATUS_NAND_PGMPG_INTR_SHIFT            23
#define BCHP_HIF_INTR2_CPU_STATUS_NAND_PGMPG_INTR_DEFAULT          0x00000000

/* HIF_INTR2 :: CPU_STATUS :: NAND_CPYBK_INTR [22:22] */
#define BCHP_HIF_INTR2_CPU_STATUS_NAND_CPYBK_INTR_MASK             0x00400000
#define BCHP_HIF_INTR2_CPU_STATUS_NAND_CPYBK_INTR_SHIFT            22
#define BCHP_HIF_INTR2_CPU_STATUS_NAND_CPYBK_INTR_DEFAULT          0x00000000

/* HIF_INTR2 :: CPU_STATUS :: NAND_BLKERA_INTR [21:21] */
#define BCHP_HIF_INTR2_CPU_STATUS_NAND_BLKERA_INTR_MASK            0x00200000
#define BCHP_HIF_INTR2_CPU_STATUS_NAND_BLKERA_INTR_SHIFT           21
#define BCHP_HIF_INTR2_CPU_STATUS_NAND_BLKERA_INTR_DEFAULT         0x00000000

/* HIF_INTR2 :: CPU_STATUS :: NAND_NP_READ_INTR [20:20] */
#define BCHP_HIF_INTR2_CPU_STATUS_NAND_NP_READ_INTR_MASK           0x00100000
#define BCHP_HIF_INTR2_CPU_STATUS_NAND_NP_READ_INTR_SHIFT          20
#define BCHP_HIF_INTR2_CPU_STATUS_NAND_NP_READ_INTR_DEFAULT        0x00000000

/* HIF_INTR2 :: CPU_STATUS :: reserved1 [19:16] */
#define BCHP_HIF_INTR2_CPU_STATUS_reserved1_MASK                   0x000f0000
#define BCHP_HIF_INTR2_CPU_STATUS_reserved1_SHIFT                  16

/* HIF_INTR2 :: CPU_STATUS :: ITCH0_RD_INTR [15:15] */
#define BCHP_HIF_INTR2_CPU_STATUS_ITCH0_RD_INTR_MASK               0x00008000
#define BCHP_HIF_INTR2_CPU_STATUS_ITCH0_RD_INTR_SHIFT              15
#define BCHP_HIF_INTR2_CPU_STATUS_ITCH0_RD_INTR_DEFAULT            0x00000000

/* HIF_INTR2 :: CPU_STATUS :: reserved2 [14:14] */
#define BCHP_HIF_INTR2_CPU_STATUS_reserved2_MASK                   0x00004000
#define BCHP_HIF_INTR2_CPU_STATUS_reserved2_SHIFT                  14

/* HIF_INTR2 :: CPU_STATUS :: PCIE_0_RG_BRIDGE_INTR [13:13] */
#define BCHP_HIF_INTR2_CPU_STATUS_PCIE_0_RG_BRIDGE_INTR_MASK       0x00002000
#define BCHP_HIF_INTR2_CPU_STATUS_PCIE_0_RG_BRIDGE_INTR_SHIFT      13
#define BCHP_HIF_INTR2_CPU_STATUS_PCIE_0_RG_BRIDGE_INTR_DEFAULT    0x00000000

/* HIF_INTR2 :: CPU_STATUS :: PCIE_0_RGR_BRIDGE_INTR [12:12] */
#define BCHP_HIF_INTR2_CPU_STATUS_PCIE_0_RGR_BRIDGE_INTR_MASK      0x00001000
#define BCHP_HIF_INTR2_CPU_STATUS_PCIE_0_RGR_BRIDGE_INTR_SHIFT     12
#define BCHP_HIF_INTR2_CPU_STATUS_PCIE_0_RGR_BRIDGE_INTR_DEFAULT   0x00000000

/* HIF_INTR2 :: CPU_STATUS :: reserved3 [11:06] */
#define BCHP_HIF_INTR2_CPU_STATUS_reserved3_MASK                   0x00000fc0
#define BCHP_HIF_INTR2_CPU_STATUS_reserved3_SHIFT                  6

/* HIF_INTR2 :: CPU_STATUS :: FLASH_DMA_ERR_INTR [05:05] */
#define BCHP_HIF_INTR2_CPU_STATUS_FLASH_DMA_ERR_INTR_MASK          0x00000020
#define BCHP_HIF_INTR2_CPU_STATUS_FLASH_DMA_ERR_INTR_SHIFT         5
#define BCHP_HIF_INTR2_CPU_STATUS_FLASH_DMA_ERR_INTR_DEFAULT       0x00000000

/* HIF_INTR2 :: CPU_STATUS :: FLASH_DMA_DONE_INTR [04:04] */
#define BCHP_HIF_INTR2_CPU_STATUS_FLASH_DMA_DONE_INTR_MASK         0x00000010
#define BCHP_HIF_INTR2_CPU_STATUS_FLASH_DMA_DONE_INTR_SHIFT        4
#define BCHP_HIF_INTR2_CPU_STATUS_FLASH_DMA_DONE_INTR_DEFAULT      0x00000000

/* HIF_INTR2 :: CPU_STATUS :: reserved4 [03:01] */
#define BCHP_HIF_INTR2_CPU_STATUS_reserved4_MASK                   0x0000000e
#define BCHP_HIF_INTR2_CPU_STATUS_reserved4_SHIFT                  1

/* HIF_INTR2 :: CPU_STATUS :: HIF_RGR2_BRIDGE_INTR [00:00] */
#define BCHP_HIF_INTR2_CPU_STATUS_HIF_RGR2_BRIDGE_INTR_MASK        0x00000001
#define BCHP_HIF_INTR2_CPU_STATUS_HIF_RGR2_BRIDGE_INTR_SHIFT       0
#define BCHP_HIF_INTR2_CPU_STATUS_HIF_RGR2_BRIDGE_INTR_DEFAULT     0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* HIF_INTR2 :: CPU_SET :: PCIE_0_LINKDOWN_INTR [31:31] */
#define BCHP_HIF_INTR2_CPU_SET_PCIE_0_LINKDOWN_INTR_MASK           0x80000000
#define BCHP_HIF_INTR2_CPU_SET_PCIE_0_LINKDOWN_INTR_SHIFT          31
#define BCHP_HIF_INTR2_CPU_SET_PCIE_0_LINKDOWN_INTR_DEFAULT        0x00000000

/* HIF_INTR2 :: CPU_SET :: PCIE_0_LINKUP_INTR [30:30] */
#define BCHP_HIF_INTR2_CPU_SET_PCIE_0_LINKUP_INTR_MASK             0x40000000
#define BCHP_HIF_INTR2_CPU_SET_PCIE_0_LINKUP_INTR_SHIFT            30
#define BCHP_HIF_INTR2_CPU_SET_PCIE_0_LINKUP_INTR_DEFAULT          0x00000000

/* HIF_INTR2 :: CPU_SET :: reserved0 [29:28] */
#define BCHP_HIF_INTR2_CPU_SET_reserved0_MASK                      0x30000000
#define BCHP_HIF_INTR2_CPU_SET_reserved0_SHIFT                     28

/* HIF_INTR2 :: CPU_SET :: NAND_CORR_INTR [27:27] */
#define BCHP_HIF_INTR2_CPU_SET_NAND_CORR_INTR_MASK                 0x08000000
#define BCHP_HIF_INTR2_CPU_SET_NAND_CORR_INTR_SHIFT                27
#define BCHP_HIF_INTR2_CPU_SET_NAND_CORR_INTR_DEFAULT              0x00000000

/* HIF_INTR2 :: CPU_SET :: NAND_UNC_INTR [26:26] */
#define BCHP_HIF_INTR2_CPU_SET_NAND_UNC_INTR_MASK                  0x04000000
#define BCHP_HIF_INTR2_CPU_SET_NAND_UNC_INTR_SHIFT                 26
#define BCHP_HIF_INTR2_CPU_SET_NAND_UNC_INTR_DEFAULT               0x00000000

/* HIF_INTR2 :: CPU_SET :: NAND_RBPIN_INTR [25:25] */
#define BCHP_HIF_INTR2_CPU_SET_NAND_RBPIN_INTR_MASK                0x02000000
#define BCHP_HIF_INTR2_CPU_SET_NAND_RBPIN_INTR_SHIFT               25
#define BCHP_HIF_INTR2_CPU_SET_NAND_RBPIN_INTR_DEFAULT             0x00000000

/* HIF_INTR2 :: CPU_SET :: NAND_CTLRDY_INTR [24:24] */
#define BCHP_HIF_INTR2_CPU_SET_NAND_CTLRDY_INTR_MASK               0x01000000
#define BCHP_HIF_INTR2_CPU_SET_NAND_CTLRDY_INTR_SHIFT              24
#define BCHP_HIF_INTR2_CPU_SET_NAND_CTLRDY_INTR_DEFAULT            0x00000000

/* HIF_INTR2 :: CPU_SET :: NAND_PGMPG_INTR [23:23] */
#define BCHP_HIF_INTR2_CPU_SET_NAND_PGMPG_INTR_MASK                0x00800000
#define BCHP_HIF_INTR2_CPU_SET_NAND_PGMPG_INTR_SHIFT               23
#define BCHP_HIF_INTR2_CPU_SET_NAND_PGMPG_INTR_DEFAULT             0x00000000

/* HIF_INTR2 :: CPU_SET :: NAND_CPYBK_INTR [22:22] */
#define BCHP_HIF_INTR2_CPU_SET_NAND_CPYBK_INTR_MASK                0x00400000
#define BCHP_HIF_INTR2_CPU_SET_NAND_CPYBK_INTR_SHIFT               22
#define BCHP_HIF_INTR2_CPU_SET_NAND_CPYBK_INTR_DEFAULT             0x00000000

/* HIF_INTR2 :: CPU_SET :: NAND_BLKERA_INTR [21:21] */
#define BCHP_HIF_INTR2_CPU_SET_NAND_BLKERA_INTR_MASK               0x00200000
#define BCHP_HIF_INTR2_CPU_SET_NAND_BLKERA_INTR_SHIFT              21
#define BCHP_HIF_INTR2_CPU_SET_NAND_BLKERA_INTR_DEFAULT            0x00000000

/* HIF_INTR2 :: CPU_SET :: NAND_NP_READ_INTR [20:20] */
#define BCHP_HIF_INTR2_CPU_SET_NAND_NP_READ_INTR_MASK              0x00100000
#define BCHP_HIF_INTR2_CPU_SET_NAND_NP_READ_INTR_SHIFT             20
#define BCHP_HIF_INTR2_CPU_SET_NAND_NP_READ_INTR_DEFAULT           0x00000000

/* HIF_INTR2 :: CPU_SET :: reserved1 [19:16] */
#define BCHP_HIF_INTR2_CPU_SET_reserved1_MASK                      0x000f0000
#define BCHP_HIF_INTR2_CPU_SET_reserved1_SHIFT                     16

/* HIF_INTR2 :: CPU_SET :: ITCH0_RD_INTR [15:15] */
#define BCHP_HIF_INTR2_CPU_SET_ITCH0_RD_INTR_MASK                  0x00008000
#define BCHP_HIF_INTR2_CPU_SET_ITCH0_RD_INTR_SHIFT                 15
#define BCHP_HIF_INTR2_CPU_SET_ITCH0_RD_INTR_DEFAULT               0x00000000

/* HIF_INTR2 :: CPU_SET :: reserved2 [14:14] */
#define BCHP_HIF_INTR2_CPU_SET_reserved2_MASK                      0x00004000
#define BCHP_HIF_INTR2_CPU_SET_reserved2_SHIFT                     14

/* HIF_INTR2 :: CPU_SET :: PCIE_0_RG_BRIDGE_INTR [13:13] */
#define BCHP_HIF_INTR2_CPU_SET_PCIE_0_RG_BRIDGE_INTR_MASK          0x00002000
#define BCHP_HIF_INTR2_CPU_SET_PCIE_0_RG_BRIDGE_INTR_SHIFT         13
#define BCHP_HIF_INTR2_CPU_SET_PCIE_0_RG_BRIDGE_INTR_DEFAULT       0x00000000

/* HIF_INTR2 :: CPU_SET :: PCIE_0_RGR_BRIDGE_INTR [12:12] */
#define BCHP_HIF_INTR2_CPU_SET_PCIE_0_RGR_BRIDGE_INTR_MASK         0x00001000
#define BCHP_HIF_INTR2_CPU_SET_PCIE_0_RGR_BRIDGE_INTR_SHIFT        12
#define BCHP_HIF_INTR2_CPU_SET_PCIE_0_RGR_BRIDGE_INTR_DEFAULT      0x00000000

/* HIF_INTR2 :: CPU_SET :: reserved3 [11:06] */
#define BCHP_HIF_INTR2_CPU_SET_reserved3_MASK                      0x00000fc0
#define BCHP_HIF_INTR2_CPU_SET_reserved3_SHIFT                     6

/* HIF_INTR2 :: CPU_SET :: FLASH_DMA_ERR_INTR [05:05] */
#define BCHP_HIF_INTR2_CPU_SET_FLASH_DMA_ERR_INTR_MASK             0x00000020
#define BCHP_HIF_INTR2_CPU_SET_FLASH_DMA_ERR_INTR_SHIFT            5
#define BCHP_HIF_INTR2_CPU_SET_FLASH_DMA_ERR_INTR_DEFAULT          0x00000000

/* HIF_INTR2 :: CPU_SET :: FLASH_DMA_DONE_INTR [04:04] */
#define BCHP_HIF_INTR2_CPU_SET_FLASH_DMA_DONE_INTR_MASK            0x00000010
#define BCHP_HIF_INTR2_CPU_SET_FLASH_DMA_DONE_INTR_SHIFT           4
#define BCHP_HIF_INTR2_CPU_SET_FLASH_DMA_DONE_INTR_DEFAULT         0x00000000

/* HIF_INTR2 :: CPU_SET :: reserved4 [03:01] */
#define BCHP_HIF_INTR2_CPU_SET_reserved4_MASK                      0x0000000e
#define BCHP_HIF_INTR2_CPU_SET_reserved4_SHIFT                     1

/* HIF_INTR2 :: CPU_SET :: HIF_RGR2_BRIDGE_INTR [00:00] */
#define BCHP_HIF_INTR2_CPU_SET_HIF_RGR2_BRIDGE_INTR_MASK           0x00000001
#define BCHP_HIF_INTR2_CPU_SET_HIF_RGR2_BRIDGE_INTR_SHIFT          0
#define BCHP_HIF_INTR2_CPU_SET_HIF_RGR2_BRIDGE_INTR_DEFAULT        0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* HIF_INTR2 :: CPU_CLEAR :: PCIE_0_LINKDOWN_INTR [31:31] */
#define BCHP_HIF_INTR2_CPU_CLEAR_PCIE_0_LINKDOWN_INTR_MASK         0x80000000
#define BCHP_HIF_INTR2_CPU_CLEAR_PCIE_0_LINKDOWN_INTR_SHIFT        31
#define BCHP_HIF_INTR2_CPU_CLEAR_PCIE_0_LINKDOWN_INTR_DEFAULT      0x00000000

/* HIF_INTR2 :: CPU_CLEAR :: PCIE_0_LINKUP_INTR [30:30] */
#define BCHP_HIF_INTR2_CPU_CLEAR_PCIE_0_LINKUP_INTR_MASK           0x40000000
#define BCHP_HIF_INTR2_CPU_CLEAR_PCIE_0_LINKUP_INTR_SHIFT          30
#define BCHP_HIF_INTR2_CPU_CLEAR_PCIE_0_LINKUP_INTR_DEFAULT        0x00000000

/* HIF_INTR2 :: CPU_CLEAR :: reserved0 [29:28] */
#define BCHP_HIF_INTR2_CPU_CLEAR_reserved0_MASK                    0x30000000
#define BCHP_HIF_INTR2_CPU_CLEAR_reserved0_SHIFT                   28

/* HIF_INTR2 :: CPU_CLEAR :: NAND_CORR_INTR [27:27] */
#define BCHP_HIF_INTR2_CPU_CLEAR_NAND_CORR_INTR_MASK               0x08000000
#define BCHP_HIF_INTR2_CPU_CLEAR_NAND_CORR_INTR_SHIFT              27
#define BCHP_HIF_INTR2_CPU_CLEAR_NAND_CORR_INTR_DEFAULT            0x00000000

/* HIF_INTR2 :: CPU_CLEAR :: NAND_UNC_INTR [26:26] */
#define BCHP_HIF_INTR2_CPU_CLEAR_NAND_UNC_INTR_MASK                0x04000000
#define BCHP_HIF_INTR2_CPU_CLEAR_NAND_UNC_INTR_SHIFT               26
#define BCHP_HIF_INTR2_CPU_CLEAR_NAND_UNC_INTR_DEFAULT             0x00000000

/* HIF_INTR2 :: CPU_CLEAR :: NAND_RBPIN_INTR [25:25] */
#define BCHP_HIF_INTR2_CPU_CLEAR_NAND_RBPIN_INTR_MASK              0x02000000
#define BCHP_HIF_INTR2_CPU_CLEAR_NAND_RBPIN_INTR_SHIFT             25
#define BCHP_HIF_INTR2_CPU_CLEAR_NAND_RBPIN_INTR_DEFAULT           0x00000000

/* HIF_INTR2 :: CPU_CLEAR :: NAND_CTLRDY_INTR [24:24] */
#define BCHP_HIF_INTR2_CPU_CLEAR_NAND_CTLRDY_INTR_MASK             0x01000000
#define BCHP_HIF_INTR2_CPU_CLEAR_NAND_CTLRDY_INTR_SHIFT            24
#define BCHP_HIF_INTR2_CPU_CLEAR_NAND_CTLRDY_INTR_DEFAULT          0x00000000

/* HIF_INTR2 :: CPU_CLEAR :: NAND_PGMPG_INTR [23:23] */
#define BCHP_HIF_INTR2_CPU_CLEAR_NAND_PGMPG_INTR_MASK              0x00800000
#define BCHP_HIF_INTR2_CPU_CLEAR_NAND_PGMPG_INTR_SHIFT             23
#define BCHP_HIF_INTR2_CPU_CLEAR_NAND_PGMPG_INTR_DEFAULT           0x00000000

/* HIF_INTR2 :: CPU_CLEAR :: NAND_CPYBK_INTR [22:22] */
#define BCHP_HIF_INTR2_CPU_CLEAR_NAND_CPYBK_INTR_MASK              0x00400000
#define BCHP_HIF_INTR2_CPU_CLEAR_NAND_CPYBK_INTR_SHIFT             22
#define BCHP_HIF_INTR2_CPU_CLEAR_NAND_CPYBK_INTR_DEFAULT           0x00000000

/* HIF_INTR2 :: CPU_CLEAR :: NAND_BLKERA_INTR [21:21] */
#define BCHP_HIF_INTR2_CPU_CLEAR_NAND_BLKERA_INTR_MASK             0x00200000
#define BCHP_HIF_INTR2_CPU_CLEAR_NAND_BLKERA_INTR_SHIFT            21
#define BCHP_HIF_INTR2_CPU_CLEAR_NAND_BLKERA_INTR_DEFAULT          0x00000000

/* HIF_INTR2 :: CPU_CLEAR :: NAND_NP_READ_INTR [20:20] */
#define BCHP_HIF_INTR2_CPU_CLEAR_NAND_NP_READ_INTR_MASK            0x00100000
#define BCHP_HIF_INTR2_CPU_CLEAR_NAND_NP_READ_INTR_SHIFT           20
#define BCHP_HIF_INTR2_CPU_CLEAR_NAND_NP_READ_INTR_DEFAULT         0x00000000

/* HIF_INTR2 :: CPU_CLEAR :: reserved1 [19:16] */
#define BCHP_HIF_INTR2_CPU_CLEAR_reserved1_MASK                    0x000f0000
#define BCHP_HIF_INTR2_CPU_CLEAR_reserved1_SHIFT                   16

/* HIF_INTR2 :: CPU_CLEAR :: ITCH0_RD_INTR [15:15] */
#define BCHP_HIF_INTR2_CPU_CLEAR_ITCH0_RD_INTR_MASK                0x00008000
#define BCHP_HIF_INTR2_CPU_CLEAR_ITCH0_RD_INTR_SHIFT               15
#define BCHP_HIF_INTR2_CPU_CLEAR_ITCH0_RD_INTR_DEFAULT             0x00000000

/* HIF_INTR2 :: CPU_CLEAR :: reserved2 [14:14] */
#define BCHP_HIF_INTR2_CPU_CLEAR_reserved2_MASK                    0x00004000
#define BCHP_HIF_INTR2_CPU_CLEAR_reserved2_SHIFT                   14

/* HIF_INTR2 :: CPU_CLEAR :: PCIE_0_RG_BRIDGE_INTR [13:13] */
#define BCHP_HIF_INTR2_CPU_CLEAR_PCIE_0_RG_BRIDGE_INTR_MASK        0x00002000
#define BCHP_HIF_INTR2_CPU_CLEAR_PCIE_0_RG_BRIDGE_INTR_SHIFT       13
#define BCHP_HIF_INTR2_CPU_CLEAR_PCIE_0_RG_BRIDGE_INTR_DEFAULT     0x00000000

/* HIF_INTR2 :: CPU_CLEAR :: PCIE_0_RGR_BRIDGE_INTR [12:12] */
#define BCHP_HIF_INTR2_CPU_CLEAR_PCIE_0_RGR_BRIDGE_INTR_MASK       0x00001000
#define BCHP_HIF_INTR2_CPU_CLEAR_PCIE_0_RGR_BRIDGE_INTR_SHIFT      12
#define BCHP_HIF_INTR2_CPU_CLEAR_PCIE_0_RGR_BRIDGE_INTR_DEFAULT    0x00000000

/* HIF_INTR2 :: CPU_CLEAR :: reserved3 [11:06] */
#define BCHP_HIF_INTR2_CPU_CLEAR_reserved3_MASK                    0x00000fc0
#define BCHP_HIF_INTR2_CPU_CLEAR_reserved3_SHIFT                   6

/* HIF_INTR2 :: CPU_CLEAR :: FLASH_DMA_ERR_INTR [05:05] */
#define BCHP_HIF_INTR2_CPU_CLEAR_FLASH_DMA_ERR_INTR_MASK           0x00000020
#define BCHP_HIF_INTR2_CPU_CLEAR_FLASH_DMA_ERR_INTR_SHIFT          5
#define BCHP_HIF_INTR2_CPU_CLEAR_FLASH_DMA_ERR_INTR_DEFAULT        0x00000000

/* HIF_INTR2 :: CPU_CLEAR :: FLASH_DMA_DONE_INTR [04:04] */
#define BCHP_HIF_INTR2_CPU_CLEAR_FLASH_DMA_DONE_INTR_MASK          0x00000010
#define BCHP_HIF_INTR2_CPU_CLEAR_FLASH_DMA_DONE_INTR_SHIFT         4
#define BCHP_HIF_INTR2_CPU_CLEAR_FLASH_DMA_DONE_INTR_DEFAULT       0x00000000

/* HIF_INTR2 :: CPU_CLEAR :: reserved4 [03:01] */
#define BCHP_HIF_INTR2_CPU_CLEAR_reserved4_MASK                    0x0000000e
#define BCHP_HIF_INTR2_CPU_CLEAR_reserved4_SHIFT                   1

/* HIF_INTR2 :: CPU_CLEAR :: HIF_RGR2_BRIDGE_INTR [00:00] */
#define BCHP_HIF_INTR2_CPU_CLEAR_HIF_RGR2_BRIDGE_INTR_MASK         0x00000001
#define BCHP_HIF_INTR2_CPU_CLEAR_HIF_RGR2_BRIDGE_INTR_SHIFT        0
#define BCHP_HIF_INTR2_CPU_CLEAR_HIF_RGR2_BRIDGE_INTR_DEFAULT      0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* HIF_INTR2 :: CPU_MASK_STATUS :: PCIE_0_LINKDOWN_INTR [31:31] */
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_PCIE_0_LINKDOWN_INTR_MASK   0x80000000
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_PCIE_0_LINKDOWN_INTR_SHIFT  31
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_PCIE_0_LINKDOWN_INTR_DEFAULT 0x00000000

/* HIF_INTR2 :: CPU_MASK_STATUS :: PCIE_0_LINKUP_INTR [30:30] */
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_PCIE_0_LINKUP_INTR_MASK     0x40000000
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_PCIE_0_LINKUP_INTR_SHIFT    30
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_PCIE_0_LINKUP_INTR_DEFAULT  0x00000000

/* HIF_INTR2 :: CPU_MASK_STATUS :: reserved0 [29:28] */
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_reserved0_MASK              0x30000000
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_reserved0_SHIFT             28

/* HIF_INTR2 :: CPU_MASK_STATUS :: NAND_CORR_INTR [27:27] */
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_NAND_CORR_INTR_MASK         0x08000000
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_NAND_CORR_INTR_SHIFT        27
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_NAND_CORR_INTR_DEFAULT      0x00000001

/* HIF_INTR2 :: CPU_MASK_STATUS :: NAND_UNC_INTR [26:26] */
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_NAND_UNC_INTR_MASK          0x04000000
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_NAND_UNC_INTR_SHIFT         26
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_NAND_UNC_INTR_DEFAULT       0x00000001

/* HIF_INTR2 :: CPU_MASK_STATUS :: NAND_RBPIN_INTR [25:25] */
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_NAND_RBPIN_INTR_MASK        0x02000000
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_NAND_RBPIN_INTR_SHIFT       25
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_NAND_RBPIN_INTR_DEFAULT     0x00000001

/* HIF_INTR2 :: CPU_MASK_STATUS :: NAND_CTLRDY_INTR [24:24] */
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_NAND_CTLRDY_INTR_MASK       0x01000000
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_NAND_CTLRDY_INTR_SHIFT      24
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_NAND_CTLRDY_INTR_DEFAULT    0x00000001

/* HIF_INTR2 :: CPU_MASK_STATUS :: NAND_PGMPG_INTR [23:23] */
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_NAND_PGMPG_INTR_MASK        0x00800000
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_NAND_PGMPG_INTR_SHIFT       23
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_NAND_PGMPG_INTR_DEFAULT     0x00000001

/* HIF_INTR2 :: CPU_MASK_STATUS :: NAND_CPYBK_INTR [22:22] */
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_NAND_CPYBK_INTR_MASK        0x00400000
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_NAND_CPYBK_INTR_SHIFT       22
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_NAND_CPYBK_INTR_DEFAULT     0x00000001

/* HIF_INTR2 :: CPU_MASK_STATUS :: NAND_BLKERA_INTR [21:21] */
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_NAND_BLKERA_INTR_MASK       0x00200000
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_NAND_BLKERA_INTR_SHIFT      21
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_NAND_BLKERA_INTR_DEFAULT    0x00000001

/* HIF_INTR2 :: CPU_MASK_STATUS :: NAND_NP_READ_INTR [20:20] */
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_NAND_NP_READ_INTR_MASK      0x00100000
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_NAND_NP_READ_INTR_SHIFT     20
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_NAND_NP_READ_INTR_DEFAULT   0x00000001

/* HIF_INTR2 :: CPU_MASK_STATUS :: reserved1 [19:16] */
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_reserved1_MASK              0x000f0000
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_reserved1_SHIFT             16

/* HIF_INTR2 :: CPU_MASK_STATUS :: ITCH0_RD_INTR [15:15] */
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_ITCH0_RD_INTR_MASK          0x00008000
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_ITCH0_RD_INTR_SHIFT         15
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_ITCH0_RD_INTR_DEFAULT       0x00000001

/* HIF_INTR2 :: CPU_MASK_STATUS :: reserved2 [14:14] */
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_reserved2_MASK              0x00004000
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_reserved2_SHIFT             14

/* HIF_INTR2 :: CPU_MASK_STATUS :: PCIE_0_RG_BRIDGE_INTR [13:13] */
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_PCIE_0_RG_BRIDGE_INTR_MASK  0x00002000
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_PCIE_0_RG_BRIDGE_INTR_SHIFT 13
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_PCIE_0_RG_BRIDGE_INTR_DEFAULT 0x00000001

/* HIF_INTR2 :: CPU_MASK_STATUS :: PCIE_0_RGR_BRIDGE_INTR [12:12] */
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_PCIE_0_RGR_BRIDGE_INTR_MASK 0x00001000
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_PCIE_0_RGR_BRIDGE_INTR_SHIFT 12
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_PCIE_0_RGR_BRIDGE_INTR_DEFAULT 0x00000001

/* HIF_INTR2 :: CPU_MASK_STATUS :: reserved3 [11:06] */
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_reserved3_MASK              0x00000fc0
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_reserved3_SHIFT             6

/* HIF_INTR2 :: CPU_MASK_STATUS :: FLASH_DMA_ERR_INTR [05:05] */
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_FLASH_DMA_ERR_INTR_MASK     0x00000020
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_FLASH_DMA_ERR_INTR_SHIFT    5
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_FLASH_DMA_ERR_INTR_DEFAULT  0x00000000

/* HIF_INTR2 :: CPU_MASK_STATUS :: FLASH_DMA_DONE_INTR [04:04] */
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_FLASH_DMA_DONE_INTR_MASK    0x00000010
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_FLASH_DMA_DONE_INTR_SHIFT   4
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_FLASH_DMA_DONE_INTR_DEFAULT 0x00000000

/* HIF_INTR2 :: CPU_MASK_STATUS :: reserved4 [03:01] */
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_reserved4_MASK              0x0000000e
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_reserved4_SHIFT             1

/* HIF_INTR2 :: CPU_MASK_STATUS :: HIF_RGR2_BRIDGE_INTR [00:00] */
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_HIF_RGR2_BRIDGE_INTR_MASK   0x00000001
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_HIF_RGR2_BRIDGE_INTR_SHIFT  0
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_HIF_RGR2_BRIDGE_INTR_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* HIF_INTR2 :: CPU_MASK_SET :: PCIE_0_LINKDOWN_INTR [31:31] */
#define BCHP_HIF_INTR2_CPU_MASK_SET_PCIE_0_LINKDOWN_INTR_MASK      0x80000000
#define BCHP_HIF_INTR2_CPU_MASK_SET_PCIE_0_LINKDOWN_INTR_SHIFT     31
#define BCHP_HIF_INTR2_CPU_MASK_SET_PCIE_0_LINKDOWN_INTR_DEFAULT   0x00000000

/* HIF_INTR2 :: CPU_MASK_SET :: PCIE_0_LINKUP_INTR [30:30] */
#define BCHP_HIF_INTR2_CPU_MASK_SET_PCIE_0_LINKUP_INTR_MASK        0x40000000
#define BCHP_HIF_INTR2_CPU_MASK_SET_PCIE_0_LINKUP_INTR_SHIFT       30
#define BCHP_HIF_INTR2_CPU_MASK_SET_PCIE_0_LINKUP_INTR_DEFAULT     0x00000000

/* HIF_INTR2 :: CPU_MASK_SET :: reserved0 [29:28] */
#define BCHP_HIF_INTR2_CPU_MASK_SET_reserved0_MASK                 0x30000000
#define BCHP_HIF_INTR2_CPU_MASK_SET_reserved0_SHIFT                28

/* HIF_INTR2 :: CPU_MASK_SET :: NAND_CORR_INTR [27:27] */
#define BCHP_HIF_INTR2_CPU_MASK_SET_NAND_CORR_INTR_MASK            0x08000000
#define BCHP_HIF_INTR2_CPU_MASK_SET_NAND_CORR_INTR_SHIFT           27
#define BCHP_HIF_INTR2_CPU_MASK_SET_NAND_CORR_INTR_DEFAULT         0x00000001

/* HIF_INTR2 :: CPU_MASK_SET :: NAND_UNC_INTR [26:26] */
#define BCHP_HIF_INTR2_CPU_MASK_SET_NAND_UNC_INTR_MASK             0x04000000
#define BCHP_HIF_INTR2_CPU_MASK_SET_NAND_UNC_INTR_SHIFT            26
#define BCHP_HIF_INTR2_CPU_MASK_SET_NAND_UNC_INTR_DEFAULT          0x00000001

/* HIF_INTR2 :: CPU_MASK_SET :: NAND_RBPIN_INTR [25:25] */
#define BCHP_HIF_INTR2_CPU_MASK_SET_NAND_RBPIN_INTR_MASK           0x02000000
#define BCHP_HIF_INTR2_CPU_MASK_SET_NAND_RBPIN_INTR_SHIFT          25
#define BCHP_HIF_INTR2_CPU_MASK_SET_NAND_RBPIN_INTR_DEFAULT        0x00000001

/* HIF_INTR2 :: CPU_MASK_SET :: NAND_CTLRDY_INTR [24:24] */
#define BCHP_HIF_INTR2_CPU_MASK_SET_NAND_CTLRDY_INTR_MASK          0x01000000
#define BCHP_HIF_INTR2_CPU_MASK_SET_NAND_CTLRDY_INTR_SHIFT         24
#define BCHP_HIF_INTR2_CPU_MASK_SET_NAND_CTLRDY_INTR_DEFAULT       0x00000001

/* HIF_INTR2 :: CPU_MASK_SET :: NAND_PGMPG_INTR [23:23] */
#define BCHP_HIF_INTR2_CPU_MASK_SET_NAND_PGMPG_INTR_MASK           0x00800000
#define BCHP_HIF_INTR2_CPU_MASK_SET_NAND_PGMPG_INTR_SHIFT          23
#define BCHP_HIF_INTR2_CPU_MASK_SET_NAND_PGMPG_INTR_DEFAULT        0x00000001

/* HIF_INTR2 :: CPU_MASK_SET :: NAND_CPYBK_INTR [22:22] */
#define BCHP_HIF_INTR2_CPU_MASK_SET_NAND_CPYBK_INTR_MASK           0x00400000
#define BCHP_HIF_INTR2_CPU_MASK_SET_NAND_CPYBK_INTR_SHIFT          22
#define BCHP_HIF_INTR2_CPU_MASK_SET_NAND_CPYBK_INTR_DEFAULT        0x00000001

/* HIF_INTR2 :: CPU_MASK_SET :: NAND_BLKERA_INTR [21:21] */
#define BCHP_HIF_INTR2_CPU_MASK_SET_NAND_BLKERA_INTR_MASK          0x00200000
#define BCHP_HIF_INTR2_CPU_MASK_SET_NAND_BLKERA_INTR_SHIFT         21
#define BCHP_HIF_INTR2_CPU_MASK_SET_NAND_BLKERA_INTR_DEFAULT       0x00000001

/* HIF_INTR2 :: CPU_MASK_SET :: NAND_NP_READ_INTR [20:20] */
#define BCHP_HIF_INTR2_CPU_MASK_SET_NAND_NP_READ_INTR_MASK         0x00100000
#define BCHP_HIF_INTR2_CPU_MASK_SET_NAND_NP_READ_INTR_SHIFT        20
#define BCHP_HIF_INTR2_CPU_MASK_SET_NAND_NP_READ_INTR_DEFAULT      0x00000001

/* HIF_INTR2 :: CPU_MASK_SET :: reserved1 [19:16] */
#define BCHP_HIF_INTR2_CPU_MASK_SET_reserved1_MASK                 0x000f0000
#define BCHP_HIF_INTR2_CPU_MASK_SET_reserved1_SHIFT                16

/* HIF_INTR2 :: CPU_MASK_SET :: ITCH0_RD_INTR [15:15] */
#define BCHP_HIF_INTR2_CPU_MASK_SET_ITCH0_RD_INTR_MASK             0x00008000
#define BCHP_HIF_INTR2_CPU_MASK_SET_ITCH0_RD_INTR_SHIFT            15
#define BCHP_HIF_INTR2_CPU_MASK_SET_ITCH0_RD_INTR_DEFAULT          0x00000001

/* HIF_INTR2 :: CPU_MASK_SET :: reserved2 [14:14] */
#define BCHP_HIF_INTR2_CPU_MASK_SET_reserved2_MASK                 0x00004000
#define BCHP_HIF_INTR2_CPU_MASK_SET_reserved2_SHIFT                14

/* HIF_INTR2 :: CPU_MASK_SET :: PCIE_0_RG_BRIDGE_INTR [13:13] */
#define BCHP_HIF_INTR2_CPU_MASK_SET_PCIE_0_RG_BRIDGE_INTR_MASK     0x00002000
#define BCHP_HIF_INTR2_CPU_MASK_SET_PCIE_0_RG_BRIDGE_INTR_SHIFT    13
#define BCHP_HIF_INTR2_CPU_MASK_SET_PCIE_0_RG_BRIDGE_INTR_DEFAULT  0x00000001

/* HIF_INTR2 :: CPU_MASK_SET :: PCIE_0_RGR_BRIDGE_INTR [12:12] */
#define BCHP_HIF_INTR2_CPU_MASK_SET_PCIE_0_RGR_BRIDGE_INTR_MASK    0x00001000
#define BCHP_HIF_INTR2_CPU_MASK_SET_PCIE_0_RGR_BRIDGE_INTR_SHIFT   12
#define BCHP_HIF_INTR2_CPU_MASK_SET_PCIE_0_RGR_BRIDGE_INTR_DEFAULT 0x00000001

/* HIF_INTR2 :: CPU_MASK_SET :: reserved3 [11:06] */
#define BCHP_HIF_INTR2_CPU_MASK_SET_reserved3_MASK                 0x00000fc0
#define BCHP_HIF_INTR2_CPU_MASK_SET_reserved3_SHIFT                6

/* HIF_INTR2 :: CPU_MASK_SET :: FLASH_DMA_ERR_INTR [05:05] */
#define BCHP_HIF_INTR2_CPU_MASK_SET_FLASH_DMA_ERR_INTR_MASK        0x00000020
#define BCHP_HIF_INTR2_CPU_MASK_SET_FLASH_DMA_ERR_INTR_SHIFT       5
#define BCHP_HIF_INTR2_CPU_MASK_SET_FLASH_DMA_ERR_INTR_DEFAULT     0x00000000

/* HIF_INTR2 :: CPU_MASK_SET :: FLASH_DMA_DONE_INTR [04:04] */
#define BCHP_HIF_INTR2_CPU_MASK_SET_FLASH_DMA_DONE_INTR_MASK       0x00000010
#define BCHP_HIF_INTR2_CPU_MASK_SET_FLASH_DMA_DONE_INTR_SHIFT      4
#define BCHP_HIF_INTR2_CPU_MASK_SET_FLASH_DMA_DONE_INTR_DEFAULT    0x00000000

/* HIF_INTR2 :: CPU_MASK_SET :: reserved4 [03:01] */
#define BCHP_HIF_INTR2_CPU_MASK_SET_reserved4_MASK                 0x0000000e
#define BCHP_HIF_INTR2_CPU_MASK_SET_reserved4_SHIFT                1

/* HIF_INTR2 :: CPU_MASK_SET :: HIF_RGR2_BRIDGE_INTR [00:00] */
#define BCHP_HIF_INTR2_CPU_MASK_SET_HIF_RGR2_BRIDGE_INTR_MASK      0x00000001
#define BCHP_HIF_INTR2_CPU_MASK_SET_HIF_RGR2_BRIDGE_INTR_SHIFT     0
#define BCHP_HIF_INTR2_CPU_MASK_SET_HIF_RGR2_BRIDGE_INTR_DEFAULT   0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* HIF_INTR2 :: CPU_MASK_CLEAR :: PCIE_0_LINKDOWN_INTR [31:31] */
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_PCIE_0_LINKDOWN_INTR_MASK    0x80000000
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_PCIE_0_LINKDOWN_INTR_SHIFT   31
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_PCIE_0_LINKDOWN_INTR_DEFAULT 0x00000000

/* HIF_INTR2 :: CPU_MASK_CLEAR :: PCIE_0_LINKUP_INTR [30:30] */
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_PCIE_0_LINKUP_INTR_MASK      0x40000000
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_PCIE_0_LINKUP_INTR_SHIFT     30
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_PCIE_0_LINKUP_INTR_DEFAULT   0x00000000

/* HIF_INTR2 :: CPU_MASK_CLEAR :: reserved0 [29:28] */
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_reserved0_MASK               0x30000000
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_reserved0_SHIFT              28

/* HIF_INTR2 :: CPU_MASK_CLEAR :: NAND_CORR_INTR [27:27] */
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_NAND_CORR_INTR_MASK          0x08000000
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_NAND_CORR_INTR_SHIFT         27
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_NAND_CORR_INTR_DEFAULT       0x00000001

/* HIF_INTR2 :: CPU_MASK_CLEAR :: NAND_UNC_INTR [26:26] */
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_NAND_UNC_INTR_MASK           0x04000000
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_NAND_UNC_INTR_SHIFT          26
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_NAND_UNC_INTR_DEFAULT        0x00000001

/* HIF_INTR2 :: CPU_MASK_CLEAR :: NAND_RBPIN_INTR [25:25] */
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_NAND_RBPIN_INTR_MASK         0x02000000
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_NAND_RBPIN_INTR_SHIFT        25
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_NAND_RBPIN_INTR_DEFAULT      0x00000001

/* HIF_INTR2 :: CPU_MASK_CLEAR :: NAND_CTLRDY_INTR [24:24] */
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_NAND_CTLRDY_INTR_MASK        0x01000000
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_NAND_CTLRDY_INTR_SHIFT       24
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_NAND_CTLRDY_INTR_DEFAULT     0x00000001

/* HIF_INTR2 :: CPU_MASK_CLEAR :: NAND_PGMPG_INTR [23:23] */
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_NAND_PGMPG_INTR_MASK         0x00800000
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_NAND_PGMPG_INTR_SHIFT        23
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_NAND_PGMPG_INTR_DEFAULT      0x00000001

/* HIF_INTR2 :: CPU_MASK_CLEAR :: NAND_CPYBK_INTR [22:22] */
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_NAND_CPYBK_INTR_MASK         0x00400000
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_NAND_CPYBK_INTR_SHIFT        22
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_NAND_CPYBK_INTR_DEFAULT      0x00000001

/* HIF_INTR2 :: CPU_MASK_CLEAR :: NAND_BLKERA_INTR [21:21] */
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_NAND_BLKERA_INTR_MASK        0x00200000
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_NAND_BLKERA_INTR_SHIFT       21
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_NAND_BLKERA_INTR_DEFAULT     0x00000001

/* HIF_INTR2 :: CPU_MASK_CLEAR :: NAND_NP_READ_INTR [20:20] */
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_NAND_NP_READ_INTR_MASK       0x00100000
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_NAND_NP_READ_INTR_SHIFT      20
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_NAND_NP_READ_INTR_DEFAULT    0x00000001

/* HIF_INTR2 :: CPU_MASK_CLEAR :: reserved1 [19:16] */
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_reserved1_MASK               0x000f0000
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_reserved1_SHIFT              16

/* HIF_INTR2 :: CPU_MASK_CLEAR :: ITCH0_RD_INTR [15:15] */
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_ITCH0_RD_INTR_MASK           0x00008000
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_ITCH0_RD_INTR_SHIFT          15
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_ITCH0_RD_INTR_DEFAULT        0x00000001

/* HIF_INTR2 :: CPU_MASK_CLEAR :: reserved2 [14:14] */
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_reserved2_MASK               0x00004000
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_reserved2_SHIFT              14

/* HIF_INTR2 :: CPU_MASK_CLEAR :: PCIE_0_RG_BRIDGE_INTR [13:13] */
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_PCIE_0_RG_BRIDGE_INTR_MASK   0x00002000
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_PCIE_0_RG_BRIDGE_INTR_SHIFT  13
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_PCIE_0_RG_BRIDGE_INTR_DEFAULT 0x00000001

/* HIF_INTR2 :: CPU_MASK_CLEAR :: PCIE_0_RGR_BRIDGE_INTR [12:12] */
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_PCIE_0_RGR_BRIDGE_INTR_MASK  0x00001000
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_PCIE_0_RGR_BRIDGE_INTR_SHIFT 12
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_PCIE_0_RGR_BRIDGE_INTR_DEFAULT 0x00000001

/* HIF_INTR2 :: CPU_MASK_CLEAR :: reserved3 [11:06] */
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_reserved3_MASK               0x00000fc0
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_reserved3_SHIFT              6

/* HIF_INTR2 :: CPU_MASK_CLEAR :: FLASH_DMA_ERR_INTR [05:05] */
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_FLASH_DMA_ERR_INTR_MASK      0x00000020
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_FLASH_DMA_ERR_INTR_SHIFT     5
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_FLASH_DMA_ERR_INTR_DEFAULT   0x00000000

/* HIF_INTR2 :: CPU_MASK_CLEAR :: FLASH_DMA_DONE_INTR [04:04] */
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_FLASH_DMA_DONE_INTR_MASK     0x00000010
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_FLASH_DMA_DONE_INTR_SHIFT    4
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_FLASH_DMA_DONE_INTR_DEFAULT  0x00000000

/* HIF_INTR2 :: CPU_MASK_CLEAR :: reserved4 [03:01] */
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_reserved4_MASK               0x0000000e
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_reserved4_SHIFT              1

/* HIF_INTR2 :: CPU_MASK_CLEAR :: HIF_RGR2_BRIDGE_INTR [00:00] */
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_HIF_RGR2_BRIDGE_INTR_MASK    0x00000001
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_HIF_RGR2_BRIDGE_INTR_SHIFT   0
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_HIF_RGR2_BRIDGE_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* HIF_INTR2 :: PCI_STATUS :: PCIE_0_LINKDOWN_INTR [31:31] */
#define BCHP_HIF_INTR2_PCI_STATUS_PCIE_0_LINKDOWN_INTR_MASK        0x80000000
#define BCHP_HIF_INTR2_PCI_STATUS_PCIE_0_LINKDOWN_INTR_SHIFT       31
#define BCHP_HIF_INTR2_PCI_STATUS_PCIE_0_LINKDOWN_INTR_DEFAULT     0x00000000

/* HIF_INTR2 :: PCI_STATUS :: PCIE_0_LINKUP_INTR [30:30] */
#define BCHP_HIF_INTR2_PCI_STATUS_PCIE_0_LINKUP_INTR_MASK          0x40000000
#define BCHP_HIF_INTR2_PCI_STATUS_PCIE_0_LINKUP_INTR_SHIFT         30
#define BCHP_HIF_INTR2_PCI_STATUS_PCIE_0_LINKUP_INTR_DEFAULT       0x00000000

/* HIF_INTR2 :: PCI_STATUS :: reserved0 [29:28] */
#define BCHP_HIF_INTR2_PCI_STATUS_reserved0_MASK                   0x30000000
#define BCHP_HIF_INTR2_PCI_STATUS_reserved0_SHIFT                  28

/* HIF_INTR2 :: PCI_STATUS :: NAND_CORR_INTR [27:27] */
#define BCHP_HIF_INTR2_PCI_STATUS_NAND_CORR_INTR_MASK              0x08000000
#define BCHP_HIF_INTR2_PCI_STATUS_NAND_CORR_INTR_SHIFT             27
#define BCHP_HIF_INTR2_PCI_STATUS_NAND_CORR_INTR_DEFAULT           0x00000000

/* HIF_INTR2 :: PCI_STATUS :: NAND_UNC_INTR [26:26] */
#define BCHP_HIF_INTR2_PCI_STATUS_NAND_UNC_INTR_MASK               0x04000000
#define BCHP_HIF_INTR2_PCI_STATUS_NAND_UNC_INTR_SHIFT              26
#define BCHP_HIF_INTR2_PCI_STATUS_NAND_UNC_INTR_DEFAULT            0x00000000

/* HIF_INTR2 :: PCI_STATUS :: NAND_RBPIN_INTR [25:25] */
#define BCHP_HIF_INTR2_PCI_STATUS_NAND_RBPIN_INTR_MASK             0x02000000
#define BCHP_HIF_INTR2_PCI_STATUS_NAND_RBPIN_INTR_SHIFT            25
#define BCHP_HIF_INTR2_PCI_STATUS_NAND_RBPIN_INTR_DEFAULT          0x00000000

/* HIF_INTR2 :: PCI_STATUS :: NAND_CTLRDY_INTR [24:24] */
#define BCHP_HIF_INTR2_PCI_STATUS_NAND_CTLRDY_INTR_MASK            0x01000000
#define BCHP_HIF_INTR2_PCI_STATUS_NAND_CTLRDY_INTR_SHIFT           24
#define BCHP_HIF_INTR2_PCI_STATUS_NAND_CTLRDY_INTR_DEFAULT         0x00000000

/* HIF_INTR2 :: PCI_STATUS :: NAND_PGMPG_INTR [23:23] */
#define BCHP_HIF_INTR2_PCI_STATUS_NAND_PGMPG_INTR_MASK             0x00800000
#define BCHP_HIF_INTR2_PCI_STATUS_NAND_PGMPG_INTR_SHIFT            23
#define BCHP_HIF_INTR2_PCI_STATUS_NAND_PGMPG_INTR_DEFAULT          0x00000000

/* HIF_INTR2 :: PCI_STATUS :: NAND_CPYBK_INTR [22:22] */
#define BCHP_HIF_INTR2_PCI_STATUS_NAND_CPYBK_INTR_MASK             0x00400000
#define BCHP_HIF_INTR2_PCI_STATUS_NAND_CPYBK_INTR_SHIFT            22
#define BCHP_HIF_INTR2_PCI_STATUS_NAND_CPYBK_INTR_DEFAULT          0x00000000

/* HIF_INTR2 :: PCI_STATUS :: NAND_BLKERA_INTR [21:21] */
#define BCHP_HIF_INTR2_PCI_STATUS_NAND_BLKERA_INTR_MASK            0x00200000
#define BCHP_HIF_INTR2_PCI_STATUS_NAND_BLKERA_INTR_SHIFT           21
#define BCHP_HIF_INTR2_PCI_STATUS_NAND_BLKERA_INTR_DEFAULT         0x00000000

/* HIF_INTR2 :: PCI_STATUS :: NAND_NP_READ_INTR [20:20] */
#define BCHP_HIF_INTR2_PCI_STATUS_NAND_NP_READ_INTR_MASK           0x00100000
#define BCHP_HIF_INTR2_PCI_STATUS_NAND_NP_READ_INTR_SHIFT          20
#define BCHP_HIF_INTR2_PCI_STATUS_NAND_NP_READ_INTR_DEFAULT        0x00000000

/* HIF_INTR2 :: PCI_STATUS :: reserved1 [19:16] */
#define BCHP_HIF_INTR2_PCI_STATUS_reserved1_MASK                   0x000f0000
#define BCHP_HIF_INTR2_PCI_STATUS_reserved1_SHIFT                  16

/* HIF_INTR2 :: PCI_STATUS :: ITCH0_RD_INTR [15:15] */
#define BCHP_HIF_INTR2_PCI_STATUS_ITCH0_RD_INTR_MASK               0x00008000
#define BCHP_HIF_INTR2_PCI_STATUS_ITCH0_RD_INTR_SHIFT              15
#define BCHP_HIF_INTR2_PCI_STATUS_ITCH0_RD_INTR_DEFAULT            0x00000000

/* HIF_INTR2 :: PCI_STATUS :: reserved2 [14:14] */
#define BCHP_HIF_INTR2_PCI_STATUS_reserved2_MASK                   0x00004000
#define BCHP_HIF_INTR2_PCI_STATUS_reserved2_SHIFT                  14

/* HIF_INTR2 :: PCI_STATUS :: PCIE_0_RG_BRIDGE_INTR [13:13] */
#define BCHP_HIF_INTR2_PCI_STATUS_PCIE_0_RG_BRIDGE_INTR_MASK       0x00002000
#define BCHP_HIF_INTR2_PCI_STATUS_PCIE_0_RG_BRIDGE_INTR_SHIFT      13
#define BCHP_HIF_INTR2_PCI_STATUS_PCIE_0_RG_BRIDGE_INTR_DEFAULT    0x00000000

/* HIF_INTR2 :: PCI_STATUS :: PCIE_0_RGR_BRIDGE_INTR [12:12] */
#define BCHP_HIF_INTR2_PCI_STATUS_PCIE_0_RGR_BRIDGE_INTR_MASK      0x00001000
#define BCHP_HIF_INTR2_PCI_STATUS_PCIE_0_RGR_BRIDGE_INTR_SHIFT     12
#define BCHP_HIF_INTR2_PCI_STATUS_PCIE_0_RGR_BRIDGE_INTR_DEFAULT   0x00000000

/* HIF_INTR2 :: PCI_STATUS :: reserved3 [11:06] */
#define BCHP_HIF_INTR2_PCI_STATUS_reserved3_MASK                   0x00000fc0
#define BCHP_HIF_INTR2_PCI_STATUS_reserved3_SHIFT                  6

/* HIF_INTR2 :: PCI_STATUS :: FLASH_DMA_ERR_INTR [05:05] */
#define BCHP_HIF_INTR2_PCI_STATUS_FLASH_DMA_ERR_INTR_MASK          0x00000020
#define BCHP_HIF_INTR2_PCI_STATUS_FLASH_DMA_ERR_INTR_SHIFT         5
#define BCHP_HIF_INTR2_PCI_STATUS_FLASH_DMA_ERR_INTR_DEFAULT       0x00000000

/* HIF_INTR2 :: PCI_STATUS :: FLASH_DMA_DONE_INTR [04:04] */
#define BCHP_HIF_INTR2_PCI_STATUS_FLASH_DMA_DONE_INTR_MASK         0x00000010
#define BCHP_HIF_INTR2_PCI_STATUS_FLASH_DMA_DONE_INTR_SHIFT        4
#define BCHP_HIF_INTR2_PCI_STATUS_FLASH_DMA_DONE_INTR_DEFAULT      0x00000000

/* HIF_INTR2 :: PCI_STATUS :: reserved4 [03:01] */
#define BCHP_HIF_INTR2_PCI_STATUS_reserved4_MASK                   0x0000000e
#define BCHP_HIF_INTR2_PCI_STATUS_reserved4_SHIFT                  1

/* HIF_INTR2 :: PCI_STATUS :: HIF_RGR2_BRIDGE_INTR [00:00] */
#define BCHP_HIF_INTR2_PCI_STATUS_HIF_RGR2_BRIDGE_INTR_MASK        0x00000001
#define BCHP_HIF_INTR2_PCI_STATUS_HIF_RGR2_BRIDGE_INTR_SHIFT       0
#define BCHP_HIF_INTR2_PCI_STATUS_HIF_RGR2_BRIDGE_INTR_DEFAULT     0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* HIF_INTR2 :: PCI_SET :: PCIE_0_LINKDOWN_INTR [31:31] */
#define BCHP_HIF_INTR2_PCI_SET_PCIE_0_LINKDOWN_INTR_MASK           0x80000000
#define BCHP_HIF_INTR2_PCI_SET_PCIE_0_LINKDOWN_INTR_SHIFT          31
#define BCHP_HIF_INTR2_PCI_SET_PCIE_0_LINKDOWN_INTR_DEFAULT        0x00000000

/* HIF_INTR2 :: PCI_SET :: PCIE_0_LINKUP_INTR [30:30] */
#define BCHP_HIF_INTR2_PCI_SET_PCIE_0_LINKUP_INTR_MASK             0x40000000
#define BCHP_HIF_INTR2_PCI_SET_PCIE_0_LINKUP_INTR_SHIFT            30
#define BCHP_HIF_INTR2_PCI_SET_PCIE_0_LINKUP_INTR_DEFAULT          0x00000000

/* HIF_INTR2 :: PCI_SET :: reserved0 [29:28] */
#define BCHP_HIF_INTR2_PCI_SET_reserved0_MASK                      0x30000000
#define BCHP_HIF_INTR2_PCI_SET_reserved0_SHIFT                     28

/* HIF_INTR2 :: PCI_SET :: NAND_CORR_INTR [27:27] */
#define BCHP_HIF_INTR2_PCI_SET_NAND_CORR_INTR_MASK                 0x08000000
#define BCHP_HIF_INTR2_PCI_SET_NAND_CORR_INTR_SHIFT                27
#define BCHP_HIF_INTR2_PCI_SET_NAND_CORR_INTR_DEFAULT              0x00000000

/* HIF_INTR2 :: PCI_SET :: NAND_UNC_INTR [26:26] */
#define BCHP_HIF_INTR2_PCI_SET_NAND_UNC_INTR_MASK                  0x04000000
#define BCHP_HIF_INTR2_PCI_SET_NAND_UNC_INTR_SHIFT                 26
#define BCHP_HIF_INTR2_PCI_SET_NAND_UNC_INTR_DEFAULT               0x00000000

/* HIF_INTR2 :: PCI_SET :: NAND_RBPIN_INTR [25:25] */
#define BCHP_HIF_INTR2_PCI_SET_NAND_RBPIN_INTR_MASK                0x02000000
#define BCHP_HIF_INTR2_PCI_SET_NAND_RBPIN_INTR_SHIFT               25
#define BCHP_HIF_INTR2_PCI_SET_NAND_RBPIN_INTR_DEFAULT             0x00000000

/* HIF_INTR2 :: PCI_SET :: NAND_CTLRDY_INTR [24:24] */
#define BCHP_HIF_INTR2_PCI_SET_NAND_CTLRDY_INTR_MASK               0x01000000
#define BCHP_HIF_INTR2_PCI_SET_NAND_CTLRDY_INTR_SHIFT              24
#define BCHP_HIF_INTR2_PCI_SET_NAND_CTLRDY_INTR_DEFAULT            0x00000000

/* HIF_INTR2 :: PCI_SET :: NAND_PGMPG_INTR [23:23] */
#define BCHP_HIF_INTR2_PCI_SET_NAND_PGMPG_INTR_MASK                0x00800000
#define BCHP_HIF_INTR2_PCI_SET_NAND_PGMPG_INTR_SHIFT               23
#define BCHP_HIF_INTR2_PCI_SET_NAND_PGMPG_INTR_DEFAULT             0x00000000

/* HIF_INTR2 :: PCI_SET :: NAND_CPYBK_INTR [22:22] */
#define BCHP_HIF_INTR2_PCI_SET_NAND_CPYBK_INTR_MASK                0x00400000
#define BCHP_HIF_INTR2_PCI_SET_NAND_CPYBK_INTR_SHIFT               22
#define BCHP_HIF_INTR2_PCI_SET_NAND_CPYBK_INTR_DEFAULT             0x00000000

/* HIF_INTR2 :: PCI_SET :: NAND_BLKERA_INTR [21:21] */
#define BCHP_HIF_INTR2_PCI_SET_NAND_BLKERA_INTR_MASK               0x00200000
#define BCHP_HIF_INTR2_PCI_SET_NAND_BLKERA_INTR_SHIFT              21
#define BCHP_HIF_INTR2_PCI_SET_NAND_BLKERA_INTR_DEFAULT            0x00000000

/* HIF_INTR2 :: PCI_SET :: NAND_NP_READ_INTR [20:20] */
#define BCHP_HIF_INTR2_PCI_SET_NAND_NP_READ_INTR_MASK              0x00100000
#define BCHP_HIF_INTR2_PCI_SET_NAND_NP_READ_INTR_SHIFT             20
#define BCHP_HIF_INTR2_PCI_SET_NAND_NP_READ_INTR_DEFAULT           0x00000000

/* HIF_INTR2 :: PCI_SET :: reserved1 [19:16] */
#define BCHP_HIF_INTR2_PCI_SET_reserved1_MASK                      0x000f0000
#define BCHP_HIF_INTR2_PCI_SET_reserved1_SHIFT                     16

/* HIF_INTR2 :: PCI_SET :: ITCH0_RD_INTR [15:15] */
#define BCHP_HIF_INTR2_PCI_SET_ITCH0_RD_INTR_MASK                  0x00008000
#define BCHP_HIF_INTR2_PCI_SET_ITCH0_RD_INTR_SHIFT                 15
#define BCHP_HIF_INTR2_PCI_SET_ITCH0_RD_INTR_DEFAULT               0x00000000

/* HIF_INTR2 :: PCI_SET :: reserved2 [14:14] */
#define BCHP_HIF_INTR2_PCI_SET_reserved2_MASK                      0x00004000
#define BCHP_HIF_INTR2_PCI_SET_reserved2_SHIFT                     14

/* HIF_INTR2 :: PCI_SET :: PCIE_0_RG_BRIDGE_INTR [13:13] */
#define BCHP_HIF_INTR2_PCI_SET_PCIE_0_RG_BRIDGE_INTR_MASK          0x00002000
#define BCHP_HIF_INTR2_PCI_SET_PCIE_0_RG_BRIDGE_INTR_SHIFT         13
#define BCHP_HIF_INTR2_PCI_SET_PCIE_0_RG_BRIDGE_INTR_DEFAULT       0x00000000

/* HIF_INTR2 :: PCI_SET :: PCIE_0_RGR_BRIDGE_INTR [12:12] */
#define BCHP_HIF_INTR2_PCI_SET_PCIE_0_RGR_BRIDGE_INTR_MASK         0x00001000
#define BCHP_HIF_INTR2_PCI_SET_PCIE_0_RGR_BRIDGE_INTR_SHIFT        12
#define BCHP_HIF_INTR2_PCI_SET_PCIE_0_RGR_BRIDGE_INTR_DEFAULT      0x00000000

/* HIF_INTR2 :: PCI_SET :: reserved3 [11:06] */
#define BCHP_HIF_INTR2_PCI_SET_reserved3_MASK                      0x00000fc0
#define BCHP_HIF_INTR2_PCI_SET_reserved3_SHIFT                     6

/* HIF_INTR2 :: PCI_SET :: FLASH_DMA_ERR_INTR [05:05] */
#define BCHP_HIF_INTR2_PCI_SET_FLASH_DMA_ERR_INTR_MASK             0x00000020
#define BCHP_HIF_INTR2_PCI_SET_FLASH_DMA_ERR_INTR_SHIFT            5
#define BCHP_HIF_INTR2_PCI_SET_FLASH_DMA_ERR_INTR_DEFAULT          0x00000000

/* HIF_INTR2 :: PCI_SET :: FLASH_DMA_DONE_INTR [04:04] */
#define BCHP_HIF_INTR2_PCI_SET_FLASH_DMA_DONE_INTR_MASK            0x00000010
#define BCHP_HIF_INTR2_PCI_SET_FLASH_DMA_DONE_INTR_SHIFT           4
#define BCHP_HIF_INTR2_PCI_SET_FLASH_DMA_DONE_INTR_DEFAULT         0x00000000

/* HIF_INTR2 :: PCI_SET :: reserved4 [03:01] */
#define BCHP_HIF_INTR2_PCI_SET_reserved4_MASK                      0x0000000e
#define BCHP_HIF_INTR2_PCI_SET_reserved4_SHIFT                     1

/* HIF_INTR2 :: PCI_SET :: HIF_RGR2_BRIDGE_INTR [00:00] */
#define BCHP_HIF_INTR2_PCI_SET_HIF_RGR2_BRIDGE_INTR_MASK           0x00000001
#define BCHP_HIF_INTR2_PCI_SET_HIF_RGR2_BRIDGE_INTR_SHIFT          0
#define BCHP_HIF_INTR2_PCI_SET_HIF_RGR2_BRIDGE_INTR_DEFAULT        0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* HIF_INTR2 :: PCI_CLEAR :: PCIE_0_LINKDOWN_INTR [31:31] */
#define BCHP_HIF_INTR2_PCI_CLEAR_PCIE_0_LINKDOWN_INTR_MASK         0x80000000
#define BCHP_HIF_INTR2_PCI_CLEAR_PCIE_0_LINKDOWN_INTR_SHIFT        31
#define BCHP_HIF_INTR2_PCI_CLEAR_PCIE_0_LINKDOWN_INTR_DEFAULT      0x00000000

/* HIF_INTR2 :: PCI_CLEAR :: PCIE_0_LINKUP_INTR [30:30] */
#define BCHP_HIF_INTR2_PCI_CLEAR_PCIE_0_LINKUP_INTR_MASK           0x40000000
#define BCHP_HIF_INTR2_PCI_CLEAR_PCIE_0_LINKUP_INTR_SHIFT          30
#define BCHP_HIF_INTR2_PCI_CLEAR_PCIE_0_LINKUP_INTR_DEFAULT        0x00000000

/* HIF_INTR2 :: PCI_CLEAR :: reserved0 [29:28] */
#define BCHP_HIF_INTR2_PCI_CLEAR_reserved0_MASK                    0x30000000
#define BCHP_HIF_INTR2_PCI_CLEAR_reserved0_SHIFT                   28

/* HIF_INTR2 :: PCI_CLEAR :: NAND_CORR_INTR [27:27] */
#define BCHP_HIF_INTR2_PCI_CLEAR_NAND_CORR_INTR_MASK               0x08000000
#define BCHP_HIF_INTR2_PCI_CLEAR_NAND_CORR_INTR_SHIFT              27
#define BCHP_HIF_INTR2_PCI_CLEAR_NAND_CORR_INTR_DEFAULT            0x00000000

/* HIF_INTR2 :: PCI_CLEAR :: NAND_UNC_INTR [26:26] */
#define BCHP_HIF_INTR2_PCI_CLEAR_NAND_UNC_INTR_MASK                0x04000000
#define BCHP_HIF_INTR2_PCI_CLEAR_NAND_UNC_INTR_SHIFT               26
#define BCHP_HIF_INTR2_PCI_CLEAR_NAND_UNC_INTR_DEFAULT             0x00000000

/* HIF_INTR2 :: PCI_CLEAR :: NAND_RBPIN_INTR [25:25] */
#define BCHP_HIF_INTR2_PCI_CLEAR_NAND_RBPIN_INTR_MASK              0x02000000
#define BCHP_HIF_INTR2_PCI_CLEAR_NAND_RBPIN_INTR_SHIFT             25
#define BCHP_HIF_INTR2_PCI_CLEAR_NAND_RBPIN_INTR_DEFAULT           0x00000000

/* HIF_INTR2 :: PCI_CLEAR :: NAND_CTLRDY_INTR [24:24] */
#define BCHP_HIF_INTR2_PCI_CLEAR_NAND_CTLRDY_INTR_MASK             0x01000000
#define BCHP_HIF_INTR2_PCI_CLEAR_NAND_CTLRDY_INTR_SHIFT            24
#define BCHP_HIF_INTR2_PCI_CLEAR_NAND_CTLRDY_INTR_DEFAULT          0x00000000

/* HIF_INTR2 :: PCI_CLEAR :: NAND_PGMPG_INTR [23:23] */
#define BCHP_HIF_INTR2_PCI_CLEAR_NAND_PGMPG_INTR_MASK              0x00800000
#define BCHP_HIF_INTR2_PCI_CLEAR_NAND_PGMPG_INTR_SHIFT             23
#define BCHP_HIF_INTR2_PCI_CLEAR_NAND_PGMPG_INTR_DEFAULT           0x00000000

/* HIF_INTR2 :: PCI_CLEAR :: NAND_CPYBK_INTR [22:22] */
#define BCHP_HIF_INTR2_PCI_CLEAR_NAND_CPYBK_INTR_MASK              0x00400000
#define BCHP_HIF_INTR2_PCI_CLEAR_NAND_CPYBK_INTR_SHIFT             22
#define BCHP_HIF_INTR2_PCI_CLEAR_NAND_CPYBK_INTR_DEFAULT           0x00000000

/* HIF_INTR2 :: PCI_CLEAR :: NAND_BLKERA_INTR [21:21] */
#define BCHP_HIF_INTR2_PCI_CLEAR_NAND_BLKERA_INTR_MASK             0x00200000
#define BCHP_HIF_INTR2_PCI_CLEAR_NAND_BLKERA_INTR_SHIFT            21
#define BCHP_HIF_INTR2_PCI_CLEAR_NAND_BLKERA_INTR_DEFAULT          0x00000000

/* HIF_INTR2 :: PCI_CLEAR :: NAND_NP_READ_INTR [20:20] */
#define BCHP_HIF_INTR2_PCI_CLEAR_NAND_NP_READ_INTR_MASK            0x00100000
#define BCHP_HIF_INTR2_PCI_CLEAR_NAND_NP_READ_INTR_SHIFT           20
#define BCHP_HIF_INTR2_PCI_CLEAR_NAND_NP_READ_INTR_DEFAULT         0x00000000

/* HIF_INTR2 :: PCI_CLEAR :: reserved1 [19:16] */
#define BCHP_HIF_INTR2_PCI_CLEAR_reserved1_MASK                    0x000f0000
#define BCHP_HIF_INTR2_PCI_CLEAR_reserved1_SHIFT                   16

/* HIF_INTR2 :: PCI_CLEAR :: ITCH0_RD_INTR [15:15] */
#define BCHP_HIF_INTR2_PCI_CLEAR_ITCH0_RD_INTR_MASK                0x00008000
#define BCHP_HIF_INTR2_PCI_CLEAR_ITCH0_RD_INTR_SHIFT               15
#define BCHP_HIF_INTR2_PCI_CLEAR_ITCH0_RD_INTR_DEFAULT             0x00000000

/* HIF_INTR2 :: PCI_CLEAR :: reserved2 [14:14] */
#define BCHP_HIF_INTR2_PCI_CLEAR_reserved2_MASK                    0x00004000
#define BCHP_HIF_INTR2_PCI_CLEAR_reserved2_SHIFT                   14

/* HIF_INTR2 :: PCI_CLEAR :: PCIE_0_RG_BRIDGE_INTR [13:13] */
#define BCHP_HIF_INTR2_PCI_CLEAR_PCIE_0_RG_BRIDGE_INTR_MASK        0x00002000
#define BCHP_HIF_INTR2_PCI_CLEAR_PCIE_0_RG_BRIDGE_INTR_SHIFT       13
#define BCHP_HIF_INTR2_PCI_CLEAR_PCIE_0_RG_BRIDGE_INTR_DEFAULT     0x00000000

/* HIF_INTR2 :: PCI_CLEAR :: PCIE_0_RGR_BRIDGE_INTR [12:12] */
#define BCHP_HIF_INTR2_PCI_CLEAR_PCIE_0_RGR_BRIDGE_INTR_MASK       0x00001000
#define BCHP_HIF_INTR2_PCI_CLEAR_PCIE_0_RGR_BRIDGE_INTR_SHIFT      12
#define BCHP_HIF_INTR2_PCI_CLEAR_PCIE_0_RGR_BRIDGE_INTR_DEFAULT    0x00000000

/* HIF_INTR2 :: PCI_CLEAR :: reserved3 [11:06] */
#define BCHP_HIF_INTR2_PCI_CLEAR_reserved3_MASK                    0x00000fc0
#define BCHP_HIF_INTR2_PCI_CLEAR_reserved3_SHIFT                   6

/* HIF_INTR2 :: PCI_CLEAR :: FLASH_DMA_ERR_INTR [05:05] */
#define BCHP_HIF_INTR2_PCI_CLEAR_FLASH_DMA_ERR_INTR_MASK           0x00000020
#define BCHP_HIF_INTR2_PCI_CLEAR_FLASH_DMA_ERR_INTR_SHIFT          5
#define BCHP_HIF_INTR2_PCI_CLEAR_FLASH_DMA_ERR_INTR_DEFAULT        0x00000000

/* HIF_INTR2 :: PCI_CLEAR :: FLASH_DMA_DONE_INTR [04:04] */
#define BCHP_HIF_INTR2_PCI_CLEAR_FLASH_DMA_DONE_INTR_MASK          0x00000010
#define BCHP_HIF_INTR2_PCI_CLEAR_FLASH_DMA_DONE_INTR_SHIFT         4
#define BCHP_HIF_INTR2_PCI_CLEAR_FLASH_DMA_DONE_INTR_DEFAULT       0x00000000

/* HIF_INTR2 :: PCI_CLEAR :: reserved4 [03:01] */
#define BCHP_HIF_INTR2_PCI_CLEAR_reserved4_MASK                    0x0000000e
#define BCHP_HIF_INTR2_PCI_CLEAR_reserved4_SHIFT                   1

/* HIF_INTR2 :: PCI_CLEAR :: HIF_RGR2_BRIDGE_INTR [00:00] */
#define BCHP_HIF_INTR2_PCI_CLEAR_HIF_RGR2_BRIDGE_INTR_MASK         0x00000001
#define BCHP_HIF_INTR2_PCI_CLEAR_HIF_RGR2_BRIDGE_INTR_SHIFT        0
#define BCHP_HIF_INTR2_PCI_CLEAR_HIF_RGR2_BRIDGE_INTR_DEFAULT      0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* HIF_INTR2 :: PCI_MASK_STATUS :: PCIE_0_LINKDOWN_INTR [31:31] */
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_PCIE_0_LINKDOWN_INTR_MASK   0x80000000
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_PCIE_0_LINKDOWN_INTR_SHIFT  31
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_PCIE_0_LINKDOWN_INTR_DEFAULT 0x00000000

/* HIF_INTR2 :: PCI_MASK_STATUS :: PCIE_0_LINKUP_INTR [30:30] */
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_PCIE_0_LINKUP_INTR_MASK     0x40000000
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_PCIE_0_LINKUP_INTR_SHIFT    30
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_PCIE_0_LINKUP_INTR_DEFAULT  0x00000000

/* HIF_INTR2 :: PCI_MASK_STATUS :: reserved0 [29:28] */
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_reserved0_MASK              0x30000000
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_reserved0_SHIFT             28

/* HIF_INTR2 :: PCI_MASK_STATUS :: NAND_CORR_INTR [27:27] */
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_NAND_CORR_INTR_MASK         0x08000000
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_NAND_CORR_INTR_SHIFT        27
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_NAND_CORR_INTR_DEFAULT      0x00000001

/* HIF_INTR2 :: PCI_MASK_STATUS :: NAND_UNC_INTR [26:26] */
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_NAND_UNC_INTR_MASK          0x04000000
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_NAND_UNC_INTR_SHIFT         26
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_NAND_UNC_INTR_DEFAULT       0x00000001

/* HIF_INTR2 :: PCI_MASK_STATUS :: NAND_RBPIN_INTR [25:25] */
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_NAND_RBPIN_INTR_MASK        0x02000000
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_NAND_RBPIN_INTR_SHIFT       25
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_NAND_RBPIN_INTR_DEFAULT     0x00000001

/* HIF_INTR2 :: PCI_MASK_STATUS :: NAND_CTLRDY_INTR [24:24] */
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_NAND_CTLRDY_INTR_MASK       0x01000000
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_NAND_CTLRDY_INTR_SHIFT      24
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_NAND_CTLRDY_INTR_DEFAULT    0x00000001

/* HIF_INTR2 :: PCI_MASK_STATUS :: NAND_PGMPG_INTR [23:23] */
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_NAND_PGMPG_INTR_MASK        0x00800000
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_NAND_PGMPG_INTR_SHIFT       23
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_NAND_PGMPG_INTR_DEFAULT     0x00000001

/* HIF_INTR2 :: PCI_MASK_STATUS :: NAND_CPYBK_INTR [22:22] */
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_NAND_CPYBK_INTR_MASK        0x00400000
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_NAND_CPYBK_INTR_SHIFT       22
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_NAND_CPYBK_INTR_DEFAULT     0x00000001

/* HIF_INTR2 :: PCI_MASK_STATUS :: NAND_BLKERA_INTR [21:21] */
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_NAND_BLKERA_INTR_MASK       0x00200000
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_NAND_BLKERA_INTR_SHIFT      21
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_NAND_BLKERA_INTR_DEFAULT    0x00000001

/* HIF_INTR2 :: PCI_MASK_STATUS :: NAND_NP_READ_INTR [20:20] */
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_NAND_NP_READ_INTR_MASK      0x00100000
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_NAND_NP_READ_INTR_SHIFT     20
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_NAND_NP_READ_INTR_DEFAULT   0x00000001

/* HIF_INTR2 :: PCI_MASK_STATUS :: reserved1 [19:16] */
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_reserved1_MASK              0x000f0000
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_reserved1_SHIFT             16

/* HIF_INTR2 :: PCI_MASK_STATUS :: ITCH0_RD_INTR [15:15] */
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_ITCH0_RD_INTR_MASK          0x00008000
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_ITCH0_RD_INTR_SHIFT         15
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_ITCH0_RD_INTR_DEFAULT       0x00000001

/* HIF_INTR2 :: PCI_MASK_STATUS :: reserved2 [14:14] */
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_reserved2_MASK              0x00004000
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_reserved2_SHIFT             14

/* HIF_INTR2 :: PCI_MASK_STATUS :: PCIE_0_RG_BRIDGE_INTR [13:13] */
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_PCIE_0_RG_BRIDGE_INTR_MASK  0x00002000
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_PCIE_0_RG_BRIDGE_INTR_SHIFT 13
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_PCIE_0_RG_BRIDGE_INTR_DEFAULT 0x00000001

/* HIF_INTR2 :: PCI_MASK_STATUS :: PCIE_0_RGR_BRIDGE_INTR [12:12] */
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_PCIE_0_RGR_BRIDGE_INTR_MASK 0x00001000
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_PCIE_0_RGR_BRIDGE_INTR_SHIFT 12
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_PCIE_0_RGR_BRIDGE_INTR_DEFAULT 0x00000001

/* HIF_INTR2 :: PCI_MASK_STATUS :: reserved3 [11:06] */
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_reserved3_MASK              0x00000fc0
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_reserved3_SHIFT             6

/* HIF_INTR2 :: PCI_MASK_STATUS :: FLASH_DMA_ERR_INTR [05:05] */
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_FLASH_DMA_ERR_INTR_MASK     0x00000020
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_FLASH_DMA_ERR_INTR_SHIFT    5
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_FLASH_DMA_ERR_INTR_DEFAULT  0x00000000

/* HIF_INTR2 :: PCI_MASK_STATUS :: FLASH_DMA_DONE_INTR [04:04] */
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_FLASH_DMA_DONE_INTR_MASK    0x00000010
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_FLASH_DMA_DONE_INTR_SHIFT   4
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_FLASH_DMA_DONE_INTR_DEFAULT 0x00000000

/* HIF_INTR2 :: PCI_MASK_STATUS :: reserved4 [03:01] */
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_reserved4_MASK              0x0000000e
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_reserved4_SHIFT             1

/* HIF_INTR2 :: PCI_MASK_STATUS :: HIF_RGR2_BRIDGE_INTR [00:00] */
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_HIF_RGR2_BRIDGE_INTR_MASK   0x00000001
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_HIF_RGR2_BRIDGE_INTR_SHIFT  0
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_HIF_RGR2_BRIDGE_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* HIF_INTR2 :: PCI_MASK_SET :: PCIE_0_LINKDOWN_INTR [31:31] */
#define BCHP_HIF_INTR2_PCI_MASK_SET_PCIE_0_LINKDOWN_INTR_MASK      0x80000000
#define BCHP_HIF_INTR2_PCI_MASK_SET_PCIE_0_LINKDOWN_INTR_SHIFT     31
#define BCHP_HIF_INTR2_PCI_MASK_SET_PCIE_0_LINKDOWN_INTR_DEFAULT   0x00000000

/* HIF_INTR2 :: PCI_MASK_SET :: PCIE_0_LINKUP_INTR [30:30] */
#define BCHP_HIF_INTR2_PCI_MASK_SET_PCIE_0_LINKUP_INTR_MASK        0x40000000
#define BCHP_HIF_INTR2_PCI_MASK_SET_PCIE_0_LINKUP_INTR_SHIFT       30
#define BCHP_HIF_INTR2_PCI_MASK_SET_PCIE_0_LINKUP_INTR_DEFAULT     0x00000000

/* HIF_INTR2 :: PCI_MASK_SET :: reserved0 [29:28] */
#define BCHP_HIF_INTR2_PCI_MASK_SET_reserved0_MASK                 0x30000000
#define BCHP_HIF_INTR2_PCI_MASK_SET_reserved0_SHIFT                28

/* HIF_INTR2 :: PCI_MASK_SET :: NAND_CORR_INTR [27:27] */
#define BCHP_HIF_INTR2_PCI_MASK_SET_NAND_CORR_INTR_MASK            0x08000000
#define BCHP_HIF_INTR2_PCI_MASK_SET_NAND_CORR_INTR_SHIFT           27
#define BCHP_HIF_INTR2_PCI_MASK_SET_NAND_CORR_INTR_DEFAULT         0x00000001

/* HIF_INTR2 :: PCI_MASK_SET :: NAND_UNC_INTR [26:26] */
#define BCHP_HIF_INTR2_PCI_MASK_SET_NAND_UNC_INTR_MASK             0x04000000
#define BCHP_HIF_INTR2_PCI_MASK_SET_NAND_UNC_INTR_SHIFT            26
#define BCHP_HIF_INTR2_PCI_MASK_SET_NAND_UNC_INTR_DEFAULT          0x00000001

/* HIF_INTR2 :: PCI_MASK_SET :: NAND_RBPIN_INTR [25:25] */
#define BCHP_HIF_INTR2_PCI_MASK_SET_NAND_RBPIN_INTR_MASK           0x02000000
#define BCHP_HIF_INTR2_PCI_MASK_SET_NAND_RBPIN_INTR_SHIFT          25
#define BCHP_HIF_INTR2_PCI_MASK_SET_NAND_RBPIN_INTR_DEFAULT        0x00000001

/* HIF_INTR2 :: PCI_MASK_SET :: NAND_CTLRDY_INTR [24:24] */
#define BCHP_HIF_INTR2_PCI_MASK_SET_NAND_CTLRDY_INTR_MASK          0x01000000
#define BCHP_HIF_INTR2_PCI_MASK_SET_NAND_CTLRDY_INTR_SHIFT         24
#define BCHP_HIF_INTR2_PCI_MASK_SET_NAND_CTLRDY_INTR_DEFAULT       0x00000001

/* HIF_INTR2 :: PCI_MASK_SET :: NAND_PGMPG_INTR [23:23] */
#define BCHP_HIF_INTR2_PCI_MASK_SET_NAND_PGMPG_INTR_MASK           0x00800000
#define BCHP_HIF_INTR2_PCI_MASK_SET_NAND_PGMPG_INTR_SHIFT          23
#define BCHP_HIF_INTR2_PCI_MASK_SET_NAND_PGMPG_INTR_DEFAULT        0x00000001

/* HIF_INTR2 :: PCI_MASK_SET :: NAND_CPYBK_INTR [22:22] */
#define BCHP_HIF_INTR2_PCI_MASK_SET_NAND_CPYBK_INTR_MASK           0x00400000
#define BCHP_HIF_INTR2_PCI_MASK_SET_NAND_CPYBK_INTR_SHIFT          22
#define BCHP_HIF_INTR2_PCI_MASK_SET_NAND_CPYBK_INTR_DEFAULT        0x00000001

/* HIF_INTR2 :: PCI_MASK_SET :: NAND_BLKERA_INTR [21:21] */
#define BCHP_HIF_INTR2_PCI_MASK_SET_NAND_BLKERA_INTR_MASK          0x00200000
#define BCHP_HIF_INTR2_PCI_MASK_SET_NAND_BLKERA_INTR_SHIFT         21
#define BCHP_HIF_INTR2_PCI_MASK_SET_NAND_BLKERA_INTR_DEFAULT       0x00000001

/* HIF_INTR2 :: PCI_MASK_SET :: NAND_NP_READ_INTR [20:20] */
#define BCHP_HIF_INTR2_PCI_MASK_SET_NAND_NP_READ_INTR_MASK         0x00100000
#define BCHP_HIF_INTR2_PCI_MASK_SET_NAND_NP_READ_INTR_SHIFT        20
#define BCHP_HIF_INTR2_PCI_MASK_SET_NAND_NP_READ_INTR_DEFAULT      0x00000001

/* HIF_INTR2 :: PCI_MASK_SET :: reserved1 [19:16] */
#define BCHP_HIF_INTR2_PCI_MASK_SET_reserved1_MASK                 0x000f0000
#define BCHP_HIF_INTR2_PCI_MASK_SET_reserved1_SHIFT                16

/* HIF_INTR2 :: PCI_MASK_SET :: ITCH0_RD_INTR [15:15] */
#define BCHP_HIF_INTR2_PCI_MASK_SET_ITCH0_RD_INTR_MASK             0x00008000
#define BCHP_HIF_INTR2_PCI_MASK_SET_ITCH0_RD_INTR_SHIFT            15
#define BCHP_HIF_INTR2_PCI_MASK_SET_ITCH0_RD_INTR_DEFAULT          0x00000001

/* HIF_INTR2 :: PCI_MASK_SET :: reserved2 [14:14] */
#define BCHP_HIF_INTR2_PCI_MASK_SET_reserved2_MASK                 0x00004000
#define BCHP_HIF_INTR2_PCI_MASK_SET_reserved2_SHIFT                14

/* HIF_INTR2 :: PCI_MASK_SET :: PCIE_0_RG_BRIDGE_INTR [13:13] */
#define BCHP_HIF_INTR2_PCI_MASK_SET_PCIE_0_RG_BRIDGE_INTR_MASK     0x00002000
#define BCHP_HIF_INTR2_PCI_MASK_SET_PCIE_0_RG_BRIDGE_INTR_SHIFT    13
#define BCHP_HIF_INTR2_PCI_MASK_SET_PCIE_0_RG_BRIDGE_INTR_DEFAULT  0x00000001

/* HIF_INTR2 :: PCI_MASK_SET :: PCIE_0_RGR_BRIDGE_INTR [12:12] */
#define BCHP_HIF_INTR2_PCI_MASK_SET_PCIE_0_RGR_BRIDGE_INTR_MASK    0x00001000
#define BCHP_HIF_INTR2_PCI_MASK_SET_PCIE_0_RGR_BRIDGE_INTR_SHIFT   12
#define BCHP_HIF_INTR2_PCI_MASK_SET_PCIE_0_RGR_BRIDGE_INTR_DEFAULT 0x00000001

/* HIF_INTR2 :: PCI_MASK_SET :: reserved3 [11:06] */
#define BCHP_HIF_INTR2_PCI_MASK_SET_reserved3_MASK                 0x00000fc0
#define BCHP_HIF_INTR2_PCI_MASK_SET_reserved3_SHIFT                6

/* HIF_INTR2 :: PCI_MASK_SET :: FLASH_DMA_ERR_INTR [05:05] */
#define BCHP_HIF_INTR2_PCI_MASK_SET_FLASH_DMA_ERR_INTR_MASK        0x00000020
#define BCHP_HIF_INTR2_PCI_MASK_SET_FLASH_DMA_ERR_INTR_SHIFT       5
#define BCHP_HIF_INTR2_PCI_MASK_SET_FLASH_DMA_ERR_INTR_DEFAULT     0x00000000

/* HIF_INTR2 :: PCI_MASK_SET :: FLASH_DMA_DONE_INTR [04:04] */
#define BCHP_HIF_INTR2_PCI_MASK_SET_FLASH_DMA_DONE_INTR_MASK       0x00000010
#define BCHP_HIF_INTR2_PCI_MASK_SET_FLASH_DMA_DONE_INTR_SHIFT      4
#define BCHP_HIF_INTR2_PCI_MASK_SET_FLASH_DMA_DONE_INTR_DEFAULT    0x00000000

/* HIF_INTR2 :: PCI_MASK_SET :: reserved4 [03:01] */
#define BCHP_HIF_INTR2_PCI_MASK_SET_reserved4_MASK                 0x0000000e
#define BCHP_HIF_INTR2_PCI_MASK_SET_reserved4_SHIFT                1

/* HIF_INTR2 :: PCI_MASK_SET :: HIF_RGR2_BRIDGE_INTR [00:00] */
#define BCHP_HIF_INTR2_PCI_MASK_SET_HIF_RGR2_BRIDGE_INTR_MASK      0x00000001
#define BCHP_HIF_INTR2_PCI_MASK_SET_HIF_RGR2_BRIDGE_INTR_SHIFT     0
#define BCHP_HIF_INTR2_PCI_MASK_SET_HIF_RGR2_BRIDGE_INTR_DEFAULT   0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* HIF_INTR2 :: PCI_MASK_CLEAR :: PCIE_0_LINKDOWN_INTR [31:31] */
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_PCIE_0_LINKDOWN_INTR_MASK    0x80000000
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_PCIE_0_LINKDOWN_INTR_SHIFT   31
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_PCIE_0_LINKDOWN_INTR_DEFAULT 0x00000000

/* HIF_INTR2 :: PCI_MASK_CLEAR :: PCIE_0_LINKUP_INTR [30:30] */
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_PCIE_0_LINKUP_INTR_MASK      0x40000000
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_PCIE_0_LINKUP_INTR_SHIFT     30
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_PCIE_0_LINKUP_INTR_DEFAULT   0x00000000

/* HIF_INTR2 :: PCI_MASK_CLEAR :: reserved0 [29:28] */
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_reserved0_MASK               0x30000000
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_reserved0_SHIFT              28

/* HIF_INTR2 :: PCI_MASK_CLEAR :: NAND_CORR_INTR [27:27] */
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_NAND_CORR_INTR_MASK          0x08000000
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_NAND_CORR_INTR_SHIFT         27
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_NAND_CORR_INTR_DEFAULT       0x00000001

/* HIF_INTR2 :: PCI_MASK_CLEAR :: NAND_UNC_INTR [26:26] */
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_NAND_UNC_INTR_MASK           0x04000000
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_NAND_UNC_INTR_SHIFT          26
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_NAND_UNC_INTR_DEFAULT        0x00000001

/* HIF_INTR2 :: PCI_MASK_CLEAR :: NAND_RBPIN_INTR [25:25] */
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_NAND_RBPIN_INTR_MASK         0x02000000
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_NAND_RBPIN_INTR_SHIFT        25
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_NAND_RBPIN_INTR_DEFAULT      0x00000001

/* HIF_INTR2 :: PCI_MASK_CLEAR :: NAND_CTLRDY_INTR [24:24] */
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_NAND_CTLRDY_INTR_MASK        0x01000000
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_NAND_CTLRDY_INTR_SHIFT       24
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_NAND_CTLRDY_INTR_DEFAULT     0x00000001

/* HIF_INTR2 :: PCI_MASK_CLEAR :: NAND_PGMPG_INTR [23:23] */
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_NAND_PGMPG_INTR_MASK         0x00800000
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_NAND_PGMPG_INTR_SHIFT        23
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_NAND_PGMPG_INTR_DEFAULT      0x00000001

/* HIF_INTR2 :: PCI_MASK_CLEAR :: NAND_CPYBK_INTR [22:22] */
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_NAND_CPYBK_INTR_MASK         0x00400000
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_NAND_CPYBK_INTR_SHIFT        22
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_NAND_CPYBK_INTR_DEFAULT      0x00000001

/* HIF_INTR2 :: PCI_MASK_CLEAR :: NAND_BLKERA_INTR [21:21] */
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_NAND_BLKERA_INTR_MASK        0x00200000
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_NAND_BLKERA_INTR_SHIFT       21
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_NAND_BLKERA_INTR_DEFAULT     0x00000001

/* HIF_INTR2 :: PCI_MASK_CLEAR :: NAND_NP_READ_INTR [20:20] */
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_NAND_NP_READ_INTR_MASK       0x00100000
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_NAND_NP_READ_INTR_SHIFT      20
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_NAND_NP_READ_INTR_DEFAULT    0x00000001

/* HIF_INTR2 :: PCI_MASK_CLEAR :: reserved1 [19:16] */
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_reserved1_MASK               0x000f0000
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_reserved1_SHIFT              16

/* HIF_INTR2 :: PCI_MASK_CLEAR :: ITCH0_RD_INTR [15:15] */
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_ITCH0_RD_INTR_MASK           0x00008000
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_ITCH0_RD_INTR_SHIFT          15
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_ITCH0_RD_INTR_DEFAULT        0x00000001

/* HIF_INTR2 :: PCI_MASK_CLEAR :: reserved2 [14:14] */
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_reserved2_MASK               0x00004000
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_reserved2_SHIFT              14

/* HIF_INTR2 :: PCI_MASK_CLEAR :: PCIE_0_RG_BRIDGE_INTR [13:13] */
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_PCIE_0_RG_BRIDGE_INTR_MASK   0x00002000
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_PCIE_0_RG_BRIDGE_INTR_SHIFT  13
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_PCIE_0_RG_BRIDGE_INTR_DEFAULT 0x00000001

/* HIF_INTR2 :: PCI_MASK_CLEAR :: PCIE_0_RGR_BRIDGE_INTR [12:12] */
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_PCIE_0_RGR_BRIDGE_INTR_MASK  0x00001000
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_PCIE_0_RGR_BRIDGE_INTR_SHIFT 12
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_PCIE_0_RGR_BRIDGE_INTR_DEFAULT 0x00000001

/* HIF_INTR2 :: PCI_MASK_CLEAR :: reserved3 [11:06] */
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_reserved3_MASK               0x00000fc0
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_reserved3_SHIFT              6

/* HIF_INTR2 :: PCI_MASK_CLEAR :: FLASH_DMA_ERR_INTR [05:05] */
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_FLASH_DMA_ERR_INTR_MASK      0x00000020
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_FLASH_DMA_ERR_INTR_SHIFT     5
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_FLASH_DMA_ERR_INTR_DEFAULT   0x00000000

/* HIF_INTR2 :: PCI_MASK_CLEAR :: FLASH_DMA_DONE_INTR [04:04] */
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_FLASH_DMA_DONE_INTR_MASK     0x00000010
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_FLASH_DMA_DONE_INTR_SHIFT    4
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_FLASH_DMA_DONE_INTR_DEFAULT  0x00000000

/* HIF_INTR2 :: PCI_MASK_CLEAR :: reserved4 [03:01] */
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_reserved4_MASK               0x0000000e
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_reserved4_SHIFT              1

/* HIF_INTR2 :: PCI_MASK_CLEAR :: HIF_RGR2_BRIDGE_INTR [00:00] */
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_HIF_RGR2_BRIDGE_INTR_MASK    0x00000001
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_HIF_RGR2_BRIDGE_INTR_SHIFT   0
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_HIF_RGR2_BRIDGE_INTR_DEFAULT 0x00000001

#endif /* #ifndef BCHP_HIF_INTR2_H__ */

/* End of File */
