0.6
2016.4
Jan 23 2017
19:37:30
J:/ECEN 220 Labs/Lab11_UARTTransmitter/Lab11_UARTTransmitter.sim/sim_1/behav/glbl.v,1485222234,verilog,,,,glbl,,,,,,,,
J:/ECEN 220 Labs/Lab11_UARTTransmitter/Lab11_UARTTransmitter.srcs/sim_1/imports/Lab11_UARTTransmitter/tb_tx.sv,1554233201,systemVerilog,,,,tb_uart,,,,,,,,
J:/ECEN 220 Labs/Lab11_UARTTransmitter/Lab11_UARTTransmitter.srcs/sources_1/new/tx.sv,1554233664,systemVerilog,,,,tx,,,,,,,,
