#! /usr/local/Cellar/icarus-verilog/10.2_1/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f7fb27010b0 .scope module, "alu_add" "alu_add" 2 3;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "rs2"
    .port_info 2 /OUTPUT 32 "rd"
v0x7f7fb2705b60_0 .net "rd", 31 0, L_0x7f7fb2608740;  1 drivers
o0x105831038 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f7fb2606500_0 .net "rs1", 31 0, o0x105831038;  0 drivers
o0x105831068 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f7fb26065c0_0 .net "rs2", 31 0, o0x105831068;  0 drivers
L_0x7f7fb2608740 .arith/sum 32, o0x105831038, o0x105831068;
S_0x7f7fb27004f0 .scope module, "alu_and" "alu_and" 2 90;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "rs2"
    .port_info 2 /OUTPUT 32 "rd"
o0x105831158 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
o0x105831188 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x7f7fb2608860 .functor AND 32, o0x105831158, o0x105831188, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0x7f7fb26066a0_0 .net "rd", 31 0, L_0x7f7fb2608860;  1 drivers
v0x7f7fb2606760_0 .net "rs1", 31 0, o0x105831158;  0 drivers
v0x7f7fb2606810_0 .net "rs2", 31 0, o0x105831188;  0 drivers
S_0x7f7fb2701580 .scope module, "alu_or" "alu_or" 2 81;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "rs2"
    .port_info 2 /OUTPUT 32 "rd"
o0x105831278 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
o0x1058312a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x7f7fb2608930 .functor OR 32, o0x105831278, o0x1058312a8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f7fb2606920_0 .net "rd", 31 0, L_0x7f7fb2608930;  1 drivers
v0x7f7fb26069e0_0 .net "rs1", 31 0, o0x105831278;  0 drivers
v0x7f7fb2606a90_0 .net "rs2", 31 0, o0x1058312a8;  0 drivers
S_0x7f7fb2705bf0 .scope module, "alu_sll" "alu_sll" 2 21;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "rs2"
    .port_info 2 /OUTPUT 32 "rd"
v0x7f7fb2606ba0_0 .net "amount", 4 0, L_0x7f7fb2608a20;  1 drivers
v0x7f7fb2606c60_0 .net "rd", 31 0, L_0x7f7fb2608b00;  1 drivers
o0x1058313c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f7fb2606d10_0 .net "rs1", 31 0, o0x1058313c8;  0 drivers
o0x1058313f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f7fb2606dd0_0 .net "rs2", 31 0, o0x1058313f8;  0 drivers
L_0x7f7fb2608a20 .part o0x1058313f8, 0, 5;
L_0x7f7fb2608b00 .shift/l 32, o0x1058313c8, L_0x7f7fb2608a20;
S_0x7f7fb2705d50 .scope module, "alu_slt" "alu_slt" 2 32;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "rs2"
    .port_info 2 /OUTPUT 32 "rd"
L_0x105862008 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f7fb2606ed0_0 .net/2u *"_s0", 30 0, L_0x105862008;  1 drivers
v0x7f7fb2606f90_0 .net *"_s2", 0 0, L_0x7f7fb2405830;  1 drivers
v0x7f7fb2607030_0 .net "rd", 31 0, L_0x7f7fb2405940;  1 drivers
o0x105831548 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f7fb26070f0_0 .net "rs1", 31 0, o0x105831548;  0 drivers
o0x105831578 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f7fb26071a0_0 .net "rs2", 31 0, o0x105831578;  0 drivers
L_0x7f7fb2405830 .cmp/gt.s 32, o0x105831578, o0x105831548;
L_0x7f7fb2405940 .concat [ 1 31 0 0], L_0x7f7fb2405830, L_0x105862008;
S_0x7f7fb2705eb0 .scope module, "alu_sltu" "alu_sltu" 2 41;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "rs2"
    .port_info 2 /OUTPUT 32 "rd"
L_0x105862050 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f7fb26072c0_0 .net/2u *"_s0", 30 0, L_0x105862050;  1 drivers
v0x7f7fb2607380_0 .net *"_s2", 0 0, L_0x7f7fb2405aa0;  1 drivers
v0x7f7fb2607420_0 .net "rd", 31 0, L_0x7f7fb2405ba0;  1 drivers
o0x1058316c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f7fb26074e0_0 .net "rs1", 31 0, o0x1058316c8;  0 drivers
o0x1058316f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f7fb2607590_0 .net "rs2", 31 0, o0x1058316f8;  0 drivers
L_0x7f7fb2405aa0 .cmp/gt 32, o0x1058316f8, o0x1058316c8;
L_0x7f7fb2405ba0 .concat [ 1 31 0 0], L_0x7f7fb2405aa0, L_0x105862050;
S_0x7f7fb2706010 .scope module, "alu_sra" "alu_sra" 2 70;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "rs2"
    .port_info 2 /OUTPUT 32 "rd"
v0x7f7fb26076b0_0 .net "amount", 4 0, L_0x7f7fb2405d00;  1 drivers
v0x7f7fb2607770_0 .net "rd", 31 0, L_0x7f7fb2405da0;  1 drivers
o0x105831818 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f7fb2607820_0 .net "rs1", 31 0, o0x105831818;  0 drivers
o0x105831848 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f7fb26078e0_0 .net "rs2", 31 0, o0x105831848;  0 drivers
L_0x7f7fb2405d00 .part o0x105831848, 0, 5;
L_0x7f7fb2405da0 .shift/rs 32, o0x105831818, L_0x7f7fb2405d00;
S_0x7f7fb27061c0 .scope module, "alu_srl" "alu_srl" 2 59;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "rs2"
    .port_info 2 /OUTPUT 32 "rd"
v0x7f7fb26079e0_0 .net "amount", 4 0, L_0x7f7fb2405ec0;  1 drivers
v0x7f7fb2607aa0_0 .net "rd", 31 0, L_0x7f7fb2405f90;  1 drivers
o0x105831968 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f7fb2607b50_0 .net "rs1", 31 0, o0x105831968;  0 drivers
o0x105831998 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f7fb2607c10_0 .net "rs2", 31 0, o0x105831998;  0 drivers
L_0x7f7fb2405ec0 .part o0x105831998, 0, 5;
L_0x7f7fb2405f90 .shift/r 32, o0x105831968, L_0x7f7fb2405ec0;
S_0x7f7fb2706370 .scope module, "alu_sub_tb" "alu_sub_tb" 3 6;
 .timescale -8 -10;
v0x7f7fb2608210_0 .var "clk", 0 0;
v0x7f7fb26082c0_0 .net "rd", 31 0, L_0x7f7fb24060b0;  1 drivers
v0x7f7fb2608360_0 .var "rs1", 31 0;
v0x7f7fb2608430_0 .var "rs2", 31 0;
E_0x7f7fb2607d10 .event negedge, v0x7f7fb2608210_0;
S_0x7f7fb2607d60 .scope module, "specimen" "alu_sub" 3 11, 2 12 0, S_0x7f7fb2706370;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "rs2"
    .port_info 2 /OUTPUT 32 "rd"
v0x7f7fb2607f90_0 .net "rd", 31 0, L_0x7f7fb24060b0;  alias, 1 drivers
v0x7f7fb2608050_0 .net "rs1", 31 0, v0x7f7fb2608360_0;  1 drivers
v0x7f7fb2608100_0 .net "rs2", 31 0, v0x7f7fb2608430_0;  1 drivers
L_0x7f7fb24060b0 .arith/sub 32, v0x7f7fb2608360_0, v0x7f7fb2608430_0;
S_0x7f7fb2706550 .scope module, "alu_xor" "alu_xor" 2 50;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "rs2"
    .port_info 2 /OUTPUT 32 "rd"
o0x105831bd8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
o0x105831c08 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x7f7fb2406270 .functor XOR 32, o0x105831bd8, o0x105831c08, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f7fb26084e0_0 .net "rd", 31 0, L_0x7f7fb2406270;  1 drivers
v0x7f7fb2608580_0 .net "rs1", 31 0, o0x105831bd8;  0 drivers
v0x7f7fb2608630_0 .net "rs2", 31 0, o0x105831c08;  0 drivers
    .scope S_0x7f7fb2706370;
T_0 ;
    %vpi_call 3 13 "$display", "--- alu_sub simulation..." {0 0 0};
    %vpi_call 3 14 "$dumpfile", "./testbench/alu_sub.dump" {0 0 0};
    %vpi_call 3 15 "$dumpvars" {0 0 0};
    %vpi_call 3 16 "$display", "--- clk = %-d", 32'sb00000000000000000000000000010100 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f7fb2608360_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f7fb2608430_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7fb2608210_0, 0, 1;
    %delay 100, 0;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7f7fb2608360_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7f7fb2608430_0, 0;
    %delay 2000, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7f7fb2608360_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7f7fb2608430_0, 0;
    %delay 2000, 0;
    %pushi/vec4 10, 0, 32;
    %assign/vec4 v0x7f7fb2608360_0, 0;
    %pushi/vec4 4294967286, 0, 32;
    %assign/vec4 v0x7f7fb2608430_0, 0;
    %delay 2000, 0;
    %pushi/vec4 4294967286, 0, 32;
    %assign/vec4 v0x7f7fb2608360_0, 0;
    %pushi/vec4 10, 0, 32;
    %assign/vec4 v0x7f7fb2608430_0, 0;
    %delay 2000, 0;
    %pushi/vec4 21, 0, 32;
    %assign/vec4 v0x7f7fb2608360_0, 0;
    %pushi/vec4 10, 0, 32;
    %assign/vec4 v0x7f7fb2608430_0, 0;
    %delay 2000, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7f7fb2608360_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7f7fb2608430_0, 0;
    %delay 2000, 0;
    %vpi_call 3 25 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x7f7fb2706370;
T_1 ;
    %delay 1000, 0;
    %load/vec4 v0x7f7fb2608210_0;
    %inv;
    %store/vec4 v0x7f7fb2608210_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f7fb2706370;
T_2 ;
    %wait E_0x7f7fb2607d10;
    %vpi_call 3 31 "$display", "time= %d: rs1=%d | rs2=%d | rd=%d", $time, v0x7f7fb2608360_0, v0x7f7fb2608430_0, v0x7f7fb26082c0_0 {0 0 0};
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./alu_function.v";
    "./testbench/alu_sub_tb.v";
