-makelib ies_lib/xil_defaultlib -sv \
  "C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
  "C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" \
  "C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \
-endlib
-makelib ies_lib/xpm \
  "C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_VCOMP.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../../T.srcs/sources_1/bd/T/ip/T_processing_system7_0_0/T_processing_system7_0_0_sim_netlist.vhdl" \
-endlib
-makelib ies_lib/axi_lite_ipif_v3_0_4 \
  "../../../../T.srcs/sources_1/bd/T/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/lib_cdc_v1_0_2 \
  "../../../../T.srcs/sources_1/bd/T/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd" \
-endlib
-makelib ies_lib/interrupt_control_v3_1_4 \
  "../../../../T.srcs/sources_1/bd/T/ipshared/8e66/hdl/interrupt_control_v3_1_vh_rfs.vhd" \
-endlib
-makelib ies_lib/axi_gpio_v2_0_17 \
  "../../../../T.srcs/sources_1/bd/T/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../../T.srcs/sources_1/bd/T/ip/T_axi_gpio_0_0/sim/T_axi_gpio_0_0.vhd" \
-endlib
-makelib ies_lib/v_tc_v6_1_12 \
  "../../../../T.srcs/sources_1/bd/T/ipshared/6694/hdl/v_tc_v6_1_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../../T.srcs/sources_1/bd/T/ip/T_v_tc_0_0/sim/T_v_tc_0_0.vhd" \
  "../../../../T.srcs/sources_1/bd/T/ip/T_v_axi4s_vid_out_0_0/T_v_axi4s_vid_out_0_0_sim_netlist.vhdl" \
-endlib
-makelib ies_lib/proc_sys_reset_v5_0_12 \
  "../../../../T.srcs/sources_1/bd/T/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../../T.srcs/sources_1/bd/T/ip/T_rst_ps7_0_100M_0/sim/T_rst_ps7_0_100M_0.vhd" \
  "../../../../T.srcs/sources_1/bd/T/ip/T_util_vector_logic_0_0/T_util_vector_logic_0_0_sim_netlist.vhdl" \
  "../../../../T.srcs/sources_1/bd/T/ip/T_xlslice_0_0/T_xlslice_0_0_sim_netlist.vhdl" \
  "../../../../T.srcs/sources_1/bd/T/ip/T_xlslice_0_1/T_xlslice_0_1_sim_netlist.vhdl" \
  "../../../../T.srcs/sources_1/bd/T/ip/T_xlslice_0_2/T_xlslice_0_2_sim_netlist.vhdl" \
  "../../../../T.srcs/sources_1/bd/T/ip/T_xlslice_0_3/T_xlslice_0_3_sim_netlist.vhdl" \
  "../../../../T.srcs/sources_1/bd/T/ip/T_xlslice_4_0/T_xlslice_4_0_sim_netlist.vhdl" \
  "../../../../T.srcs/sources_1/bd/T/ip/T_xlslice_4_1/T_xlslice_4_1_sim_netlist.vhdl" \
  "../../../../T.srcs/sources_1/bd/T/ip/T_xlslice_4_2/T_xlslice_4_2_sim_netlist.vhdl" \
  "../../../../T.srcs/sources_1/bd/T/ip/T_xbar_0/T_xbar_0_sim_netlist.vhdl" \
  "../../../../T.srcs/sources_1/bd/T/ip/T_v_tpg_0_0/T_v_tpg_0_0_sim_netlist.vhdl" \
  "../../../../T.srcs/sources_1/bd/T/ip/T_auto_pc_0/T_auto_pc_0_sim_netlist.vhdl" \
  "../../../../T.srcs/sources_1/bd/T/sim/T.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  glbl.v
-endlib

