Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:24:04 MST 2014
| Date              : Fri Nov 17 19:45:12 2023
| Host              : DESKTOP-1LQGH74 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file tft_char_timing_summary_routed.rpt -rpx tft_char_timing_summary_routed.rpx
| Design            : tft_char
| Device            : 7z020-clg484
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.874        0.000                      0                   34        0.154        0.000                      0                   34        6.751        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk               {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0  {0.000 15.020}       30.041          33.288          
  clkfbout_clk_wiz_0  {0.000 16.000}       32.000          31.250          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                 6.751        0.000                       0                     1  
  clk_out1_clk_wiz_0       13.874        0.000                      0                   34        0.154        0.000                      0                   34       14.520        0.000                       0                    25  
  clkfbout_clk_wiz_0                                                                                                                                                   20.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform:           { 0 4 }
Period:             8.000
Sources:            { sys_clk }

Check Type  Corner  Lib Pin           Reference Pin  Required  Actual  Slack   Location        Pin                                  
Min Period  n/a     PLLE2_ADV/CLKIN1  n/a            1.249     8.000   6.751   PLLE2_ADV_X1Y1  uclk_wiz/inst/plle2_adv_inst/CLKIN1  
Max Period  n/a     PLLE2_ADV/CLKIN1  n/a            52.633    8.000   44.633  PLLE2_ADV_X1Y1  uclk_wiz/inst/plle2_adv_inst/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.874ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.874ns  (required time - arrival time)
  Source:                 tft_ctrl_inst/cnt_h_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Destination:            tft_disp_inst/pix_data_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.041ns  (clk_out1_clk_wiz_0 rise@30.041ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.026ns  (logic 2.067ns (12.898%)  route 13.959ns (87.102%))
  Logic Levels:           10  (LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns = ( 27.999 - 30.041 ) 
    Source Clock Delay      (SCD):    -2.318ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  sys_clk
                         net (fo=0)                   0.000     0.000    uclk_wiz/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.753    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.176 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.293    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.192 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          1.874    -2.318    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X107Y15                                                     r  tft_ctrl_inst/cnt_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y15        FDCE (Prop_fdce_C_Q)         0.419    -1.899 f  tft_ctrl_inst/cnt_h_reg[7]/Q
                         net (fo=15, routed)          1.223    -0.676    tft_ctrl_inst/n_0_cnt_h_reg[7]
    SLICE_X110Y14        LUT4 (Prop_lut4_I1_O)        0.299    -0.377 r  tft_ctrl_inst/pix_data[23]_i_130/O
                         net (fo=1, routed)           0.807     0.430    tft_ctrl_inst/n_0_pix_data[23]_i_130
    SLICE_X109Y14        LUT6 (Prop_lut6_I0_O)        0.124     0.554 r  tft_ctrl_inst/pix_data[23]_i_41/O
                         net (fo=49, routed)          1.234     1.788    tft_ctrl_inst/O2
    SLICE_X106Y19        LUT6 (Prop_lut6_I0_O)        0.124     1.912 r  tft_ctrl_inst/pix_data[23]_i_457/O
                         net (fo=114, routed)         4.667     6.579    tft_disp_inst/I61
    SLICE_X87Y13         LUT5 (Prop_lut5_I0_O)        0.124     6.703 r  tft_disp_inst/pix_data[23]_i_476/O
                         net (fo=18, routed)          2.084     8.787    tft_disp_inst/O78
    SLICE_X95Y12         LUT4 (Prop_lut4_I3_O)        0.154     8.941 r  tft_disp_inst/pix_data[23]_i_856/O
                         net (fo=1, routed)           1.070    10.011    tft_ctrl_inst/I176
    SLICE_X89Y15         LUT6 (Prop_lut6_I1_O)        0.327    10.338 r  tft_ctrl_inst/pix_data[23]_i_376/O
                         net (fo=1, routed)           0.514    10.852    tft_ctrl_inst/n_0_pix_data[23]_i_376
    SLICE_X91Y15         LUT6 (Prop_lut6_I4_O)        0.124    10.976 r  tft_ctrl_inst/pix_data[23]_i_126/O
                         net (fo=1, routed)           1.116    12.092    tft_ctrl_inst/n_0_pix_data[23]_i_126
    SLICE_X91Y12         LUT6 (Prop_lut6_I1_O)        0.124    12.216 r  tft_ctrl_inst/pix_data[23]_i_40/O
                         net (fo=1, routed)           0.719    12.935    tft_ctrl_inst/n_0_pix_data[23]_i_40
    SLICE_X96Y12         LUT6 (Prop_lut6_I5_O)        0.124    13.059 f  tft_ctrl_inst/pix_data[23]_i_7/O
                         net (fo=1, routed)           0.525    13.584    tft_ctrl_inst/n_0_pix_data[23]_i_7
    SLICE_X104Y13        LUT6 (Prop_lut6_I5_O)        0.124    13.708 r  tft_ctrl_inst/pix_data[23]_i_1/O
                         net (fo=1, routed)           0.000    13.708    tft_disp_inst/I1
    SLICE_X104Y13        FDCE                                         r  tft_disp_inst/pix_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.041    30.041 r  
    L18                                               0.000    30.041 r  sys_clk
                         net (fo=0)                   0.000    30.041    uclk_wiz/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.376    31.417 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.598    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    24.566 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    26.287    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.378 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          1.621    27.999    tft_disp_inst/tft_clk_OBUF
    SLICE_X104Y13                                                     r  tft_disp_inst/pix_data_reg[23]/C
                         clock pessimism             -0.414    27.585    
                         clock uncertainty           -0.080    27.504    
    SLICE_X104Y13        FDCE (Setup_fdce_C_D)        0.077    27.581    tft_disp_inst/pix_data_reg[23]
  -------------------------------------------------------------------
                         required time                         27.581    
                         arrival time                         -13.708    
  -------------------------------------------------------------------
                         slack                                 13.874    

Slack (MET) :             26.146ns  (required time - arrival time)
  Source:                 tft_ctrl_inst/cnt_h_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Destination:            tft_ctrl_inst/cnt_h_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.041ns  (clk_out1_clk_wiz_0 rise@30.041ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.498ns  (logic 0.916ns (26.189%)  route 2.582ns (73.811%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.971ns = ( 28.070 - 30.041 ) 
    Source Clock Delay      (SCD):    -2.318ns
    Clock Pessimism Removal (CPR):    -0.373ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  sys_clk
                         net (fo=0)                   0.000     0.000    uclk_wiz/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.753    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.176 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.293    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.192 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          1.874    -2.318    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X108Y15                                                     r  tft_ctrl_inst/cnt_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y15        FDCE (Prop_fdce_C_Q)         0.518    -1.800 r  tft_ctrl_inst/cnt_h_reg[8]/Q
                         net (fo=10, routed)          0.926    -0.874    tft_ctrl_inst/n_0_cnt_h_reg[8]
    SLICE_X109Y16        LUT6 (Prop_lut6_I5_O)        0.124    -0.750 f  tft_ctrl_inst/tft_hs_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.167    -0.584    tft_ctrl_inst/n_0_tft_hs_OBUF_inst_i_2
    SLICE_X109Y16        LUT6 (Prop_lut6_I0_O)        0.124    -0.460 f  tft_ctrl_inst/cnt_v[10]_i_1/O
                         net (fo=15, routed)          0.690     0.231    tft_ctrl_inst/n_0_cnt_v[10]_i_1
    SLICE_X108Y17        LUT2 (Prop_lut2_I1_O)        0.150     0.381 r  tft_ctrl_inst/cnt_h[0]_i_1/O
                         net (fo=1, routed)           0.799     1.179    tft_ctrl_inst/cnt_h[0]
    SLICE_X107Y17        FDCE                                         r  tft_ctrl_inst/cnt_h_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.041    30.041 r  
    L18                                               0.000    30.041 r  sys_clk
                         net (fo=0)                   0.000    30.041    uclk_wiz/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.376    31.417 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.598    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    24.566 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    26.287    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.378 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          1.692    28.070    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X107Y17                                                     r  tft_ctrl_inst/cnt_h_reg[0]/C
                         clock pessimism             -0.373    27.697    
                         clock uncertainty           -0.080    27.616    
    SLICE_X107Y17        FDCE (Setup_fdce_C_D)       -0.291    27.325    tft_ctrl_inst/cnt_h_reg[0]
  -------------------------------------------------------------------
                         required time                         27.325    
                         arrival time                          -1.179    
  -------------------------------------------------------------------
                         slack                                 26.146    

Slack (MET) :             26.331ns  (required time - arrival time)
  Source:                 tft_ctrl_inst/cnt_v_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Destination:            tft_ctrl_inst/cnt_v_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.041ns  (clk_out1_clk_wiz_0 rise@30.041ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 0.871ns (25.838%)  route 2.500ns (74.162%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.973ns = ( 28.068 - 30.041 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    -0.371ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  sys_clk
                         net (fo=0)                   0.000     0.000    uclk_wiz/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.753    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.176 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.293    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.192 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          1.870    -2.322    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X109Y18                                                     r  tft_ctrl_inst/cnt_v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y18        FDCE (Prop_fdce_C_Q)         0.419    -1.903 r  tft_ctrl_inst/cnt_v_reg[3]/Q
                         net (fo=24, routed)          0.923    -0.980    tft_ctrl_inst/cnt_v_reg[3]
    SLICE_X109Y17        LUT6 (Prop_lut6_I3_O)        0.299    -0.681 r  tft_ctrl_inst/cnt_v[10]_i_4/O
                         net (fo=5, routed)           1.053     0.372    tft_ctrl_inst/n_0_cnt_v[10]_i_4
    SLICE_X108Y18        LUT4 (Prop_lut4_I3_O)        0.153     0.525 r  tft_ctrl_inst/cnt_v[8]_i_1/O
                         net (fo=1, routed)           0.524     1.049    tft_ctrl_inst/p_0_in[8]
    SLICE_X108Y18        FDCE                                         r  tft_ctrl_inst/cnt_v_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.041    30.041 r  
    L18                                               0.000    30.041 r  sys_clk
                         net (fo=0)                   0.000    30.041    uclk_wiz/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.376    31.417 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.598    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    24.566 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    26.287    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.378 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          1.690    28.068    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X108Y18                                                     r  tft_ctrl_inst/cnt_v_reg[8]/C
                         clock pessimism             -0.371    27.697    
                         clock uncertainty           -0.080    27.616    
    SLICE_X108Y18        FDCE (Setup_fdce_C_D)       -0.237    27.379    tft_ctrl_inst/cnt_v_reg[8]
  -------------------------------------------------------------------
                         required time                         27.379    
                         arrival time                          -1.049    
  -------------------------------------------------------------------
                         slack                                 26.331    

Slack (MET) :             26.437ns  (required time - arrival time)
  Source:                 tft_ctrl_inst/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Destination:            tft_ctrl_inst/cnt_h_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.041ns  (clk_out1_clk_wiz_0 rise@30.041ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.579ns  (logic 1.091ns (30.486%)  route 2.488ns (69.514%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.969ns = ( 28.072 - 30.041 ) 
    Source Clock Delay      (SCD):    -2.320ns
    Clock Pessimism Removal (CPR):    -0.373ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  sys_clk
                         net (fo=0)                   0.000     0.000    uclk_wiz/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.753    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.176 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.293    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.192 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          1.872    -2.320    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X107Y17                                                     r  tft_ctrl_inst/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y17        FDCE (Prop_fdce_C_Q)         0.456    -1.864 r  tft_ctrl_inst/cnt_h_reg[0]/Q
                         net (fo=15, routed)          1.180    -0.684    tft_ctrl_inst/n_0_cnt_h_reg[0]
    SLICE_X107Y15        LUT4 (Prop_lut4_I3_O)        0.124    -0.560 r  tft_ctrl_inst/cnt_h[8]_i_2/O
                         net (fo=6, routed)           0.852     0.292    tft_ctrl_inst/n_0_cnt_h[8]_i_2
    SLICE_X108Y15        LUT5 (Prop_lut5_I2_O)        0.156     0.448 r  tft_ctrl_inst/cnt_h[10]_i_2/O
                         net (fo=1, routed)           0.455     0.903    tft_ctrl_inst/n_0_cnt_h[10]_i_2
    SLICE_X108Y15        LUT5 (Prop_lut5_I0_O)        0.355     1.258 r  tft_ctrl_inst/cnt_h[10]_i_1/O
                         net (fo=1, routed)           0.000     1.258    tft_ctrl_inst/cnt_h[10]
    SLICE_X108Y15        FDCE                                         r  tft_ctrl_inst/cnt_h_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.041    30.041 r  
    L18                                               0.000    30.041 r  sys_clk
                         net (fo=0)                   0.000    30.041    uclk_wiz/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.376    31.417 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.598    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    24.566 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    26.287    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.378 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          1.694    28.072    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X108Y15                                                     r  tft_ctrl_inst/cnt_h_reg[10]/C
                         clock pessimism             -0.373    27.699    
                         clock uncertainty           -0.080    27.618    
    SLICE_X108Y15        FDCE (Setup_fdce_C_D)        0.077    27.695    tft_ctrl_inst/cnt_h_reg[10]
  -------------------------------------------------------------------
                         required time                         27.695    
                         arrival time                          -1.258    
  -------------------------------------------------------------------
                         slack                                 26.437    

Slack (MET) :             26.517ns  (required time - arrival time)
  Source:                 tft_ctrl_inst/cnt_h_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Destination:            tft_ctrl_inst/cnt_v_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.041ns  (clk_out1_clk_wiz_0 rise@30.041ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.493ns  (logic 1.042ns (29.832%)  route 2.451ns (70.168%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.971ns = ( 28.070 - 30.041 ) 
    Source Clock Delay      (SCD):    -2.318ns
    Clock Pessimism Removal (CPR):    -0.373ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  sys_clk
                         net (fo=0)                   0.000     0.000    uclk_wiz/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.753    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.176 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.293    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.192 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          1.874    -2.318    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X108Y15                                                     r  tft_ctrl_inst/cnt_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y15        FDCE (Prop_fdce_C_Q)         0.518    -1.800 r  tft_ctrl_inst/cnt_h_reg[8]/Q
                         net (fo=10, routed)          0.926    -0.874    tft_ctrl_inst/n_0_cnt_h_reg[8]
    SLICE_X109Y16        LUT6 (Prop_lut6_I5_O)        0.124    -0.750 f  tft_ctrl_inst/tft_hs_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.167    -0.584    tft_ctrl_inst/n_0_tft_hs_OBUF_inst_i_2
    SLICE_X109Y16        LUT6 (Prop_lut6_I0_O)        0.124    -0.460 f  tft_ctrl_inst/cnt_v[10]_i_1/O
                         net (fo=15, routed)          0.690     0.231    tft_ctrl_inst/n_0_cnt_v[10]_i_1
    SLICE_X108Y17        LUT4 (Prop_lut4_I3_O)        0.124     0.355 r  tft_ctrl_inst/cnt_v[9]_i_2/O
                         net (fo=4, routed)           0.668     1.023    tft_ctrl_inst/n_0_cnt_v[9]_i_2
    SLICE_X109Y17        LUT3 (Prop_lut3_I0_O)        0.152     1.175 r  tft_ctrl_inst/cnt_v[1]_i_1/O
                         net (fo=1, routed)           0.000     1.175    tft_ctrl_inst/p_0_in[1]
    SLICE_X109Y17        FDCE                                         r  tft_ctrl_inst/cnt_v_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.041    30.041 r  
    L18                                               0.000    30.041 r  sys_clk
                         net (fo=0)                   0.000    30.041    uclk_wiz/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.376    31.417 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.598    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    24.566 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    26.287    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.378 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          1.692    28.070    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X109Y17                                                     r  tft_ctrl_inst/cnt_v_reg[1]/C
                         clock pessimism             -0.373    27.697    
                         clock uncertainty           -0.080    27.616    
    SLICE_X109Y17        FDCE (Setup_fdce_C_D)        0.075    27.691    tft_ctrl_inst/cnt_v_reg[1]
  -------------------------------------------------------------------
                         required time                         27.691    
                         arrival time                          -1.175    
  -------------------------------------------------------------------
                         slack                                 26.517    

Slack (MET) :             26.559ns  (required time - arrival time)
  Source:                 tft_ctrl_inst/cnt_h_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Destination:            tft_ctrl_inst/cnt_v_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.041ns  (clk_out1_clk_wiz_0 rise@30.041ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.405ns  (logic 1.014ns (29.784%)  route 2.391ns (70.216%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.973ns = ( 28.068 - 30.041 ) 
    Source Clock Delay      (SCD):    -2.318ns
    Clock Pessimism Removal (CPR):    -0.373ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  sys_clk
                         net (fo=0)                   0.000     0.000    uclk_wiz/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.753    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.176 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.293    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.192 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          1.874    -2.318    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X108Y15                                                     r  tft_ctrl_inst/cnt_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y15        FDCE (Prop_fdce_C_Q)         0.518    -1.800 r  tft_ctrl_inst/cnt_h_reg[8]/Q
                         net (fo=10, routed)          0.926    -0.874    tft_ctrl_inst/n_0_cnt_h_reg[8]
    SLICE_X109Y16        LUT6 (Prop_lut6_I5_O)        0.124    -0.750 f  tft_ctrl_inst/tft_hs_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.167    -0.584    tft_ctrl_inst/n_0_tft_hs_OBUF_inst_i_2
    SLICE_X109Y16        LUT6 (Prop_lut6_I0_O)        0.124    -0.460 f  tft_ctrl_inst/cnt_v[10]_i_1/O
                         net (fo=15, routed)          0.690     0.231    tft_ctrl_inst/n_0_cnt_v[10]_i_1
    SLICE_X108Y17        LUT4 (Prop_lut4_I3_O)        0.124     0.355 r  tft_ctrl_inst/cnt_v[9]_i_2/O
                         net (fo=4, routed)           0.608     0.962    tft_ctrl_inst/n_0_cnt_v[9]_i_2
    SLICE_X109Y18        LUT6 (Prop_lut6_I0_O)        0.124     1.086 r  tft_ctrl_inst/cnt_v[9]_i_1/O
                         net (fo=1, routed)           0.000     1.086    tft_ctrl_inst/p_0_in[9]
    SLICE_X109Y18        FDCE                                         r  tft_ctrl_inst/cnt_v_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.041    30.041 r  
    L18                                               0.000    30.041 r  sys_clk
                         net (fo=0)                   0.000    30.041    uclk_wiz/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.376    31.417 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.598    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    24.566 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    26.287    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.378 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          1.690    28.068    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X109Y18                                                     r  tft_ctrl_inst/cnt_v_reg[9]/C
                         clock pessimism             -0.373    27.695    
                         clock uncertainty           -0.080    27.614    
    SLICE_X109Y18        FDCE (Setup_fdce_C_D)        0.031    27.645    tft_ctrl_inst/cnt_v_reg[9]
  -------------------------------------------------------------------
                         required time                         27.645    
                         arrival time                          -1.086    
  -------------------------------------------------------------------
                         slack                                 26.559    

Slack (MET) :             26.570ns  (required time - arrival time)
  Source:                 tft_ctrl_inst/cnt_h_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Destination:            tft_ctrl_inst/cnt_v_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.041ns  (clk_out1_clk_wiz_0 rise@30.041ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 1.014ns (29.896%)  route 2.378ns (70.104%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.973ns = ( 28.068 - 30.041 ) 
    Source Clock Delay      (SCD):    -2.318ns
    Clock Pessimism Removal (CPR):    -0.373ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  sys_clk
                         net (fo=0)                   0.000     0.000    uclk_wiz/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.753    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.176 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.293    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.192 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          1.874    -2.318    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X108Y15                                                     r  tft_ctrl_inst/cnt_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y15        FDCE (Prop_fdce_C_Q)         0.518    -1.800 r  tft_ctrl_inst/cnt_h_reg[8]/Q
                         net (fo=10, routed)          0.926    -0.874    tft_ctrl_inst/n_0_cnt_h_reg[8]
    SLICE_X109Y16        LUT6 (Prop_lut6_I5_O)        0.124    -0.750 f  tft_ctrl_inst/tft_hs_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.167    -0.584    tft_ctrl_inst/n_0_tft_hs_OBUF_inst_i_2
    SLICE_X109Y16        LUT6 (Prop_lut6_I0_O)        0.124    -0.460 f  tft_ctrl_inst/cnt_v[10]_i_1/O
                         net (fo=15, routed)          0.690     0.231    tft_ctrl_inst/n_0_cnt_v[10]_i_1
    SLICE_X108Y17        LUT4 (Prop_lut4_I3_O)        0.124     0.355 r  tft_ctrl_inst/cnt_v[9]_i_2/O
                         net (fo=4, routed)           0.595     0.949    tft_ctrl_inst/n_0_cnt_v[9]_i_2
    SLICE_X109Y18        LUT4 (Prop_lut4_I0_O)        0.124     1.073 r  tft_ctrl_inst/cnt_v[2]_i_1/O
                         net (fo=1, routed)           0.000     1.073    tft_ctrl_inst/p_0_in[2]
    SLICE_X109Y18        FDCE                                         r  tft_ctrl_inst/cnt_v_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.041    30.041 r  
    L18                                               0.000    30.041 r  sys_clk
                         net (fo=0)                   0.000    30.041    uclk_wiz/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.376    31.417 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.598    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    24.566 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    26.287    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.378 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          1.690    28.068    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X109Y18                                                     r  tft_ctrl_inst/cnt_v_reg[2]/C
                         clock pessimism             -0.373    27.695    
                         clock uncertainty           -0.080    27.614    
    SLICE_X109Y18        FDCE (Setup_fdce_C_D)        0.029    27.643    tft_ctrl_inst/cnt_v_reg[2]
  -------------------------------------------------------------------
                         required time                         27.643    
                         arrival time                          -1.073    
  -------------------------------------------------------------------
                         slack                                 26.570    

Slack (MET) :             26.590ns  (required time - arrival time)
  Source:                 tft_ctrl_inst/cnt_h_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Destination:            tft_ctrl_inst/cnt_v_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.041ns  (clk_out1_clk_wiz_0 rise@30.041ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.418ns  (logic 1.040ns (30.430%)  route 2.378ns (69.570%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.973ns = ( 28.068 - 30.041 ) 
    Source Clock Delay      (SCD):    -2.318ns
    Clock Pessimism Removal (CPR):    -0.373ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  sys_clk
                         net (fo=0)                   0.000     0.000    uclk_wiz/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.753    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.176 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.293    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.192 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          1.874    -2.318    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X108Y15                                                     r  tft_ctrl_inst/cnt_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y15        FDCE (Prop_fdce_C_Q)         0.518    -1.800 r  tft_ctrl_inst/cnt_h_reg[8]/Q
                         net (fo=10, routed)          0.926    -0.874    tft_ctrl_inst/n_0_cnt_h_reg[8]
    SLICE_X109Y16        LUT6 (Prop_lut6_I5_O)        0.124    -0.750 f  tft_ctrl_inst/tft_hs_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.167    -0.584    tft_ctrl_inst/n_0_tft_hs_OBUF_inst_i_2
    SLICE_X109Y16        LUT6 (Prop_lut6_I0_O)        0.124    -0.460 f  tft_ctrl_inst/cnt_v[10]_i_1/O
                         net (fo=15, routed)          0.690     0.231    tft_ctrl_inst/n_0_cnt_v[10]_i_1
    SLICE_X108Y17        LUT4 (Prop_lut4_I3_O)        0.124     0.355 r  tft_ctrl_inst/cnt_v[9]_i_2/O
                         net (fo=4, routed)           0.595     0.949    tft_ctrl_inst/n_0_cnt_v[9]_i_2
    SLICE_X109Y18        LUT5 (Prop_lut5_I0_O)        0.150     1.099 r  tft_ctrl_inst/cnt_v[3]_i_1/O
                         net (fo=1, routed)           0.000     1.099    tft_ctrl_inst/p_0_in[3]
    SLICE_X109Y18        FDCE                                         r  tft_ctrl_inst/cnt_v_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.041    30.041 r  
    L18                                               0.000    30.041 r  sys_clk
                         net (fo=0)                   0.000    30.041    uclk_wiz/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.376    31.417 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.598    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    24.566 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    26.287    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.378 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          1.690    28.068    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X109Y18                                                     r  tft_ctrl_inst/cnt_v_reg[3]/C
                         clock pessimism             -0.373    27.695    
                         clock uncertainty           -0.080    27.614    
    SLICE_X109Y18        FDCE (Setup_fdce_C_D)        0.075    27.689    tft_ctrl_inst/cnt_v_reg[3]
  -------------------------------------------------------------------
                         required time                         27.689    
                         arrival time                          -1.099    
  -------------------------------------------------------------------
                         slack                                 26.590    

Slack (MET) :             26.937ns  (required time - arrival time)
  Source:                 tft_ctrl_inst/cnt_h_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Destination:            tft_ctrl_inst/cnt_h_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.041ns  (clk_out1_clk_wiz_0 rise@30.041ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.049ns  (logic 0.732ns (24.009%)  route 2.317ns (75.991%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( 28.073 - 30.041 ) 
    Source Clock Delay      (SCD):    -2.319ns
    Clock Pessimism Removal (CPR):    -0.373ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  sys_clk
                         net (fo=0)                   0.000     0.000    uclk_wiz/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.753    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.176 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.293    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.192 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          1.873    -2.319    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X107Y16                                                     r  tft_ctrl_inst/cnt_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y16        FDCE (Prop_fdce_C_Q)         0.456    -1.863 r  tft_ctrl_inst/cnt_h_reg[3]/Q
                         net (fo=15, routed)          1.471    -0.392    tft_ctrl_inst/n_0_cnt_h_reg[3]
    SLICE_X109Y14        LUT6 (Prop_lut6_I3_O)        0.124    -0.268 r  tft_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=1, routed)           0.846     0.578    tft_ctrl_inst/n_0_cnt_h[9]_i_2
    SLICE_X109Y14        LUT5 (Prop_lut5_I3_O)        0.152     0.730 r  tft_ctrl_inst/cnt_h[9]_i_1/O
                         net (fo=1, routed)           0.000     0.730    tft_ctrl_inst/cnt_h[9]
    SLICE_X109Y14        FDCE                                         r  tft_ctrl_inst/cnt_h_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.041    30.041 r  
    L18                                               0.000    30.041 r  sys_clk
                         net (fo=0)                   0.000    30.041    uclk_wiz/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.376    31.417 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.598    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    24.566 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    26.287    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.378 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          1.695    28.073    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X109Y14                                                     r  tft_ctrl_inst/cnt_h_reg[9]/C
                         clock pessimism             -0.373    27.700    
                         clock uncertainty           -0.080    27.619    
    SLICE_X109Y14        FDCE (Setup_fdce_C_D)        0.047    27.666    tft_ctrl_inst/cnt_h_reg[9]
  -------------------------------------------------------------------
                         required time                         27.666    
                         arrival time                          -0.730    
  -------------------------------------------------------------------
                         slack                                 26.937    

Slack (MET) :             27.131ns  (required time - arrival time)
  Source:                 tft_ctrl_inst/cnt_h_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Destination:            tft_ctrl_inst/cnt_v_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.041ns  (clk_out1_clk_wiz_0 rise@30.041ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.599ns  (logic 0.766ns (29.478%)  route 1.833ns (70.522%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.971ns = ( 28.070 - 30.041 ) 
    Source Clock Delay      (SCD):    -2.318ns
    Clock Pessimism Removal (CPR):    -0.373ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  sys_clk
                         net (fo=0)                   0.000     0.000    uclk_wiz/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.753    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.176 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.293    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.192 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          1.874    -2.318    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X108Y15                                                     r  tft_ctrl_inst/cnt_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y15        FDCE (Prop_fdce_C_Q)         0.518    -1.800 f  tft_ctrl_inst/cnt_h_reg[8]/Q
                         net (fo=10, routed)          0.926    -0.874    tft_ctrl_inst/n_0_cnt_h_reg[8]
    SLICE_X109Y16        LUT6 (Prop_lut6_I5_O)        0.124    -0.750 r  tft_ctrl_inst/tft_hs_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.167    -0.584    tft_ctrl_inst/n_0_tft_hs_OBUF_inst_i_2
    SLICE_X109Y16        LUT6 (Prop_lut6_I0_O)        0.124    -0.460 r  tft_ctrl_inst/cnt_v[10]_i_1/O
                         net (fo=15, routed)          0.740     0.280    tft_ctrl_inst/n_0_cnt_v[10]_i_1
    SLICE_X109Y17        FDCE                                         r  tft_ctrl_inst/cnt_v_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.041    30.041 r  
    L18                                               0.000    30.041 r  sys_clk
                         net (fo=0)                   0.000    30.041    uclk_wiz/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.376    31.417 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.598    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    24.566 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    26.287    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.378 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          1.692    28.070    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X109Y17                                                     r  tft_ctrl_inst/cnt_v_reg[0]/C
                         clock pessimism             -0.373    27.697    
                         clock uncertainty           -0.080    27.616    
    SLICE_X109Y17        FDCE (Setup_fdce_C_CE)      -0.205    27.411    tft_ctrl_inst/cnt_v_reg[0]
  -------------------------------------------------------------------
                         required time                         27.411    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                 27.131    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 tft_ctrl_inst/cnt_v_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Destination:            tft_ctrl_inst/cnt_v_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.656%)  route 0.102ns (35.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  sys_clk
                         net (fo=0)                   0.000     0.000    uclk_wiz/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.655    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.752 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.208    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          0.634    -0.548    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X109Y18                                                     r  tft_ctrl_inst/cnt_v_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y18        FDCE (Prop_fdce_C_Q)         0.141    -0.407 r  tft_ctrl_inst/cnt_v_reg[9]/Q
                         net (fo=15, routed)          0.102    -0.305    tft_ctrl_inst/cnt_v_reg[9]
    SLICE_X108Y18        LUT6 (Prop_lut6_I4_O)        0.045    -0.260 r  tft_ctrl_inst/cnt_v[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.260    tft_ctrl_inst/p_0_in[10]
    SLICE_X108Y18        FDCE                                         r  tft_ctrl_inst/cnt_v_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  sys_clk
                         net (fo=0)                   0.000     0.000    uclk_wiz/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.883    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.844 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.252    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.223 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          0.903    -0.320    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X108Y18                                                     r  tft_ctrl_inst/cnt_v_reg[10]/C
                         clock pessimism             -0.215    -0.535    
    SLICE_X108Y18        FDCE (Hold_fdce_C_D)         0.121    -0.414    tft_ctrl_inst/cnt_v_reg[10]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 tft_ctrl_inst/cnt_v_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Destination:            tft_ctrl_inst/cnt_v_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.201%)  route 0.134ns (41.799%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  sys_clk
                         net (fo=0)                   0.000     0.000    uclk_wiz/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.655    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.752 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.208    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          0.634    -0.548    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X109Y18                                                     r  tft_ctrl_inst/cnt_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y18        FDCE (Prop_fdce_C_Q)         0.141    -0.407 r  tft_ctrl_inst/cnt_v_reg[2]/Q
                         net (fo=17, routed)          0.134    -0.273    tft_ctrl_inst/pix_y0[2]
    SLICE_X108Y18        LUT5 (Prop_lut5_I3_O)        0.045    -0.228 r  tft_ctrl_inst/cnt_v[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    tft_ctrl_inst/p_0_in[4]
    SLICE_X108Y18        FDCE                                         r  tft_ctrl_inst/cnt_v_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  sys_clk
                         net (fo=0)                   0.000     0.000    uclk_wiz/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.883    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.844 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.252    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.223 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          0.903    -0.320    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X108Y18                                                     r  tft_ctrl_inst/cnt_v_reg[4]/C
                         clock pessimism             -0.215    -0.535    
    SLICE_X108Y18        FDCE (Hold_fdce_C_D)         0.120    -0.415    tft_ctrl_inst/cnt_v_reg[4]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 tft_ctrl_inst/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Destination:            tft_ctrl_inst/cnt_h_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.189ns (54.438%)  route 0.158ns (45.562%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  sys_clk
                         net (fo=0)                   0.000     0.000    uclk_wiz/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.655    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.752 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.208    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          0.635    -0.547    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X107Y17                                                     r  tft_ctrl_inst/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y17        FDCE (Prop_fdce_C_Q)         0.141    -0.406 r  tft_ctrl_inst/cnt_h_reg[0]/Q
                         net (fo=15, routed)          0.158    -0.248    tft_ctrl_inst/n_0_cnt_h_reg[0]
    SLICE_X107Y16        LUT5 (Prop_lut5_I1_O)        0.048    -0.200 r  tft_ctrl_inst/cnt_h[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    tft_ctrl_inst/cnt_h[4]
    SLICE_X107Y16        FDCE                                         r  tft_ctrl_inst/cnt_h_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  sys_clk
                         net (fo=0)                   0.000     0.000    uclk_wiz/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.883    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.844 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.252    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.223 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          0.905    -0.318    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X107Y16                                                     r  tft_ctrl_inst/cnt_h_reg[4]/C
                         clock pessimism             -0.214    -0.532    
    SLICE_X107Y16        FDCE (Hold_fdce_C_D)         0.107    -0.425    tft_ctrl_inst/cnt_h_reg[4]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 tft_ctrl_inst/cnt_v_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Destination:            tft_ctrl_inst/cnt_v_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.209ns (61.529%)  route 0.131ns (38.471%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  sys_clk
                         net (fo=0)                   0.000     0.000    uclk_wiz/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.655    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.752 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.208    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          0.634    -0.548    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X108Y18                                                     r  tft_ctrl_inst/cnt_v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y18        FDCE (Prop_fdce_C_Q)         0.164    -0.384 r  tft_ctrl_inst/cnt_v_reg[4]/Q
                         net (fo=12, routed)          0.131    -0.253    tft_ctrl_inst/cnt_v_reg[4]
    SLICE_X109Y18        LUT6 (Prop_lut6_I5_O)        0.045    -0.208 r  tft_ctrl_inst/cnt_v[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    tft_ctrl_inst/p_0_in[5]
    SLICE_X109Y18        FDCE                                         r  tft_ctrl_inst/cnt_v_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  sys_clk
                         net (fo=0)                   0.000     0.000    uclk_wiz/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.883    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.844 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.252    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.223 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          0.903    -0.320    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X109Y18                                                     r  tft_ctrl_inst/cnt_v_reg[5]/C
                         clock pessimism             -0.215    -0.535    
    SLICE_X109Y18        FDCE (Hold_fdce_C_D)         0.092    -0.443    tft_ctrl_inst/cnt_v_reg[5]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 tft_ctrl_inst/cnt_h_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Destination:            tft_ctrl_inst/cnt_h_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.257%)  route 0.184ns (49.743%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  sys_clk
                         net (fo=0)                   0.000     0.000    uclk_wiz/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.655    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.752 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.208    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          0.637    -0.545    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X109Y14                                                     r  tft_ctrl_inst/cnt_h_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y14        FDCE (Prop_fdce_C_Q)         0.141    -0.404 r  tft_ctrl_inst/cnt_h_reg[9]/Q
                         net (fo=10, routed)          0.184    -0.220    tft_ctrl_inst/n_0_cnt_h_reg[9]
    SLICE_X108Y15        LUT5 (Prop_lut5_I1_O)        0.045    -0.175 r  tft_ctrl_inst/cnt_h[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.175    tft_ctrl_inst/cnt_h[10]
    SLICE_X108Y15        FDCE                                         r  tft_ctrl_inst/cnt_h_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  sys_clk
                         net (fo=0)                   0.000     0.000    uclk_wiz/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.883    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.844 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.252    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.223 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          0.906    -0.317    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X108Y15                                                     r  tft_ctrl_inst/cnt_h_reg[10]/C
                         clock pessimism             -0.214    -0.531    
    SLICE_X108Y15        FDCE (Hold_fdce_C_D)         0.120    -0.411    tft_ctrl_inst/cnt_h_reg[10]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 tft_ctrl_inst/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Destination:            tft_ctrl_inst/cnt_h_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.041%)  route 0.158ns (45.959%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  sys_clk
                         net (fo=0)                   0.000     0.000    uclk_wiz/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.655    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.752 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.208    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          0.635    -0.547    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X107Y17                                                     r  tft_ctrl_inst/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y17        FDCE (Prop_fdce_C_Q)         0.141    -0.406 r  tft_ctrl_inst/cnt_h_reg[0]/Q
                         net (fo=15, routed)          0.158    -0.248    tft_ctrl_inst/n_0_cnt_h_reg[0]
    SLICE_X107Y16        LUT4 (Prop_lut4_I0_O)        0.045    -0.203 r  tft_ctrl_inst/cnt_h[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    tft_ctrl_inst/cnt_h[3]
    SLICE_X107Y16        FDCE                                         r  tft_ctrl_inst/cnt_h_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  sys_clk
                         net (fo=0)                   0.000     0.000    uclk_wiz/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.883    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.844 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.252    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.223 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          0.905    -0.318    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X107Y16                                                     r  tft_ctrl_inst/cnt_h_reg[3]/C
                         clock pessimism             -0.214    -0.532    
    SLICE_X107Y16        FDCE (Hold_fdce_C_D)         0.091    -0.441    tft_ctrl_inst/cnt_h_reg[3]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 tft_ctrl_inst/cnt_v_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Destination:            tft_ctrl_inst/cnt_v_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  sys_clk
                         net (fo=0)                   0.000     0.000    uclk_wiz/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.655    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.752 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.208    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          0.635    -0.547    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X109Y17                                                     r  tft_ctrl_inst/cnt_v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y17        FDCE (Prop_fdce_C_Q)         0.141    -0.406 r  tft_ctrl_inst/cnt_v_reg[0]/Q
                         net (fo=28, routed)          0.180    -0.226    tft_ctrl_inst/pix_y0[0]
    SLICE_X109Y17        LUT3 (Prop_lut3_I2_O)        0.042    -0.184 r  tft_ctrl_inst/cnt_v[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    tft_ctrl_inst/p_0_in[1]
    SLICE_X109Y17        FDCE                                         r  tft_ctrl_inst/cnt_v_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  sys_clk
                         net (fo=0)                   0.000     0.000    uclk_wiz/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.883    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.844 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.252    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.223 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          0.904    -0.319    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X109Y17                                                     r  tft_ctrl_inst/cnt_v_reg[1]/C
                         clock pessimism             -0.228    -0.547    
    SLICE_X109Y17        FDCE (Hold_fdce_C_D)         0.107    -0.440    tft_ctrl_inst/cnt_v_reg[1]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 tft_ctrl_inst/cnt_h_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Destination:            tft_ctrl_inst/cnt_h_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.212ns (53.763%)  route 0.182ns (46.237%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  sys_clk
                         net (fo=0)                   0.000     0.000    uclk_wiz/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.655    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.752 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.208    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          0.637    -0.545    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X108Y15                                                     r  tft_ctrl_inst/cnt_h_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y15        FDCE (Prop_fdce_C_Q)         0.164    -0.381 r  tft_ctrl_inst/cnt_h_reg[5]/Q
                         net (fo=21, routed)          0.182    -0.199    tft_ctrl_inst/n_0_cnt_h_reg[5]
    SLICE_X107Y15        LUT5 (Prop_lut5_I4_O)        0.048    -0.151 r  tft_ctrl_inst/cnt_h[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    tft_ctrl_inst/cnt_h[7]
    SLICE_X107Y15        FDCE                                         r  tft_ctrl_inst/cnt_h_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  sys_clk
                         net (fo=0)                   0.000     0.000    uclk_wiz/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.883    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.844 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.252    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.223 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          0.906    -0.317    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X107Y15                                                     r  tft_ctrl_inst/cnt_h_reg[7]/C
                         clock pessimism             -0.214    -0.531    
    SLICE_X107Y15        FDCE (Hold_fdce_C_D)         0.107    -0.424    tft_ctrl_inst/cnt_h_reg[7]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 tft_ctrl_inst/cnt_v_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Destination:            tft_ctrl_inst/cnt_v_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  sys_clk
                         net (fo=0)                   0.000     0.000    uclk_wiz/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.655    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.752 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.208    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          0.635    -0.547    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X109Y17                                                     r  tft_ctrl_inst/cnt_v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y17        FDCE (Prop_fdce_C_Q)         0.141    -0.406 f  tft_ctrl_inst/cnt_v_reg[0]/Q
                         net (fo=28, routed)          0.180    -0.226    tft_ctrl_inst/pix_y0[0]
    SLICE_X109Y17        LUT1 (Prop_lut1_I0_O)        0.045    -0.181 r  tft_ctrl_inst/cnt_v[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    tft_ctrl_inst/n_0_cnt_v[0]_i_1
    SLICE_X109Y17        FDCE                                         r  tft_ctrl_inst/cnt_v_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  sys_clk
                         net (fo=0)                   0.000     0.000    uclk_wiz/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.883    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.844 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.252    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.223 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          0.904    -0.319    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X109Y17                                                     r  tft_ctrl_inst/cnt_v_reg[0]/C
                         clock pessimism             -0.228    -0.547    
    SLICE_X109Y17        FDCE (Hold_fdce_C_D)         0.091    -0.456    tft_ctrl_inst/cnt_v_reg[0]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 tft_ctrl_inst/cnt_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Destination:            tft_ctrl_inst/cnt_h_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  sys_clk
                         net (fo=0)                   0.000     0.000    uclk_wiz/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.655    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.752 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.208    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          0.637    -0.545    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X108Y13                                                     r  tft_ctrl_inst/cnt_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y13        FDCE (Prop_fdce_C_Q)         0.164    -0.381 r  tft_ctrl_inst/cnt_h_reg[1]/Q
                         net (fo=23, routed)          0.187    -0.194    tft_ctrl_inst/n_0_cnt_h_reg[1]
    SLICE_X108Y13        LUT2 (Prop_lut2_I0_O)        0.045    -0.149 r  tft_ctrl_inst/cnt_h[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    tft_ctrl_inst/cnt_h[1]
    SLICE_X108Y13        FDCE                                         r  tft_ctrl_inst/cnt_h_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  sys_clk
                         net (fo=0)                   0.000     0.000    uclk_wiz/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.883    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.844 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.252    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.223 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          0.907    -0.316    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X108Y13                                                     r  tft_ctrl_inst/cnt_h_reg[1]/C
                         clock pessimism             -0.229    -0.545    
    SLICE_X108Y13        FDCE (Hold_fdce_C_D)         0.120    -0.425    tft_ctrl_inst/cnt_h_reg[1]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform:           { 0 15.0204 }
Period:             30.041
Sources:            { uclk_wiz/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin                                   
Min Period        n/a     BUFG/I             n/a            2.155     30.041  27.886   BUFGCTRL_X0Y16  uclk_wiz/inst/clkout1_buf/I           
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249     30.041  28.792   PLLE2_ADV_X1Y1  uclk_wiz/inst/plle2_adv_inst/CLKOUT0  
Min Period        n/a     FDCE/C             n/a            1.000     30.041  29.041   SLICE_X107Y17   tft_ctrl_inst/cnt_h_reg[0]/C          
Min Period        n/a     FDCE/C             n/a            1.000     30.041  29.041   SLICE_X108Y15   tft_ctrl_inst/cnt_h_reg[10]/C         
Min Period        n/a     FDCE/C             n/a            1.000     30.041  29.041   SLICE_X108Y13   tft_ctrl_inst/cnt_h_reg[1]/C          
Min Period        n/a     FDCE/C             n/a            1.000     30.041  29.041   SLICE_X107Y15   tft_ctrl_inst/cnt_h_reg[2]/C          
Min Period        n/a     FDCE/C             n/a            1.000     30.041  29.041   SLICE_X107Y16   tft_ctrl_inst/cnt_h_reg[3]/C          
Min Period        n/a     FDCE/C             n/a            1.000     30.041  29.041   SLICE_X107Y16   tft_ctrl_inst/cnt_h_reg[4]/C          
Min Period        n/a     FDCE/C             n/a            1.000     30.041  29.041   SLICE_X108Y15   tft_ctrl_inst/cnt_h_reg[5]/C          
Min Period        n/a     FDCE/C             n/a            1.000     30.041  29.041   SLICE_X107Y15   tft_ctrl_inst/cnt_h_reg[6]/C          
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000   30.041  129.959  PLLE2_ADV_X1Y1  uclk_wiz/inst/plle2_adv_inst/CLKOUT0  
Low Pulse Width   Slow    FDCE/C             n/a            0.500     15.020  14.520   SLICE_X104Y13   tft_disp_inst/pix_data_reg[23]/C      
Low Pulse Width   Slow    FDCE/C             n/a            0.500     15.020  14.520   SLICE_X107Y17   tft_ctrl_inst/cnt_h_reg[0]/C          
Low Pulse Width   Fast    FDCE/C             n/a            0.500     15.020  14.520   SLICE_X107Y17   tft_ctrl_inst/cnt_h_reg[0]/C          
Low Pulse Width   Slow    FDCE/C             n/a            0.500     15.020  14.520   SLICE_X108Y15   tft_ctrl_inst/cnt_h_reg[10]/C         
Low Pulse Width   Fast    FDCE/C             n/a            0.500     15.020  14.520   SLICE_X108Y15   tft_ctrl_inst/cnt_h_reg[10]/C         
Low Pulse Width   Slow    FDCE/C             n/a            0.500     15.020  14.520   SLICE_X108Y13   tft_ctrl_inst/cnt_h_reg[1]/C          
Low Pulse Width   Fast    FDCE/C             n/a            0.500     15.020  14.520   SLICE_X108Y13   tft_ctrl_inst/cnt_h_reg[1]/C          
Low Pulse Width   Slow    FDCE/C             n/a            0.500     15.020  14.520   SLICE_X107Y15   tft_ctrl_inst/cnt_h_reg[2]/C          
Low Pulse Width   Fast    FDCE/C             n/a            0.500     15.020  14.520   SLICE_X107Y15   tft_ctrl_inst/cnt_h_reg[2]/C          
Low Pulse Width   Slow    FDCE/C             n/a            0.500     15.020  14.520   SLICE_X107Y16   tft_ctrl_inst/cnt_h_reg[3]/C          
High Pulse Width  Slow    FDCE/C             n/a            0.500     15.020  14.520   SLICE_X107Y17   tft_ctrl_inst/cnt_h_reg[0]/C          
High Pulse Width  Fast    FDCE/C             n/a            0.500     15.020  14.520   SLICE_X107Y17   tft_ctrl_inst/cnt_h_reg[0]/C          
High Pulse Width  Slow    FDCE/C             n/a            0.500     15.020  14.520   SLICE_X108Y15   tft_ctrl_inst/cnt_h_reg[10]/C         
High Pulse Width  Fast    FDCE/C             n/a            0.500     15.020  14.520   SLICE_X108Y15   tft_ctrl_inst/cnt_h_reg[10]/C         
High Pulse Width  Slow    FDCE/C             n/a            0.500     15.020  14.520   SLICE_X108Y13   tft_ctrl_inst/cnt_h_reg[1]/C          
High Pulse Width  Fast    FDCE/C             n/a            0.500     15.020  14.520   SLICE_X108Y13   tft_ctrl_inst/cnt_h_reg[1]/C          
High Pulse Width  Slow    FDCE/C             n/a            0.500     15.020  14.520   SLICE_X107Y15   tft_ctrl_inst/cnt_h_reg[2]/C          
High Pulse Width  Fast    FDCE/C             n/a            0.500     15.020  14.520   SLICE_X107Y15   tft_ctrl_inst/cnt_h_reg[2]/C          
High Pulse Width  Slow    FDCE/C             n/a            0.500     15.020  14.520   SLICE_X107Y16   tft_ctrl_inst/cnt_h_reg[3]/C          
High Pulse Width  Fast    FDCE/C             n/a            0.500     15.020  14.520   SLICE_X107Y16   tft_ctrl_inst/cnt_h_reg[3]/C          



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       20.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform:           { 0 16 }
Period:             32.000
Sources:            { uclk_wiz/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location        Pin                                    
Min Period  n/a     BUFG/I              n/a            2.155     32.000  29.845   BUFGCTRL_X0Y17  uclk_wiz/inst/clkf_buf/I               
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249     32.000  30.751   PLLE2_ADV_X1Y1  uclk_wiz/inst/plle2_adv_inst/CLKFBIN   
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249     32.000  30.751   PLLE2_ADV_X1Y1  uclk_wiz/inst/plle2_adv_inst/CLKFBOUT  
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633    32.000  20.633   PLLE2_ADV_X1Y1  uclk_wiz/inst/plle2_adv_inst/CLKFBIN   
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000   32.000  128.000  PLLE2_ADV_X1Y1  uclk_wiz/inst/plle2_adv_inst/CLKFBOUT  



