-- Copyright (C) 2020  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

-- DATE "12/04/2024 23:42:40"

-- 
-- Device: Altera 10M50DAF484C6GES Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY FIFTYFIVENM;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE FIFTYFIVENM.FIFTYFIVENM_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	Datapath IS
    PORT (
	altera_reserved_tms : IN std_logic := '0';
	altera_reserved_tck : IN std_logic := '0';
	altera_reserved_tdi : IN std_logic := '0';
	altera_reserved_tdo : OUT std_logic;
	clk : IN std_logic;
	rst : IN std_logic;
	PCWriteCond : IN std_logic;
	PCWrite : IN std_logic;
	IorD : IN std_logic;
	MemRead : IN std_logic;
	MemWrite : IN std_logic;
	MemToReg : IN std_logic;
	IRWrite : IN std_logic;
	JumpAndLink : IN std_logic;
	IsSigned : IN std_logic;
	PCSource : IN std_logic_vector(1 DOWNTO 0);
	ALUOp : IN std_logic_vector(1 DOWNTO 0);
	ALUSrcB : IN std_logic_vector(1 DOWNTO 0);
	ALUSrcA : IN std_logic;
	RegWrite : IN std_logic;
	RegDst : IN std_logic;
	inport0_in : IN std_logic_vector(31 DOWNTO 0);
	inport0_en : IN std_logic;
	inport1_in : IN std_logic_vector(31 DOWNTO 0);
	inport1_en : IN std_logic;
	outport : OUT std_logic_vector(31 DOWNTO 0)
	);
END Datapath;

-- Design Ports Information
-- JumpAndLink	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IsSigned	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALUOp[0]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALUOp[1]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outport[0]	=>  Location: PIN_P4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outport[1]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outport[2]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outport[3]	=>  Location: PIN_T6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outport[4]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outport[5]	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outport[6]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outport[7]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outport[8]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outport[9]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outport[10]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outport[11]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outport[12]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outport[13]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outport[14]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outport[15]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outport[16]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outport[17]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outport[18]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outport[19]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outport[20]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outport[21]	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outport[22]	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outport[23]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outport[24]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outport[25]	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outport[26]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outport[27]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outport[28]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outport[29]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outport[30]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outport[31]	=>  Location: PIN_W12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IorD	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inport1_in[10]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inport1_en	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inport0_in[10]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inport0_en	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inport1_in[9]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inport0_in[9]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inport1_in[8]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inport0_in[8]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inport1_in[7]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inport0_in[7]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inport1_in[6]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inport0_in[6]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inport1_in[20]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inport0_in[20]	=>  Location: PIN_W14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inport1_in[19]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inport0_in[19]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inport1_in[18]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inport0_in[18]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inport1_in[17]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inport0_in[17]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inport1_in[16]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inport0_in[16]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inport1_in[0]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inport0_in[0]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inport1_in[15]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inport0_in[15]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inport1_in[14]	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inport0_in[14]	=>  Location: PIN_P5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inport1_in[13]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inport0_in[13]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inport1_in[12]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inport0_in[12]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inport1_in[11]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inport0_in[11]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inport1_in[25]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inport0_in[25]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inport1_in[24]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inport0_in[24]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inport1_in[23]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inport0_in[23]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inport1_in[22]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inport0_in[22]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inport1_in[21]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inport0_in[21]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inport1_in[1]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inport0_in[1]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inport1_in[2]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inport0_in[2]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inport1_in[3]	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inport0_in[3]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inport1_in[4]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inport0_in[4]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inport1_in[5]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inport0_in[5]	=>  Location: PIN_K20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inport1_in[26]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inport0_in[26]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inport1_in[27]	=>  Location: PIN_W6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inport0_in[27]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inport1_in[28]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inport0_in[28]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inport1_in[29]	=>  Location: PIN_P10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inport0_in[29]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inport1_in[30]	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inport0_in[30]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inport1_in[31]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inport0_in[31]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALUSrcA	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALUSrcB[0]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALUSrcB[1]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCSource[0]	=>  Location: PIN_U18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCSource[1]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCWriteCond	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCWrite	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MemWrite	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MemRead	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rst	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MemToReg	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RegDst	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RegWrite	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IRWrite	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tms	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- altera_reserved_tck	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- altera_reserved_tdi	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- altera_reserved_tdo	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF Datapath IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_altera_reserved_tms : std_logic;
SIGNAL ww_altera_reserved_tck : std_logic;
SIGNAL ww_altera_reserved_tdi : std_logic;
SIGNAL ww_altera_reserved_tdo : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_rst : std_logic;
SIGNAL ww_PCWriteCond : std_logic;
SIGNAL ww_PCWrite : std_logic;
SIGNAL ww_IorD : std_logic;
SIGNAL ww_MemRead : std_logic;
SIGNAL ww_MemWrite : std_logic;
SIGNAL ww_MemToReg : std_logic;
SIGNAL ww_IRWrite : std_logic;
SIGNAL ww_JumpAndLink : std_logic;
SIGNAL ww_IsSigned : std_logic;
SIGNAL ww_PCSource : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_ALUOp : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_ALUSrcB : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_ALUSrcA : std_logic;
SIGNAL ww_RegWrite : std_logic;
SIGNAL ww_RegDst : std_logic;
SIGNAL ww_inport0_in : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_inport0_en : std_logic;
SIGNAL ww_inport1_in : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_inport1_en : std_logic;
SIGNAL ww_outport : std_logic_vector(31 DOWNTO 0);
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \rst~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \MemRead~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\ : std_logic;
SIGNAL \auto_hub|~GND~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout\ : std_logic;
SIGNAL \JumpAndLink~input_o\ : std_logic;
SIGNAL \IsSigned~input_o\ : std_logic;
SIGNAL \ALUOp[0]~input_o\ : std_logic;
SIGNAL \ALUOp[1]~input_o\ : std_logic;
SIGNAL \IorD~input_o\ : std_logic;
SIGNAL \inport1_in[10]~input_o\ : std_logic;
SIGNAL \inport1_en~input_o\ : std_logic;
SIGNAL \inport0_in[10]~input_o\ : std_logic;
SIGNAL \inport0_en~input_o\ : std_logic;
SIGNAL \inport1_in[9]~input_o\ : std_logic;
SIGNAL \inport0_in[9]~input_o\ : std_logic;
SIGNAL \inport1_in[8]~input_o\ : std_logic;
SIGNAL \inport0_in[8]~input_o\ : std_logic;
SIGNAL \inport1_in[7]~input_o\ : std_logic;
SIGNAL \inport0_in[7]~input_o\ : std_logic;
SIGNAL \inport1_in[6]~input_o\ : std_logic;
SIGNAL \inport0_in[6]~input_o\ : std_logic;
SIGNAL \inport1_in[20]~input_o\ : std_logic;
SIGNAL \inport0_in[20]~input_o\ : std_logic;
SIGNAL \inport1_in[19]~input_o\ : std_logic;
SIGNAL \inport0_in[19]~input_o\ : std_logic;
SIGNAL \inport1_in[18]~input_o\ : std_logic;
SIGNAL \inport0_in[18]~input_o\ : std_logic;
SIGNAL \inport1_in[17]~input_o\ : std_logic;
SIGNAL \inport0_in[17]~input_o\ : std_logic;
SIGNAL \inport1_in[16]~input_o\ : std_logic;
SIGNAL \inport0_in[16]~input_o\ : std_logic;
SIGNAL \inport1_in[0]~input_o\ : std_logic;
SIGNAL \inport0_in[0]~input_o\ : std_logic;
SIGNAL \inport1_in[15]~input_o\ : std_logic;
SIGNAL \inport0_in[15]~input_o\ : std_logic;
SIGNAL \inport1_in[14]~input_o\ : std_logic;
SIGNAL \inport0_in[14]~input_o\ : std_logic;
SIGNAL \inport1_in[13]~input_o\ : std_logic;
SIGNAL \inport0_in[13]~input_o\ : std_logic;
SIGNAL \inport1_in[12]~input_o\ : std_logic;
SIGNAL \inport0_in[12]~input_o\ : std_logic;
SIGNAL \inport1_in[11]~input_o\ : std_logic;
SIGNAL \inport0_in[11]~input_o\ : std_logic;
SIGNAL \inport1_in[25]~input_o\ : std_logic;
SIGNAL \inport0_in[25]~input_o\ : std_logic;
SIGNAL \inport1_in[24]~input_o\ : std_logic;
SIGNAL \inport0_in[24]~input_o\ : std_logic;
SIGNAL \inport1_in[23]~input_o\ : std_logic;
SIGNAL \inport0_in[23]~input_o\ : std_logic;
SIGNAL \inport1_in[22]~input_o\ : std_logic;
SIGNAL \inport0_in[22]~input_o\ : std_logic;
SIGNAL \inport1_in[21]~input_o\ : std_logic;
SIGNAL \inport0_in[21]~input_o\ : std_logic;
SIGNAL \inport1_in[1]~input_o\ : std_logic;
SIGNAL \inport0_in[1]~input_o\ : std_logic;
SIGNAL \inport1_in[2]~input_o\ : std_logic;
SIGNAL \inport0_in[2]~input_o\ : std_logic;
SIGNAL \inport1_in[3]~input_o\ : std_logic;
SIGNAL \inport0_in[3]~input_o\ : std_logic;
SIGNAL \inport1_in[4]~input_o\ : std_logic;
SIGNAL \inport0_in[4]~input_o\ : std_logic;
SIGNAL \inport1_in[5]~input_o\ : std_logic;
SIGNAL \inport0_in[5]~input_o\ : std_logic;
SIGNAL \inport1_in[26]~input_o\ : std_logic;
SIGNAL \inport0_in[26]~input_o\ : std_logic;
SIGNAL \inport1_in[27]~input_o\ : std_logic;
SIGNAL \inport0_in[27]~input_o\ : std_logic;
SIGNAL \inport1_in[28]~input_o\ : std_logic;
SIGNAL \inport0_in[28]~input_o\ : std_logic;
SIGNAL \inport1_in[29]~input_o\ : std_logic;
SIGNAL \inport0_in[29]~input_o\ : std_logic;
SIGNAL \inport1_in[30]~input_o\ : std_logic;
SIGNAL \inport0_in[30]~input_o\ : std_logic;
SIGNAL \inport1_in[31]~input_o\ : std_logic;
SIGNAL \inport0_in[31]~input_o\ : std_logic;
SIGNAL \ALUSrcA~input_o\ : std_logic;
SIGNAL \ALUSrcB[0]~input_o\ : std_logic;
SIGNAL \ALUSrcB[1]~input_o\ : std_logic;
SIGNAL \PCSource[0]~input_o\ : std_logic;
SIGNAL \PCSource[1]~input_o\ : std_logic;
SIGNAL \PCWriteCond~input_o\ : std_logic;
SIGNAL \PCWrite~input_o\ : std_logic;
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \~QUARTUS_CREATED_UNVM~~busy\ : std_logic;
SIGNAL \~ALTERA_CONFIG_SEL~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_CONFIG_SEL~~padout\ : std_logic;
SIGNAL \~ALTERA_nCONFIG~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_nCONFIG~~padout\ : std_logic;
SIGNAL \~ALTERA_nSTATUS~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_nSTATUS~~padout\ : std_logic;
SIGNAL \~ALTERA_CONF_DONE~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_CONF_DONE~~padout\ : std_logic;
SIGNAL \~QUARTUS_CREATED_ADC1~~eoc\ : std_logic;
SIGNAL \~QUARTUS_CREATED_ADC2~~eoc\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout\ : std_logic;
SIGNAL \altera_reserved_tms~input_o\ : std_logic;
SIGNAL \altera_reserved_tck~input_o\ : std_logic;
SIGNAL \altera_reserved_tdi~input_o\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~9_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~9\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~22\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~1\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~3\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~5\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~7\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~9\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~10_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~6_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~10_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~12\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~5_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\ : std_logic;
SIGNAL \MemWrite~input_o\ : std_logic;
SIGNAL \MemRead~input_o\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \MemToReg~input_o\ : std_logic;
SIGNAL \regfile|rd_data1[3]~4_combout\ : std_logic;
SIGNAL \mem_data_reg|q[16]~feeder_combout\ : std_logic;
SIGNAL \rst~input_o\ : std_logic;
SIGNAL \rst~inputclkctrl_outclk\ : std_logic;
SIGNAL \regfile_writedata_mux|y[16]~8_combout\ : std_logic;
SIGNAL \IRWrite~input_o\ : std_logic;
SIGNAL \RegDst~input_o\ : std_logic;
SIGNAL \regfile_writereg_mux|y[1]~1_combout\ : std_logic;
SIGNAL \regfile|Decoder0~54_combout\ : std_logic;
SIGNAL \RegWrite~input_o\ : std_logic;
SIGNAL \regfile|Decoder0~24_combout\ : std_logic;
SIGNAL \regfile|Decoder0~56_combout\ : std_logic;
SIGNAL \regfile_writereg_mux|y[2]~3_combout\ : std_logic;
SIGNAL \regfile|Decoder0~36_combout\ : std_logic;
SIGNAL \regfile|regs[19][16]~q\ : std_logic;
SIGNAL \regfile|regs[23][16]~feeder_combout\ : std_logic;
SIGNAL \regfile|Decoder0~35_combout\ : std_logic;
SIGNAL \regfile|regs[23][16]~q\ : std_logic;
SIGNAL \regfile|Mux47~7_combout\ : std_logic;
SIGNAL \regfile_writereg_mux|y[4]~0_combout\ : std_logic;
SIGNAL \regfile_writereg_mux|y[3]~2_combout\ : std_logic;
SIGNAL \regfile|Decoder0~33_combout\ : std_logic;
SIGNAL \regfile|Decoder0~37_combout\ : std_logic;
SIGNAL \regfile|regs[31][16]~q\ : std_logic;
SIGNAL \regfile|regs[27][16]~feeder_combout\ : std_logic;
SIGNAL \regfile|Decoder0~34_combout\ : std_logic;
SIGNAL \regfile|regs[27][16]~q\ : std_logic;
SIGNAL \regfile|Mux47~8_combout\ : std_logic;
SIGNAL \regfile|regs[20][16]~feeder_combout\ : std_logic;
SIGNAL \regfile|Decoder0~55_combout\ : std_logic;
SIGNAL \regfile|Decoder0~18_combout\ : std_logic;
SIGNAL \regfile|Decoder0~20_combout\ : std_logic;
SIGNAL \regfile|Decoder0~30_combout\ : std_logic;
SIGNAL \regfile|regs[20][16]~q\ : std_logic;
SIGNAL \regfile|Decoder0~32_combout\ : std_logic;
SIGNAL \regfile|regs[28][16]~q\ : std_logic;
SIGNAL \regfile|Decoder0~31_combout\ : std_logic;
SIGNAL \regfile|regs[16][16]~q\ : std_logic;
SIGNAL \regfile|regs[24][16]~feeder_combout\ : std_logic;
SIGNAL \regfile|Decoder0~29_combout\ : std_logic;
SIGNAL \regfile|regs[24][16]~q\ : std_logic;
SIGNAL \regfile|Mux47~4_combout\ : std_logic;
SIGNAL \regfile|Mux47~5_combout\ : std_logic;
SIGNAL \regfile|Decoder0~22_combout\ : std_logic;
SIGNAL \regfile|regs[18][16]~q\ : std_logic;
SIGNAL \regfile|regs[22][16]~feeder_combout\ : std_logic;
SIGNAL \regfile|Decoder0~21_combout\ : std_logic;
SIGNAL \regfile|regs[22][16]~q\ : std_logic;
SIGNAL \regfile|Mux47~2_combout\ : std_logic;
SIGNAL \regfile|Decoder0~23_combout\ : std_logic;
SIGNAL \regfile|regs[30][16]~q\ : std_logic;
SIGNAL \regfile|regs[26][16]~feeder_combout\ : std_logic;
SIGNAL \regfile|Decoder0~19_combout\ : std_logic;
SIGNAL \regfile|regs[26][16]~q\ : std_logic;
SIGNAL \regfile|Mux47~3_combout\ : std_logic;
SIGNAL \regfile|Mux47~6_combout\ : std_logic;
SIGNAL \regfile|Mux47~9_combout\ : std_logic;
SIGNAL \regfile|rd_data1[3]~2_combout\ : std_logic;
SIGNAL \regfile|Decoder0~48_combout\ : std_logic;
SIGNAL \regfile|regs[1][16]~q\ : std_logic;
SIGNAL \regfile|Decoder0~28_combout\ : std_logic;
SIGNAL \regfile|regs[29][16]~q\ : std_logic;
SIGNAL \regfile|Decoder0~25_combout\ : std_logic;
SIGNAL \regfile|regs[21][16]~q\ : std_logic;
SIGNAL \regfile|regs[25][16]~feeder_combout\ : std_logic;
SIGNAL \regfile|Decoder0~26_combout\ : std_logic;
SIGNAL \regfile|regs[25][16]~q\ : std_logic;
SIGNAL \regfile|Decoder0~27_combout\ : std_logic;
SIGNAL \regfile|regs[17][16]~q\ : std_logic;
SIGNAL \regfile|Mux47~19_combout\ : std_logic;
SIGNAL \regfile|Mux47~20_combout\ : std_logic;
SIGNAL \regfile|Mux47~21_combout\ : std_logic;
SIGNAL \regfile|regs[13][16]~feeder_combout\ : std_logic;
SIGNAL \regfile|Decoder0~57_combout\ : std_logic;
SIGNAL \regfile|Decoder0~51_combout\ : std_logic;
SIGNAL \regfile|regs[13][16]~q\ : std_logic;
SIGNAL \regfile|Decoder0~41_combout\ : std_logic;
SIGNAL \regfile|Decoder0~53_combout\ : std_logic;
SIGNAL \regfile|regs[15][16]~q\ : std_logic;
SIGNAL \regfile|Decoder0~52_combout\ : std_logic;
SIGNAL \regfile|regs[12][16]~q\ : std_logic;
SIGNAL \regfile|regs[14][16]~feeder_combout\ : std_logic;
SIGNAL \regfile|Decoder0~58_combout\ : std_logic;
SIGNAL \regfile|Decoder0~50_combout\ : std_logic;
SIGNAL \regfile|regs[14][16]~q\ : std_logic;
SIGNAL \regfile|Mux47~17_combout\ : std_logic;
SIGNAL \regfile|Mux47~18_combout\ : std_logic;
SIGNAL \regfile|Mux47~22_combout\ : std_logic;
SIGNAL \regfile|rd_data1[3]~7_combout\ : std_logic;
SIGNAL \regfile|Mux47~23_combout\ : std_logic;
SIGNAL \regfile|regs[9][16]~feeder_combout\ : std_logic;
SIGNAL \regfile|Decoder0~38_combout\ : std_logic;
SIGNAL \regfile|regs[9][16]~q\ : std_logic;
SIGNAL \regfile|Decoder0~40_combout\ : std_logic;
SIGNAL \regfile|regs[8][16]~q\ : std_logic;
SIGNAL \regfile|Mux47~10_combout\ : std_logic;
SIGNAL \regfile|Decoder0~42_combout\ : std_logic;
SIGNAL \regfile|regs[11][16]~q\ : std_logic;
SIGNAL \regfile|regs[10][16]~feeder_combout\ : std_logic;
SIGNAL \regfile|Decoder0~39_combout\ : std_logic;
SIGNAL \regfile|regs[10][16]~q\ : std_logic;
SIGNAL \regfile|Mux47~11_combout\ : std_logic;
SIGNAL \regfile|regs[5][16]~feeder_combout\ : std_logic;
SIGNAL \regfile|Decoder0~44_combout\ : std_logic;
SIGNAL \regfile|regs[5][16]~q\ : std_logic;
SIGNAL \regfile|Decoder0~46_combout\ : std_logic;
SIGNAL \regfile|regs[7][16]~q\ : std_logic;
SIGNAL \regfile|regs[6][16]~feeder_combout\ : std_logic;
SIGNAL \regfile|Decoder0~43_combout\ : std_logic;
SIGNAL \regfile|regs[6][16]~q\ : std_logic;
SIGNAL \regfile|Decoder0~45_combout\ : std_logic;
SIGNAL \regfile|regs[4][16]~q\ : std_logic;
SIGNAL \regfile|Mux47~13_combout\ : std_logic;
SIGNAL \regfile|Mux47~14_combout\ : std_logic;
SIGNAL \regfile|Mux47~15_combout\ : std_logic;
SIGNAL \regfile|regs[2][16]~feeder_combout\ : std_logic;
SIGNAL \regfile|Decoder0~47_combout\ : std_logic;
SIGNAL \regfile|regs[2][16]~q\ : std_logic;
SIGNAL \regfile|Decoder0~49_combout\ : std_logic;
SIGNAL \regfile|regs[3][16]~q\ : std_logic;
SIGNAL \regfile|Mux47~12_combout\ : std_logic;
SIGNAL \regfile|Mux47~25_combout\ : std_logic;
SIGNAL \regfile|Mux47~16_combout\ : std_logic;
SIGNAL \regfile|Mux47~24_combout\ : std_logic;
SIGNAL \reg_b|q[16]~feeder_combout\ : std_logic;
SIGNAL \regfile_writedata_mux|y[17]~7_combout\ : std_logic;
SIGNAL \regfile|regs[15][17]~q\ : std_logic;
SIGNAL \regfile|regs[13][17]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[13][17]~q\ : std_logic;
SIGNAL \regfile|regs[12][17]~q\ : std_logic;
SIGNAL \regfile|Mux46~19_combout\ : std_logic;
SIGNAL \regfile|regs[14][17]~q\ : std_logic;
SIGNAL \regfile|Mux46~20_combout\ : std_logic;
SIGNAL \regfile|regs[9][17]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[9][17]~q\ : std_logic;
SIGNAL \regfile|regs[11][17]~q\ : std_logic;
SIGNAL \regfile|regs[8][17]~q\ : std_logic;
SIGNAL \regfile|regs[10][17]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[10][17]~q\ : std_logic;
SIGNAL \regfile|Mux46~12_combout\ : std_logic;
SIGNAL \regfile|Mux46~13_combout\ : std_logic;
SIGNAL \regfile|regs[5][17]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[5][17]~q\ : std_logic;
SIGNAL \regfile|regs[4][17]~q\ : std_logic;
SIGNAL \regfile|Mux46~14_combout\ : std_logic;
SIGNAL \regfile|regs[7][17]~q\ : std_logic;
SIGNAL \regfile|regs[6][17]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[6][17]~q\ : std_logic;
SIGNAL \regfile|Mux46~15_combout\ : std_logic;
SIGNAL \regfile|regs[3][17]~q\ : std_logic;
SIGNAL \regfile|rd_data1[3]~5_combout\ : std_logic;
SIGNAL \regfile|regs[1][17]~q\ : std_logic;
SIGNAL \regfile|regs[2][17]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[2][17]~q\ : std_logic;
SIGNAL \regfile|Mux46~16_combout\ : std_logic;
SIGNAL \regfile|Mux46~17_combout\ : std_logic;
SIGNAL \regfile|Mux46~18_combout\ : std_logic;
SIGNAL \regfile|regs[27][17]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[27][17]~q\ : std_logic;
SIGNAL \regfile|regs[19][17]~q\ : std_logic;
SIGNAL \regfile|regs[23][17]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[23][17]~q\ : std_logic;
SIGNAL \regfile|Mux46~9_combout\ : std_logic;
SIGNAL \regfile|regs[31][17]~q\ : std_logic;
SIGNAL \regfile|Mux46~10_combout\ : std_logic;
SIGNAL \regfile|regs[18][17]~q\ : std_logic;
SIGNAL \regfile|regs[22][17]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[22][17]~q\ : std_logic;
SIGNAL \regfile|Mux46~2_combout\ : std_logic;
SIGNAL \regfile|regs[30][17]~q\ : std_logic;
SIGNAL \regfile|regs[26][17]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[26][17]~q\ : std_logic;
SIGNAL \regfile|Mux46~3_combout\ : std_logic;
SIGNAL \regfile|regs[17][17]~q\ : std_logic;
SIGNAL \regfile|regs[25][17]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[25][17]~q\ : std_logic;
SIGNAL \regfile|Mux46~4_combout\ : std_logic;
SIGNAL \regfile|regs[29][17]~q\ : std_logic;
SIGNAL \regfile|regs[21][17]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[21][17]~q\ : std_logic;
SIGNAL \regfile|Mux46~5_combout\ : std_logic;
SIGNAL \regfile|regs[24][17]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[24][17]~q\ : std_logic;
SIGNAL \regfile|regs[16][17]~q\ : std_logic;
SIGNAL \regfile|Mux46~6_combout\ : std_logic;
SIGNAL \regfile|regs[28][17]~q\ : std_logic;
SIGNAL \regfile|regs[20][17]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[20][17]~q\ : std_logic;
SIGNAL \regfile|Mux46~7_combout\ : std_logic;
SIGNAL \regfile|Mux46~8_combout\ : std_logic;
SIGNAL \regfile|Mux46~11_combout\ : std_logic;
SIGNAL \regfile|Mux46~21_combout\ : std_logic;
SIGNAL \regfile|Mux46~22_combout\ : std_logic;
SIGNAL \reg_b|q[17]~feeder_combout\ : std_logic;
SIGNAL \regfile_writedata_mux|y[18]~6_combout\ : std_logic;
SIGNAL \regfile|regs[1][18]~q\ : std_logic;
SIGNAL \regfile|regs[5][18]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[5][18]~q\ : std_logic;
SIGNAL \regfile|regs[7][18]~q\ : std_logic;
SIGNAL \regfile|regs[4][18]~q\ : std_logic;
SIGNAL \regfile|regs[6][18]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[6][18]~q\ : std_logic;
SIGNAL \regfile|Mux45~14_combout\ : std_logic;
SIGNAL \regfile|Mux45~15_combout\ : std_logic;
SIGNAL \regfile|Mux45~16_combout\ : std_logic;
SIGNAL \regfile|regs[3][18]~q\ : std_logic;
SIGNAL \regfile|regs[2][18]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[2][18]~q\ : std_logic;
SIGNAL \regfile|Mux45~17_combout\ : std_logic;
SIGNAL \regfile|regs[27][18]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[27][18]~q\ : std_logic;
SIGNAL \regfile|regs[19][18]~q\ : std_logic;
SIGNAL \regfile|regs[23][18]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[23][18]~q\ : std_logic;
SIGNAL \regfile|Mux45~11_combout\ : std_logic;
SIGNAL \regfile|regs[31][18]~q\ : std_logic;
SIGNAL \regfile|Mux45~12_combout\ : std_logic;
SIGNAL \regfile|regs[17][18]~q\ : std_logic;
SIGNAL \regfile|regs[25][18]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[25][18]~q\ : std_logic;
SIGNAL \regfile|Mux45~4_combout\ : std_logic;
SIGNAL \regfile|regs[29][18]~q\ : std_logic;
SIGNAL \regfile|regs[21][18]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[21][18]~q\ : std_logic;
SIGNAL \regfile|Mux45~5_combout\ : std_logic;
SIGNAL \regfile|regs[26][18]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[26][18]~q\ : std_logic;
SIGNAL \regfile|regs[30][18]~q\ : std_logic;
SIGNAL \regfile|regs[18][18]~q\ : std_logic;
SIGNAL \regfile|regs[22][18]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[22][18]~q\ : std_logic;
SIGNAL \regfile|Mux45~6_combout\ : std_logic;
SIGNAL \regfile|Mux45~7_combout\ : std_logic;
SIGNAL \regfile|regs[20][18]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[20][18]~q\ : std_logic;
SIGNAL \regfile|regs[28][18]~q\ : std_logic;
SIGNAL \regfile|regs[24][18]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[24][18]~q\ : std_logic;
SIGNAL \regfile|regs[16][18]~q\ : std_logic;
SIGNAL \regfile|Mux45~8_combout\ : std_logic;
SIGNAL \regfile|Mux45~9_combout\ : std_logic;
SIGNAL \regfile|Mux45~10_combout\ : std_logic;
SIGNAL \regfile|Mux45~13_combout\ : std_logic;
SIGNAL \regfile|Mux45~18_combout\ : std_logic;
SIGNAL \regfile|regs[12][18]~q\ : std_logic;
SIGNAL \regfile|regs[14][18]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[14][18]~q\ : std_logic;
SIGNAL \regfile|Mux45~19_combout\ : std_logic;
SIGNAL \regfile|regs[13][18]~q\ : std_logic;
SIGNAL \regfile|regs[15][18]~q\ : std_logic;
SIGNAL \regfile|Mux45~20_combout\ : std_logic;
SIGNAL \regfile|regs[10][18]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[10][18]~q\ : std_logic;
SIGNAL \regfile|regs[11][18]~q\ : std_logic;
SIGNAL \regfile|regs[8][18]~q\ : std_logic;
SIGNAL \regfile|regs[9][18]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[9][18]~q\ : std_logic;
SIGNAL \regfile|Mux45~2_combout\ : std_logic;
SIGNAL \regfile|Mux45~3_combout\ : std_logic;
SIGNAL \regfile|Mux45~21_combout\ : std_logic;
SIGNAL \regfile|Mux45~22_combout\ : std_logic;
SIGNAL \reg_b|q[18]~feeder_combout\ : std_logic;
SIGNAL \regfile_writedata_mux|y[19]~5_combout\ : std_logic;
SIGNAL \regfile|regs[9][19]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[9][19]~q\ : std_logic;
SIGNAL \regfile|regs[8][19]~q\ : std_logic;
SIGNAL \regfile|regs[10][19]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[10][19]~q\ : std_logic;
SIGNAL \regfile|Mux44~12_combout\ : std_logic;
SIGNAL \regfile|regs[11][19]~q\ : std_logic;
SIGNAL \regfile|Mux44~13_combout\ : std_logic;
SIGNAL \regfile|regs[6][19]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[6][19]~q\ : std_logic;
SIGNAL \regfile|regs[7][19]~q\ : std_logic;
SIGNAL \regfile|regs[4][19]~q\ : std_logic;
SIGNAL \regfile|regs[5][19]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[5][19]~q\ : std_logic;
SIGNAL \regfile|Mux44~14_combout\ : std_logic;
SIGNAL \regfile|Mux44~15_combout\ : std_logic;
SIGNAL \regfile|regs[3][19]~q\ : std_logic;
SIGNAL \regfile|regs[2][19]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[2][19]~q\ : std_logic;
SIGNAL \regfile|regs[1][19]~q\ : std_logic;
SIGNAL \regfile|Mux44~16_combout\ : std_logic;
SIGNAL \regfile|Mux44~17_combout\ : std_logic;
SIGNAL \regfile|Mux44~18_combout\ : std_logic;
SIGNAL \regfile|regs[12][19]~q\ : std_logic;
SIGNAL \regfile|regs[13][19]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[13][19]~q\ : std_logic;
SIGNAL \regfile|Mux44~19_combout\ : std_logic;
SIGNAL \regfile|regs[14][19]~q\ : std_logic;
SIGNAL \regfile|regs[15][19]~q\ : std_logic;
SIGNAL \regfile|Mux44~20_combout\ : std_logic;
SIGNAL \regfile|regs[20][19]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[20][19]~q\ : std_logic;
SIGNAL \regfile|regs[28][19]~q\ : std_logic;
SIGNAL \regfile|regs[24][19]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[24][19]~q\ : std_logic;
SIGNAL \regfile|regs[16][19]~q\ : std_logic;
SIGNAL \regfile|Mux44~6_combout\ : std_logic;
SIGNAL \regfile|Mux44~7_combout\ : std_logic;
SIGNAL \regfile|regs[25][19]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[25][19]~q\ : std_logic;
SIGNAL \regfile|regs[17][19]~q\ : std_logic;
SIGNAL \regfile|Mux44~4_combout\ : std_logic;
SIGNAL \regfile|regs[21][19]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[21][19]~q\ : std_logic;
SIGNAL \regfile|regs[29][19]~q\ : std_logic;
SIGNAL \regfile|Mux44~5_combout\ : std_logic;
SIGNAL \regfile|Mux44~8_combout\ : std_logic;
SIGNAL \regfile|regs[26][19]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[26][19]~q\ : std_logic;
SIGNAL \regfile|regs[22][19]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[22][19]~q\ : std_logic;
SIGNAL \regfile|regs[18][19]~q\ : std_logic;
SIGNAL \regfile|Mux44~2_combout\ : std_logic;
SIGNAL \regfile|regs[30][19]~q\ : std_logic;
SIGNAL \regfile|Mux44~3_combout\ : std_logic;
SIGNAL \regfile|regs[27][19]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[27][19]~q\ : std_logic;
SIGNAL \regfile|regs[19][19]~q\ : std_logic;
SIGNAL \regfile|regs[23][19]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[23][19]~q\ : std_logic;
SIGNAL \regfile|Mux44~9_combout\ : std_logic;
SIGNAL \regfile|regs[31][19]~q\ : std_logic;
SIGNAL \regfile|Mux44~10_combout\ : std_logic;
SIGNAL \regfile|Mux44~11_combout\ : std_logic;
SIGNAL \regfile|Mux44~21_combout\ : std_logic;
SIGNAL \regfile|Mux44~22_combout\ : std_logic;
SIGNAL \reg_b|q[19]~feeder_combout\ : std_logic;
SIGNAL \regfile_writedata_mux|y[20]~9_combout\ : std_logic;
SIGNAL \regfile|regs[9][20]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[9][20]~q\ : std_logic;
SIGNAL \regfile|regs[11][20]~q\ : std_logic;
SIGNAL \regfile|regs[8][20]~q\ : std_logic;
SIGNAL \regfile|regs[10][20]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[10][20]~q\ : std_logic;
SIGNAL \regfile|Mux43~12_combout\ : std_logic;
SIGNAL \regfile|Mux43~13_combout\ : std_logic;
SIGNAL \regfile|regs[5][20]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[5][20]~q\ : std_logic;
SIGNAL \regfile|regs[4][20]~q\ : std_logic;
SIGNAL \regfile|Mux43~14_combout\ : std_logic;
SIGNAL \regfile|regs[6][20]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[6][20]~q\ : std_logic;
SIGNAL \regfile|regs[7][20]~q\ : std_logic;
SIGNAL \regfile|Mux43~15_combout\ : std_logic;
SIGNAL \regfile|regs[3][20]~q\ : std_logic;
SIGNAL \regfile|regs[1][20]~q\ : std_logic;
SIGNAL \regfile|regs[2][20]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[2][20]~q\ : std_logic;
SIGNAL \regfile|Mux43~16_combout\ : std_logic;
SIGNAL \regfile|Mux43~17_combout\ : std_logic;
SIGNAL \regfile|Mux43~18_combout\ : std_logic;
SIGNAL \regfile|regs[15][20]~q\ : std_logic;
SIGNAL \regfile|regs[14][20]~q\ : std_logic;
SIGNAL \regfile|regs[13][20]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[13][20]~q\ : std_logic;
SIGNAL \regfile|regs[12][20]~q\ : std_logic;
SIGNAL \regfile|Mux43~19_combout\ : std_logic;
SIGNAL \regfile|Mux43~20_combout\ : std_logic;
SIGNAL \regfile|regs[26][20]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[26][20]~q\ : std_logic;
SIGNAL \regfile|regs[30][20]~q\ : std_logic;
SIGNAL \regfile|regs[22][20]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[22][20]~q\ : std_logic;
SIGNAL \regfile|regs[18][20]~q\ : std_logic;
SIGNAL \regfile|Mux43~2_combout\ : std_logic;
SIGNAL \regfile|Mux43~3_combout\ : std_logic;
SIGNAL \regfile|regs[19][20]~q\ : std_logic;
SIGNAL \regfile|regs[23][20]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[23][20]~q\ : std_logic;
SIGNAL \regfile|Mux43~9_combout\ : std_logic;
SIGNAL \regfile|regs[27][20]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[27][20]~q\ : std_logic;
SIGNAL \regfile|regs[31][20]~q\ : std_logic;
SIGNAL \regfile|Mux43~10_combout\ : std_logic;
SIGNAL \regfile|regs[21][20]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[21][20]~q\ : std_logic;
SIGNAL \regfile|regs[29][20]~q\ : std_logic;
SIGNAL \regfile|regs[25][20]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[25][20]~q\ : std_logic;
SIGNAL \regfile|regs[17][20]~q\ : std_logic;
SIGNAL \regfile|Mux43~4_combout\ : std_logic;
SIGNAL \regfile|Mux43~5_combout\ : std_logic;
SIGNAL \regfile|regs[16][20]~q\ : std_logic;
SIGNAL \regfile|regs[24][20]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[24][20]~q\ : std_logic;
SIGNAL \regfile|Mux43~6_combout\ : std_logic;
SIGNAL \regfile|regs[20][20]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[20][20]~q\ : std_logic;
SIGNAL \regfile|regs[28][20]~q\ : std_logic;
SIGNAL \regfile|Mux43~7_combout\ : std_logic;
SIGNAL \regfile|Mux43~8_combout\ : std_logic;
SIGNAL \regfile|Mux43~11_combout\ : std_logic;
SIGNAL \regfile|Mux43~21_combout\ : std_logic;
SIGNAL \regfile|Mux43~22_combout\ : std_logic;
SIGNAL \reg_b|q[20]~feeder_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~1_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout\ : std_logic;
SIGNAL \MemRead~inputclkctrl_outclk\ : std_logic;
SIGNAL \regfile_writedata_mux|y[31]~31_combout\ : std_logic;
SIGNAL \regfile|regs[9][31]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[9][31]~q\ : std_logic;
SIGNAL \regfile|regs[8][31]~q\ : std_logic;
SIGNAL \regfile|Mux32~2_combout\ : std_logic;
SIGNAL \regfile|regs[11][31]~q\ : std_logic;
SIGNAL \regfile|regs[10][31]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[10][31]~q\ : std_logic;
SIGNAL \regfile|Mux32~3_combout\ : std_logic;
SIGNAL \regfile|regs[15][31]~q\ : std_logic;
SIGNAL \regfile|regs[13][31]~q\ : std_logic;
SIGNAL \regfile|regs[12][31]~q\ : std_logic;
SIGNAL \regfile|regs[14][31]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[14][31]~q\ : std_logic;
SIGNAL \regfile|Mux32~19_combout\ : std_logic;
SIGNAL \regfile|Mux32~20_combout\ : std_logic;
SIGNAL \regfile|regs[1][31]~q\ : std_logic;
SIGNAL \regfile|regs[4][31]~q\ : std_logic;
SIGNAL \regfile|regs[6][31]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[6][31]~q\ : std_logic;
SIGNAL \regfile|Mux32~14_combout\ : std_logic;
SIGNAL \regfile|regs[7][31]~q\ : std_logic;
SIGNAL \regfile|regs[5][31]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[5][31]~q\ : std_logic;
SIGNAL \regfile|Mux32~15_combout\ : std_logic;
SIGNAL \regfile|Mux32~16_combout\ : std_logic;
SIGNAL \regfile|regs[3][31]~q\ : std_logic;
SIGNAL \regfile|regs[2][31]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[2][31]~q\ : std_logic;
SIGNAL \regfile|Mux32~17_combout\ : std_logic;
SIGNAL \regfile|regs[19][31]~q\ : std_logic;
SIGNAL \regfile|regs[23][31]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[23][31]~q\ : std_logic;
SIGNAL \regfile|Mux32~11_combout\ : std_logic;
SIGNAL \regfile|regs[31][31]~q\ : std_logic;
SIGNAL \regfile|regs[27][31]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[27][31]~q\ : std_logic;
SIGNAL \regfile|Mux32~12_combout\ : std_logic;
SIGNAL \regfile|regs[22][31]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[22][31]~q\ : std_logic;
SIGNAL \regfile|regs[18][31]~q\ : std_logic;
SIGNAL \regfile|Mux32~6_combout\ : std_logic;
SIGNAL \regfile|regs[30][31]~q\ : std_logic;
SIGNAL \regfile|regs[26][31]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[26][31]~q\ : std_logic;
SIGNAL \regfile|Mux32~7_combout\ : std_logic;
SIGNAL \regfile|regs[24][31]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[24][31]~q\ : std_logic;
SIGNAL \regfile|regs[16][31]~q\ : std_logic;
SIGNAL \regfile|Mux32~8_combout\ : std_logic;
SIGNAL \regfile|regs[20][31]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[20][31]~q\ : std_logic;
SIGNAL \regfile|regs[28][31]~q\ : std_logic;
SIGNAL \regfile|Mux32~9_combout\ : std_logic;
SIGNAL \regfile|Mux32~10_combout\ : std_logic;
SIGNAL \regfile|regs[21][31]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[21][31]~q\ : std_logic;
SIGNAL \regfile|regs[29][31]~q\ : std_logic;
SIGNAL \regfile|regs[17][31]~q\ : std_logic;
SIGNAL \regfile|regs[25][31]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[25][31]~q\ : std_logic;
SIGNAL \regfile|Mux32~4_combout\ : std_logic;
SIGNAL \regfile|Mux32~5_combout\ : std_logic;
SIGNAL \regfile|Mux32~13_combout\ : std_logic;
SIGNAL \regfile|Mux32~18_combout\ : std_logic;
SIGNAL \regfile|Mux32~21_combout\ : std_logic;
SIGNAL \regfile|Mux32~22_combout\ : std_logic;
SIGNAL \reg_b|q[31]~feeder_combout\ : std_logic;
SIGNAL \regfile_writedata_mux|y[30]~30_combout\ : std_logic;
SIGNAL \regfile|regs[26][30]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[26][30]~q\ : std_logic;
SIGNAL \regfile|regs[30][30]~q\ : std_logic;
SIGNAL \regfile|regs[18][30]~q\ : std_logic;
SIGNAL \regfile|regs[22][30]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[22][30]~q\ : std_logic;
SIGNAL \regfile|Mux33~2_combout\ : std_logic;
SIGNAL \regfile|Mux33~3_combout\ : std_logic;
SIGNAL \regfile|regs[23][30]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[23][30]~q\ : std_logic;
SIGNAL \regfile|regs[19][30]~q\ : std_logic;
SIGNAL \regfile|Mux33~9_combout\ : std_logic;
SIGNAL \regfile|regs[27][30]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[27][30]~q\ : std_logic;
SIGNAL \regfile|regs[31][30]~q\ : std_logic;
SIGNAL \regfile|Mux33~10_combout\ : std_logic;
SIGNAL \regfile|regs[17][30]~q\ : std_logic;
SIGNAL \regfile|regs[25][30]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[25][30]~q\ : std_logic;
SIGNAL \regfile|Mux33~4_combout\ : std_logic;
SIGNAL \regfile|regs[29][30]~q\ : std_logic;
SIGNAL \regfile|regs[21][30]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[21][30]~q\ : std_logic;
SIGNAL \regfile|Mux33~5_combout\ : std_logic;
SIGNAL \regfile|regs[24][30]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[24][30]~q\ : std_logic;
SIGNAL \regfile|regs[16][30]~q\ : std_logic;
SIGNAL \regfile|Mux33~6_combout\ : std_logic;
SIGNAL \regfile|regs[28][30]~q\ : std_logic;
SIGNAL \regfile|regs[20][30]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[20][30]~q\ : std_logic;
SIGNAL \regfile|Mux33~7_combout\ : std_logic;
SIGNAL \regfile|Mux33~8_combout\ : std_logic;
SIGNAL \regfile|Mux33~11_combout\ : std_logic;
SIGNAL \regfile|regs[10][30]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[10][30]~q\ : std_logic;
SIGNAL \regfile|regs[8][30]~q\ : std_logic;
SIGNAL \regfile|Mux33~12_combout\ : std_logic;
SIGNAL \regfile|regs[11][30]~q\ : std_logic;
SIGNAL \regfile|regs[9][30]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[9][30]~q\ : std_logic;
SIGNAL \regfile|Mux33~13_combout\ : std_logic;
SIGNAL \regfile|regs[5][30]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[5][30]~q\ : std_logic;
SIGNAL \regfile|regs[4][30]~q\ : std_logic;
SIGNAL \regfile|Mux33~14_combout\ : std_logic;
SIGNAL \regfile|regs[7][30]~q\ : std_logic;
SIGNAL \regfile|regs[6][30]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[6][30]~q\ : std_logic;
SIGNAL \regfile|Mux33~15_combout\ : std_logic;
SIGNAL \regfile|regs[3][30]~q\ : std_logic;
SIGNAL \regfile|regs[2][30]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[2][30]~q\ : std_logic;
SIGNAL \regfile|regs[1][30]~q\ : std_logic;
SIGNAL \regfile|Mux33~16_combout\ : std_logic;
SIGNAL \regfile|Mux33~17_combout\ : std_logic;
SIGNAL \regfile|Mux33~18_combout\ : std_logic;
SIGNAL \regfile|regs[15][30]~q\ : std_logic;
SIGNAL \regfile|regs[14][30]~q\ : std_logic;
SIGNAL \regfile|regs[13][30]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[13][30]~q\ : std_logic;
SIGNAL \regfile|regs[12][30]~q\ : std_logic;
SIGNAL \regfile|Mux33~19_combout\ : std_logic;
SIGNAL \regfile|Mux33~20_combout\ : std_logic;
SIGNAL \regfile|Mux33~21_combout\ : std_logic;
SIGNAL \regfile|Mux33~22_combout\ : std_logic;
SIGNAL \reg_b|q[30]~feeder_combout\ : std_logic;
SIGNAL \regfile_writedata_mux|y[29]~29_combout\ : std_logic;
SIGNAL \regfile|regs[21][29]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[21][29]~q\ : std_logic;
SIGNAL \regfile|regs[17][29]~q\ : std_logic;
SIGNAL \regfile|regs[25][29]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[25][29]~q\ : std_logic;
SIGNAL \regfile|Mux34~4_combout\ : std_logic;
SIGNAL \regfile|regs[29][29]~q\ : std_logic;
SIGNAL \regfile|Mux34~5_combout\ : std_logic;
SIGNAL \regfile|regs[24][29]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[24][29]~q\ : std_logic;
SIGNAL \regfile|regs[16][29]~q\ : std_logic;
SIGNAL \regfile|Mux34~8_combout\ : std_logic;
SIGNAL \regfile|regs[20][29]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[20][29]~q\ : std_logic;
SIGNAL \regfile|regs[28][29]~q\ : std_logic;
SIGNAL \regfile|Mux34~9_combout\ : std_logic;
SIGNAL \regfile|regs[26][29]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[26][29]~q\ : std_logic;
SIGNAL \regfile|regs[30][29]~q\ : std_logic;
SIGNAL \regfile|regs[22][29]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[22][29]~q\ : std_logic;
SIGNAL \regfile|regs[18][29]~q\ : std_logic;
SIGNAL \regfile|Mux34~6_combout\ : std_logic;
SIGNAL \regfile|Mux34~7_combout\ : std_logic;
SIGNAL \regfile|Mux34~10_combout\ : std_logic;
SIGNAL \regfile|regs[27][29]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[27][29]~q\ : std_logic;
SIGNAL \regfile|regs[19][29]~q\ : std_logic;
SIGNAL \regfile|regs[23][29]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[23][29]~q\ : std_logic;
SIGNAL \regfile|Mux34~11_combout\ : std_logic;
SIGNAL \regfile|regs[31][29]~q\ : std_logic;
SIGNAL \regfile|Mux34~12_combout\ : std_logic;
SIGNAL \regfile|Mux34~13_combout\ : std_logic;
SIGNAL \regfile|regs[2][29]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[2][29]~q\ : std_logic;
SIGNAL \regfile|regs[3][29]~q\ : std_logic;
SIGNAL \regfile|regs[5][29]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[5][29]~q\ : std_logic;
SIGNAL \regfile|regs[7][29]~q\ : std_logic;
SIGNAL \regfile|regs[6][29]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[6][29]~q\ : std_logic;
SIGNAL \regfile|regs[4][29]~q\ : std_logic;
SIGNAL \regfile|Mux34~14_combout\ : std_logic;
SIGNAL \regfile|Mux34~15_combout\ : std_logic;
SIGNAL \regfile|regs[1][29]~q\ : std_logic;
SIGNAL \regfile|Mux34~16_combout\ : std_logic;
SIGNAL \regfile|Mux34~17_combout\ : std_logic;
SIGNAL \regfile|Mux34~18_combout\ : std_logic;
SIGNAL \regfile|regs[8][29]~q\ : std_logic;
SIGNAL \regfile|regs[9][29]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[9][29]~q\ : std_logic;
SIGNAL \regfile|Mux34~2_combout\ : std_logic;
SIGNAL \regfile|regs[11][29]~q\ : std_logic;
SIGNAL \regfile|regs[10][29]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[10][29]~q\ : std_logic;
SIGNAL \regfile|Mux34~3_combout\ : std_logic;
SIGNAL \regfile|regs[12][29]~q\ : std_logic;
SIGNAL \regfile|regs[14][29]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[14][29]~q\ : std_logic;
SIGNAL \regfile|Mux34~19_combout\ : std_logic;
SIGNAL \regfile|regs[13][29]~q\ : std_logic;
SIGNAL \regfile|regs[15][29]~q\ : std_logic;
SIGNAL \regfile|Mux34~20_combout\ : std_logic;
SIGNAL \regfile|Mux34~21_combout\ : std_logic;
SIGNAL \regfile|Mux34~22_combout\ : std_logic;
SIGNAL \reg_b|q[29]~feeder_combout\ : std_logic;
SIGNAL \regfile_writedata_mux|y[28]~28_combout\ : std_logic;
SIGNAL \regfile|regs[24][28]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[24][28]~q\ : std_logic;
SIGNAL \regfile|regs[16][28]~q\ : std_logic;
SIGNAL \regfile|Mux35~6_combout\ : std_logic;
SIGNAL \regfile|regs[28][28]~q\ : std_logic;
SIGNAL \regfile|regs[20][28]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[20][28]~q\ : std_logic;
SIGNAL \regfile|Mux35~7_combout\ : std_logic;
SIGNAL \regfile|regs[21][28]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[21][28]~q\ : std_logic;
SIGNAL \regfile|regs[29][28]~q\ : std_logic;
SIGNAL \regfile|regs[17][28]~q\ : std_logic;
SIGNAL \regfile|regs[25][28]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[25][28]~q\ : std_logic;
SIGNAL \regfile|Mux35~4_combout\ : std_logic;
SIGNAL \regfile|Mux35~5_combout\ : std_logic;
SIGNAL \regfile|Mux35~8_combout\ : std_logic;
SIGNAL \regfile|regs[18][28]~q\ : std_logic;
SIGNAL \regfile|regs[22][28]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[22][28]~q\ : std_logic;
SIGNAL \regfile|Mux35~2_combout\ : std_logic;
SIGNAL \regfile|regs[30][28]~q\ : std_logic;
SIGNAL \regfile|regs[26][28]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[26][28]~q\ : std_logic;
SIGNAL \regfile|Mux35~3_combout\ : std_logic;
SIGNAL \regfile|regs[19][28]~q\ : std_logic;
SIGNAL \regfile|regs[23][28]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[23][28]~q\ : std_logic;
SIGNAL \regfile|Mux35~9_combout\ : std_logic;
SIGNAL \regfile|regs[31][28]~q\ : std_logic;
SIGNAL \regfile|regs[27][28]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[27][28]~q\ : std_logic;
SIGNAL \regfile|Mux35~10_combout\ : std_logic;
SIGNAL \regfile|Mux35~11_combout\ : std_logic;
SIGNAL \regfile|regs[8][28]~q\ : std_logic;
SIGNAL \regfile|regs[10][28]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[10][28]~q\ : std_logic;
SIGNAL \regfile|Mux35~12_combout\ : std_logic;
SIGNAL \regfile|regs[11][28]~q\ : std_logic;
SIGNAL \regfile|regs[9][28]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[9][28]~q\ : std_logic;
SIGNAL \regfile|Mux35~13_combout\ : std_logic;
SIGNAL \regfile|regs[6][28]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[6][28]~q\ : std_logic;
SIGNAL \regfile|regs[7][28]~q\ : std_logic;
SIGNAL \regfile|regs[4][28]~q\ : std_logic;
SIGNAL \regfile|regs[5][28]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[5][28]~q\ : std_logic;
SIGNAL \regfile|Mux35~14_combout\ : std_logic;
SIGNAL \regfile|Mux35~15_combout\ : std_logic;
SIGNAL \regfile|regs[3][28]~q\ : std_logic;
SIGNAL \regfile|regs[2][28]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[2][28]~q\ : std_logic;
SIGNAL \regfile|regs[1][28]~q\ : std_logic;
SIGNAL \regfile|Mux35~16_combout\ : std_logic;
SIGNAL \regfile|Mux35~17_combout\ : std_logic;
SIGNAL \regfile|Mux35~18_combout\ : std_logic;
SIGNAL \regfile|regs[12][28]~q\ : std_logic;
SIGNAL \regfile|regs[13][28]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[13][28]~q\ : std_logic;
SIGNAL \regfile|Mux35~19_combout\ : std_logic;
SIGNAL \regfile|regs[14][28]~q\ : std_logic;
SIGNAL \regfile|regs[15][28]~q\ : std_logic;
SIGNAL \regfile|Mux35~20_combout\ : std_logic;
SIGNAL \regfile|Mux35~21_combout\ : std_logic;
SIGNAL \regfile|Mux35~22_combout\ : std_logic;
SIGNAL \reg_b|q[28]~feeder_combout\ : std_logic;
SIGNAL \regfile_writedata_mux|y[27]~27_combout\ : std_logic;
SIGNAL \regfile|regs[15][27]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[15][27]~q\ : std_logic;
SIGNAL \regfile|regs[12][27]~q\ : std_logic;
SIGNAL \regfile|regs[14][27]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[14][27]~q\ : std_logic;
SIGNAL \regfile|Mux36~19_combout\ : std_logic;
SIGNAL \regfile|regs[13][27]~q\ : std_logic;
SIGNAL \regfile|Mux36~20_combout\ : std_logic;
SIGNAL \regfile|regs[5][27]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[5][27]~q\ : std_logic;
SIGNAL \regfile|regs[7][27]~q\ : std_logic;
SIGNAL \regfile|regs[4][27]~q\ : std_logic;
SIGNAL \regfile|regs[6][27]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[6][27]~q\ : std_logic;
SIGNAL \regfile|Mux36~14_combout\ : std_logic;
SIGNAL \regfile|Mux36~15_combout\ : std_logic;
SIGNAL \regfile|regs[1][27]~q\ : std_logic;
SIGNAL \regfile|Mux36~16_combout\ : std_logic;
SIGNAL \regfile|regs[2][27]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[2][27]~q\ : std_logic;
SIGNAL \regfile|regs[3][27]~q\ : std_logic;
SIGNAL \regfile|Mux36~17_combout\ : std_logic;
SIGNAL \regfile|regs[19][27]~q\ : std_logic;
SIGNAL \regfile|regs[23][27]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[23][27]~q\ : std_logic;
SIGNAL \regfile|Mux36~11_combout\ : std_logic;
SIGNAL \regfile|regs[31][27]~q\ : std_logic;
SIGNAL \regfile|regs[27][27]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[27][27]~q\ : std_logic;
SIGNAL \regfile|Mux36~12_combout\ : std_logic;
SIGNAL \regfile|regs[26][27]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[26][27]~q\ : std_logic;
SIGNAL \regfile|regs[30][27]~q\ : std_logic;
SIGNAL \regfile|regs[18][27]~q\ : std_logic;
SIGNAL \regfile|regs[22][27]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[22][27]~q\ : std_logic;
SIGNAL \regfile|Mux36~6_combout\ : std_logic;
SIGNAL \regfile|Mux36~7_combout\ : std_logic;
SIGNAL \regfile|regs[20][27]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[20][27]~q\ : std_logic;
SIGNAL \regfile|regs[16][27]~q\ : std_logic;
SIGNAL \regfile|regs[24][27]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[24][27]~q\ : std_logic;
SIGNAL \regfile|Mux36~8_combout\ : std_logic;
SIGNAL \regfile|regs[28][27]~q\ : std_logic;
SIGNAL \regfile|Mux36~9_combout\ : std_logic;
SIGNAL \regfile|Mux36~10_combout\ : std_logic;
SIGNAL \regfile|regs[21][27]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[21][27]~q\ : std_logic;
SIGNAL \regfile|regs[29][27]~q\ : std_logic;
SIGNAL \regfile|regs[17][27]~q\ : std_logic;
SIGNAL \regfile|regs[25][27]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[25][27]~q\ : std_logic;
SIGNAL \regfile|Mux36~4_combout\ : std_logic;
SIGNAL \regfile|Mux36~5_combout\ : std_logic;
SIGNAL \regfile|Mux36~13_combout\ : std_logic;
SIGNAL \regfile|Mux36~18_combout\ : std_logic;
SIGNAL \regfile|regs[9][27]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[9][27]~q\ : std_logic;
SIGNAL \regfile|regs[8][27]~q\ : std_logic;
SIGNAL \regfile|Mux36~2_combout\ : std_logic;
SIGNAL \regfile|regs[11][27]~q\ : std_logic;
SIGNAL \regfile|regs[10][27]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[10][27]~q\ : std_logic;
SIGNAL \regfile|Mux36~3_combout\ : std_logic;
SIGNAL \regfile|Mux36~21_combout\ : std_logic;
SIGNAL \regfile|Mux36~22_combout\ : std_logic;
SIGNAL \reg_b|q[27]~feeder_combout\ : std_logic;
SIGNAL \regfile_writedata_mux|y[26]~26_combout\ : std_logic;
SIGNAL \regfile|regs[10][26]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[10][26]~q\ : std_logic;
SIGNAL \regfile|regs[8][26]~q\ : std_logic;
SIGNAL \regfile|Mux37~12_combout\ : std_logic;
SIGNAL \regfile|regs[11][26]~q\ : std_logic;
SIGNAL \regfile|regs[9][26]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[9][26]~q\ : std_logic;
SIGNAL \regfile|Mux37~13_combout\ : std_logic;
SIGNAL \regfile|regs[4][26]~q\ : std_logic;
SIGNAL \regfile|regs[5][26]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[5][26]~q\ : std_logic;
SIGNAL \regfile|Mux37~14_combout\ : std_logic;
SIGNAL \regfile|regs[7][26]~q\ : std_logic;
SIGNAL \regfile|regs[6][26]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[6][26]~q\ : std_logic;
SIGNAL \regfile|Mux37~15_combout\ : std_logic;
SIGNAL \regfile|regs[2][26]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[2][26]~q\ : std_logic;
SIGNAL \regfile|regs[1][26]~q\ : std_logic;
SIGNAL \regfile|Mux37~16_combout\ : std_logic;
SIGNAL \regfile|regs[3][26]~q\ : std_logic;
SIGNAL \regfile|Mux37~17_combout\ : std_logic;
SIGNAL \regfile|Mux37~18_combout\ : std_logic;
SIGNAL \regfile|regs[12][26]~q\ : std_logic;
SIGNAL \regfile|regs[13][26]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[13][26]~q\ : std_logic;
SIGNAL \regfile|Mux37~19_combout\ : std_logic;
SIGNAL \regfile|regs[14][26]~q\ : std_logic;
SIGNAL \regfile|regs[15][26]~q\ : std_logic;
SIGNAL \regfile|Mux37~20_combout\ : std_logic;
SIGNAL \regfile|regs[26][26]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[26][26]~q\ : std_logic;
SIGNAL \regfile|regs[30][26]~q\ : std_logic;
SIGNAL \regfile|regs[18][26]~q\ : std_logic;
SIGNAL \regfile|regs[22][26]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[22][26]~q\ : std_logic;
SIGNAL \regfile|Mux37~2_combout\ : std_logic;
SIGNAL \regfile|Mux37~3_combout\ : std_logic;
SIGNAL \regfile|regs[27][26]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[27][26]~q\ : std_logic;
SIGNAL \regfile|regs[31][26]~q\ : std_logic;
SIGNAL \regfile|regs[19][26]~q\ : std_logic;
SIGNAL \regfile|regs[23][26]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[23][26]~q\ : std_logic;
SIGNAL \regfile|Mux37~9_combout\ : std_logic;
SIGNAL \regfile|Mux37~10_combout\ : std_logic;
SIGNAL \regfile|regs[20][26]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[20][26]~q\ : std_logic;
SIGNAL \regfile|regs[28][26]~q\ : std_logic;
SIGNAL \regfile|regs[24][26]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[24][26]~q\ : std_logic;
SIGNAL \regfile|regs[16][26]~q\ : std_logic;
SIGNAL \regfile|Mux37~6_combout\ : std_logic;
SIGNAL \regfile|Mux37~7_combout\ : std_logic;
SIGNAL \regfile|regs[25][26]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[25][26]~q\ : std_logic;
SIGNAL \regfile|regs[17][26]~q\ : std_logic;
SIGNAL \regfile|Mux37~4_combout\ : std_logic;
SIGNAL \regfile|regs[29][26]~q\ : std_logic;
SIGNAL \regfile|regs[21][26]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[21][26]~q\ : std_logic;
SIGNAL \regfile|Mux37~5_combout\ : std_logic;
SIGNAL \regfile|Mux37~8_combout\ : std_logic;
SIGNAL \regfile|Mux37~11_combout\ : std_logic;
SIGNAL \regfile|Mux37~21_combout\ : std_logic;
SIGNAL \regfile|Mux37~22_combout\ : std_logic;
SIGNAL \reg_b|q[26]~feeder_combout\ : std_logic;
SIGNAL \regfile_writedata_mux|y[25]~25_combout\ : std_logic;
SIGNAL \regfile|regs[12][25]~q\ : std_logic;
SIGNAL \regfile|regs[14][25]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[14][25]~q\ : std_logic;
SIGNAL \regfile|Mux38~19_combout\ : std_logic;
SIGNAL \regfile|regs[13][25]~q\ : std_logic;
SIGNAL \regfile|regs[15][25]~q\ : std_logic;
SIGNAL \regfile|Mux38~20_combout\ : std_logic;
SIGNAL \regfile|regs[10][25]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[10][25]~q\ : std_logic;
SIGNAL \regfile|regs[9][25]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[9][25]~q\ : std_logic;
SIGNAL \regfile|regs[8][25]~q\ : std_logic;
SIGNAL \regfile|Mux38~2_combout\ : std_logic;
SIGNAL \regfile|regs[11][25]~q\ : std_logic;
SIGNAL \regfile|Mux38~3_combout\ : std_logic;
SIGNAL \regfile|regs[24][25]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[24][25]~q\ : std_logic;
SIGNAL \regfile|regs[16][25]~q\ : std_logic;
SIGNAL \regfile|Mux38~8_combout\ : std_logic;
SIGNAL \regfile|regs[20][25]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[20][25]~q\ : std_logic;
SIGNAL \regfile|regs[28][25]~q\ : std_logic;
SIGNAL \regfile|Mux38~9_combout\ : std_logic;
SIGNAL \regfile|regs[26][25]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[26][25]~q\ : std_logic;
SIGNAL \regfile|regs[30][25]~q\ : std_logic;
SIGNAL \regfile|regs[18][25]~q\ : std_logic;
SIGNAL \regfile|regs[22][25]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[22][25]~q\ : std_logic;
SIGNAL \regfile|Mux38~6_combout\ : std_logic;
SIGNAL \regfile|Mux38~7_combout\ : std_logic;
SIGNAL \regfile|Mux38~10_combout\ : std_logic;
SIGNAL \regfile|regs[17][25]~q\ : std_logic;
SIGNAL \regfile|regs[25][25]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[25][25]~q\ : std_logic;
SIGNAL \regfile|Mux38~4_combout\ : std_logic;
SIGNAL \regfile|regs[29][25]~q\ : std_logic;
SIGNAL \regfile|regs[21][25]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[21][25]~q\ : std_logic;
SIGNAL \regfile|Mux38~5_combout\ : std_logic;
SIGNAL \regfile|regs[19][25]~q\ : std_logic;
SIGNAL \regfile|regs[23][25]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[23][25]~q\ : std_logic;
SIGNAL \regfile|Mux38~11_combout\ : std_logic;
SIGNAL \regfile|regs[27][25]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[27][25]~q\ : std_logic;
SIGNAL \regfile|regs[31][25]~q\ : std_logic;
SIGNAL \regfile|Mux38~12_combout\ : std_logic;
SIGNAL \regfile|Mux38~13_combout\ : std_logic;
SIGNAL \regfile|regs[4][25]~q\ : std_logic;
SIGNAL \regfile|regs[6][25]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[6][25]~q\ : std_logic;
SIGNAL \regfile|Mux38~14_combout\ : std_logic;
SIGNAL \regfile|regs[7][25]~q\ : std_logic;
SIGNAL \regfile|regs[5][25]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[5][25]~q\ : std_logic;
SIGNAL \regfile|Mux38~15_combout\ : std_logic;
SIGNAL \regfile|regs[1][25]~q\ : std_logic;
SIGNAL \regfile|Mux38~16_combout\ : std_logic;
SIGNAL \regfile|regs[2][25]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[2][25]~q\ : std_logic;
SIGNAL \regfile|regs[3][25]~q\ : std_logic;
SIGNAL \regfile|Mux38~17_combout\ : std_logic;
SIGNAL \regfile|Mux38~18_combout\ : std_logic;
SIGNAL \regfile|Mux38~21_combout\ : std_logic;
SIGNAL \regfile|Mux38~22_combout\ : std_logic;
SIGNAL \reg_b|q[25]~feeder_combout\ : std_logic;
SIGNAL \regfile_writedata_mux|y[24]~24_combout\ : std_logic;
SIGNAL \regfile|regs[20][24]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[20][24]~q\ : std_logic;
SIGNAL \regfile|regs[28][24]~q\ : std_logic;
SIGNAL \regfile|regs[24][24]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[24][24]~q\ : std_logic;
SIGNAL \regfile|regs[16][24]~q\ : std_logic;
SIGNAL \regfile|Mux39~6_combout\ : std_logic;
SIGNAL \regfile|Mux39~7_combout\ : std_logic;
SIGNAL \regfile|regs[21][24]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[21][24]~q\ : std_logic;
SIGNAL \regfile|regs[29][24]~q\ : std_logic;
SIGNAL \regfile|regs[17][24]~q\ : std_logic;
SIGNAL \regfile|regs[25][24]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[25][24]~q\ : std_logic;
SIGNAL \regfile|Mux39~4_combout\ : std_logic;
SIGNAL \regfile|Mux39~5_combout\ : std_logic;
SIGNAL \regfile|Mux39~8_combout\ : std_logic;
SIGNAL \regfile|regs[26][24]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[26][24]~q\ : std_logic;
SIGNAL \regfile|regs[30][24]~q\ : std_logic;
SIGNAL \regfile|regs[22][24]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[22][24]~q\ : std_logic;
SIGNAL \regfile|regs[18][24]~q\ : std_logic;
SIGNAL \regfile|Mux39~2_combout\ : std_logic;
SIGNAL \regfile|Mux39~3_combout\ : std_logic;
SIGNAL \regfile|regs[27][24]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[27][24]~q\ : std_logic;
SIGNAL \regfile|regs[31][24]~q\ : std_logic;
SIGNAL \regfile|regs[19][24]~q\ : std_logic;
SIGNAL \regfile|regs[23][24]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[23][24]~q\ : std_logic;
SIGNAL \regfile|Mux39~9_combout\ : std_logic;
SIGNAL \regfile|Mux39~10_combout\ : std_logic;
SIGNAL \regfile|Mux39~11_combout\ : std_logic;
SIGNAL \regfile|regs[15][24]~q\ : std_logic;
SIGNAL \regfile|regs[12][24]~q\ : std_logic;
SIGNAL \regfile|regs[13][24]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[13][24]~q\ : std_logic;
SIGNAL \regfile|Mux39~19_combout\ : std_logic;
SIGNAL \regfile|regs[14][24]~q\ : std_logic;
SIGNAL \regfile|Mux39~20_combout\ : std_logic;
SIGNAL \regfile|regs[10][24]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[10][24]~q\ : std_logic;
SIGNAL \regfile|regs[8][24]~q\ : std_logic;
SIGNAL \regfile|Mux39~12_combout\ : std_logic;
SIGNAL \regfile|regs[11][24]~q\ : std_logic;
SIGNAL \regfile|regs[9][24]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[9][24]~q\ : std_logic;
SIGNAL \regfile|Mux39~13_combout\ : std_logic;
SIGNAL \regfile|regs[2][24]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[2][24]~q\ : std_logic;
SIGNAL \regfile|regs[1][24]~q\ : std_logic;
SIGNAL \regfile|Mux39~16_combout\ : std_logic;
SIGNAL \regfile|regs[3][24]~q\ : std_logic;
SIGNAL \regfile|regs[4][24]~q\ : std_logic;
SIGNAL \regfile|regs[5][24]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[5][24]~q\ : std_logic;
SIGNAL \regfile|Mux39~14_combout\ : std_logic;
SIGNAL \regfile|regs[7][24]~q\ : std_logic;
SIGNAL \regfile|regs[6][24]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[6][24]~q\ : std_logic;
SIGNAL \regfile|Mux39~15_combout\ : std_logic;
SIGNAL \regfile|Mux39~17_combout\ : std_logic;
SIGNAL \regfile|Mux39~18_combout\ : std_logic;
SIGNAL \regfile|Mux39~21_combout\ : std_logic;
SIGNAL \regfile|Mux39~22_combout\ : std_logic;
SIGNAL \reg_b|q[24]~feeder_combout\ : std_logic;
SIGNAL \regfile_writedata_mux|y[23]~22_combout\ : std_logic;
SIGNAL \regfile|regs[15][23]~q\ : std_logic;
SIGNAL \regfile|regs[13][23]~q\ : std_logic;
SIGNAL \regfile|regs[12][23]~q\ : std_logic;
SIGNAL \regfile|regs[14][23]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[14][23]~q\ : std_logic;
SIGNAL \regfile|Mux40~19_combout\ : std_logic;
SIGNAL \regfile|Mux40~20_combout\ : std_logic;
SIGNAL \regfile|regs[1][23]~q\ : std_logic;
SIGNAL \regfile|regs[4][23]~q\ : std_logic;
SIGNAL \regfile|regs[6][23]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[6][23]~q\ : std_logic;
SIGNAL \regfile|Mux40~14_combout\ : std_logic;
SIGNAL \regfile|regs[7][23]~q\ : std_logic;
SIGNAL \regfile|regs[5][23]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[5][23]~q\ : std_logic;
SIGNAL \regfile|Mux40~15_combout\ : std_logic;
SIGNAL \regfile|Mux40~16_combout\ : std_logic;
SIGNAL \regfile|regs[2][23]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[2][23]~q\ : std_logic;
SIGNAL \regfile|regs[3][23]~q\ : std_logic;
SIGNAL \regfile|Mux40~17_combout\ : std_logic;
SIGNAL \regfile|regs[19][23]~q\ : std_logic;
SIGNAL \regfile|regs[23][23]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[23][23]~q\ : std_logic;
SIGNAL \regfile|Mux40~11_combout\ : std_logic;
SIGNAL \regfile|regs[27][23]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[27][23]~q\ : std_logic;
SIGNAL \regfile|regs[31][23]~q\ : std_logic;
SIGNAL \regfile|Mux40~12_combout\ : std_logic;
SIGNAL \regfile|regs[25][23]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[25][23]~q\ : std_logic;
SIGNAL \regfile|regs[17][23]~q\ : std_logic;
SIGNAL \regfile|Mux40~4_combout\ : std_logic;
SIGNAL \regfile|regs[29][23]~q\ : std_logic;
SIGNAL \regfile|regs[21][23]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[21][23]~q\ : std_logic;
SIGNAL \regfile|Mux40~5_combout\ : std_logic;
SIGNAL \regfile|regs[20][23]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[20][23]~q\ : std_logic;
SIGNAL \regfile|regs[28][23]~q\ : std_logic;
SIGNAL \regfile|regs[16][23]~q\ : std_logic;
SIGNAL \regfile|regs[24][23]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[24][23]~q\ : std_logic;
SIGNAL \regfile|Mux40~8_combout\ : std_logic;
SIGNAL \regfile|Mux40~9_combout\ : std_logic;
SIGNAL \regfile|regs[26][23]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[26][23]~q\ : std_logic;
SIGNAL \regfile|regs[30][23]~q\ : std_logic;
SIGNAL \regfile|regs[22][23]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[22][23]~q\ : std_logic;
SIGNAL \regfile|regs[18][23]~q\ : std_logic;
SIGNAL \regfile|Mux40~6_combout\ : std_logic;
SIGNAL \regfile|Mux40~7_combout\ : std_logic;
SIGNAL \regfile|Mux40~10_combout\ : std_logic;
SIGNAL \regfile|Mux40~13_combout\ : std_logic;
SIGNAL \regfile|Mux40~18_combout\ : std_logic;
SIGNAL \regfile|regs[10][23]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[10][23]~q\ : std_logic;
SIGNAL \regfile|regs[11][23]~q\ : std_logic;
SIGNAL \regfile|regs[8][23]~q\ : std_logic;
SIGNAL \regfile|regs[9][23]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[9][23]~q\ : std_logic;
SIGNAL \regfile|Mux40~2_combout\ : std_logic;
SIGNAL \regfile|Mux40~3_combout\ : std_logic;
SIGNAL \regfile|Mux40~21_combout\ : std_logic;
SIGNAL \regfile|Mux40~22_combout\ : std_logic;
SIGNAL \reg_b|q[23]~feeder_combout\ : std_logic;
SIGNAL \regfile_writedata_mux|y[22]~20_combout\ : std_logic;
SIGNAL \regfile|regs[15][22]~q\ : std_logic;
SIGNAL \regfile|regs[13][22]~q\ : std_logic;
SIGNAL \regfile|regs[12][22]~q\ : std_logic;
SIGNAL \regfile|regs[14][22]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[14][22]~q\ : std_logic;
SIGNAL \regfile|Mux41~19_combout\ : std_logic;
SIGNAL \regfile|Mux41~20_combout\ : std_logic;
SIGNAL \regfile|regs[8][22]~q\ : std_logic;
SIGNAL \regfile|regs[9][22]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[9][22]~q\ : std_logic;
SIGNAL \regfile|Mux41~2_combout\ : std_logic;
SIGNAL \regfile|regs[11][22]~q\ : std_logic;
SIGNAL \regfile|regs[10][22]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[10][22]~q\ : std_logic;
SIGNAL \regfile|Mux41~3_combout\ : std_logic;
SIGNAL \regfile|regs[6][22]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[6][22]~q\ : std_logic;
SIGNAL \regfile|regs[4][22]~q\ : std_logic;
SIGNAL \regfile|Mux41~14_combout\ : std_logic;
SIGNAL \regfile|regs[7][22]~q\ : std_logic;
SIGNAL \regfile|regs[5][22]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[5][22]~q\ : std_logic;
SIGNAL \regfile|Mux41~15_combout\ : std_logic;
SIGNAL \regfile|regs[1][22]~q\ : std_logic;
SIGNAL \regfile|Mux41~16_combout\ : std_logic;
SIGNAL \regfile|regs[2][22]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[2][22]~q\ : std_logic;
SIGNAL \regfile|regs[3][22]~q\ : std_logic;
SIGNAL \regfile|Mux41~17_combout\ : std_logic;
SIGNAL \regfile|regs[19][22]~q\ : std_logic;
SIGNAL \regfile|regs[23][22]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[23][22]~q\ : std_logic;
SIGNAL \regfile|Mux41~11_combout\ : std_logic;
SIGNAL \regfile|regs[27][22]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[27][22]~q\ : std_logic;
SIGNAL \regfile|regs[31][22]~q\ : std_logic;
SIGNAL \regfile|Mux41~12_combout\ : std_logic;
SIGNAL \regfile|regs[21][22]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[21][22]~q\ : std_logic;
SIGNAL \regfile|regs[29][22]~q\ : std_logic;
SIGNAL \regfile|regs[17][22]~q\ : std_logic;
SIGNAL \regfile|regs[25][22]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[25][22]~q\ : std_logic;
SIGNAL \regfile|Mux41~4_combout\ : std_logic;
SIGNAL \regfile|Mux41~5_combout\ : std_logic;
SIGNAL \regfile|regs[22][22]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[22][22]~q\ : std_logic;
SIGNAL \regfile|regs[18][22]~q\ : std_logic;
SIGNAL \regfile|Mux41~6_combout\ : std_logic;
SIGNAL \regfile|regs[30][22]~q\ : std_logic;
SIGNAL \regfile|regs[26][22]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[26][22]~q\ : std_logic;
SIGNAL \regfile|Mux41~7_combout\ : std_logic;
SIGNAL \regfile|regs[20][22]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[20][22]~q\ : std_logic;
SIGNAL \regfile|regs[28][22]~q\ : std_logic;
SIGNAL \regfile|regs[16][22]~q\ : std_logic;
SIGNAL \regfile|regs[24][22]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[24][22]~q\ : std_logic;
SIGNAL \regfile|Mux41~8_combout\ : std_logic;
SIGNAL \regfile|Mux41~9_combout\ : std_logic;
SIGNAL \regfile|Mux41~10_combout\ : std_logic;
SIGNAL \regfile|Mux41~13_combout\ : std_logic;
SIGNAL \regfile|Mux41~18_combout\ : std_logic;
SIGNAL \regfile|Mux41~21_combout\ : std_logic;
SIGNAL \regfile|Mux41~22_combout\ : std_logic;
SIGNAL \reg_b|q[22]~feeder_combout\ : std_logic;
SIGNAL \regfile_writedata_mux|y[21]~18_combout\ : std_logic;
SIGNAL \regfile|regs[10][21]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[10][21]~q\ : std_logic;
SIGNAL \regfile|regs[11][21]~q\ : std_logic;
SIGNAL \regfile|regs[8][21]~q\ : std_logic;
SIGNAL \regfile|regs[9][21]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[9][21]~q\ : std_logic;
SIGNAL \regfile|Mux42~2_combout\ : std_logic;
SIGNAL \regfile|Mux42~3_combout\ : std_logic;
SIGNAL \regfile|regs[14][21]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[14][21]~q\ : std_logic;
SIGNAL \regfile|regs[12][21]~q\ : std_logic;
SIGNAL \regfile|Mux42~19_combout\ : std_logic;
SIGNAL \regfile|regs[13][21]~q\ : std_logic;
SIGNAL \regfile|regs[15][21]~q\ : std_logic;
SIGNAL \regfile|Mux42~20_combout\ : std_logic;
SIGNAL \regfile|regs[6][21]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[6][21]~q\ : std_logic;
SIGNAL \regfile|regs[4][21]~q\ : std_logic;
SIGNAL \regfile|Mux42~14_combout\ : std_logic;
SIGNAL \regfile|regs[7][21]~q\ : std_logic;
SIGNAL \regfile|regs[5][21]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[5][21]~q\ : std_logic;
SIGNAL \regfile|Mux42~15_combout\ : std_logic;
SIGNAL \regfile|regs[1][21]~q\ : std_logic;
SIGNAL \regfile|Mux42~16_combout\ : std_logic;
SIGNAL \regfile|regs[2][21]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[2][21]~q\ : std_logic;
SIGNAL \regfile|regs[3][21]~q\ : std_logic;
SIGNAL \regfile|Mux42~17_combout\ : std_logic;
SIGNAL \regfile|regs[19][21]~q\ : std_logic;
SIGNAL \regfile|regs[23][21]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[23][21]~q\ : std_logic;
SIGNAL \regfile|Mux42~11_combout\ : std_logic;
SIGNAL \regfile|regs[27][21]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[27][21]~q\ : std_logic;
SIGNAL \regfile|regs[31][21]~q\ : std_logic;
SIGNAL \regfile|Mux42~12_combout\ : std_logic;
SIGNAL \regfile|regs[17][21]~q\ : std_logic;
SIGNAL \regfile|regs[25][21]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[25][21]~q\ : std_logic;
SIGNAL \regfile|Mux42~4_combout\ : std_logic;
SIGNAL \regfile|regs[29][21]~q\ : std_logic;
SIGNAL \regfile|regs[21][21]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[21][21]~q\ : std_logic;
SIGNAL \regfile|Mux42~5_combout\ : std_logic;
SIGNAL \regfile|regs[20][21]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[20][21]~q\ : std_logic;
SIGNAL \regfile|regs[28][21]~q\ : std_logic;
SIGNAL \regfile|regs[16][21]~q\ : std_logic;
SIGNAL \regfile|regs[24][21]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[24][21]~q\ : std_logic;
SIGNAL \regfile|Mux42~8_combout\ : std_logic;
SIGNAL \regfile|Mux42~9_combout\ : std_logic;
SIGNAL \regfile|regs[26][21]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[26][21]~q\ : std_logic;
SIGNAL \regfile|regs[30][21]~q\ : std_logic;
SIGNAL \regfile|regs[22][21]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[22][21]~q\ : std_logic;
SIGNAL \regfile|regs[18][21]~q\ : std_logic;
SIGNAL \regfile|Mux42~6_combout\ : std_logic;
SIGNAL \regfile|Mux42~7_combout\ : std_logic;
SIGNAL \regfile|Mux42~10_combout\ : std_logic;
SIGNAL \regfile|Mux42~13_combout\ : std_logic;
SIGNAL \regfile|Mux42~18_combout\ : std_logic;
SIGNAL \regfile|Mux42~21_combout\ : std_logic;
SIGNAL \regfile|Mux42~22_combout\ : std_logic;
SIGNAL \reg_b|q[21]~feeder_combout\ : std_logic;
SIGNAL \regfile_writedata_mux|y[10]~23_combout\ : std_logic;
SIGNAL \regfile|regs[2][10]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[2][10]~q\ : std_logic;
SIGNAL \regfile|regs[1][10]~q\ : std_logic;
SIGNAL \regfile|Mux53~16_combout\ : std_logic;
SIGNAL \regfile|regs[6][10]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[6][10]~q\ : std_logic;
SIGNAL \regfile|regs[4][10]~q\ : std_logic;
SIGNAL \regfile|regs[5][10]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[5][10]~q\ : std_logic;
SIGNAL \regfile|Mux53~14_combout\ : std_logic;
SIGNAL \regfile|regs[7][10]~q\ : std_logic;
SIGNAL \regfile|Mux53~15_combout\ : std_logic;
SIGNAL \regfile|regs[3][10]~q\ : std_logic;
SIGNAL \regfile|Mux53~17_combout\ : std_logic;
SIGNAL \regfile|regs[9][10]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[9][10]~q\ : std_logic;
SIGNAL \regfile|regs[11][10]~q\ : std_logic;
SIGNAL \regfile|regs[8][10]~q\ : std_logic;
SIGNAL \regfile|regs[10][10]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[10][10]~q\ : std_logic;
SIGNAL \regfile|Mux53~12_combout\ : std_logic;
SIGNAL \regfile|Mux53~13_combout\ : std_logic;
SIGNAL \regfile|Mux53~18_combout\ : std_logic;
SIGNAL \regfile|regs[23][10]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[23][10]~q\ : std_logic;
SIGNAL \regfile|regs[19][10]~q\ : std_logic;
SIGNAL \regfile|Mux53~9_combout\ : std_logic;
SIGNAL \regfile|regs[27][10]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[27][10]~q\ : std_logic;
SIGNAL \regfile|regs[31][10]~q\ : std_logic;
SIGNAL \regfile|Mux53~10_combout\ : std_logic;
SIGNAL \regfile|regs[22][10]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[22][10]~q\ : std_logic;
SIGNAL \regfile|regs[18][10]~q\ : std_logic;
SIGNAL \regfile|Mux53~2_combout\ : std_logic;
SIGNAL \regfile|regs[26][10]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[26][10]~q\ : std_logic;
SIGNAL \regfile|regs[30][10]~q\ : std_logic;
SIGNAL \regfile|Mux53~3_combout\ : std_logic;
SIGNAL \regfile|regs[20][10]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[20][10]~q\ : std_logic;
SIGNAL \regfile|regs[28][10]~q\ : std_logic;
SIGNAL \regfile|regs[16][10]~q\ : std_logic;
SIGNAL \regfile|regs[24][10]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[24][10]~q\ : std_logic;
SIGNAL \regfile|Mux53~6_combout\ : std_logic;
SIGNAL \regfile|Mux53~7_combout\ : std_logic;
SIGNAL \regfile|regs[17][10]~q\ : std_logic;
SIGNAL \regfile|regs[25][10]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[25][10]~q\ : std_logic;
SIGNAL \regfile|Mux53~4_combout\ : std_logic;
SIGNAL \regfile|regs[21][10]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[21][10]~q\ : std_logic;
SIGNAL \regfile|regs[29][10]~q\ : std_logic;
SIGNAL \regfile|Mux53~5_combout\ : std_logic;
SIGNAL \regfile|Mux53~8_combout\ : std_logic;
SIGNAL \regfile|Mux53~11_combout\ : std_logic;
SIGNAL \regfile|regs[15][10]~q\ : std_logic;
SIGNAL \regfile|regs[14][10]~q\ : std_logic;
SIGNAL \regfile|regs[12][10]~q\ : std_logic;
SIGNAL \regfile|regs[13][10]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[13][10]~q\ : std_logic;
SIGNAL \regfile|Mux53~19_combout\ : std_logic;
SIGNAL \regfile|Mux53~20_combout\ : std_logic;
SIGNAL \regfile|Mux53~21_combout\ : std_logic;
SIGNAL \regfile|Mux53~22_combout\ : std_logic;
SIGNAL \reg_b|q[10]~feeder_combout\ : std_logic;
SIGNAL \regfile_writedata_mux|y[9]~21_combout\ : std_logic;
SIGNAL \regfile|regs[1][9]~q\ : std_logic;
SIGNAL \regfile|regs[2][9]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[2][9]~q\ : std_logic;
SIGNAL \regfile|Mux54~16_combout\ : std_logic;
SIGNAL \regfile|regs[3][9]~q\ : std_logic;
SIGNAL \regfile|regs[6][9]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[6][9]~q\ : std_logic;
SIGNAL \regfile|regs[5][9]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[5][9]~q\ : std_logic;
SIGNAL \regfile|regs[4][9]~q\ : std_logic;
SIGNAL \regfile|Mux54~14_combout\ : std_logic;
SIGNAL \regfile|regs[7][9]~q\ : std_logic;
SIGNAL \regfile|Mux54~15_combout\ : std_logic;
SIGNAL \regfile|Mux54~17_combout\ : std_logic;
SIGNAL \regfile|regs[8][9]~q\ : std_logic;
SIGNAL \regfile|regs[10][9]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[10][9]~q\ : std_logic;
SIGNAL \regfile|Mux54~12_combout\ : std_logic;
SIGNAL \regfile|regs[11][9]~q\ : std_logic;
SIGNAL \regfile|regs[9][9]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[9][9]~q\ : std_logic;
SIGNAL \regfile|Mux54~13_combout\ : std_logic;
SIGNAL \regfile|Mux54~18_combout\ : std_logic;
SIGNAL \regfile|regs[13][9]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[13][9]~q\ : std_logic;
SIGNAL \regfile|regs[12][9]~q\ : std_logic;
SIGNAL \regfile|Mux54~19_combout\ : std_logic;
SIGNAL \regfile|regs[14][9]~q\ : std_logic;
SIGNAL \regfile|regs[15][9]~q\ : std_logic;
SIGNAL \regfile|Mux54~20_combout\ : std_logic;
SIGNAL \regfile|regs[22][9]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[22][9]~q\ : std_logic;
SIGNAL \regfile|regs[18][9]~q\ : std_logic;
SIGNAL \regfile|Mux54~2_combout\ : std_logic;
SIGNAL \regfile|regs[30][9]~q\ : std_logic;
SIGNAL \regfile|regs[26][9]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[26][9]~q\ : std_logic;
SIGNAL \regfile|Mux54~3_combout\ : std_logic;
SIGNAL \regfile|regs[20][9]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[20][9]~q\ : std_logic;
SIGNAL \regfile|regs[28][9]~q\ : std_logic;
SIGNAL \regfile|regs[16][9]~q\ : std_logic;
SIGNAL \regfile|regs[24][9]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[24][9]~q\ : std_logic;
SIGNAL \regfile|Mux54~6_combout\ : std_logic;
SIGNAL \regfile|Mux54~7_combout\ : std_logic;
SIGNAL \regfile|regs[25][9]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[25][9]~q\ : std_logic;
SIGNAL \regfile|regs[17][9]~q\ : std_logic;
SIGNAL \regfile|Mux54~4_combout\ : std_logic;
SIGNAL \regfile|regs[21][9]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[21][9]~q\ : std_logic;
SIGNAL \regfile|regs[29][9]~q\ : std_logic;
SIGNAL \regfile|Mux54~5_combout\ : std_logic;
SIGNAL \regfile|Mux54~8_combout\ : std_logic;
SIGNAL \regfile|regs[19][9]~q\ : std_logic;
SIGNAL \regfile|regs[23][9]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[23][9]~q\ : std_logic;
SIGNAL \regfile|Mux54~9_combout\ : std_logic;
SIGNAL \regfile|regs[27][9]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[27][9]~q\ : std_logic;
SIGNAL \regfile|regs[31][9]~q\ : std_logic;
SIGNAL \regfile|Mux54~10_combout\ : std_logic;
SIGNAL \regfile|Mux54~11_combout\ : std_logic;
SIGNAL \regfile|Mux54~21_combout\ : std_logic;
SIGNAL \regfile|Mux54~22_combout\ : std_logic;
SIGNAL \reg_b|q[9]~feeder_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout\ : std_logic;
SIGNAL \regfile_writedata_mux|y[8]~19_combout\ : std_logic;
SIGNAL \regfile|regs[6][8]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[6][8]~q\ : std_logic;
SIGNAL \regfile|regs[5][8]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[5][8]~q\ : std_logic;
SIGNAL \regfile|regs[4][8]~q\ : std_logic;
SIGNAL \regfile|Mux55~14_combout\ : std_logic;
SIGNAL \regfile|regs[7][8]~q\ : std_logic;
SIGNAL \regfile|Mux55~15_combout\ : std_logic;
SIGNAL \regfile|regs[3][8]~q\ : std_logic;
SIGNAL \regfile|regs[1][8]~q\ : std_logic;
SIGNAL \regfile|regs[2][8]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[2][8]~q\ : std_logic;
SIGNAL \regfile|Mux55~16_combout\ : std_logic;
SIGNAL \regfile|Mux55~17_combout\ : std_logic;
SIGNAL \regfile|regs[9][8]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[9][8]~q\ : std_logic;
SIGNAL \regfile|regs[11][8]~q\ : std_logic;
SIGNAL \regfile|regs[8][8]~q\ : std_logic;
SIGNAL \regfile|regs[10][8]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[10][8]~q\ : std_logic;
SIGNAL \regfile|Mux55~12_combout\ : std_logic;
SIGNAL \regfile|Mux55~13_combout\ : std_logic;
SIGNAL \regfile|Mux55~18_combout\ : std_logic;
SIGNAL \regfile|regs[19][8]~q\ : std_logic;
SIGNAL \regfile|regs[23][8]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[23][8]~q\ : std_logic;
SIGNAL \regfile|Mux55~9_combout\ : std_logic;
SIGNAL \regfile|regs[27][8]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[27][8]~q\ : std_logic;
SIGNAL \regfile|regs[31][8]~q\ : std_logic;
SIGNAL \regfile|Mux55~10_combout\ : std_logic;
SIGNAL \regfile|regs[26][8]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[26][8]~q\ : std_logic;
SIGNAL \regfile|regs[30][8]~q\ : std_logic;
SIGNAL \regfile|regs[22][8]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[22][8]~q\ : std_logic;
SIGNAL \regfile|regs[18][8]~q\ : std_logic;
SIGNAL \regfile|Mux55~2_combout\ : std_logic;
SIGNAL \regfile|Mux55~3_combout\ : std_logic;
SIGNAL \regfile|regs[17][8]~q\ : std_logic;
SIGNAL \regfile|regs[25][8]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[25][8]~q\ : std_logic;
SIGNAL \regfile|Mux55~4_combout\ : std_logic;
SIGNAL \regfile|regs[29][8]~q\ : std_logic;
SIGNAL \regfile|regs[21][8]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[21][8]~q\ : std_logic;
SIGNAL \regfile|Mux55~5_combout\ : std_logic;
SIGNAL \regfile|regs[20][8]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[20][8]~q\ : std_logic;
SIGNAL \regfile|regs[28][8]~q\ : std_logic;
SIGNAL \regfile|regs[16][8]~q\ : std_logic;
SIGNAL \regfile|regs[24][8]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[24][8]~q\ : std_logic;
SIGNAL \regfile|Mux55~6_combout\ : std_logic;
SIGNAL \regfile|Mux55~7_combout\ : std_logic;
SIGNAL \regfile|Mux55~8_combout\ : std_logic;
SIGNAL \regfile|Mux55~11_combout\ : std_logic;
SIGNAL \regfile|regs[12][8]~q\ : std_logic;
SIGNAL \regfile|regs[13][8]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[13][8]~q\ : std_logic;
SIGNAL \regfile|Mux55~19_combout\ : std_logic;
SIGNAL \regfile|regs[14][8]~q\ : std_logic;
SIGNAL \regfile|regs[15][8]~q\ : std_logic;
SIGNAL \regfile|Mux55~20_combout\ : std_logic;
SIGNAL \regfile|Mux55~21_combout\ : std_logic;
SIGNAL \regfile|Mux55~22_combout\ : std_logic;
SIGNAL \reg_b|q[8]~feeder_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout\ : std_logic;
SIGNAL \mem_data_reg|q[15]~feeder_combout\ : std_logic;
SIGNAL \regfile_writedata_mux|y[15]~11_combout\ : std_logic;
SIGNAL \regfile|regs[2][15]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[2][15]~q\ : std_logic;
SIGNAL \regfile|regs[1][15]~q\ : std_logic;
SIGNAL \regfile|Mux48~16_combout\ : std_logic;
SIGNAL \regfile|regs[3][15]~q\ : std_logic;
SIGNAL \regfile|regs[6][15]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[6][15]~q\ : std_logic;
SIGNAL \regfile|regs[5][15]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[5][15]~q\ : std_logic;
SIGNAL \regfile|regs[4][15]~q\ : std_logic;
SIGNAL \regfile|Mux48~14_combout\ : std_logic;
SIGNAL \regfile|regs[7][15]~q\ : std_logic;
SIGNAL \regfile|Mux48~15_combout\ : std_logic;
SIGNAL \regfile|Mux48~17_combout\ : std_logic;
SIGNAL \regfile|regs[9][15]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[9][15]~q\ : std_logic;
SIGNAL \regfile|regs[8][15]~q\ : std_logic;
SIGNAL \regfile|regs[10][15]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[10][15]~q\ : std_logic;
SIGNAL \regfile|Mux48~12_combout\ : std_logic;
SIGNAL \regfile|regs[11][15]~q\ : std_logic;
SIGNAL \regfile|Mux48~13_combout\ : std_logic;
SIGNAL \regfile|Mux48~18_combout\ : std_logic;
SIGNAL \regfile|regs[12][15]~q\ : std_logic;
SIGNAL \regfile|regs[13][15]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[13][15]~q\ : std_logic;
SIGNAL \regfile|Mux48~19_combout\ : std_logic;
SIGNAL \regfile|regs[14][15]~q\ : std_logic;
SIGNAL \regfile|regs[15][15]~q\ : std_logic;
SIGNAL \regfile|Mux48~20_combout\ : std_logic;
SIGNAL \regfile|regs[26][15]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[26][15]~q\ : std_logic;
SIGNAL \regfile|regs[30][15]~q\ : std_logic;
SIGNAL \regfile|regs[18][15]~q\ : std_logic;
SIGNAL \regfile|regs[22][15]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[22][15]~q\ : std_logic;
SIGNAL \regfile|Mux48~2_combout\ : std_logic;
SIGNAL \regfile|Mux48~3_combout\ : std_logic;
SIGNAL \regfile|regs[24][15]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[24][15]~q\ : std_logic;
SIGNAL \regfile|regs[16][15]~q\ : std_logic;
SIGNAL \regfile|Mux48~6_combout\ : std_logic;
SIGNAL \regfile|regs[20][15]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[20][15]~q\ : std_logic;
SIGNAL \regfile|regs[28][15]~q\ : std_logic;
SIGNAL \regfile|Mux48~7_combout\ : std_logic;
SIGNAL \regfile|regs[21][15]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[21][15]~q\ : std_logic;
SIGNAL \regfile|regs[29][15]~q\ : std_logic;
SIGNAL \regfile|regs[25][15]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[25][15]~q\ : std_logic;
SIGNAL \regfile|regs[17][15]~q\ : std_logic;
SIGNAL \regfile|Mux48~4_combout\ : std_logic;
SIGNAL \regfile|Mux48~5_combout\ : std_logic;
SIGNAL \regfile|Mux48~8_combout\ : std_logic;
SIGNAL \regfile|regs[19][15]~q\ : std_logic;
SIGNAL \regfile|regs[23][15]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[23][15]~q\ : std_logic;
SIGNAL \regfile|Mux48~9_combout\ : std_logic;
SIGNAL \regfile|regs[27][15]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[27][15]~q\ : std_logic;
SIGNAL \regfile|regs[31][15]~q\ : std_logic;
SIGNAL \regfile|Mux48~10_combout\ : std_logic;
SIGNAL \regfile|Mux48~11_combout\ : std_logic;
SIGNAL \regfile|Mux48~21_combout\ : std_logic;
SIGNAL \regfile|Mux48~22_combout\ : std_logic;
SIGNAL \reg_b|q[15]~feeder_combout\ : std_logic;
SIGNAL \regfile_writedata_mux|y[14]~13_combout\ : std_logic;
SIGNAL \regfile|regs[8][14]~q\ : std_logic;
SIGNAL \regfile|regs[9][14]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[9][14]~q\ : std_logic;
SIGNAL \regfile|Mux49~2_combout\ : std_logic;
SIGNAL \regfile|regs[11][14]~q\ : std_logic;
SIGNAL \regfile|regs[10][14]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[10][14]~q\ : std_logic;
SIGNAL \regfile|Mux49~3_combout\ : std_logic;
SIGNAL \regfile|regs[1][14]~q\ : std_logic;
SIGNAL \regfile|regs[5][14]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[5][14]~q\ : std_logic;
SIGNAL \regfile|regs[7][14]~q\ : std_logic;
SIGNAL \regfile|regs[6][14]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[6][14]~q\ : std_logic;
SIGNAL \regfile|regs[4][14]~q\ : std_logic;
SIGNAL \regfile|Mux49~14_combout\ : std_logic;
SIGNAL \regfile|Mux49~15_combout\ : std_logic;
SIGNAL \regfile|Mux49~16_combout\ : std_logic;
SIGNAL \regfile|regs[3][14]~q\ : std_logic;
SIGNAL \regfile|regs[2][14]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[2][14]~q\ : std_logic;
SIGNAL \regfile|Mux49~17_combout\ : std_logic;
SIGNAL \regfile|regs[16][14]~q\ : std_logic;
SIGNAL \regfile|regs[24][14]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[24][14]~q\ : std_logic;
SIGNAL \regfile|Mux49~8_combout\ : std_logic;
SIGNAL \regfile|regs[28][14]~q\ : std_logic;
SIGNAL \regfile|regs[20][14]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[20][14]~q\ : std_logic;
SIGNAL \regfile|Mux49~9_combout\ : std_logic;
SIGNAL \regfile|regs[22][14]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[22][14]~q\ : std_logic;
SIGNAL \regfile|regs[18][14]~q\ : std_logic;
SIGNAL \regfile|Mux49~6_combout\ : std_logic;
SIGNAL \regfile|regs[26][14]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[26][14]~q\ : std_logic;
SIGNAL \regfile|regs[30][14]~q\ : std_logic;
SIGNAL \regfile|Mux49~7_combout\ : std_logic;
SIGNAL \regfile|Mux49~10_combout\ : std_logic;
SIGNAL \regfile|regs[21][14]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[21][14]~q\ : std_logic;
SIGNAL \regfile|regs[29][14]~q\ : std_logic;
SIGNAL \regfile|regs[25][14]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[25][14]~q\ : std_logic;
SIGNAL \regfile|regs[17][14]~q\ : std_logic;
SIGNAL \regfile|Mux49~4_combout\ : std_logic;
SIGNAL \regfile|Mux49~5_combout\ : std_logic;
SIGNAL \regfile|regs[19][14]~q\ : std_logic;
SIGNAL \regfile|regs[23][14]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[23][14]~q\ : std_logic;
SIGNAL \regfile|Mux49~11_combout\ : std_logic;
SIGNAL \regfile|regs[27][14]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[27][14]~q\ : std_logic;
SIGNAL \regfile|regs[31][14]~q\ : std_logic;
SIGNAL \regfile|Mux49~12_combout\ : std_logic;
SIGNAL \regfile|Mux49~13_combout\ : std_logic;
SIGNAL \regfile|Mux49~18_combout\ : std_logic;
SIGNAL \regfile|regs[14][14]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[14][14]~q\ : std_logic;
SIGNAL \regfile|regs[12][14]~q\ : std_logic;
SIGNAL \regfile|Mux49~19_combout\ : std_logic;
SIGNAL \regfile|regs[13][14]~q\ : std_logic;
SIGNAL \regfile|regs[15][14]~q\ : std_logic;
SIGNAL \regfile|Mux49~20_combout\ : std_logic;
SIGNAL \regfile|Mux49~21_combout\ : std_logic;
SIGNAL \regfile|Mux49~22_combout\ : std_logic;
SIGNAL \reg_b|q[14]~feeder_combout\ : std_logic;
SIGNAL \regfile_writedata_mux|y[13]~15_combout\ : std_logic;
SIGNAL \regfile|regs[15][13]~q\ : std_logic;
SIGNAL \regfile|regs[14][13]~q\ : std_logic;
SIGNAL \regfile|regs[13][13]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[13][13]~q\ : std_logic;
SIGNAL \regfile|regs[12][13]~q\ : std_logic;
SIGNAL \regfile|Mux50~19_combout\ : std_logic;
SIGNAL \regfile|Mux50~20_combout\ : std_logic;
SIGNAL \regfile|regs[2][13]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[2][13]~q\ : std_logic;
SIGNAL \regfile|regs[1][13]~q\ : std_logic;
SIGNAL \regfile|Mux50~16_combout\ : std_logic;
SIGNAL \regfile|regs[5][13]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[5][13]~q\ : std_logic;
SIGNAL \regfile|regs[4][13]~q\ : std_logic;
SIGNAL \regfile|Mux50~14_combout\ : std_logic;
SIGNAL \regfile|regs[6][13]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[6][13]~q\ : std_logic;
SIGNAL \regfile|regs[7][13]~q\ : std_logic;
SIGNAL \regfile|Mux50~15_combout\ : std_logic;
SIGNAL \regfile|regs[3][13]~q\ : std_logic;
SIGNAL \regfile|Mux50~17_combout\ : std_logic;
SIGNAL \regfile|regs[9][13]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[9][13]~q\ : std_logic;
SIGNAL \regfile|regs[11][13]~q\ : std_logic;
SIGNAL \regfile|regs[10][13]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[10][13]~q\ : std_logic;
SIGNAL \regfile|regs[8][13]~q\ : std_logic;
SIGNAL \regfile|Mux50~12_combout\ : std_logic;
SIGNAL \regfile|Mux50~13_combout\ : std_logic;
SIGNAL \regfile|Mux50~18_combout\ : std_logic;
SIGNAL \regfile|regs[27][13]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[27][13]~q\ : std_logic;
SIGNAL \regfile|regs[23][13]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[23][13]~q\ : std_logic;
SIGNAL \regfile|regs[19][13]~q\ : std_logic;
SIGNAL \regfile|Mux50~9_combout\ : std_logic;
SIGNAL \regfile|regs[31][13]~q\ : std_logic;
SIGNAL \regfile|Mux50~10_combout\ : std_logic;
SIGNAL \regfile|regs[22][13]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[22][13]~q\ : std_logic;
SIGNAL \regfile|regs[18][13]~q\ : std_logic;
SIGNAL \regfile|Mux50~2_combout\ : std_logic;
SIGNAL \regfile|regs[26][13]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[26][13]~q\ : std_logic;
SIGNAL \regfile|regs[30][13]~q\ : std_logic;
SIGNAL \regfile|Mux50~3_combout\ : std_logic;
SIGNAL \regfile|regs[16][13]~q\ : std_logic;
SIGNAL \regfile|regs[24][13]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[24][13]~q\ : std_logic;
SIGNAL \regfile|Mux50~6_combout\ : std_logic;
SIGNAL \regfile|regs[28][13]~q\ : std_logic;
SIGNAL \regfile|regs[20][13]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[20][13]~q\ : std_logic;
SIGNAL \regfile|Mux50~7_combout\ : std_logic;
SIGNAL \regfile|regs[25][13]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[25][13]~q\ : std_logic;
SIGNAL \regfile|regs[17][13]~q\ : std_logic;
SIGNAL \regfile|Mux50~4_combout\ : std_logic;
SIGNAL \regfile|regs[21][13]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[21][13]~q\ : std_logic;
SIGNAL \regfile|regs[29][13]~q\ : std_logic;
SIGNAL \regfile|Mux50~5_combout\ : std_logic;
SIGNAL \regfile|Mux50~8_combout\ : std_logic;
SIGNAL \regfile|Mux50~11_combout\ : std_logic;
SIGNAL \regfile|Mux50~21_combout\ : std_logic;
SIGNAL \regfile|Mux50~22_combout\ : std_logic;
SIGNAL \reg_b|q[13]~feeder_combout\ : std_logic;
SIGNAL \regfile_writedata_mux|y[12]~12_combout\ : std_logic;
SIGNAL \regfile|regs[15][12]~q\ : std_logic;
SIGNAL \regfile|regs[13][12]~q\ : std_logic;
SIGNAL \regfile|regs[12][12]~q\ : std_logic;
SIGNAL \regfile|regs[14][12]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[14][12]~q\ : std_logic;
SIGNAL \regfile|Mux51~19_combout\ : std_logic;
SIGNAL \regfile|Mux51~20_combout\ : std_logic;
SIGNAL \regfile|regs[10][12]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[10][12]~q\ : std_logic;
SIGNAL \regfile|regs[11][12]~q\ : std_logic;
SIGNAL \regfile|regs[9][12]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[9][12]~q\ : std_logic;
SIGNAL \regfile|regs[8][12]~q\ : std_logic;
SIGNAL \regfile|Mux51~2_combout\ : std_logic;
SIGNAL \regfile|Mux51~3_combout\ : std_logic;
SIGNAL \regfile|regs[1][12]~q\ : std_logic;
SIGNAL \regfile|regs[5][12]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[5][12]~q\ : std_logic;
SIGNAL \regfile|regs[7][12]~q\ : std_logic;
SIGNAL \regfile|regs[6][12]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[6][12]~q\ : std_logic;
SIGNAL \regfile|regs[4][12]~q\ : std_logic;
SIGNAL \regfile|Mux51~14_combout\ : std_logic;
SIGNAL \regfile|Mux51~15_combout\ : std_logic;
SIGNAL \regfile|Mux51~16_combout\ : std_logic;
SIGNAL \regfile|regs[3][12]~q\ : std_logic;
SIGNAL \regfile|regs[2][12]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[2][12]~q\ : std_logic;
SIGNAL \regfile|Mux51~17_combout\ : std_logic;
SIGNAL \regfile|regs[19][12]~q\ : std_logic;
SIGNAL \regfile|regs[23][12]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[23][12]~q\ : std_logic;
SIGNAL \regfile|Mux51~11_combout\ : std_logic;
SIGNAL \regfile|regs[27][12]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[27][12]~q\ : std_logic;
SIGNAL \regfile|regs[31][12]~q\ : std_logic;
SIGNAL \regfile|Mux51~12_combout\ : std_logic;
SIGNAL \regfile|regs[21][12]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[21][12]~q\ : std_logic;
SIGNAL \regfile|regs[29][12]~q\ : std_logic;
SIGNAL \regfile|regs[25][12]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[25][12]~q\ : std_logic;
SIGNAL \regfile|regs[17][12]~q\ : std_logic;
SIGNAL \regfile|Mux51~4_combout\ : std_logic;
SIGNAL \regfile|Mux51~5_combout\ : std_logic;
SIGNAL \regfile|regs[16][12]~q\ : std_logic;
SIGNAL \regfile|regs[24][12]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[24][12]~q\ : std_logic;
SIGNAL \regfile|Mux51~8_combout\ : std_logic;
SIGNAL \regfile|regs[20][12]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[20][12]~q\ : std_logic;
SIGNAL \regfile|regs[28][12]~q\ : std_logic;
SIGNAL \regfile|Mux51~9_combout\ : std_logic;
SIGNAL \regfile|regs[18][12]~q\ : std_logic;
SIGNAL \regfile|regs[22][12]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[22][12]~q\ : std_logic;
SIGNAL \regfile|Mux51~6_combout\ : std_logic;
SIGNAL \regfile|regs[26][12]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[26][12]~q\ : std_logic;
SIGNAL \regfile|regs[30][12]~q\ : std_logic;
SIGNAL \regfile|Mux51~7_combout\ : std_logic;
SIGNAL \regfile|Mux51~10_combout\ : std_logic;
SIGNAL \regfile|Mux51~13_combout\ : std_logic;
SIGNAL \regfile|Mux51~18_combout\ : std_logic;
SIGNAL \regfile|Mux51~21_combout\ : std_logic;
SIGNAL \regfile|Mux51~22_combout\ : std_logic;
SIGNAL \reg_b|q[12]~feeder_combout\ : std_logic;
SIGNAL \regfile_writedata_mux|y[11]~14_combout\ : std_logic;
SIGNAL \regfile|regs[8][11]~q\ : std_logic;
SIGNAL \regfile|regs[10][11]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[10][11]~q\ : std_logic;
SIGNAL \regfile|Mux52~12_combout\ : std_logic;
SIGNAL \regfile|regs[9][11]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[9][11]~q\ : std_logic;
SIGNAL \regfile|regs[11][11]~q\ : std_logic;
SIGNAL \regfile|Mux52~13_combout\ : std_logic;
SIGNAL \regfile|regs[2][11]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[2][11]~q\ : std_logic;
SIGNAL \regfile|regs[1][11]~q\ : std_logic;
SIGNAL \regfile|Mux52~16_combout\ : std_logic;
SIGNAL \regfile|regs[5][11]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[5][11]~q\ : std_logic;
SIGNAL \regfile|regs[4][11]~q\ : std_logic;
SIGNAL \regfile|Mux52~14_combout\ : std_logic;
SIGNAL \regfile|regs[7][11]~q\ : std_logic;
SIGNAL \regfile|regs[6][11]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[6][11]~q\ : std_logic;
SIGNAL \regfile|Mux52~15_combout\ : std_logic;
SIGNAL \regfile|regs[3][11]~q\ : std_logic;
SIGNAL \regfile|Mux52~17_combout\ : std_logic;
SIGNAL \regfile|Mux52~18_combout\ : std_logic;
SIGNAL \regfile|regs[26][11]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[26][11]~q\ : std_logic;
SIGNAL \regfile|regs[30][11]~q\ : std_logic;
SIGNAL \regfile|regs[22][11]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[22][11]~q\ : std_logic;
SIGNAL \regfile|regs[18][11]~q\ : std_logic;
SIGNAL \regfile|Mux52~2_combout\ : std_logic;
SIGNAL \regfile|Mux52~3_combout\ : std_logic;
SIGNAL \regfile|regs[19][11]~q\ : std_logic;
SIGNAL \regfile|regs[23][11]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[23][11]~q\ : std_logic;
SIGNAL \regfile|Mux52~9_combout\ : std_logic;
SIGNAL \regfile|regs[27][11]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[27][11]~q\ : std_logic;
SIGNAL \regfile|regs[31][11]~q\ : std_logic;
SIGNAL \regfile|Mux52~10_combout\ : std_logic;
SIGNAL \regfile|regs[25][11]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[25][11]~q\ : std_logic;
SIGNAL \regfile|regs[17][11]~q\ : std_logic;
SIGNAL \regfile|Mux52~4_combout\ : std_logic;
SIGNAL \regfile|regs[21][11]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[21][11]~q\ : std_logic;
SIGNAL \regfile|regs[29][11]~q\ : std_logic;
SIGNAL \regfile|Mux52~5_combout\ : std_logic;
SIGNAL \regfile|regs[24][11]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[24][11]~q\ : std_logic;
SIGNAL \regfile|regs[16][11]~q\ : std_logic;
SIGNAL \regfile|Mux52~6_combout\ : std_logic;
SIGNAL \regfile|regs[28][11]~q\ : std_logic;
SIGNAL \regfile|regs[20][11]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[20][11]~q\ : std_logic;
SIGNAL \regfile|Mux52~7_combout\ : std_logic;
SIGNAL \regfile|Mux52~8_combout\ : std_logic;
SIGNAL \regfile|Mux52~11_combout\ : std_logic;
SIGNAL \regfile|regs[13][11]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[13][11]~q\ : std_logic;
SIGNAL \regfile|regs[12][11]~q\ : std_logic;
SIGNAL \regfile|Mux52~19_combout\ : std_logic;
SIGNAL \regfile|regs[14][11]~q\ : std_logic;
SIGNAL \regfile|regs[15][11]~q\ : std_logic;
SIGNAL \regfile|Mux52~20_combout\ : std_logic;
SIGNAL \regfile|Mux52~21_combout\ : std_logic;
SIGNAL \regfile|Mux52~22_combout\ : std_logic;
SIGNAL \reg_b|q[11]~feeder_combout\ : std_logic;
SIGNAL \regfile_writedata_mux|y[7]~17_combout\ : std_logic;
SIGNAL \regfile|regs[10][7]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[10][7]~q\ : std_logic;
SIGNAL \regfile|regs[9][7]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[9][7]~q\ : std_logic;
SIGNAL \regfile|regs[8][7]~q\ : std_logic;
SIGNAL \regfile|Mux56~2_combout\ : std_logic;
SIGNAL \regfile|regs[11][7]~q\ : std_logic;
SIGNAL \regfile|Mux56~3_combout\ : std_logic;
SIGNAL \regfile|regs[5][7]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[5][7]~q\ : std_logic;
SIGNAL \regfile|regs[7][7]~q\ : std_logic;
SIGNAL \regfile|regs[6][7]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[6][7]~q\ : std_logic;
SIGNAL \regfile|regs[4][7]~q\ : std_logic;
SIGNAL \regfile|Mux56~14_combout\ : std_logic;
SIGNAL \regfile|Mux56~15_combout\ : std_logic;
SIGNAL \regfile|regs[1][7]~q\ : std_logic;
SIGNAL \regfile|Mux56~16_combout\ : std_logic;
SIGNAL \regfile|regs[3][7]~q\ : std_logic;
SIGNAL \regfile|regs[2][7]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[2][7]~q\ : std_logic;
SIGNAL \regfile|Mux56~17_combout\ : std_logic;
SIGNAL \regfile|regs[27][7]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[27][7]~q\ : std_logic;
SIGNAL \regfile|regs[19][7]~q\ : std_logic;
SIGNAL \regfile|regs[23][7]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[23][7]~q\ : std_logic;
SIGNAL \regfile|Mux56~11_combout\ : std_logic;
SIGNAL \regfile|regs[31][7]~q\ : std_logic;
SIGNAL \regfile|Mux56~12_combout\ : std_logic;
SIGNAL \regfile|regs[21][7]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[21][7]~q\ : std_logic;
SIGNAL \regfile|regs[29][7]~q\ : std_logic;
SIGNAL \regfile|regs[17][7]~q\ : std_logic;
SIGNAL \regfile|regs[25][7]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[25][7]~q\ : std_logic;
SIGNAL \regfile|Mux56~4_combout\ : std_logic;
SIGNAL \regfile|Mux56~5_combout\ : std_logic;
SIGNAL \regfile|regs[20][7]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[20][7]~q\ : std_logic;
SIGNAL \regfile|regs[28][7]~q\ : std_logic;
SIGNAL \regfile|regs[16][7]~q\ : std_logic;
SIGNAL \regfile|regs[24][7]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[24][7]~q\ : std_logic;
SIGNAL \regfile|Mux56~8_combout\ : std_logic;
SIGNAL \regfile|Mux56~9_combout\ : std_logic;
SIGNAL \regfile|regs[18][7]~q\ : std_logic;
SIGNAL \regfile|regs[22][7]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[22][7]~q\ : std_logic;
SIGNAL \regfile|Mux56~6_combout\ : std_logic;
SIGNAL \regfile|regs[30][7]~q\ : std_logic;
SIGNAL \regfile|regs[26][7]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[26][7]~q\ : std_logic;
SIGNAL \regfile|Mux56~7_combout\ : std_logic;
SIGNAL \regfile|Mux56~10_combout\ : std_logic;
SIGNAL \regfile|Mux56~13_combout\ : std_logic;
SIGNAL \regfile|Mux56~18_combout\ : std_logic;
SIGNAL \regfile|regs[15][7]~q\ : std_logic;
SIGNAL \regfile|regs[13][7]~q\ : std_logic;
SIGNAL \regfile|regs[12][7]~q\ : std_logic;
SIGNAL \regfile|regs[14][7]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[14][7]~q\ : std_logic;
SIGNAL \regfile|Mux56~19_combout\ : std_logic;
SIGNAL \regfile|Mux56~20_combout\ : std_logic;
SIGNAL \regfile|Mux56~21_combout\ : std_logic;
SIGNAL \regfile|Mux56~22_combout\ : std_logic;
SIGNAL \reg_b|q[7]~feeder_combout\ : std_logic;
SIGNAL \regfile|rd_data1[3]~3_combout\ : std_logic;
SIGNAL \regfile_writedata_mux|y[6]~16_combout\ : std_logic;
SIGNAL \regfile|regs[1][6]~q\ : std_logic;
SIGNAL \regfile|regs[6][6]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[6][6]~q\ : std_logic;
SIGNAL \regfile|regs[4][6]~q\ : std_logic;
SIGNAL \regfile|Mux57~14_combout\ : std_logic;
SIGNAL \regfile|regs[7][6]~q\ : std_logic;
SIGNAL \regfile|regs[5][6]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[5][6]~q\ : std_logic;
SIGNAL \regfile|Mux57~15_combout\ : std_logic;
SIGNAL \regfile|Mux57~16_combout\ : std_logic;
SIGNAL \regfile|regs[3][6]~q\ : std_logic;
SIGNAL \regfile|regs[2][6]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[2][6]~q\ : std_logic;
SIGNAL \regfile|Mux57~17_combout\ : std_logic;
SIGNAL \regfile|regs[23][6]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[23][6]~q\ : std_logic;
SIGNAL \regfile|regs[19][6]~q\ : std_logic;
SIGNAL \regfile|Mux57~11_combout\ : std_logic;
SIGNAL \regfile|regs[27][6]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[27][6]~q\ : std_logic;
SIGNAL \regfile|regs[31][6]~q\ : std_logic;
SIGNAL \regfile|Mux57~12_combout\ : std_logic;
SIGNAL \regfile|regs[18][6]~q\ : std_logic;
SIGNAL \regfile|regs[22][6]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[22][6]~q\ : std_logic;
SIGNAL \regfile|Mux57~6_combout\ : std_logic;
SIGNAL \regfile|regs[30][6]~q\ : std_logic;
SIGNAL \regfile|regs[26][6]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[26][6]~q\ : std_logic;
SIGNAL \regfile|Mux57~7_combout\ : std_logic;
SIGNAL \regfile|regs[16][6]~q\ : std_logic;
SIGNAL \regfile|regs[24][6]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[24][6]~q\ : std_logic;
SIGNAL \regfile|Mux57~8_combout\ : std_logic;
SIGNAL \regfile|regs[28][6]~q\ : std_logic;
SIGNAL \regfile|regs[20][6]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[20][6]~q\ : std_logic;
SIGNAL \regfile|Mux57~9_combout\ : std_logic;
SIGNAL \regfile|Mux57~10_combout\ : std_logic;
SIGNAL \regfile|regs[21][6]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[21][6]~q\ : std_logic;
SIGNAL \regfile|regs[29][6]~q\ : std_logic;
SIGNAL \regfile|regs[25][6]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[25][6]~q\ : std_logic;
SIGNAL \regfile|regs[17][6]~q\ : std_logic;
SIGNAL \regfile|Mux57~4_combout\ : std_logic;
SIGNAL \regfile|Mux57~5_combout\ : std_logic;
SIGNAL \regfile|Mux57~13_combout\ : std_logic;
SIGNAL \regfile|Mux57~18_combout\ : std_logic;
SIGNAL \regfile|regs[8][6]~q\ : std_logic;
SIGNAL \regfile|regs[9][6]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[9][6]~q\ : std_logic;
SIGNAL \regfile|Mux57~2_combout\ : std_logic;
SIGNAL \regfile|regs[11][6]~q\ : std_logic;
SIGNAL \regfile|regs[10][6]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[10][6]~q\ : std_logic;
SIGNAL \regfile|Mux57~3_combout\ : std_logic;
SIGNAL \regfile|regs[15][6]~q\ : std_logic;
SIGNAL \regfile|regs[13][6]~q\ : std_logic;
SIGNAL \regfile|regs[14][6]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[14][6]~q\ : std_logic;
SIGNAL \regfile|regs[12][6]~q\ : std_logic;
SIGNAL \regfile|Mux57~19_combout\ : std_logic;
SIGNAL \regfile|Mux57~20_combout\ : std_logic;
SIGNAL \regfile|Mux57~21_combout\ : std_logic;
SIGNAL \regfile|Mux57~22_combout\ : std_logic;
SIGNAL \reg_b|q[6]~feeder_combout\ : std_logic;
SIGNAL \regfile_writedata_mux|y[5]~10_combout\ : std_logic;
SIGNAL \regfile|regs[8][5]~q\ : std_logic;
SIGNAL \regfile|regs[9][5]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[9][5]~q\ : std_logic;
SIGNAL \regfile|Mux58~2_combout\ : std_logic;
SIGNAL \regfile|regs[11][5]~q\ : std_logic;
SIGNAL \regfile|regs[10][5]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[10][5]~q\ : std_logic;
SIGNAL \regfile|Mux58~3_combout\ : std_logic;
SIGNAL \regfile|regs[2][5]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[2][5]~q\ : std_logic;
SIGNAL \regfile|regs[3][5]~q\ : std_logic;
SIGNAL \regfile|regs[1][5]~q\ : std_logic;
SIGNAL \regfile|regs[5][5]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[5][5]~q\ : std_logic;
SIGNAL \regfile|regs[7][5]~q\ : std_logic;
SIGNAL \regfile|regs[6][5]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[6][5]~q\ : std_logic;
SIGNAL \regfile|regs[4][5]~q\ : std_logic;
SIGNAL \regfile|Mux58~14_combout\ : std_logic;
SIGNAL \regfile|Mux58~15_combout\ : std_logic;
SIGNAL \regfile|Mux58~16_combout\ : std_logic;
SIGNAL \regfile|Mux58~17_combout\ : std_logic;
SIGNAL \regfile|regs[21][5]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[21][5]~q\ : std_logic;
SIGNAL \regfile|regs[25][5]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[25][5]~q\ : std_logic;
SIGNAL \regfile|regs[17][5]~q\ : std_logic;
SIGNAL \regfile|Mux58~4_combout\ : std_logic;
SIGNAL \regfile|regs[29][5]~q\ : std_logic;
SIGNAL \regfile|Mux58~5_combout\ : std_logic;
SIGNAL \regfile|regs[16][5]~q\ : std_logic;
SIGNAL \regfile|regs[24][5]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[24][5]~q\ : std_logic;
SIGNAL \regfile|Mux58~8_combout\ : std_logic;
SIGNAL \regfile|regs[20][5]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[20][5]~q\ : std_logic;
SIGNAL \regfile|regs[28][5]~q\ : std_logic;
SIGNAL \regfile|Mux58~9_combout\ : std_logic;
SIGNAL \regfile|regs[26][5]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[26][5]~q\ : std_logic;
SIGNAL \regfile|regs[30][5]~q\ : std_logic;
SIGNAL \regfile|regs[22][5]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[22][5]~q\ : std_logic;
SIGNAL \regfile|regs[18][5]~q\ : std_logic;
SIGNAL \regfile|Mux58~6_combout\ : std_logic;
SIGNAL \regfile|Mux58~7_combout\ : std_logic;
SIGNAL \regfile|Mux58~10_combout\ : std_logic;
SIGNAL \regfile|regs[19][5]~q\ : std_logic;
SIGNAL \regfile|regs[23][5]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[23][5]~q\ : std_logic;
SIGNAL \regfile|Mux58~11_combout\ : std_logic;
SIGNAL \regfile|regs[27][5]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[27][5]~q\ : std_logic;
SIGNAL \regfile|regs[31][5]~q\ : std_logic;
SIGNAL \regfile|Mux58~12_combout\ : std_logic;
SIGNAL \regfile|Mux58~13_combout\ : std_logic;
SIGNAL \regfile|Mux58~18_combout\ : std_logic;
SIGNAL \regfile|regs[12][5]~q\ : std_logic;
SIGNAL \regfile|regs[14][5]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[14][5]~q\ : std_logic;
SIGNAL \regfile|Mux58~19_combout\ : std_logic;
SIGNAL \regfile|regs[13][5]~q\ : std_logic;
SIGNAL \regfile|regs[15][5]~q\ : std_logic;
SIGNAL \regfile|Mux58~20_combout\ : std_logic;
SIGNAL \regfile|Mux58~21_combout\ : std_logic;
SIGNAL \regfile|Mux58~22_combout\ : std_logic;
SIGNAL \reg_b|q[5]~feeder_combout\ : std_logic;
SIGNAL \regfile_writedata_mux|y[4]~4_combout\ : std_logic;
SIGNAL \regfile|regs[26][4]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[26][4]~q\ : std_logic;
SIGNAL \regfile|regs[22][4]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[22][4]~q\ : std_logic;
SIGNAL \regfile|regs[18][4]~q\ : std_logic;
SIGNAL \regfile|Mux59~2_combout\ : std_logic;
SIGNAL \regfile|regs[30][4]~q\ : std_logic;
SIGNAL \regfile|Mux59~3_combout\ : std_logic;
SIGNAL \regfile|regs[19][4]~q\ : std_logic;
SIGNAL \regfile|regs[23][4]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[23][4]~q\ : std_logic;
SIGNAL \regfile|Mux59~9_combout\ : std_logic;
SIGNAL \regfile|regs[27][4]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[27][4]~q\ : std_logic;
SIGNAL \regfile|regs[31][4]~q\ : std_logic;
SIGNAL \regfile|Mux59~10_combout\ : std_logic;
SIGNAL \regfile|regs[21][4]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[21][4]~q\ : std_logic;
SIGNAL \regfile|regs[29][4]~q\ : std_logic;
SIGNAL \regfile|regs[25][4]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[25][4]~q\ : std_logic;
SIGNAL \regfile|regs[17][4]~q\ : std_logic;
SIGNAL \regfile|Mux59~4_combout\ : std_logic;
SIGNAL \regfile|Mux59~5_combout\ : std_logic;
SIGNAL \regfile|regs[20][4]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[20][4]~q\ : std_logic;
SIGNAL \regfile|regs[28][4]~q\ : std_logic;
SIGNAL \regfile|regs[24][4]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[24][4]~q\ : std_logic;
SIGNAL \regfile|regs[16][4]~q\ : std_logic;
SIGNAL \regfile|Mux59~6_combout\ : std_logic;
SIGNAL \regfile|Mux59~7_combout\ : std_logic;
SIGNAL \regfile|Mux59~8_combout\ : std_logic;
SIGNAL \regfile|Mux59~11_combout\ : std_logic;
SIGNAL \regfile|regs[12][4]~q\ : std_logic;
SIGNAL \regfile|regs[13][4]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[13][4]~q\ : std_logic;
SIGNAL \regfile|Mux59~19_combout\ : std_logic;
SIGNAL \regfile|regs[14][4]~q\ : std_logic;
SIGNAL \regfile|regs[15][4]~q\ : std_logic;
SIGNAL \regfile|Mux59~20_combout\ : std_logic;
SIGNAL \regfile|regs[2][4]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[2][4]~q\ : std_logic;
SIGNAL \regfile|regs[1][4]~q\ : std_logic;
SIGNAL \regfile|Mux59~16_combout\ : std_logic;
SIGNAL \regfile|regs[6][4]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[6][4]~q\ : std_logic;
SIGNAL \regfile|regs[7][4]~q\ : std_logic;
SIGNAL \regfile|regs[4][4]~q\ : std_logic;
SIGNAL \regfile|regs[5][4]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[5][4]~q\ : std_logic;
SIGNAL \regfile|Mux59~14_combout\ : std_logic;
SIGNAL \regfile|Mux59~15_combout\ : std_logic;
SIGNAL \regfile|regs[3][4]~q\ : std_logic;
SIGNAL \regfile|Mux59~17_combout\ : std_logic;
SIGNAL \regfile|regs[9][4]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[9][4]~q\ : std_logic;
SIGNAL \regfile|regs[11][4]~q\ : std_logic;
SIGNAL \regfile|regs[8][4]~q\ : std_logic;
SIGNAL \regfile|regs[10][4]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[10][4]~q\ : std_logic;
SIGNAL \regfile|Mux59~12_combout\ : std_logic;
SIGNAL \regfile|Mux59~13_combout\ : std_logic;
SIGNAL \regfile|Mux59~18_combout\ : std_logic;
SIGNAL \regfile|Mux59~21_combout\ : std_logic;
SIGNAL \regfile|Mux59~22_combout\ : std_logic;
SIGNAL \reg_b|q[4]~feeder_combout\ : std_logic;
SIGNAL \ir|q[17]~feeder_combout\ : std_logic;
SIGNAL \regfile_writedata_mux|y[3]~3_combout\ : std_logic;
SIGNAL \regfile|regs[8][3]~q\ : std_logic;
SIGNAL \regfile|regs[9][3]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[9][3]~q\ : std_logic;
SIGNAL \regfile|Mux60~2_combout\ : std_logic;
SIGNAL \regfile|regs[11][3]~q\ : std_logic;
SIGNAL \regfile|regs[10][3]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[10][3]~q\ : std_logic;
SIGNAL \regfile|Mux60~3_combout\ : std_logic;
SIGNAL \regfile|regs[27][3]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[27][3]~q\ : std_logic;
SIGNAL \regfile|regs[19][3]~q\ : std_logic;
SIGNAL \regfile|regs[23][3]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[23][3]~q\ : std_logic;
SIGNAL \regfile|Mux60~11_combout\ : std_logic;
SIGNAL \regfile|regs[31][3]~q\ : std_logic;
SIGNAL \regfile|Mux60~12_combout\ : std_logic;
SIGNAL \regfile|regs[21][3]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[21][3]~q\ : std_logic;
SIGNAL \regfile|regs[29][3]~q\ : std_logic;
SIGNAL \regfile|regs[17][3]~q\ : std_logic;
SIGNAL \regfile|regs[25][3]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[25][3]~q\ : std_logic;
SIGNAL \regfile|Mux60~4_combout\ : std_logic;
SIGNAL \regfile|Mux60~5_combout\ : std_logic;
SIGNAL \regfile|regs[18][3]~q\ : std_logic;
SIGNAL \regfile|regs[22][3]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[22][3]~q\ : std_logic;
SIGNAL \regfile|Mux60~6_combout\ : std_logic;
SIGNAL \regfile|regs[30][3]~q\ : std_logic;
SIGNAL \regfile|regs[26][3]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[26][3]~q\ : std_logic;
SIGNAL \regfile|Mux60~7_combout\ : std_logic;
SIGNAL \regfile|regs[20][3]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[20][3]~q\ : std_logic;
SIGNAL \regfile|regs[28][3]~q\ : std_logic;
SIGNAL \regfile|regs[24][3]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[24][3]~q\ : std_logic;
SIGNAL \regfile|regs[16][3]~q\ : std_logic;
SIGNAL \regfile|Mux60~8_combout\ : std_logic;
SIGNAL \regfile|Mux60~9_combout\ : std_logic;
SIGNAL \regfile|Mux60~10_combout\ : std_logic;
SIGNAL \regfile|Mux60~13_combout\ : std_logic;
SIGNAL \regfile|regs[2][3]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[2][3]~q\ : std_logic;
SIGNAL \regfile|regs[5][3]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[5][3]~q\ : std_logic;
SIGNAL \regfile|regs[7][3]~q\ : std_logic;
SIGNAL \regfile|regs[4][3]~q\ : std_logic;
SIGNAL \regfile|regs[6][3]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[6][3]~q\ : std_logic;
SIGNAL \regfile|Mux60~14_combout\ : std_logic;
SIGNAL \regfile|Mux60~15_combout\ : std_logic;
SIGNAL \regfile|regs[1][3]~q\ : std_logic;
SIGNAL \regfile|Mux60~16_combout\ : std_logic;
SIGNAL \regfile|regs[3][3]~q\ : std_logic;
SIGNAL \regfile|Mux60~17_combout\ : std_logic;
SIGNAL \regfile|Mux60~18_combout\ : std_logic;
SIGNAL \regfile|regs[15][3]~q\ : std_logic;
SIGNAL \regfile|regs[14][3]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[14][3]~q\ : std_logic;
SIGNAL \regfile|regs[12][3]~q\ : std_logic;
SIGNAL \regfile|Mux60~19_combout\ : std_logic;
SIGNAL \regfile|regs[13][3]~q\ : std_logic;
SIGNAL \regfile|Mux60~20_combout\ : std_logic;
SIGNAL \regfile|Mux60~21_combout\ : std_logic;
SIGNAL \regfile|Mux60~22_combout\ : std_logic;
SIGNAL \reg_b|q[3]~feeder_combout\ : std_logic;
SIGNAL \regfile_writedata_mux|y[2]~2_combout\ : std_logic;
SIGNAL \regfile|regs[19][2]~q\ : std_logic;
SIGNAL \regfile|regs[23][2]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[23][2]~q\ : std_logic;
SIGNAL \regfile|Mux61~9_combout\ : std_logic;
SIGNAL \regfile|regs[31][2]~q\ : std_logic;
SIGNAL \regfile|regs[27][2]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[27][2]~q\ : std_logic;
SIGNAL \regfile|Mux61~10_combout\ : std_logic;
SIGNAL \regfile|regs[20][2]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[20][2]~q\ : std_logic;
SIGNAL \regfile|regs[28][2]~q\ : std_logic;
SIGNAL \regfile|regs[24][2]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[24][2]~q\ : std_logic;
SIGNAL \regfile|regs[16][2]~q\ : std_logic;
SIGNAL \regfile|Mux61~6_combout\ : std_logic;
SIGNAL \regfile|Mux61~7_combout\ : std_logic;
SIGNAL \regfile|regs[17][2]~q\ : std_logic;
SIGNAL \regfile|regs[25][2]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[25][2]~q\ : std_logic;
SIGNAL \regfile|Mux61~4_combout\ : std_logic;
SIGNAL \regfile|regs[29][2]~q\ : std_logic;
SIGNAL \regfile|regs[21][2]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[21][2]~q\ : std_logic;
SIGNAL \regfile|Mux61~5_combout\ : std_logic;
SIGNAL \regfile|Mux61~8_combout\ : std_logic;
SIGNAL \regfile|regs[22][2]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[22][2]~q\ : std_logic;
SIGNAL \regfile|regs[18][2]~q\ : std_logic;
SIGNAL \regfile|Mux61~2_combout\ : std_logic;
SIGNAL \regfile|regs[30][2]~q\ : std_logic;
SIGNAL \regfile|regs[26][2]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[26][2]~q\ : std_logic;
SIGNAL \regfile|Mux61~3_combout\ : std_logic;
SIGNAL \regfile|Mux61~11_combout\ : std_logic;
SIGNAL \regfile|regs[6][2]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[6][2]~q\ : std_logic;
SIGNAL \regfile|regs[4][2]~q\ : std_logic;
SIGNAL \regfile|regs[5][2]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[5][2]~q\ : std_logic;
SIGNAL \regfile|Mux61~14_combout\ : std_logic;
SIGNAL \regfile|regs[7][2]~q\ : std_logic;
SIGNAL \regfile|Mux61~15_combout\ : std_logic;
SIGNAL \regfile|regs[2][2]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[2][2]~q\ : std_logic;
SIGNAL \regfile|regs[1][2]~q\ : std_logic;
SIGNAL \regfile|Mux61~16_combout\ : std_logic;
SIGNAL \regfile|regs[3][2]~q\ : std_logic;
SIGNAL \regfile|Mux61~17_combout\ : std_logic;
SIGNAL \regfile|regs[9][2]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[9][2]~q\ : std_logic;
SIGNAL \regfile|regs[11][2]~q\ : std_logic;
SIGNAL \regfile|regs[8][2]~q\ : std_logic;
SIGNAL \regfile|regs[10][2]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[10][2]~q\ : std_logic;
SIGNAL \regfile|Mux61~12_combout\ : std_logic;
SIGNAL \regfile|Mux61~13_combout\ : std_logic;
SIGNAL \regfile|Mux61~18_combout\ : std_logic;
SIGNAL \regfile|regs[15][2]~q\ : std_logic;
SIGNAL \regfile|regs[14][2]~q\ : std_logic;
SIGNAL \regfile|regs[13][2]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[13][2]~q\ : std_logic;
SIGNAL \regfile|regs[12][2]~q\ : std_logic;
SIGNAL \regfile|Mux61~19_combout\ : std_logic;
SIGNAL \regfile|Mux61~20_combout\ : std_logic;
SIGNAL \regfile|Mux61~21_combout\ : std_logic;
SIGNAL \regfile|Mux61~22_combout\ : std_logic;
SIGNAL \reg_b|q[2]~feeder_combout\ : std_logic;
SIGNAL \regfile|rd_data1[3]~6_combout\ : std_logic;
SIGNAL \regfile_writedata_mux|y[1]~1_combout\ : std_logic;
SIGNAL \regfile|regs[8][1]~q\ : std_logic;
SIGNAL \regfile|regs[9][1]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[9][1]~q\ : std_logic;
SIGNAL \regfile|Mux62~2_combout\ : std_logic;
SIGNAL \regfile|regs[11][1]~q\ : std_logic;
SIGNAL \regfile|regs[10][1]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[10][1]~q\ : std_logic;
SIGNAL \regfile|Mux62~3_combout\ : std_logic;
SIGNAL \regfile|regs[12][1]~q\ : std_logic;
SIGNAL \regfile|regs[14][1]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[14][1]~q\ : std_logic;
SIGNAL \regfile|Mux62~19_combout\ : std_logic;
SIGNAL \regfile|regs[13][1]~q\ : std_logic;
SIGNAL \regfile|regs[15][1]~q\ : std_logic;
SIGNAL \regfile|Mux62~20_combout\ : std_logic;
SIGNAL \regfile|regs[21][1]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[21][1]~q\ : std_logic;
SIGNAL \regfile|regs[29][1]~q\ : std_logic;
SIGNAL \regfile|regs[17][1]~q\ : std_logic;
SIGNAL \regfile|regs[25][1]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[25][1]~q\ : std_logic;
SIGNAL \regfile|Mux62~4_combout\ : std_logic;
SIGNAL \regfile|Mux62~5_combout\ : std_logic;
SIGNAL \regfile|regs[24][1]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[24][1]~q\ : std_logic;
SIGNAL \regfile|regs[16][1]~q\ : std_logic;
SIGNAL \regfile|Mux62~8_combout\ : std_logic;
SIGNAL \regfile|regs[20][1]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[20][1]~q\ : std_logic;
SIGNAL \regfile|regs[28][1]~q\ : std_logic;
SIGNAL \regfile|Mux62~9_combout\ : std_logic;
SIGNAL \regfile|regs[18][1]~q\ : std_logic;
SIGNAL \regfile|regs[22][1]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[22][1]~q\ : std_logic;
SIGNAL \regfile|Mux62~6_combout\ : std_logic;
SIGNAL \regfile|regs[30][1]~q\ : std_logic;
SIGNAL \regfile|regs[26][1]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[26][1]~q\ : std_logic;
SIGNAL \regfile|Mux62~7_combout\ : std_logic;
SIGNAL \regfile|Mux62~10_combout\ : std_logic;
SIGNAL \regfile|regs[27][1]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[27][1]~q\ : std_logic;
SIGNAL \regfile|regs[31][1]~q\ : std_logic;
SIGNAL \regfile|regs[19][1]~q\ : std_logic;
SIGNAL \regfile|regs[23][1]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[23][1]~q\ : std_logic;
SIGNAL \regfile|Mux62~11_combout\ : std_logic;
SIGNAL \regfile|Mux62~12_combout\ : std_logic;
SIGNAL \regfile|Mux62~13_combout\ : std_logic;
SIGNAL \regfile|regs[2][1]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[2][1]~q\ : std_logic;
SIGNAL \regfile|regs[5][1]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[5][1]~q\ : std_logic;
SIGNAL \regfile|regs[7][1]~q\ : std_logic;
SIGNAL \regfile|regs[4][1]~q\ : std_logic;
SIGNAL \regfile|regs[6][1]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[6][1]~q\ : std_logic;
SIGNAL \regfile|Mux62~14_combout\ : std_logic;
SIGNAL \regfile|Mux62~15_combout\ : std_logic;
SIGNAL \regfile|regs[1][1]~q\ : std_logic;
SIGNAL \regfile|Mux62~16_combout\ : std_logic;
SIGNAL \regfile|regs[3][1]~q\ : std_logic;
SIGNAL \regfile|Mux62~17_combout\ : std_logic;
SIGNAL \regfile|Mux62~18_combout\ : std_logic;
SIGNAL \regfile|Mux62~21_combout\ : std_logic;
SIGNAL \regfile|Mux62~22_combout\ : std_logic;
SIGNAL \reg_b|q[1]~feeder_combout\ : std_logic;
SIGNAL \ir|q[16]~feeder_combout\ : std_logic;
SIGNAL \regfile_writedata_mux|y[0]~0_combout\ : std_logic;
SIGNAL \regfile|regs[1][0]~q\ : std_logic;
SIGNAL \regfile|regs[2][0]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[2][0]~q\ : std_logic;
SIGNAL \regfile|Mux63~16_combout\ : std_logic;
SIGNAL \regfile|regs[3][0]~q\ : std_logic;
SIGNAL \regfile|regs[6][0]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[6][0]~q\ : std_logic;
SIGNAL \regfile|regs[7][0]~q\ : std_logic;
SIGNAL \regfile|regs[4][0]~q\ : std_logic;
SIGNAL \regfile|regs[5][0]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[5][0]~q\ : std_logic;
SIGNAL \regfile|Mux63~14_combout\ : std_logic;
SIGNAL \regfile|Mux63~15_combout\ : std_logic;
SIGNAL \regfile|Mux63~17_combout\ : std_logic;
SIGNAL \regfile|regs[9][0]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[9][0]~q\ : std_logic;
SIGNAL \regfile|regs[11][0]~q\ : std_logic;
SIGNAL \regfile|regs[8][0]~q\ : std_logic;
SIGNAL \regfile|regs[10][0]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[10][0]~q\ : std_logic;
SIGNAL \regfile|Mux63~12_combout\ : std_logic;
SIGNAL \regfile|Mux63~13_combout\ : std_logic;
SIGNAL \regfile|Mux63~18_combout\ : std_logic;
SIGNAL \regfile|regs[15][0]~q\ : std_logic;
SIGNAL \regfile|regs[14][0]~q\ : std_logic;
SIGNAL \regfile|regs[12][0]~q\ : std_logic;
SIGNAL \regfile|regs[13][0]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[13][0]~q\ : std_logic;
SIGNAL \regfile|Mux63~19_combout\ : std_logic;
SIGNAL \regfile|Mux63~20_combout\ : std_logic;
SIGNAL \regfile|regs[18][0]~q\ : std_logic;
SIGNAL \regfile|regs[22][0]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[22][0]~q\ : std_logic;
SIGNAL \regfile|Mux63~2_combout\ : std_logic;
SIGNAL \regfile|regs[30][0]~q\ : std_logic;
SIGNAL \regfile|regs[26][0]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[26][0]~q\ : std_logic;
SIGNAL \regfile|Mux63~3_combout\ : std_logic;
SIGNAL \regfile|regs[17][0]~q\ : std_logic;
SIGNAL \regfile|regs[25][0]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[25][0]~q\ : std_logic;
SIGNAL \regfile|Mux63~4_combout\ : std_logic;
SIGNAL \regfile|regs[21][0]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[21][0]~q\ : std_logic;
SIGNAL \regfile|regs[29][0]~q\ : std_logic;
SIGNAL \regfile|Mux63~5_combout\ : std_logic;
SIGNAL \regfile|regs[16][0]~q\ : std_logic;
SIGNAL \regfile|regs[20][0]~q\ : std_logic;
SIGNAL \regfile|Mux63~6_combout\ : std_logic;
SIGNAL \regfile|regs[24][0]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[24][0]~q\ : std_logic;
SIGNAL \regfile|regs[28][0]~q\ : std_logic;
SIGNAL \regfile|Mux63~7_combout\ : std_logic;
SIGNAL \regfile|Mux63~8_combout\ : std_logic;
SIGNAL \regfile|regs[19][0]~q\ : std_logic;
SIGNAL \regfile|regs[23][0]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[23][0]~q\ : std_logic;
SIGNAL \regfile|Mux63~9_combout\ : std_logic;
SIGNAL \regfile|regs[27][0]~feeder_combout\ : std_logic;
SIGNAL \regfile|regs[27][0]~q\ : std_logic;
SIGNAL \regfile|regs[31][0]~q\ : std_logic;
SIGNAL \regfile|Mux63~10_combout\ : std_logic;
SIGNAL \regfile|Mux63~11_combout\ : std_logic;
SIGNAL \regfile|Mux63~21_combout\ : std_logic;
SIGNAL \regfile|Mux63~22_combout\ : std_logic;
SIGNAL \reg_b|q[0]~feeder_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~6\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\ : std_logic;
SIGNAL \altera_internal_jtag~TDO\ : std_logic;
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \reg_b|q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regfile|rd_data1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ir|q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mem_data_reg|q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mem_module|temp_data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ : std_logic_vector(30 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_rst~inputclkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_rst~input_o\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TMSUTAP\ : std_logic;

BEGIN

ww_altera_reserved_tms <= altera_reserved_tms;
ww_altera_reserved_tck <= altera_reserved_tck;
ww_altera_reserved_tdi <= altera_reserved_tdi;
altera_reserved_tdo <= ww_altera_reserved_tdo;
ww_clk <= clk;
ww_rst <= rst;
ww_PCWriteCond <= PCWriteCond;
ww_PCWrite <= PCWrite;
ww_IorD <= IorD;
ww_MemRead <= MemRead;
ww_MemWrite <= MemWrite;
ww_MemToReg <= MemToReg;
ww_IRWrite <= IRWrite;
ww_JumpAndLink <= JumpAndLink;
ww_IsSigned <= IsSigned;
ww_PCSource <= PCSource;
ww_ALUOp <= ALUOp;
ww_ALUSrcB <= ALUSrcB;
ww_ALUSrcA <= ALUSrcA;
ww_RegWrite <= RegWrite;
ww_RegDst <= RegDst;
ww_inport0_in <= inport0_in;
ww_inport0_en <= inport0_en;
ww_inport1_in <= inport1_in;
ww_inport1_en <= inport1_en;
outport <= ww_outport;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\ <= (\reg_b|q\(20) & \reg_b|q\(19) & \reg_b|q\(18) & \reg_b|q\(17) & \reg_b|q\(16) & \reg_b|q\(15) & \reg_b|q\(14) & \reg_b|q\(13) & \reg_b|q\(12)
& \reg_b|q\(11) & \reg_b|q\(7) & \reg_b|q\(6) & \reg_b|q\(5) & \reg_b|q\(4) & \reg_b|q\(3) & \reg_b|q\(2) & \reg_b|q\(1) & \reg_b|q\(0));

\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\ <= (\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(20) & 
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(19) & \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(18) & 
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(17) & \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(16) & 
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(15) & \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(14) & 
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(13) & \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(12) & 
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11) & \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7) & 
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6) & \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5) & 
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4) & \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3) & 
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2) & \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1) & 
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0));

\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\ <= (\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & 
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & 
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(0) <= \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(0);
\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(1) <= \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(1);
\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(2) <= \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(2);
\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(3) <= \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(3);
\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(4) <= \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(4);
\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(5) <= \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(5);
\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(6) <= \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(6);
\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(7) <= \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(7);
\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(11) <= \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(8);
\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(12) <= \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(9);
\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(13) <= \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(10);
\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(14) <= \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(11);
\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(15) <= \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(12);
\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(16) <= \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(13);
\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(17) <= \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(14);
\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(18) <= \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(15);
\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(19) <= \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(16);
\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(20) <= \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(17);

\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_b\(0) <= \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(0);
\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_b\(1) <= \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(1);
\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_b\(2) <= \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(2);
\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_b\(3) <= \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(3);
\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_b\(4) <= \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(4);
\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_b\(5) <= \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(5);
\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_b\(6) <= \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(6);
\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_b\(7) <= \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(7);
\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_b\(11) <= \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(8);
\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_b\(12) <= \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(9);
\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_b\(13) <= \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(10);
\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_b\(14) <= \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(11);
\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_b\(15) <= \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(12);
\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_b\(16) <= \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(13);
\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_b\(17) <= \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(14);
\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_b\(18) <= \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(15);
\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_b\(19) <= \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(16);
\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_b\(20) <= \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(17);

\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \reg_b|q\(31) & \reg_b|q\(30) & \reg_b|q\(29) & \reg_b|q\(28) & \reg_b|q\(27) & \reg_b|q\(26) & \reg_b|q\(25) & 
\reg_b|q\(24) & \reg_b|q\(23) & \reg_b|q\(22) & \reg_b|q\(21) & \reg_b|q\(10) & \reg_b|q\(9) & \reg_b|q\(8));

\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAIN_bus\ <= (gnd & gnd & gnd & gnd & \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(31) & 
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(30) & \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(29) & 
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(28) & \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(27) & 
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(26) & \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(25) & 
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(24) & \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(23) & 
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(22) & \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(21) & 
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10) & \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9) & 
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8));

\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBADDR_bus\ <= (\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & 
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & 
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(8) <= \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus\(0);
\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(9) <= \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus\(1);
\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(10) <= \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus\(2);
\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(21) <= \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus\(3);
\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(22) <= \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus\(4);
\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(23) <= \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus\(5);
\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(24) <= \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus\(6);
\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(25) <= \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus\(7);
\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(26) <= \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus\(8);
\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(27) <= \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus\(9);
\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(28) <= \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus\(10);
\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(29) <= \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus\(11);
\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(30) <= \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus\(12);
\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(31) <= \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus\(13);

\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_b\(8) <= \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus\(0);
\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_b\(9) <= \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus\(1);
\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_b\(10) <= \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus\(2);
\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_b\(21) <= \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus\(3);
\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_b\(22) <= \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus\(4);
\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_b\(23) <= \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus\(5);
\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_b\(24) <= \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus\(6);
\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_b\(25) <= \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus\(7);
\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_b\(26) <= \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus\(8);
\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_b\(27) <= \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus\(9);
\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_b\(28) <= \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus\(10);
\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_b\(29) <= \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus\(11);
\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_b\(30) <= \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus\(12);
\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_b\(31) <= \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus\(13);

\~QUARTUS_CREATED_ADC1~_CHSEL_bus\ <= (\~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\);

\~QUARTUS_CREATED_ADC2~_CHSEL_bus\ <= (\~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\);

\rst~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \rst~input_o\);

\MemRead~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \MemRead~input_o\);

\clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk~input_o\);

\altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \altera_internal_jtag~TCKUTAP\);
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\ <= NOT \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\;
\ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ <= NOT \altera_internal_jtag~TCKUTAPclkctrl_outclk\;
\ALT_INV_rst~inputclkctrl_outclk\ <= NOT \rst~inputclkctrl_outclk\;
\ALT_INV_rst~input_o\ <= NOT \rst~input_o\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\;
\ALT_INV_altera_internal_jtag~TMSUTAP\ <= NOT \altera_internal_jtag~TMSUTAP\;

-- Location: LCCOMB_X44_Y49_N8
\~QUARTUS_CREATED_GND~I\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \~QUARTUS_CREATED_GND~I_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~QUARTUS_CREATED_GND~I_combout\);

-- Location: LCCOMB_X50_Y38_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout\);

-- Location: LCCOMB_X50_Y38_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout\);

-- Location: IOOBUF_X0_Y23_N2
\outport[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_outport(0));

-- Location: IOOBUF_X22_Y39_N30
\outport[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_outport(1));

-- Location: IOOBUF_X26_Y39_N16
\outport[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_outport(2));

-- Location: IOOBUF_X0_Y3_N23
\outport[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_outport(3));

-- Location: IOOBUF_X0_Y35_N16
\outport[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_outport(4));

-- Location: IOOBUF_X24_Y0_N30
\outport[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_outport(5));

-- Location: IOOBUF_X58_Y0_N2
\outport[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_outport(6));

-- Location: IOOBUF_X0_Y37_N9
\outport[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_outport(7));

-- Location: IOOBUF_X56_Y0_N2
\outport[8]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_outport(8));

-- Location: IOOBUF_X20_Y0_N23
\outport[9]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_outport(9));

-- Location: IOOBUF_X26_Y0_N30
\outport[10]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_outport(10));

-- Location: IOOBUF_X0_Y27_N9
\outport[11]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_outport(11));

-- Location: IOOBUF_X60_Y54_N30
\outport[12]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_outport(12));

-- Location: IOOBUF_X66_Y54_N2
\outport[13]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_outport(13));

-- Location: IOOBUF_X26_Y39_N2
\outport[14]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_outport(14));

-- Location: IOOBUF_X78_Y17_N2
\outport[15]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_outport(15));

-- Location: IOOBUF_X0_Y25_N23
\outport[16]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_outport(16));

-- Location: IOOBUF_X78_Y29_N9
\outport[17]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_outport(17));

-- Location: IOOBUF_X36_Y0_N2
\outport[18]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_outport(18));

-- Location: IOOBUF_X24_Y0_N16
\outport[19]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_outport(19));

-- Location: IOOBUF_X20_Y39_N9
\outport[20]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_outport(20));

-- Location: IOOBUF_X16_Y0_N16
\outport[21]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_outport(21));

-- Location: IOOBUF_X34_Y0_N30
\outport[22]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_outport(22));

-- Location: IOOBUF_X20_Y0_N9
\outport[23]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_outport(23));

-- Location: IOOBUF_X78_Y40_N16
\outport[24]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_outport(24));

-- Location: IOOBUF_X78_Y45_N2
\outport[25]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_outport(25));

-- Location: IOOBUF_X58_Y54_N30
\outport[26]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_outport(26));

-- Location: IOOBUF_X78_Y21_N23
\outport[27]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_outport(27));

-- Location: IOOBUF_X66_Y54_N23
\outport[28]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_outport(28));

-- Location: IOOBUF_X51_Y0_N16
\outport[29]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_outport(29));

-- Location: IOOBUF_X0_Y34_N9
\outport[30]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_outport(30));

-- Location: IOOBUF_X46_Y0_N9
\outport[31]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_outport(31));

-- Location: IOOBUF_X0_Y28_N23
\altera_reserved_tdo~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \altera_internal_jtag~TDO\,
	devoe => ww_devoe,
	o => ww_altera_reserved_tdo);

-- Location: IOIBUF_X0_Y29_N15
\altera_reserved_tms~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tms,
	o => \altera_reserved_tms~input_o\);

-- Location: IOIBUF_X0_Y29_N22
\altera_reserved_tck~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tck,
	o => \altera_reserved_tck~input_o\);

-- Location: IOIBUF_X0_Y28_N15
\altera_reserved_tdi~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tdi,
	o => \altera_reserved_tdi~input_o\);

-- Location: JTAG_X43_Y40_N0
altera_internal_jtag : fiftyfivenm_jtag
PORT MAP (
	tms => \altera_reserved_tms~input_o\,
	tck => \altera_reserved_tck~input_o\,
	tdi => \altera_reserved_tdi~input_o\,
	tdouser => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\,
	tdo => \altera_internal_jtag~TDO\,
	tmsutap => \altera_internal_jtag~TMSUTAP\,
	tckutap => \altera_internal_jtag~TCKUTAP\,
	tdiutap => \altera_internal_jtag~TDIUTAP\);

-- Location: CLKCTRL_G14
\altera_internal_jtag~TCKUTAPclkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\);

-- Location: LCCOMB_X47_Y40_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout\);

-- Location: LCCOMB_X50_Y39_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\);

-- Location: FF_X50_Y39_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3));

-- Location: LCCOMB_X50_Y39_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\);

-- Location: FF_X50_Y39_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4));

-- Location: LCCOMB_X50_Y39_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\);

-- Location: FF_X50_Y39_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5));

-- Location: LCCOMB_X50_Y39_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(6),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\);

-- Location: FF_X50_Y39_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(6));

-- Location: LCCOMB_X50_Y39_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\);

-- Location: FF_X50_Y39_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7));

-- Location: LCCOMB_X51_Y39_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\);

-- Location: FF_X51_Y39_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8));

-- Location: LCCOMB_X50_Y39_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(9),
	datac => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\);

-- Location: FF_X50_Y39_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(10));

-- Location: LCCOMB_X50_Y39_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(12),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(13),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\);

-- Location: FF_X50_Y39_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(13));

-- Location: LCCOMB_X50_Y39_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(13),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\);

-- Location: FF_X50_Y39_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(14));

-- Location: LCCOMB_X50_Y39_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(10),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(14),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\);

-- Location: FF_X50_Y39_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11));

-- Location: LCCOMB_X50_Y39_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(10),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\);

-- Location: FF_X50_Y39_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(12));

-- Location: LCCOMB_X50_Y39_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(12),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(14),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\);

-- Location: FF_X50_Y39_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15));

-- Location: LCCOMB_X50_Y39_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\);

-- Location: FF_X50_Y39_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1));

-- Location: LCCOMB_X50_Y39_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\);

-- Location: FF_X50_Y39_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2));

-- Location: LCCOMB_X50_Y39_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout\);

-- Location: FF_X50_Y39_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(9));

-- Location: LCCOMB_X45_Y39_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\);

-- Location: FF_X45_Y39_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0));

-- Location: LCCOMB_X45_Y39_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\);

-- Location: FF_X45_Y39_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(1));

-- Location: LCCOMB_X45_Y39_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\);

-- Location: FF_X45_Y39_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(2));

-- Location: LCCOMB_X50_Y39_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(9),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\);

-- Location: FF_X50_Y39_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0));

-- Location: FF_X47_Y40_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(9));

-- Location: FF_X47_Y40_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(9),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(8));

-- Location: LCCOMB_X47_Y40_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout\);

-- Location: FF_X47_Y40_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(7));

-- Location: LCCOMB_X47_Y40_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout\);

-- Location: FF_X47_Y40_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6));

-- Location: FF_X47_Y40_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(5));

-- Location: LCCOMB_X47_Y40_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout\);

-- Location: FF_X47_Y40_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(4));

-- Location: LCCOMB_X47_Y40_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout\);

-- Location: FF_X47_Y40_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(3));

-- Location: LCCOMB_X47_Y40_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\);

-- Location: FF_X47_Y40_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(2));

-- Location: LCCOMB_X47_Y40_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout\);

-- Location: FF_X47_Y40_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1));

-- Location: LCCOMB_X47_Y40_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\);

-- Location: FF_X47_Y40_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(0));

-- Location: LCCOMB_X47_Y40_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(9),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\);

-- Location: LCCOMB_X47_Y40_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\);

-- Location: LCCOMB_X47_Y40_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\);

-- Location: FF_X47_Y40_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\);

-- Location: LCCOMB_X47_Y39_N12
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\);

-- Location: LCCOMB_X46_Y39_N20
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datad => VCC,
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout\,
	cout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8\);

-- Location: LCCOMB_X46_Y39_N30
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datab => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	datac => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datad => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~9_combout\);

-- Location: LCCOMB_X46_Y39_N2
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~9_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout\);

-- Location: LCCOMB_X47_Y40_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout\);

-- Location: FF_X47_Y40_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\);

-- Location: LCCOMB_X51_Y39_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\);

-- Location: LCCOMB_X51_Y39_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\);

-- Location: LCCOMB_X51_Y39_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout\);

-- Location: LCCOMB_X52_Y37_N0
\~GND\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X52_Y37_N8
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0),
	datad => VCC,
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8_combout\,
	cout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~9\);

-- Location: LCCOMB_X52_Y37_N10
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1),
	datad => VCC,
	cin => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~9\,
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11_combout\,
	cout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12\);

-- Location: LCCOMB_X52_Y37_N12
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2),
	datad => VCC,
	cin => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12\,
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13_combout\,
	cout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14\);

-- Location: LCCOMB_X52_Y37_N14
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3),
	datad => VCC,
	cin => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14\,
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15_combout\,
	cout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16\);

-- Location: LCCOMB_X52_Y37_N16
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4),
	datad => VCC,
	cin => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16\,
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17_combout\,
	cout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18\);

-- Location: LCCOMB_X52_Y37_N18
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5),
	datad => VCC,
	cin => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18\,
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19_combout\,
	cout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20\);

-- Location: LCCOMB_X52_Y37_N20
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6),
	datad => VCC,
	cin => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20\,
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21_combout\,
	cout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~22\);

-- Location: LCCOMB_X52_Y37_N22
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7),
	cin => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~22\,
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23_combout\);

-- Location: LCCOMB_X52_Y38_N8
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4),
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout\);

-- Location: LCCOMB_X50_Y38_N24
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\);

-- Location: LCCOMB_X50_Y38_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout\);

-- Location: LCCOMB_X50_Y39_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\);

-- Location: LCCOMB_X51_Y38_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\);

-- Location: FF_X50_Y38_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\);

-- Location: LCCOMB_X51_Y37_N2
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\);

-- Location: FF_X52_Y38_N9
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout\,
	clrn => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	ena => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(4));

-- Location: LCCOMB_X52_Y38_N10
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5),
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout\);

-- Location: FF_X52_Y38_N11
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout\,
	clrn => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	ena => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(5));

-- Location: LCCOMB_X52_Y38_N4
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6),
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout\);

-- Location: FF_X52_Y38_N5
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout\,
	clrn => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	ena => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(6));

-- Location: LCCOMB_X51_Y38_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout\);

-- Location: LCCOMB_X51_Y38_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout\);

-- Location: FF_X51_Y38_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(7));

-- Location: LCCOMB_X51_Y38_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(5),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout\);

-- Location: FF_X51_Y38_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6));

-- Location: LCCOMB_X51_Y38_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout\);

-- Location: FF_X51_Y38_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5));

-- Location: LCCOMB_X52_Y38_N22
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3),
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout\);

-- Location: FF_X52_Y38_N23
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout\,
	clrn => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	ena => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(3));

-- Location: LCCOMB_X51_Y38_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datad => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout\);

-- Location: FF_X51_Y38_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4));

-- Location: LCCOMB_X50_Y38_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout\);

-- Location: FF_X50_Y38_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\);

-- Location: LCCOMB_X50_Y38_N8
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\,
	datac => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout\);

-- Location: FF_X50_Y38_N9
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\);

-- Location: LCCOMB_X51_Y38_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout\);

-- Location: FF_X51_Y38_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0));

-- Location: LCCOMB_X50_Y38_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout\);

-- Location: FF_X50_Y38_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\);

-- Location: LCCOMB_X51_Y37_N16
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\);

-- Location: LCCOMB_X50_Y38_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout\);

-- Location: FF_X50_Y38_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q\);

-- Location: LCCOMB_X51_Y37_N10
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\);

-- Location: LCCOMB_X50_Y37_N14
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datad => VCC,
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout\,
	cout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~1\);

-- Location: LCCOMB_X50_Y37_N16
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	datad => VCC,
	cin => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~1\,
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout\,
	cout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~3\);

-- Location: LCCOMB_X50_Y38_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout\);

-- Location: FF_X50_Y38_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\);

-- Location: LCCOMB_X50_Y38_N18
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|process_1~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q\,
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout\);

-- Location: LCCOMB_X51_Y37_N22
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout\);

-- Location: LCCOMB_X50_Y37_N8
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout\,
	datab => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\,
	datac => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	datad => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout\,
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout\);

-- Location: FF_X50_Y37_N9
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1));

-- Location: LCCOMB_X50_Y37_N18
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2),
	datad => VCC,
	cin => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~3\,
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout\,
	cout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~5\);

-- Location: LCCOMB_X50_Y37_N0
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout\,
	datab => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\,
	datac => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2),
	datad => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout\,
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout\);

-- Location: FF_X50_Y37_N1
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2));

-- Location: LCCOMB_X50_Y37_N20
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3),
	datad => VCC,
	cin => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~5\,
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout\,
	cout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~7\);

-- Location: LCCOMB_X50_Y37_N6
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout\,
	datab => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\,
	datac => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3),
	datad => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout\,
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout\);

-- Location: FF_X50_Y37_N7
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3));

-- Location: LCCOMB_X50_Y37_N22
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(4),
	datad => VCC,
	cin => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~7\,
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout\,
	cout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~9\);

-- Location: LCCOMB_X50_Y37_N28
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout\,
	datab => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\,
	datac => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(4),
	datad => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout\,
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout\);

-- Location: FF_X50_Y37_N29
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(4));

-- Location: LCCOMB_X50_Y37_N24
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(5),
	cin => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~9\,
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~10_combout\);

-- Location: LCCOMB_X50_Y37_N26
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~10_combout\,
	datab => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\,
	datac => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(5),
	datad => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout\,
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~6_combout\);

-- Location: FF_X50_Y37_N27
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~6_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(5));

-- Location: LCCOMB_X50_Y37_N4
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|Equal1~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3),
	datab => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2),
	datac => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(5),
	datad => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(4),
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\);

-- Location: LCCOMB_X50_Y37_N2
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|Equal1~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datab => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	datac => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\);

-- Location: LCCOMB_X50_Y37_N10
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout\,
	datab => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\,
	datac => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datad => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout\,
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout\);

-- Location: FF_X50_Y37_N11
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0));

-- Location: LCCOMB_X50_Y37_N30
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datab => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datad => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout\);

-- Location: LCCOMB_X51_Y37_N4
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\,
	datab => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout\,
	datad => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~10_combout\);

-- Location: FF_X52_Y37_N23
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23_combout\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7));

-- Location: FF_X52_Y37_N21
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21_combout\,
	asdata => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6));

-- Location: FF_X52_Y37_N19
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19_combout\,
	asdata => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5));

-- Location: FF_X52_Y37_N17
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17_combout\,
	asdata => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4));

-- Location: FF_X52_Y37_N15
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15_combout\,
	asdata => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3));

-- Location: FF_X52_Y37_N13
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13_combout\,
	asdata => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2));

-- Location: FF_X52_Y37_N11
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11_combout\,
	asdata => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1));

-- Location: FF_X52_Y37_N9
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8_combout\,
	asdata => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

-- Location: LCCOMB_X52_Y38_N24
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0),
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout\);

-- Location: FF_X52_Y38_N25
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout\,
	clrn => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	ena => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(0));

-- Location: LCCOMB_X51_Y38_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datad => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout\);

-- Location: FF_X51_Y38_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1));

-- Location: LCCOMB_X51_Y39_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout\);

-- Location: FF_X50_Y39_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\);

-- Location: LCCOMB_X51_Y39_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout\);

-- Location: LCCOMB_X49_Y39_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout\);

-- Location: FF_X49_Y39_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(2));

-- Location: LCCOMB_X49_Y39_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\);

-- Location: FF_X49_Y39_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\);

-- Location: FF_X51_Y39_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout\,
	asdata => \~GND~combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8));

-- Location: LCCOMB_X51_Y38_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~6_combout\);

-- Location: LCCOMB_X51_Y38_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~6_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7_combout\);

-- Location: FF_X51_Y38_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0));

-- Location: LCCOMB_X51_Y38_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout\);

-- Location: LCCOMB_X52_Y38_N12
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2),
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout\);

-- Location: FF_X52_Y38_N13
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout\,
	clrn => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	ena => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(2));

-- Location: LCCOMB_X51_Y38_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout\,
	datac => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout\);

-- Location: LCCOMB_X51_Y38_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout\);

-- Location: LCCOMB_X51_Y38_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout\);

-- Location: LCCOMB_X51_Y38_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9_combout\);

-- Location: FF_X51_Y38_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3));

-- Location: LCCOMB_X52_Y38_N18
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1),
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout\);

-- Location: FF_X52_Y38_N19
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout\,
	clrn => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	ena => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(1));

-- Location: LCCOMB_X51_Y38_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	datad => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout\);

-- Location: FF_X51_Y38_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2));

-- Location: LCCOMB_X51_Y39_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout\);

-- Location: LCCOMB_X51_Y39_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout\);

-- Location: LCCOMB_X51_Y39_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout\);

-- Location: FF_X51_Y39_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1));

-- Location: LCCOMB_X51_Y39_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\);

-- Location: LCCOMB_X51_Y39_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout\);

-- Location: LCCOMB_X51_Y39_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout\);

-- Location: FF_X51_Y39_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3));

-- Location: LCCOMB_X49_Y39_N8
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|sdr~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout\);

-- Location: LCCOMB_X47_Y39_N10
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	datab => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10_combout\);

-- Location: FF_X46_Y39_N21
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout\,
	sclr => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout\,
	ena => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0));

-- Location: LCCOMB_X46_Y39_N22
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datad => VCC,
	cin => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8\,
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11_combout\,
	cout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~12\);

-- Location: FF_X46_Y39_N23
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11_combout\,
	sclr => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout\,
	ena => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1));

-- Location: LCCOMB_X46_Y39_N24
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datad => VCC,
	cin => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~12\,
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout\,
	cout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14\);

-- Location: FF_X46_Y39_N25
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout\,
	sclr => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout\,
	ena => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2));

-- Location: LCCOMB_X46_Y39_N26
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datad => VCC,
	cin => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14\,
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout\,
	cout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16\);

-- Location: FF_X46_Y39_N27
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout\,
	sclr => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout\,
	ena => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3));

-- Location: LCCOMB_X46_Y39_N28
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	cin => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16\,
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout\);

-- Location: FF_X46_Y39_N29
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout\,
	sclr => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout\,
	ena => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4));

-- Location: LCCOMB_X46_Y39_N16
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datab => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datac => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datad => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout\);

-- Location: LCCOMB_X46_Y39_N18
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	datac => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout\,
	datad => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout\);

-- Location: LCCOMB_X46_Y39_N12
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datab => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	datac => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datad => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout\);

-- Location: LCCOMB_X46_Y39_N6
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datab => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datac => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datad => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout\);

-- Location: LCCOMB_X46_Y39_N8
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout\);

-- Location: LCCOMB_X47_Y39_N28
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout\);

-- Location: LCCOMB_X47_Y39_N22
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	datab => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~5_combout\);

-- Location: FF_X47_Y39_N29
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout\,
	ena => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(3));

-- Location: LCCOMB_X46_Y39_N10
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datab => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	datac => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datad => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout\);

-- Location: LCCOMB_X46_Y39_N0
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datab => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datac => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datad => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout\);

-- Location: LCCOMB_X46_Y39_N4
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout\,
	datab => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout\,
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout\);

-- Location: LCCOMB_X47_Y39_N8
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	datab => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(3),
	datac => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout\);

-- Location: FF_X47_Y39_N9
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout\,
	ena => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(2));

-- Location: LCCOMB_X47_Y39_N26
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	datab => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout\,
	datac => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\);

-- Location: FF_X47_Y39_N27
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\,
	ena => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(1));

-- Location: LCCOMB_X47_Y39_N24
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	datab => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout\,
	datac => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout\);

-- Location: FF_X47_Y39_N25
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout\,
	ena => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(0));

-- Location: LCCOMB_X50_Y38_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout\);

-- Location: FF_X50_Y38_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q\);

-- Location: LCCOMB_X51_Y37_N0
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout\);

-- Location: FF_X51_Y37_N1
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\);

-- Location: LCCOMB_X51_Y37_N28
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\,
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\);

-- Location: IOIBUF_X54_Y54_N29
\MemWrite~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_MemWrite,
	o => \MemWrite~input_o\);

-- Location: IOIBUF_X0_Y18_N22
\MemRead~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_MemRead,
	o => \MemRead~input_o\);

-- Location: LCCOMB_X51_Y37_N6
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|enable_write~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\);

-- Location: IOIBUF_X0_Y18_N15
\clk~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: CLKCTRL_G3
\clk~inputclkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk~inputclkctrl_outclk\);

-- Location: IOIBUF_X36_Y39_N15
\MemToReg~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_MemToReg,
	o => \MemToReg~input_o\);

-- Location: LCCOMB_X42_Y34_N8
\regfile|rd_data1[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|rd_data1[3]~4_combout\ = (\ir|q\(18)) # ((\ir|q\(17) & \ir|q\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \ir|q\(18),
	datad => \ir|q\(16),
	combout => \regfile|rd_data1[3]~4_combout\);

-- Location: LCCOMB_X43_Y35_N24
\mem_data_reg|q[16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mem_data_reg|q[16]~feeder_combout\ = \mem_module|temp_data_out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem_module|temp_data_out\(16),
	combout => \mem_data_reg|q[16]~feeder_combout\);

-- Location: IOIBUF_X0_Y23_N15
\rst~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rst,
	o => \rst~input_o\);

-- Location: CLKCTRL_G2
\rst~inputclkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \rst~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \rst~inputclkctrl_outclk\);

-- Location: FF_X43_Y35_N25
\mem_data_reg|q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem_data_reg|q[16]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_data_reg|q\(16));

-- Location: LCCOMB_X43_Y32_N22
\regfile_writedata_mux|y[16]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile_writedata_mux|y[16]~8_combout\ = (\MemToReg~input_o\ & \mem_data_reg|q\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemToReg~input_o\,
	datad => \mem_data_reg|q\(16),
	combout => \regfile_writedata_mux|y[16]~8_combout\);

-- Location: IOIBUF_X34_Y39_N29
\IRWrite~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IRWrite,
	o => \IRWrite~input_o\);

-- Location: FF_X43_Y30_N31
\ir|q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem_module|temp_data_out\(15),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \IRWrite~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|q\(15));

-- Location: IOIBUF_X36_Y39_N22
\RegDst~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_RegDst,
	o => \RegDst~input_o\);

-- Location: FF_X43_Y30_N11
\ir|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem_module|temp_data_out\(12),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \IRWrite~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|q\(12));

-- Location: LCCOMB_X43_Y30_N12
\regfile_writereg_mux|y[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile_writereg_mux|y[1]~1_combout\ = (\RegDst~input_o\ & ((\ir|q\(12)))) # (!\RegDst~input_o\ & (\ir|q\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RegDst~input_o\,
	datac => \ir|q\(17),
	datad => \ir|q\(12),
	combout => \regfile_writereg_mux|y[1]~1_combout\);

-- Location: LCCOMB_X43_Y30_N28
\regfile|Decoder0~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Decoder0~54_combout\ = (\regfile_writereg_mux|y[1]~1_combout\ & ((\RegDst~input_o\ & (\ir|q\(15))) # (!\RegDst~input_o\ & ((\ir|q\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(15),
	datab => \RegDst~input_o\,
	datac => \ir|q\(20),
	datad => \regfile_writereg_mux|y[1]~1_combout\,
	combout => \regfile|Decoder0~54_combout\);

-- Location: IOIBUF_X36_Y39_N29
\RegWrite~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_RegWrite,
	o => \RegWrite~input_o\);

-- Location: FF_X43_Y30_N19
\ir|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem_module|temp_data_out\(11),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \IRWrite~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|q\(11));

-- Location: LCCOMB_X43_Y30_N18
\regfile|Decoder0~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Decoder0~24_combout\ = (\RegWrite~input_o\ & ((\RegDst~input_o\ & ((\ir|q\(11)))) # (!\RegDst~input_o\ & (\ir|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegWrite~input_o\,
	datab => \ir|q\(16),
	datac => \ir|q\(11),
	datad => \RegDst~input_o\,
	combout => \regfile|Decoder0~24_combout\);

-- Location: FF_X43_Y30_N15
\ir|q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem_module|temp_data_out\(14),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \IRWrite~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|q\(14));

-- Location: LCCOMB_X43_Y30_N24
\regfile|Decoder0~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Decoder0~56_combout\ = (\regfile|Decoder0~24_combout\ & ((\RegDst~input_o\ & (!\ir|q\(14))) # (!\RegDst~input_o\ & ((!\ir|q\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Decoder0~24_combout\,
	datab => \ir|q\(14),
	datac => \ir|q\(19),
	datad => \RegDst~input_o\,
	combout => \regfile|Decoder0~56_combout\);

-- Location: FF_X43_Y30_N23
\ir|q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem_module|temp_data_out\(13),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \IRWrite~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|q\(13));

-- Location: LCCOMB_X43_Y30_N2
\regfile_writereg_mux|y[2]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile_writereg_mux|y[2]~3_combout\ = (\RegDst~input_o\ & (\ir|q\(13))) # (!\RegDst~input_o\ & ((\ir|q\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(13),
	datab => \RegDst~input_o\,
	datac => \ir|q\(18),
	combout => \regfile_writereg_mux|y[2]~3_combout\);

-- Location: LCCOMB_X42_Y30_N20
\regfile|Decoder0~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Decoder0~36_combout\ = (\regfile|Decoder0~54_combout\ & (\regfile|Decoder0~56_combout\ & !\regfile_writereg_mux|y[2]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regfile|Decoder0~54_combout\,
	datac => \regfile|Decoder0~56_combout\,
	datad => \regfile_writereg_mux|y[2]~3_combout\,
	combout => \regfile|Decoder0~36_combout\);

-- Location: FF_X39_Y31_N27
\regfile|regs[19][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[16]~8_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[19][16]~q\);

-- Location: LCCOMB_X39_Y31_N24
\regfile|regs[23][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[23][16]~feeder_combout\ = \regfile_writedata_mux|y[16]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[16]~8_combout\,
	combout => \regfile|regs[23][16]~feeder_combout\);

-- Location: LCCOMB_X42_Y30_N26
\regfile|Decoder0~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Decoder0~35_combout\ = (\regfile|Decoder0~56_combout\ & (\regfile_writereg_mux|y[2]~3_combout\ & \regfile|Decoder0~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Decoder0~56_combout\,
	datab => \regfile_writereg_mux|y[2]~3_combout\,
	datac => \regfile|Decoder0~54_combout\,
	combout => \regfile|Decoder0~35_combout\);

-- Location: FF_X39_Y31_N25
\regfile|regs[23][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[23][16]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[23][16]~q\);

-- Location: LCCOMB_X39_Y31_N26
\regfile|Mux47~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux47~7_combout\ = (\ir|q\(18) & ((\ir|q\(19)) # ((\regfile|regs[23][16]~q\)))) # (!\ir|q\(18) & (!\ir|q\(19) & (\regfile|regs[19][16]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \ir|q\(19),
	datac => \regfile|regs[19][16]~q\,
	datad => \regfile|regs[23][16]~q\,
	combout => \regfile|Mux47~7_combout\);

-- Location: LCCOMB_X43_Y30_N8
\regfile_writereg_mux|y[4]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile_writereg_mux|y[4]~0_combout\ = (\RegDst~input_o\ & (\ir|q\(15))) # (!\RegDst~input_o\ & ((\ir|q\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RegDst~input_o\,
	datac => \ir|q\(15),
	datad => \ir|q\(20),
	combout => \regfile_writereg_mux|y[4]~0_combout\);

-- Location: LCCOMB_X43_Y30_N0
\regfile_writereg_mux|y[3]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile_writereg_mux|y[3]~2_combout\ = (\RegDst~input_o\ & ((\ir|q\(14)))) # (!\RegDst~input_o\ & (\ir|q\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ir|q\(19),
	datac => \ir|q\(14),
	datad => \RegDst~input_o\,
	combout => \regfile_writereg_mux|y[3]~2_combout\);

-- Location: LCCOMB_X43_Y30_N16
\regfile|Decoder0~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Decoder0~33_combout\ = (\regfile|Decoder0~24_combout\ & (\regfile_writereg_mux|y[4]~0_combout\ & \regfile_writereg_mux|y[3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regfile|Decoder0~24_combout\,
	datac => \regfile_writereg_mux|y[4]~0_combout\,
	datad => \regfile_writereg_mux|y[3]~2_combout\,
	combout => \regfile|Decoder0~33_combout\);

-- Location: LCCOMB_X42_Y30_N6
\regfile|Decoder0~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Decoder0~37_combout\ = (\regfile_writereg_mux|y[2]~3_combout\ & (\regfile_writereg_mux|y[1]~1_combout\ & \regfile|Decoder0~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regfile_writereg_mux|y[2]~3_combout\,
	datac => \regfile_writereg_mux|y[1]~1_combout\,
	datad => \regfile|Decoder0~33_combout\,
	combout => \regfile|Decoder0~37_combout\);

-- Location: FF_X45_Y31_N13
\regfile|regs[31][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[16]~8_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[31][16]~q\);

-- Location: LCCOMB_X45_Y31_N18
\regfile|regs[27][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[27][16]~feeder_combout\ = \regfile_writedata_mux|y[16]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[16]~8_combout\,
	combout => \regfile|regs[27][16]~feeder_combout\);

-- Location: LCCOMB_X42_Y30_N16
\regfile|Decoder0~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Decoder0~34_combout\ = (\regfile|Decoder0~33_combout\ & (\regfile_writereg_mux|y[1]~1_combout\ & !\regfile_writereg_mux|y[2]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regfile|Decoder0~33_combout\,
	datac => \regfile_writereg_mux|y[1]~1_combout\,
	datad => \regfile_writereg_mux|y[2]~3_combout\,
	combout => \regfile|Decoder0~34_combout\);

-- Location: FF_X45_Y31_N19
\regfile|regs[27][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[27][16]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[27][16]~q\);

-- Location: LCCOMB_X45_Y31_N12
\regfile|Mux47~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux47~8_combout\ = (\regfile|Mux47~7_combout\ & (((\regfile|regs[31][16]~q\)) # (!\ir|q\(19)))) # (!\regfile|Mux47~7_combout\ & (\ir|q\(19) & ((\regfile|regs[27][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux47~7_combout\,
	datab => \ir|q\(19),
	datac => \regfile|regs[31][16]~q\,
	datad => \regfile|regs[27][16]~q\,
	combout => \regfile|Mux47~8_combout\);

-- Location: LCCOMB_X41_Y31_N24
\regfile|regs[20][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[20][16]~feeder_combout\ = \regfile_writedata_mux|y[16]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[16]~8_combout\,
	combout => \regfile|regs[20][16]~feeder_combout\);

-- Location: LCCOMB_X43_Y30_N30
\regfile|Decoder0~55\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Decoder0~55_combout\ = (!\regfile_writereg_mux|y[1]~1_combout\ & ((\RegDst~input_o\ & (\ir|q\(15))) # (!\RegDst~input_o\ & ((\ir|q\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile_writereg_mux|y[1]~1_combout\,
	datab => \RegDst~input_o\,
	datac => \ir|q\(15),
	datad => \ir|q\(20),
	combout => \regfile|Decoder0~55_combout\);

-- Location: LCCOMB_X43_Y30_N4
\regfile|Decoder0~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Decoder0~18_combout\ = (\RegWrite~input_o\ & ((\RegDst~input_o\ & ((!\ir|q\(11)))) # (!\RegDst~input_o\ & (!\ir|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegWrite~input_o\,
	datab => \RegDst~input_o\,
	datac => \ir|q\(16),
	datad => \ir|q\(11),
	combout => \regfile|Decoder0~18_combout\);

-- Location: LCCOMB_X43_Y30_N22
\regfile|Decoder0~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Decoder0~20_combout\ = (\regfile|Decoder0~18_combout\ & ((\RegDst~input_o\ & ((\ir|q\(13)))) # (!\RegDst~input_o\ & (\ir|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \regfile|Decoder0~18_combout\,
	datac => \ir|q\(13),
	datad => \RegDst~input_o\,
	combout => \regfile|Decoder0~20_combout\);

-- Location: LCCOMB_X41_Y30_N6
\regfile|Decoder0~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Decoder0~30_combout\ = (\regfile|Decoder0~55_combout\ & (\regfile|Decoder0~20_combout\ & !\regfile_writereg_mux|y[3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regfile|Decoder0~55_combout\,
	datac => \regfile|Decoder0~20_combout\,
	datad => \regfile_writereg_mux|y[3]~2_combout\,
	combout => \regfile|Decoder0~30_combout\);

-- Location: FF_X41_Y31_N25
\regfile|regs[20][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[20][16]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[20][16]~q\);

-- Location: LCCOMB_X41_Y30_N10
\regfile|Decoder0~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Decoder0~32_combout\ = (\regfile|Decoder0~55_combout\ & (\regfile|Decoder0~20_combout\ & \regfile_writereg_mux|y[3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regfile|Decoder0~55_combout\,
	datac => \regfile|Decoder0~20_combout\,
	datad => \regfile_writereg_mux|y[3]~2_combout\,
	combout => \regfile|Decoder0~32_combout\);

-- Location: FF_X41_Y31_N3
\regfile|regs[28][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[16]~8_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[28][16]~q\);

-- Location: LCCOMB_X41_Y30_N24
\regfile|Decoder0~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Decoder0~31_combout\ = (!\regfile_writereg_mux|y[3]~2_combout\ & (\regfile|Decoder0~55_combout\ & (!\regfile_writereg_mux|y[2]~3_combout\ & \regfile|Decoder0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile_writereg_mux|y[3]~2_combout\,
	datab => \regfile|Decoder0~55_combout\,
	datac => \regfile_writereg_mux|y[2]~3_combout\,
	datad => \regfile|Decoder0~18_combout\,
	combout => \regfile|Decoder0~31_combout\);

-- Location: FF_X42_Y36_N27
\regfile|regs[16][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[16]~8_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[16][16]~q\);

-- Location: LCCOMB_X42_Y36_N0
\regfile|regs[24][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[24][16]~feeder_combout\ = \regfile_writedata_mux|y[16]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[16]~8_combout\,
	combout => \regfile|regs[24][16]~feeder_combout\);

-- Location: LCCOMB_X41_Y30_N4
\regfile|Decoder0~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Decoder0~29_combout\ = (\regfile_writereg_mux|y[3]~2_combout\ & (\regfile|Decoder0~55_combout\ & (!\regfile_writereg_mux|y[2]~3_combout\ & \regfile|Decoder0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile_writereg_mux|y[3]~2_combout\,
	datab => \regfile|Decoder0~55_combout\,
	datac => \regfile_writereg_mux|y[2]~3_combout\,
	datad => \regfile|Decoder0~18_combout\,
	combout => \regfile|Decoder0~29_combout\);

-- Location: FF_X42_Y36_N1
\regfile|regs[24][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[24][16]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[24][16]~q\);

-- Location: LCCOMB_X42_Y36_N26
\regfile|Mux47~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux47~4_combout\ = (\ir|q\(19) & ((\ir|q\(18)) # ((\regfile|regs[24][16]~q\)))) # (!\ir|q\(19) & (!\ir|q\(18) & (\regfile|regs[16][16]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(19),
	datab => \ir|q\(18),
	datac => \regfile|regs[16][16]~q\,
	datad => \regfile|regs[24][16]~q\,
	combout => \regfile|Mux47~4_combout\);

-- Location: LCCOMB_X41_Y31_N2
\regfile|Mux47~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux47~5_combout\ = (\ir|q\(18) & ((\regfile|Mux47~4_combout\ & ((\regfile|regs[28][16]~q\))) # (!\regfile|Mux47~4_combout\ & (\regfile|regs[20][16]~q\)))) # (!\ir|q\(18) & (((\regfile|Mux47~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \regfile|regs[20][16]~q\,
	datac => \regfile|regs[28][16]~q\,
	datad => \regfile|Mux47~4_combout\,
	combout => \regfile|Mux47~5_combout\);

-- Location: LCCOMB_X42_Y30_N10
\regfile|Decoder0~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Decoder0~22_combout\ = (\regfile|Decoder0~54_combout\ & (!\regfile_writereg_mux|y[2]~3_combout\ & (!\regfile_writereg_mux|y[3]~2_combout\ & \regfile|Decoder0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Decoder0~54_combout\,
	datab => \regfile_writereg_mux|y[2]~3_combout\,
	datac => \regfile_writereg_mux|y[3]~2_combout\,
	datad => \regfile|Decoder0~18_combout\,
	combout => \regfile|Decoder0~22_combout\);

-- Location: FF_X45_Y35_N17
\regfile|regs[18][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[16]~8_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[18][16]~q\);

-- Location: LCCOMB_X46_Y32_N16
\regfile|regs[22][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[22][16]~feeder_combout\ = \regfile_writedata_mux|y[16]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[16]~8_combout\,
	combout => \regfile|regs[22][16]~feeder_combout\);

-- Location: LCCOMB_X41_Y30_N28
\regfile|Decoder0~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Decoder0~21_combout\ = (\regfile|Decoder0~54_combout\ & (\regfile|Decoder0~20_combout\ & !\regfile_writereg_mux|y[3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Decoder0~54_combout\,
	datac => \regfile|Decoder0~20_combout\,
	datad => \regfile_writereg_mux|y[3]~2_combout\,
	combout => \regfile|Decoder0~21_combout\);

-- Location: FF_X46_Y32_N17
\regfile|regs[22][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[22][16]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[22][16]~q\);

-- Location: LCCOMB_X45_Y35_N16
\regfile|Mux47~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux47~2_combout\ = (\ir|q\(19) & (\ir|q\(18))) # (!\ir|q\(19) & ((\ir|q\(18) & ((\regfile|regs[22][16]~q\))) # (!\ir|q\(18) & (\regfile|regs[18][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(19),
	datab => \ir|q\(18),
	datac => \regfile|regs[18][16]~q\,
	datad => \regfile|regs[22][16]~q\,
	combout => \regfile|Mux47~2_combout\);

-- Location: LCCOMB_X41_Y30_N14
\regfile|Decoder0~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Decoder0~23_combout\ = (\regfile|Decoder0~54_combout\ & (\regfile|Decoder0~20_combout\ & \regfile_writereg_mux|y[3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Decoder0~54_combout\,
	datac => \regfile|Decoder0~20_combout\,
	datad => \regfile_writereg_mux|y[3]~2_combout\,
	combout => \regfile|Decoder0~23_combout\);

-- Location: FF_X42_Y35_N29
\regfile|regs[30][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[16]~8_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[30][16]~q\);

-- Location: LCCOMB_X43_Y33_N16
\regfile|regs[26][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[26][16]~feeder_combout\ = \regfile_writedata_mux|y[16]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[16]~8_combout\,
	combout => \regfile|regs[26][16]~feeder_combout\);

-- Location: LCCOMB_X42_Y30_N0
\regfile|Decoder0~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Decoder0~19_combout\ = (\regfile|Decoder0~54_combout\ & (!\regfile_writereg_mux|y[2]~3_combout\ & (\regfile_writereg_mux|y[3]~2_combout\ & \regfile|Decoder0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Decoder0~54_combout\,
	datab => \regfile_writereg_mux|y[2]~3_combout\,
	datac => \regfile_writereg_mux|y[3]~2_combout\,
	datad => \regfile|Decoder0~18_combout\,
	combout => \regfile|Decoder0~19_combout\);

-- Location: FF_X43_Y33_N17
\regfile|regs[26][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[26][16]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[26][16]~q\);

-- Location: LCCOMB_X42_Y35_N28
\regfile|Mux47~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux47~3_combout\ = (\regfile|Mux47~2_combout\ & (((\regfile|regs[30][16]~q\)) # (!\ir|q\(19)))) # (!\regfile|Mux47~2_combout\ & (\ir|q\(19) & ((\regfile|regs[26][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux47~2_combout\,
	datab => \ir|q\(19),
	datac => \regfile|regs[30][16]~q\,
	datad => \regfile|regs[26][16]~q\,
	combout => \regfile|Mux47~3_combout\);

-- Location: LCCOMB_X46_Y35_N24
\regfile|Mux47~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux47~6_combout\ = (\ir|q\(17) & (((\regfile|Mux47~3_combout\) # (\ir|q\(16))))) # (!\ir|q\(17) & (\regfile|Mux47~5_combout\ & ((!\ir|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux47~5_combout\,
	datab => \regfile|Mux47~3_combout\,
	datac => \ir|q\(17),
	datad => \ir|q\(16),
	combout => \regfile|Mux47~6_combout\);

-- Location: LCCOMB_X46_Y35_N10
\regfile|Mux47~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux47~9_combout\ = (\ir|q\(16) & ((\regfile|Mux47~8_combout\) # (!\regfile|Mux47~6_combout\))) # (!\ir|q\(16) & ((\regfile|Mux47~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(16),
	datac => \regfile|Mux47~8_combout\,
	datad => \regfile|Mux47~6_combout\,
	combout => \regfile|Mux47~9_combout\);

-- Location: LCCOMB_X43_Y31_N16
\regfile|rd_data1[3]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|rd_data1[3]~2_combout\ = (\ir|q\(20)) # ((\ir|q\(18) & \ir|q\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \ir|q\(20),
	datad => \ir|q\(19),
	combout => \regfile|rd_data1[3]~2_combout\);

-- Location: LCCOMB_X42_Y30_N14
\regfile|Decoder0~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Decoder0~48_combout\ = (\regfile|Decoder0~56_combout\ & (!\regfile_writereg_mux|y[1]~1_combout\ & (!\regfile_writereg_mux|y[4]~0_combout\ & !\regfile_writereg_mux|y[2]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Decoder0~56_combout\,
	datab => \regfile_writereg_mux|y[1]~1_combout\,
	datac => \regfile_writereg_mux|y[4]~0_combout\,
	datad => \regfile_writereg_mux|y[2]~3_combout\,
	combout => \regfile|Decoder0~48_combout\);

-- Location: FF_X38_Y33_N3
\regfile|regs[1][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[16]~8_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[1][16]~q\);

-- Location: LCCOMB_X41_Y30_N2
\regfile|Decoder0~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Decoder0~28_combout\ = (\regfile_writereg_mux|y[3]~2_combout\ & (\regfile|Decoder0~55_combout\ & (\regfile_writereg_mux|y[2]~3_combout\ & \regfile|Decoder0~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile_writereg_mux|y[3]~2_combout\,
	datab => \regfile|Decoder0~55_combout\,
	datac => \regfile_writereg_mux|y[2]~3_combout\,
	datad => \regfile|Decoder0~24_combout\,
	combout => \regfile|Decoder0~28_combout\);

-- Location: FF_X43_Y32_N23
\regfile|regs[29][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile_writedata_mux|y[16]~8_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[29][16]~q\);

-- Location: LCCOMB_X42_Y30_N28
\regfile|Decoder0~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Decoder0~25_combout\ = (\regfile|Decoder0~55_combout\ & (\regfile|Decoder0~56_combout\ & \regfile_writereg_mux|y[2]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Decoder0~55_combout\,
	datac => \regfile|Decoder0~56_combout\,
	datad => \regfile_writereg_mux|y[2]~3_combout\,
	combout => \regfile|Decoder0~25_combout\);

-- Location: FF_X43_Y32_N29
\regfile|regs[21][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[16]~8_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[21][16]~q\);

-- Location: LCCOMB_X45_Y32_N28
\regfile|regs[25][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[25][16]~feeder_combout\ = \regfile_writedata_mux|y[16]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[16]~8_combout\,
	combout => \regfile|regs[25][16]~feeder_combout\);

-- Location: LCCOMB_X41_Y30_N8
\regfile|Decoder0~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Decoder0~26_combout\ = (\regfile_writereg_mux|y[3]~2_combout\ & (\regfile|Decoder0~55_combout\ & (!\regfile_writereg_mux|y[2]~3_combout\ & \regfile|Decoder0~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile_writereg_mux|y[3]~2_combout\,
	datab => \regfile|Decoder0~55_combout\,
	datac => \regfile_writereg_mux|y[2]~3_combout\,
	datad => \regfile|Decoder0~24_combout\,
	combout => \regfile|Decoder0~26_combout\);

-- Location: FF_X45_Y32_N29
\regfile|regs[25][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[25][16]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[25][16]~q\);

-- Location: LCCOMB_X42_Y30_N30
\regfile|Decoder0~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Decoder0~27_combout\ = (\regfile|Decoder0~56_combout\ & (!\regfile_writereg_mux|y[2]~3_combout\ & \regfile|Decoder0~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Decoder0~56_combout\,
	datab => \regfile_writereg_mux|y[2]~3_combout\,
	datac => \regfile|Decoder0~55_combout\,
	combout => \regfile|Decoder0~27_combout\);

-- Location: FF_X42_Y32_N9
\regfile|regs[17][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[16]~8_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[17][16]~q\);

-- Location: LCCOMB_X42_Y32_N8
\regfile|Mux47~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux47~19_combout\ = (\ir|q\(18) & (((\ir|q\(19))))) # (!\ir|q\(18) & ((\ir|q\(19) & (\regfile|regs[25][16]~q\)) # (!\ir|q\(19) & ((\regfile|regs[17][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \regfile|regs[25][16]~q\,
	datac => \regfile|regs[17][16]~q\,
	datad => \ir|q\(19),
	combout => \regfile|Mux47~19_combout\);

-- Location: LCCOMB_X43_Y32_N28
\regfile|Mux47~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux47~20_combout\ = (\ir|q\(18) & ((\regfile|Mux47~19_combout\ & (\regfile|regs[29][16]~q\)) # (!\regfile|Mux47~19_combout\ & ((\regfile|regs[21][16]~q\))))) # (!\ir|q\(18) & (((\regfile|Mux47~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \regfile|regs[29][16]~q\,
	datac => \regfile|regs[21][16]~q\,
	datad => \regfile|Mux47~19_combout\,
	combout => \regfile|Mux47~20_combout\);

-- Location: LCCOMB_X38_Y33_N2
\regfile|Mux47~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux47~21_combout\ = (\regfile|rd_data1[3]~2_combout\ & (((\regfile|Mux47~20_combout\)))) # (!\regfile|rd_data1[3]~2_combout\ & ((\regfile|rd_data1[3]~4_combout\) # ((\regfile|regs[1][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rd_data1[3]~4_combout\,
	datab => \regfile|rd_data1[3]~2_combout\,
	datac => \regfile|regs[1][16]~q\,
	datad => \regfile|Mux47~20_combout\,
	combout => \regfile|Mux47~21_combout\);

-- Location: LCCOMB_X43_Y33_N2
\regfile|regs[13][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[13][16]~feeder_combout\ = \regfile_writedata_mux|y[16]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[16]~8_combout\,
	combout => \regfile|regs[13][16]~feeder_combout\);

-- Location: LCCOMB_X43_Y30_N14
\regfile|Decoder0~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Decoder0~57_combout\ = (!\regfile_writereg_mux|y[1]~1_combout\ & ((\RegDst~input_o\ & ((\ir|q\(14)))) # (!\RegDst~input_o\ & (\ir|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile_writereg_mux|y[1]~1_combout\,
	datab => \ir|q\(19),
	datac => \ir|q\(14),
	datad => \RegDst~input_o\,
	combout => \regfile|Decoder0~57_combout\);

-- Location: LCCOMB_X43_Y33_N28
\regfile|Decoder0~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Decoder0~51_combout\ = (\regfile_writereg_mux|y[2]~3_combout\ & (\regfile|Decoder0~24_combout\ & (\regfile|Decoder0~57_combout\ & !\regfile_writereg_mux|y[4]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile_writereg_mux|y[2]~3_combout\,
	datab => \regfile|Decoder0~24_combout\,
	datac => \regfile|Decoder0~57_combout\,
	datad => \regfile_writereg_mux|y[4]~0_combout\,
	combout => \regfile|Decoder0~51_combout\);

-- Location: FF_X43_Y33_N3
\regfile|regs[13][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[13][16]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[13][16]~q\);

-- Location: LCCOMB_X43_Y30_N26
\regfile|Decoder0~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Decoder0~41_combout\ = (!\regfile_writereg_mux|y[4]~0_combout\ & (\regfile|Decoder0~24_combout\ & \regfile_writereg_mux|y[3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile_writereg_mux|y[4]~0_combout\,
	datab => \regfile|Decoder0~24_combout\,
	datad => \regfile_writereg_mux|y[3]~2_combout\,
	combout => \regfile|Decoder0~41_combout\);

-- Location: LCCOMB_X42_Y30_N18
\regfile|Decoder0~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Decoder0~53_combout\ = (\regfile_writereg_mux|y[2]~3_combout\ & (\regfile_writereg_mux|y[1]~1_combout\ & \regfile|Decoder0~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regfile_writereg_mux|y[2]~3_combout\,
	datac => \regfile_writereg_mux|y[1]~1_combout\,
	datad => \regfile|Decoder0~41_combout\,
	combout => \regfile|Decoder0~53_combout\);

-- Location: FF_X46_Y35_N29
\regfile|regs[15][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[16]~8_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[15][16]~q\);

-- Location: LCCOMB_X43_Y33_N30
\regfile|Decoder0~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Decoder0~52_combout\ = (\regfile|Decoder0~20_combout\ & (\regfile|Decoder0~57_combout\ & !\regfile_writereg_mux|y[4]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regfile|Decoder0~20_combout\,
	datac => \regfile|Decoder0~57_combout\,
	datad => \regfile_writereg_mux|y[4]~0_combout\,
	combout => \regfile|Decoder0~52_combout\);

-- Location: FF_X45_Y33_N17
\regfile|regs[12][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[16]~8_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[12][16]~q\);

-- Location: LCCOMB_X45_Y33_N6
\regfile|regs[14][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[14][16]~feeder_combout\ = \regfile_writedata_mux|y[16]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[16]~8_combout\,
	combout => \regfile|regs[14][16]~feeder_combout\);

-- Location: LCCOMB_X43_Y30_N10
\regfile|Decoder0~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Decoder0~58_combout\ = (!\regfile_writereg_mux|y[4]~0_combout\ & ((\RegDst~input_o\ & ((\ir|q\(12)))) # (!\RegDst~input_o\ & (\ir|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \RegDst~input_o\,
	datac => \ir|q\(12),
	datad => \regfile_writereg_mux|y[4]~0_combout\,
	combout => \regfile|Decoder0~58_combout\);

-- Location: LCCOMB_X41_Y30_N18
\regfile|Decoder0~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Decoder0~50_combout\ = (\regfile|Decoder0~58_combout\ & (\regfile|Decoder0~20_combout\ & \regfile_writereg_mux|y[3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regfile|Decoder0~58_combout\,
	datac => \regfile|Decoder0~20_combout\,
	datad => \regfile_writereg_mux|y[3]~2_combout\,
	combout => \regfile|Decoder0~50_combout\);

-- Location: FF_X45_Y33_N7
\regfile|regs[14][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[14][16]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[14][16]~q\);

-- Location: LCCOMB_X45_Y33_N16
\regfile|Mux47~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux47~17_combout\ = (\ir|q\(17) & ((\ir|q\(16)) # ((\regfile|regs[14][16]~q\)))) # (!\ir|q\(17) & (!\ir|q\(16) & (\regfile|regs[12][16]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \ir|q\(16),
	datac => \regfile|regs[12][16]~q\,
	datad => \regfile|regs[14][16]~q\,
	combout => \regfile|Mux47~17_combout\);

-- Location: LCCOMB_X46_Y35_N28
\regfile|Mux47~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux47~18_combout\ = (\ir|q\(16) & ((\regfile|Mux47~17_combout\ & ((\regfile|regs[15][16]~q\))) # (!\regfile|Mux47~17_combout\ & (\regfile|regs[13][16]~q\)))) # (!\ir|q\(16) & (((\regfile|Mux47~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(16),
	datab => \regfile|regs[13][16]~q\,
	datac => \regfile|regs[15][16]~q\,
	datad => \regfile|Mux47~17_combout\,
	combout => \regfile|Mux47~18_combout\);

-- Location: LCCOMB_X46_Y35_N14
\regfile|Mux47~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux47~22_combout\ = (\regfile|rd_data1[3]~3_combout\ & (((\regfile|Mux47~18_combout\)))) # (!\regfile|rd_data1[3]~3_combout\ & ((\regfile|Mux47~21_combout\) # ((\regfile|Mux47~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux47~21_combout\,
	datab => \regfile|Mux47~18_combout\,
	datac => \regfile|rd_data1[3]~3_combout\,
	datad => \regfile|Mux47~6_combout\,
	combout => \regfile|Mux47~22_combout\);

-- Location: LCCOMB_X43_Y35_N6
\regfile|rd_data1[3]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|rd_data1[3]~7_combout\ = (\ir|q\(18)) # ((\regfile|rd_data1[3]~6_combout\) # (\ir|q\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ir|q\(18),
	datac => \regfile|rd_data1[3]~6_combout\,
	datad => \ir|q\(16),
	combout => \regfile|rd_data1[3]~7_combout\);

-- Location: LCCOMB_X46_Y35_N8
\regfile|Mux47~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux47~23_combout\ = (\regfile|rd_data1[3]~7_combout\ & ((\regfile|Mux47~22_combout\) # (!\regfile|rd_data1[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rd_data1[3]~2_combout\,
	datab => \regfile|Mux47~22_combout\,
	datac => \regfile|rd_data1[3]~7_combout\,
	combout => \regfile|Mux47~23_combout\);

-- Location: LCCOMB_X43_Y29_N28
\regfile|regs[9][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[9][16]~feeder_combout\ = \regfile_writedata_mux|y[16]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[16]~8_combout\,
	combout => \regfile|regs[9][16]~feeder_combout\);

-- Location: LCCOMB_X43_Y33_N8
\regfile|Decoder0~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Decoder0~38_combout\ = (!\regfile_writereg_mux|y[2]~3_combout\ & (\regfile|Decoder0~24_combout\ & (\regfile|Decoder0~57_combout\ & !\regfile_writereg_mux|y[4]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile_writereg_mux|y[2]~3_combout\,
	datab => \regfile|Decoder0~24_combout\,
	datac => \regfile|Decoder0~57_combout\,
	datad => \regfile_writereg_mux|y[4]~0_combout\,
	combout => \regfile|Decoder0~38_combout\);

-- Location: FF_X43_Y29_N29
\regfile|regs[9][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[9][16]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[9][16]~q\);

-- Location: LCCOMB_X43_Y33_N18
\regfile|Decoder0~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Decoder0~40_combout\ = (!\regfile_writereg_mux|y[4]~0_combout\ & (\regfile|Decoder0~57_combout\ & (!\regfile_writereg_mux|y[2]~3_combout\ & \regfile|Decoder0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile_writereg_mux|y[4]~0_combout\,
	datab => \regfile|Decoder0~57_combout\,
	datac => \regfile_writereg_mux|y[2]~3_combout\,
	datad => \regfile|Decoder0~18_combout\,
	combout => \regfile|Decoder0~40_combout\);

-- Location: FF_X44_Y29_N11
\regfile|regs[8][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[16]~8_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[8][16]~q\);

-- Location: LCCOMB_X44_Y29_N10
\regfile|Mux47~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux47~10_combout\ = (\ir|q\(17) & (((\ir|q\(16))))) # (!\ir|q\(17) & ((\ir|q\(16) & (\regfile|regs[9][16]~q\)) # (!\ir|q\(16) & ((\regfile|regs[8][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \regfile|regs[9][16]~q\,
	datac => \regfile|regs[8][16]~q\,
	datad => \ir|q\(16),
	combout => \regfile|Mux47~10_combout\);

-- Location: LCCOMB_X42_Y30_N8
\regfile|Decoder0~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Decoder0~42_combout\ = (!\regfile_writereg_mux|y[2]~3_combout\ & (\regfile_writereg_mux|y[1]~1_combout\ & \regfile|Decoder0~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile_writereg_mux|y[2]~3_combout\,
	datac => \regfile_writereg_mux|y[1]~1_combout\,
	datad => \regfile|Decoder0~41_combout\,
	combout => \regfile|Decoder0~42_combout\);

-- Location: FF_X45_Y30_N3
\regfile|regs[11][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[16]~8_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[11][16]~q\);

-- Location: LCCOMB_X45_Y30_N0
\regfile|regs[10][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[10][16]~feeder_combout\ = \regfile_writedata_mux|y[16]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[16]~8_combout\,
	combout => \regfile|regs[10][16]~feeder_combout\);

-- Location: LCCOMB_X41_Y30_N20
\regfile|Decoder0~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Decoder0~39_combout\ = (\regfile_writereg_mux|y[3]~2_combout\ & (\regfile|Decoder0~58_combout\ & (!\regfile_writereg_mux|y[2]~3_combout\ & \regfile|Decoder0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile_writereg_mux|y[3]~2_combout\,
	datab => \regfile|Decoder0~58_combout\,
	datac => \regfile_writereg_mux|y[2]~3_combout\,
	datad => \regfile|Decoder0~18_combout\,
	combout => \regfile|Decoder0~39_combout\);

-- Location: FF_X45_Y30_N1
\regfile|regs[10][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[10][16]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[10][16]~q\);

-- Location: LCCOMB_X45_Y30_N2
\regfile|Mux47~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux47~11_combout\ = (\regfile|Mux47~10_combout\ & (((\regfile|regs[11][16]~q\)) # (!\ir|q\(17)))) # (!\regfile|Mux47~10_combout\ & (\ir|q\(17) & ((\regfile|regs[10][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux47~10_combout\,
	datab => \ir|q\(17),
	datac => \regfile|regs[11][16]~q\,
	datad => \regfile|regs[10][16]~q\,
	combout => \regfile|Mux47~11_combout\);

-- Location: LCCOMB_X35_Y31_N4
\regfile|regs[5][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[5][16]~feeder_combout\ = \regfile_writedata_mux|y[16]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[16]~8_combout\,
	combout => \regfile|regs[5][16]~feeder_combout\);

-- Location: LCCOMB_X42_Y30_N2
\regfile|Decoder0~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Decoder0~44_combout\ = (\regfile|Decoder0~56_combout\ & (!\regfile_writereg_mux|y[1]~1_combout\ & (!\regfile_writereg_mux|y[4]~0_combout\ & \regfile_writereg_mux|y[2]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Decoder0~56_combout\,
	datab => \regfile_writereg_mux|y[1]~1_combout\,
	datac => \regfile_writereg_mux|y[4]~0_combout\,
	datad => \regfile_writereg_mux|y[2]~3_combout\,
	combout => \regfile|Decoder0~44_combout\);

-- Location: FF_X35_Y31_N5
\regfile|regs[5][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[5][16]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[5][16]~q\);

-- Location: LCCOMB_X42_Y30_N4
\regfile|Decoder0~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Decoder0~46_combout\ = (\regfile|Decoder0~58_combout\ & (\regfile|Decoder0~56_combout\ & \regfile_writereg_mux|y[2]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Decoder0~58_combout\,
	datac => \regfile|Decoder0~56_combout\,
	datad => \regfile_writereg_mux|y[2]~3_combout\,
	combout => \regfile|Decoder0~46_combout\);

-- Location: FF_X36_Y32_N31
\regfile|regs[7][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[16]~8_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[7][16]~q\);

-- Location: LCCOMB_X36_Y32_N28
\regfile|regs[6][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[6][16]~feeder_combout\ = \regfile_writedata_mux|y[16]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[16]~8_combout\,
	combout => \regfile|regs[6][16]~feeder_combout\);

-- Location: LCCOMB_X41_Y30_N22
\regfile|Decoder0~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Decoder0~43_combout\ = (\regfile|Decoder0~58_combout\ & (\regfile|Decoder0~20_combout\ & !\regfile_writereg_mux|y[3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regfile|Decoder0~58_combout\,
	datac => \regfile|Decoder0~20_combout\,
	datad => \regfile_writereg_mux|y[3]~2_combout\,
	combout => \regfile|Decoder0~43_combout\);

-- Location: FF_X36_Y32_N29
\regfile|regs[6][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[6][16]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[6][16]~q\);

-- Location: LCCOMB_X43_Y30_N20
\regfile|Decoder0~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Decoder0~45_combout\ = (!\regfile_writereg_mux|y[1]~1_combout\ & (\regfile|Decoder0~20_combout\ & (!\regfile_writereg_mux|y[4]~0_combout\ & !\regfile_writereg_mux|y[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile_writereg_mux|y[1]~1_combout\,
	datab => \regfile|Decoder0~20_combout\,
	datac => \regfile_writereg_mux|y[4]~0_combout\,
	datad => \regfile_writereg_mux|y[3]~2_combout\,
	combout => \regfile|Decoder0~45_combout\);

-- Location: FF_X35_Y31_N23
\regfile|regs[4][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[16]~8_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[4][16]~q\);

-- Location: LCCOMB_X35_Y31_N22
\regfile|Mux47~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux47~13_combout\ = (\ir|q\(17) & ((\regfile|regs[6][16]~q\) # ((\ir|q\(16))))) # (!\ir|q\(17) & (((\regfile|regs[4][16]~q\ & !\ir|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \regfile|regs[6][16]~q\,
	datac => \regfile|regs[4][16]~q\,
	datad => \ir|q\(16),
	combout => \regfile|Mux47~13_combout\);

-- Location: LCCOMB_X36_Y32_N30
\regfile|Mux47~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux47~14_combout\ = (\ir|q\(16) & ((\regfile|Mux47~13_combout\ & ((\regfile|regs[7][16]~q\))) # (!\regfile|Mux47~13_combout\ & (\regfile|regs[5][16]~q\)))) # (!\ir|q\(16) & (((\regfile|Mux47~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[5][16]~q\,
	datab => \ir|q\(16),
	datac => \regfile|regs[7][16]~q\,
	datad => \regfile|Mux47~13_combout\,
	combout => \regfile|Mux47~14_combout\);

-- Location: LCCOMB_X40_Y32_N30
\regfile|Mux47~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux47~15_combout\ = (\regfile|rd_data1[3]~4_combout\ & (\regfile|Mux47~14_combout\)) # (!\regfile|rd_data1[3]~4_combout\ & ((\regfile|regs[1][16]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux47~14_combout\,
	datac => \regfile|regs[1][16]~q\,
	datad => \regfile|rd_data1[3]~4_combout\,
	combout => \regfile|Mux47~15_combout\);

-- Location: LCCOMB_X40_Y33_N20
\regfile|regs[2][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[2][16]~feeder_combout\ = \regfile_writedata_mux|y[16]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[16]~8_combout\,
	combout => \regfile|regs[2][16]~feeder_combout\);

-- Location: LCCOMB_X41_Y30_N16
\regfile|Decoder0~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Decoder0~47_combout\ = (!\regfile_writereg_mux|y[3]~2_combout\ & (\regfile|Decoder0~58_combout\ & (!\regfile_writereg_mux|y[2]~3_combout\ & \regfile|Decoder0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile_writereg_mux|y[3]~2_combout\,
	datab => \regfile|Decoder0~58_combout\,
	datac => \regfile_writereg_mux|y[2]~3_combout\,
	datad => \regfile|Decoder0~18_combout\,
	combout => \regfile|Decoder0~47_combout\);

-- Location: FF_X40_Y33_N21
\regfile|regs[2][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[2][16]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[2][16]~q\);

-- Location: LCCOMB_X42_Y30_N24
\regfile|Decoder0~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Decoder0~49_combout\ = (\regfile|Decoder0~58_combout\ & (!\regfile_writereg_mux|y[2]~3_combout\ & \regfile|Decoder0~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Decoder0~58_combout\,
	datab => \regfile_writereg_mux|y[2]~3_combout\,
	datac => \regfile|Decoder0~56_combout\,
	combout => \regfile|Decoder0~49_combout\);

-- Location: FF_X40_Y32_N5
\regfile|regs[3][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[16]~8_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[3][16]~q\);

-- Location: LCCOMB_X40_Y32_N4
\regfile|Mux47~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux47~12_combout\ = (\regfile|rd_data1[3]~4_combout\ & ((\regfile|regs[3][16]~q\))) # (!\regfile|rd_data1[3]~4_combout\ & (\regfile|regs[2][16]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regfile|regs[2][16]~q\,
	datac => \regfile|regs[3][16]~q\,
	datad => \regfile|rd_data1[3]~4_combout\,
	combout => \regfile|Mux47~12_combout\);

-- Location: LCCOMB_X40_Y32_N28
\regfile|Mux47~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux47~25_combout\ = (\ir|q\(17) & ((\ir|q\(18) & (\regfile|Mux47~15_combout\)) # (!\ir|q\(18) & ((\regfile|Mux47~12_combout\))))) # (!\ir|q\(17) & (\regfile|Mux47~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux47~15_combout\,
	datab => \ir|q\(17),
	datac => \regfile|Mux47~12_combout\,
	datad => \ir|q\(18),
	combout => \regfile|Mux47~25_combout\);

-- Location: LCCOMB_X47_Y32_N12
\regfile|Mux47~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux47~16_combout\ = (\regfile|rd_data1[3]~3_combout\ & ((\regfile|Mux47~11_combout\) # ((\regfile|rd_data1[3]~2_combout\)))) # (!\regfile|rd_data1[3]~3_combout\ & (((\regfile|Mux47~25_combout\ & !\regfile|rd_data1[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux47~11_combout\,
	datab => \regfile|Mux47~25_combout\,
	datac => \regfile|rd_data1[3]~3_combout\,
	datad => \regfile|rd_data1[3]~2_combout\,
	combout => \regfile|Mux47~16_combout\);

-- Location: LCCOMB_X47_Y32_N10
\regfile|Mux47~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux47~24_combout\ = (\regfile|Mux47~23_combout\ & ((\regfile|Mux47~16_combout\) # ((\regfile|Mux47~9_combout\ & \regfile|rd_data1[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux47~9_combout\,
	datab => \regfile|rd_data1[3]~2_combout\,
	datac => \regfile|Mux47~23_combout\,
	datad => \regfile|Mux47~16_combout\,
	combout => \regfile|Mux47~24_combout\);

-- Location: FF_X47_Y32_N11
\regfile|rd_data1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|Mux47~24_combout\,
	ena => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rd_data1\(16));

-- Location: LCCOMB_X47_Y32_N0
\reg_b|q[16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_b|q[16]~feeder_combout\ = \regfile|rd_data1\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile|rd_data1\(16),
	combout => \reg_b|q[16]~feeder_combout\);

-- Location: FF_X47_Y32_N1
\reg_b|q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_b|q[16]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_b|q\(16));

-- Location: FF_X45_Y34_N23
\mem_data_reg|q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem_module|temp_data_out\(17),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_data_reg|q\(17));

-- Location: LCCOMB_X45_Y34_N30
\regfile_writedata_mux|y[17]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile_writedata_mux|y[17]~7_combout\ = (\mem_data_reg|q\(17) & \MemToReg~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_data_reg|q\(17),
	datac => \MemToReg~input_o\,
	combout => \regfile_writedata_mux|y[17]~7_combout\);

-- Location: FF_X45_Y34_N31
\regfile|regs[15][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile_writedata_mux|y[17]~7_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[15][17]~q\);

-- Location: LCCOMB_X43_Y33_N14
\regfile|regs[13][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[13][17]~feeder_combout\ = \regfile_writedata_mux|y[17]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[17]~7_combout\,
	combout => \regfile|regs[13][17]~feeder_combout\);

-- Location: FF_X43_Y33_N15
\regfile|regs[13][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[13][17]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[13][17]~q\);

-- Location: FF_X41_Y33_N3
\regfile|regs[12][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[17]~7_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[12][17]~q\);

-- Location: LCCOMB_X41_Y33_N2
\regfile|Mux46~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux46~19_combout\ = (\ir|q\(17) & (((\ir|q\(16))))) # (!\ir|q\(17) & ((\ir|q\(16) & (\regfile|regs[13][17]~q\)) # (!\ir|q\(16) & ((\regfile|regs[12][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \regfile|regs[13][17]~q\,
	datac => \regfile|regs[12][17]~q\,
	datad => \ir|q\(16),
	combout => \regfile|Mux46~19_combout\);

-- Location: FF_X41_Y33_N1
\regfile|regs[14][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[17]~7_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[14][17]~q\);

-- Location: LCCOMB_X41_Y33_N0
\regfile|Mux46~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux46~20_combout\ = (\regfile|Mux46~19_combout\ & ((\regfile|regs[15][17]~q\) # ((!\ir|q\(17))))) # (!\regfile|Mux46~19_combout\ & (((\regfile|regs[14][17]~q\ & \ir|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[15][17]~q\,
	datab => \regfile|Mux46~19_combout\,
	datac => \regfile|regs[14][17]~q\,
	datad => \ir|q\(17),
	combout => \regfile|Mux46~20_combout\);

-- Location: LCCOMB_X40_Y29_N16
\regfile|regs[9][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[9][17]~feeder_combout\ = \regfile_writedata_mux|y[17]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[17]~7_combout\,
	combout => \regfile|regs[9][17]~feeder_combout\);

-- Location: FF_X40_Y29_N17
\regfile|regs[9][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[9][17]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[9][17]~q\);

-- Location: FF_X45_Y30_N15
\regfile|regs[11][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[17]~7_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[11][17]~q\);

-- Location: FF_X44_Y29_N9
\regfile|regs[8][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[17]~7_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[8][17]~q\);

-- Location: LCCOMB_X46_Y32_N14
\regfile|regs[10][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[10][17]~feeder_combout\ = \regfile_writedata_mux|y[17]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[17]~7_combout\,
	combout => \regfile|regs[10][17]~feeder_combout\);

-- Location: FF_X46_Y32_N15
\regfile|regs[10][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[10][17]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[10][17]~q\);

-- Location: LCCOMB_X44_Y29_N8
\regfile|Mux46~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux46~12_combout\ = (\ir|q\(17) & ((\ir|q\(16)) # ((\regfile|regs[10][17]~q\)))) # (!\ir|q\(17) & (!\ir|q\(16) & (\regfile|regs[8][17]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \ir|q\(16),
	datac => \regfile|regs[8][17]~q\,
	datad => \regfile|regs[10][17]~q\,
	combout => \regfile|Mux46~12_combout\);

-- Location: LCCOMB_X45_Y30_N14
\regfile|Mux46~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux46~13_combout\ = (\ir|q\(16) & ((\regfile|Mux46~12_combout\ & ((\regfile|regs[11][17]~q\))) # (!\regfile|Mux46~12_combout\ & (\regfile|regs[9][17]~q\)))) # (!\ir|q\(16) & (((\regfile|Mux46~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[9][17]~q\,
	datab => \ir|q\(16),
	datac => \regfile|regs[11][17]~q\,
	datad => \regfile|Mux46~12_combout\,
	combout => \regfile|Mux46~13_combout\);

-- Location: LCCOMB_X35_Y31_N24
\regfile|regs[5][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[5][17]~feeder_combout\ = \regfile_writedata_mux|y[17]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[17]~7_combout\,
	combout => \regfile|regs[5][17]~feeder_combout\);

-- Location: FF_X35_Y31_N25
\regfile|regs[5][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[5][17]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[5][17]~q\);

-- Location: FF_X35_Y31_N27
\regfile|regs[4][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[17]~7_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[4][17]~q\);

-- Location: LCCOMB_X35_Y31_N26
\regfile|Mux46~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux46~14_combout\ = (\ir|q\(17) & (((\ir|q\(16))))) # (!\ir|q\(17) & ((\ir|q\(16) & (\regfile|regs[5][17]~q\)) # (!\ir|q\(16) & ((\regfile|regs[4][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \regfile|regs[5][17]~q\,
	datac => \regfile|regs[4][17]~q\,
	datad => \ir|q\(16),
	combout => \regfile|Mux46~14_combout\);

-- Location: FF_X38_Y31_N25
\regfile|regs[7][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[17]~7_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[7][17]~q\);

-- Location: LCCOMB_X38_Y31_N6
\regfile|regs[6][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[6][17]~feeder_combout\ = \regfile_writedata_mux|y[17]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[17]~7_combout\,
	combout => \regfile|regs[6][17]~feeder_combout\);

-- Location: FF_X38_Y31_N7
\regfile|regs[6][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[6][17]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[6][17]~q\);

-- Location: LCCOMB_X38_Y31_N24
\regfile|Mux46~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux46~15_combout\ = (\ir|q\(17) & ((\regfile|Mux46~14_combout\ & (\regfile|regs[7][17]~q\)) # (!\regfile|Mux46~14_combout\ & ((\regfile|regs[6][17]~q\))))) # (!\ir|q\(17) & (\regfile|Mux46~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \regfile|Mux46~14_combout\,
	datac => \regfile|regs[7][17]~q\,
	datad => \regfile|regs[6][17]~q\,
	combout => \regfile|Mux46~15_combout\);

-- Location: FF_X37_Y31_N31
\regfile|regs[3][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[17]~7_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[3][17]~q\);

-- Location: LCCOMB_X40_Y32_N26
\regfile|rd_data1[3]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|rd_data1[3]~5_combout\ = (!\ir|q\(18) & \ir|q\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datad => \ir|q\(17),
	combout => \regfile|rd_data1[3]~5_combout\);

-- Location: FF_X38_Y33_N25
\regfile|regs[1][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[17]~7_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[1][17]~q\);

-- Location: LCCOMB_X37_Y31_N4
\regfile|regs[2][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[2][17]~feeder_combout\ = \regfile_writedata_mux|y[17]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[17]~7_combout\,
	combout => \regfile|regs[2][17]~feeder_combout\);

-- Location: FF_X37_Y31_N5
\regfile|regs[2][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[2][17]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[2][17]~q\);

-- Location: LCCOMB_X38_Y33_N24
\regfile|Mux46~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux46~16_combout\ = (\regfile|rd_data1[3]~4_combout\ & (\regfile|rd_data1[3]~5_combout\)) # (!\regfile|rd_data1[3]~4_combout\ & ((\regfile|rd_data1[3]~5_combout\ & ((\regfile|regs[2][17]~q\))) # (!\regfile|rd_data1[3]~5_combout\ & 
-- (\regfile|regs[1][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rd_data1[3]~4_combout\,
	datab => \regfile|rd_data1[3]~5_combout\,
	datac => \regfile|regs[1][17]~q\,
	datad => \regfile|regs[2][17]~q\,
	combout => \regfile|Mux46~16_combout\);

-- Location: LCCOMB_X37_Y31_N30
\regfile|Mux46~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux46~17_combout\ = (\regfile|rd_data1[3]~4_combout\ & ((\regfile|Mux46~16_combout\ & ((\regfile|regs[3][17]~q\))) # (!\regfile|Mux46~16_combout\ & (\regfile|Mux46~15_combout\)))) # (!\regfile|rd_data1[3]~4_combout\ & 
-- (((\regfile|Mux46~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rd_data1[3]~4_combout\,
	datab => \regfile|Mux46~15_combout\,
	datac => \regfile|regs[3][17]~q\,
	datad => \regfile|Mux46~16_combout\,
	combout => \regfile|Mux46~17_combout\);

-- Location: LCCOMB_X44_Y30_N16
\regfile|Mux46~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux46~18_combout\ = (\regfile|rd_data1[3]~2_combout\ & (((\regfile|rd_data1[3]~3_combout\)))) # (!\regfile|rd_data1[3]~2_combout\ & ((\regfile|rd_data1[3]~3_combout\ & (\regfile|Mux46~13_combout\)) # (!\regfile|rd_data1[3]~3_combout\ & 
-- ((\regfile|Mux46~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux46~13_combout\,
	datab => \regfile|rd_data1[3]~2_combout\,
	datac => \regfile|rd_data1[3]~3_combout\,
	datad => \regfile|Mux46~17_combout\,
	combout => \regfile|Mux46~18_combout\);

-- Location: LCCOMB_X45_Y31_N6
\regfile|regs[27][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[27][17]~feeder_combout\ = \regfile_writedata_mux|y[17]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[17]~7_combout\,
	combout => \regfile|regs[27][17]~feeder_combout\);

-- Location: FF_X45_Y31_N7
\regfile|regs[27][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[27][17]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[27][17]~q\);

-- Location: FF_X44_Y31_N23
\regfile|regs[19][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[17]~7_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[19][17]~q\);

-- Location: LCCOMB_X44_Y31_N28
\regfile|regs[23][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[23][17]~feeder_combout\ = \regfile_writedata_mux|y[17]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[17]~7_combout\,
	combout => \regfile|regs[23][17]~feeder_combout\);

-- Location: FF_X44_Y31_N29
\regfile|regs[23][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[23][17]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[23][17]~q\);

-- Location: LCCOMB_X44_Y31_N22
\regfile|Mux46~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux46~9_combout\ = (\ir|q\(19) & (\ir|q\(18))) # (!\ir|q\(19) & ((\ir|q\(18) & ((\regfile|regs[23][17]~q\))) # (!\ir|q\(18) & (\regfile|regs[19][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(19),
	datab => \ir|q\(18),
	datac => \regfile|regs[19][17]~q\,
	datad => \regfile|regs[23][17]~q\,
	combout => \regfile|Mux46~9_combout\);

-- Location: FF_X45_Y31_N9
\regfile|regs[31][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[17]~7_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[31][17]~q\);

-- Location: LCCOMB_X45_Y31_N8
\regfile|Mux46~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux46~10_combout\ = (\regfile|Mux46~9_combout\ & (((\regfile|regs[31][17]~q\) # (!\ir|q\(19))))) # (!\regfile|Mux46~9_combout\ & (\regfile|regs[27][17]~q\ & ((\ir|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[27][17]~q\,
	datab => \regfile|Mux46~9_combout\,
	datac => \regfile|regs[31][17]~q\,
	datad => \ir|q\(19),
	combout => \regfile|Mux46~10_combout\);

-- Location: FF_X44_Y32_N13
\regfile|regs[18][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[17]~7_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[18][17]~q\);

-- Location: LCCOMB_X46_Y32_N28
\regfile|regs[22][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[22][17]~feeder_combout\ = \regfile_writedata_mux|y[17]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[17]~7_combout\,
	combout => \regfile|regs[22][17]~feeder_combout\);

-- Location: FF_X46_Y32_N29
\regfile|regs[22][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[22][17]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[22][17]~q\);

-- Location: LCCOMB_X44_Y32_N12
\regfile|Mux46~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux46~2_combout\ = (\ir|q\(18) & ((\ir|q\(19)) # ((\regfile|regs[22][17]~q\)))) # (!\ir|q\(18) & (!\ir|q\(19) & (\regfile|regs[18][17]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \ir|q\(19),
	datac => \regfile|regs[18][17]~q\,
	datad => \regfile|regs[22][17]~q\,
	combout => \regfile|Mux46~2_combout\);

-- Location: FF_X42_Y35_N27
\regfile|regs[30][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[17]~7_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[30][17]~q\);

-- Location: LCCOMB_X43_Y33_N4
\regfile|regs[26][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[26][17]~feeder_combout\ = \regfile_writedata_mux|y[17]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[17]~7_combout\,
	combout => \regfile|regs[26][17]~feeder_combout\);

-- Location: FF_X43_Y33_N5
\regfile|regs[26][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[26][17]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[26][17]~q\);

-- Location: LCCOMB_X42_Y35_N26
\regfile|Mux46~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux46~3_combout\ = (\regfile|Mux46~2_combout\ & (((\regfile|regs[30][17]~q\)) # (!\ir|q\(19)))) # (!\regfile|Mux46~2_combout\ & (\ir|q\(19) & ((\regfile|regs[26][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux46~2_combout\,
	datab => \ir|q\(19),
	datac => \regfile|regs[30][17]~q\,
	datad => \regfile|regs[26][17]~q\,
	combout => \regfile|Mux46~3_combout\);

-- Location: FF_X44_Y32_N15
\regfile|regs[17][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[17]~7_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[17][17]~q\);

-- Location: LCCOMB_X45_Y32_N18
\regfile|regs[25][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[25][17]~feeder_combout\ = \regfile_writedata_mux|y[17]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[17]~7_combout\,
	combout => \regfile|regs[25][17]~feeder_combout\);

-- Location: FF_X45_Y32_N19
\regfile|regs[25][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[25][17]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[25][17]~q\);

-- Location: LCCOMB_X44_Y32_N14
\regfile|Mux46~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux46~4_combout\ = (\ir|q\(18) & (\ir|q\(19))) # (!\ir|q\(18) & ((\ir|q\(19) & ((\regfile|regs[25][17]~q\))) # (!\ir|q\(19) & (\regfile|regs[17][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \ir|q\(19),
	datac => \regfile|regs[17][17]~q\,
	datad => \regfile|regs[25][17]~q\,
	combout => \regfile|Mux46~4_combout\);

-- Location: FF_X43_Y32_N27
\regfile|regs[29][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[17]~7_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[29][17]~q\);

-- Location: LCCOMB_X43_Y32_N16
\regfile|regs[21][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[21][17]~feeder_combout\ = \regfile_writedata_mux|y[17]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[17]~7_combout\,
	combout => \regfile|regs[21][17]~feeder_combout\);

-- Location: FF_X43_Y32_N17
\regfile|regs[21][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[21][17]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[21][17]~q\);

-- Location: LCCOMB_X43_Y32_N26
\regfile|Mux46~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux46~5_combout\ = (\ir|q\(18) & ((\regfile|Mux46~4_combout\ & (\regfile|regs[29][17]~q\)) # (!\regfile|Mux46~4_combout\ & ((\regfile|regs[21][17]~q\))))) # (!\ir|q\(18) & (\regfile|Mux46~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \regfile|Mux46~4_combout\,
	datac => \regfile|regs[29][17]~q\,
	datad => \regfile|regs[21][17]~q\,
	combout => \regfile|Mux46~5_combout\);

-- Location: LCCOMB_X42_Y31_N12
\regfile|regs[24][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[24][17]~feeder_combout\ = \regfile_writedata_mux|y[17]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[17]~7_combout\,
	combout => \regfile|regs[24][17]~feeder_combout\);

-- Location: FF_X42_Y31_N13
\regfile|regs[24][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[24][17]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[24][17]~q\);

-- Location: FF_X42_Y31_N23
\regfile|regs[16][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[17]~7_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[16][17]~q\);

-- Location: LCCOMB_X42_Y31_N22
\regfile|Mux46~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux46~6_combout\ = (\ir|q\(19) & ((\regfile|regs[24][17]~q\) # ((\ir|q\(18))))) # (!\ir|q\(19) & (((\regfile|regs[16][17]~q\ & !\ir|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[24][17]~q\,
	datab => \ir|q\(19),
	datac => \regfile|regs[16][17]~q\,
	datad => \ir|q\(18),
	combout => \regfile|Mux46~6_combout\);

-- Location: FF_X41_Y31_N23
\regfile|regs[28][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[17]~7_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[28][17]~q\);

-- Location: LCCOMB_X41_Y31_N12
\regfile|regs[20][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[20][17]~feeder_combout\ = \regfile_writedata_mux|y[17]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[17]~7_combout\,
	combout => \regfile|regs[20][17]~feeder_combout\);

-- Location: FF_X41_Y31_N13
\regfile|regs[20][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[20][17]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[20][17]~q\);

-- Location: LCCOMB_X41_Y31_N22
\regfile|Mux46~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux46~7_combout\ = (\ir|q\(18) & ((\regfile|Mux46~6_combout\ & (\regfile|regs[28][17]~q\)) # (!\regfile|Mux46~6_combout\ & ((\regfile|regs[20][17]~q\))))) # (!\ir|q\(18) & (\regfile|Mux46~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \regfile|Mux46~6_combout\,
	datac => \regfile|regs[28][17]~q\,
	datad => \regfile|regs[20][17]~q\,
	combout => \regfile|Mux46~7_combout\);

-- Location: LCCOMB_X42_Y34_N2
\regfile|Mux46~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux46~8_combout\ = (\ir|q\(17) & (\ir|q\(16))) # (!\ir|q\(17) & ((\ir|q\(16) & (\regfile|Mux46~5_combout\)) # (!\ir|q\(16) & ((\regfile|Mux46~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \ir|q\(16),
	datac => \regfile|Mux46~5_combout\,
	datad => \regfile|Mux46~7_combout\,
	combout => \regfile|Mux46~8_combout\);

-- Location: LCCOMB_X42_Y34_N12
\regfile|Mux46~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux46~11_combout\ = (\ir|q\(17) & ((\regfile|Mux46~8_combout\ & (\regfile|Mux46~10_combout\)) # (!\regfile|Mux46~8_combout\ & ((\regfile|Mux46~3_combout\))))) # (!\ir|q\(17) & (((\regfile|Mux46~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \regfile|Mux46~10_combout\,
	datac => \regfile|Mux46~3_combout\,
	datad => \regfile|Mux46~8_combout\,
	combout => \regfile|Mux46~11_combout\);

-- Location: LCCOMB_X42_Y34_N22
\regfile|Mux46~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux46~21_combout\ = (\regfile|rd_data1[3]~2_combout\ & ((\regfile|Mux46~18_combout\ & (\regfile|Mux46~20_combout\)) # (!\regfile|Mux46~18_combout\ & ((\regfile|Mux46~11_combout\))))) # (!\regfile|rd_data1[3]~2_combout\ & 
-- (((\regfile|Mux46~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux46~20_combout\,
	datab => \regfile|rd_data1[3]~2_combout\,
	datac => \regfile|Mux46~18_combout\,
	datad => \regfile|Mux46~11_combout\,
	combout => \regfile|Mux46~21_combout\);

-- Location: LCCOMB_X49_Y34_N20
\regfile|Mux46~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux46~22_combout\ = (\regfile|Mux46~21_combout\ & ((\regfile|rd_data1[3]~6_combout\) # ((\ir|q\(16)) # (\ir|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux46~21_combout\,
	datab => \regfile|rd_data1[3]~6_combout\,
	datac => \ir|q\(16),
	datad => \ir|q\(18),
	combout => \regfile|Mux46~22_combout\);

-- Location: FF_X49_Y34_N21
\regfile|rd_data1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|Mux46~22_combout\,
	ena => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rd_data1\(17));

-- Location: LCCOMB_X52_Y34_N8
\reg_b|q[17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_b|q[17]~feeder_combout\ = \regfile|rd_data1\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile|rd_data1\(17),
	combout => \reg_b|q[17]~feeder_combout\);

-- Location: FF_X52_Y34_N9
\reg_b|q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_b|q[17]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_b|q\(17));

-- Location: FF_X45_Y34_N13
\mem_data_reg|q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem_module|temp_data_out\(18),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_data_reg|q\(18));

-- Location: LCCOMB_X45_Y34_N20
\regfile_writedata_mux|y[18]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile_writedata_mux|y[18]~6_combout\ = (\mem_data_reg|q\(18) & \MemToReg~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem_data_reg|q\(18),
	datac => \MemToReg~input_o\,
	combout => \regfile_writedata_mux|y[18]~6_combout\);

-- Location: FF_X36_Y31_N3
\regfile|regs[1][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[18]~6_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[1][18]~q\);

-- Location: LCCOMB_X36_Y33_N24
\regfile|regs[5][18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[5][18]~feeder_combout\ = \regfile_writedata_mux|y[18]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[18]~6_combout\,
	combout => \regfile|regs[5][18]~feeder_combout\);

-- Location: FF_X36_Y33_N25
\regfile|regs[5][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[5][18]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[5][18]~q\);

-- Location: FF_X36_Y31_N17
\regfile|regs[7][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[18]~6_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[7][18]~q\);

-- Location: FF_X38_Y34_N3
\regfile|regs[4][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[18]~6_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[4][18]~q\);

-- Location: LCCOMB_X38_Y34_N24
\regfile|regs[6][18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[6][18]~feeder_combout\ = \regfile_writedata_mux|y[18]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[18]~6_combout\,
	combout => \regfile|regs[6][18]~feeder_combout\);

-- Location: FF_X38_Y34_N25
\regfile|regs[6][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[6][18]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[6][18]~q\);

-- Location: LCCOMB_X38_Y34_N2
\regfile|Mux45~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux45~14_combout\ = (\ir|q\(16) & (\ir|q\(17))) # (!\ir|q\(16) & ((\ir|q\(17) & ((\regfile|regs[6][18]~q\))) # (!\ir|q\(17) & (\regfile|regs[4][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(16),
	datab => \ir|q\(17),
	datac => \regfile|regs[4][18]~q\,
	datad => \regfile|regs[6][18]~q\,
	combout => \regfile|Mux45~14_combout\);

-- Location: LCCOMB_X36_Y31_N16
\regfile|Mux45~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux45~15_combout\ = (\ir|q\(16) & ((\regfile|Mux45~14_combout\ & ((\regfile|regs[7][18]~q\))) # (!\regfile|Mux45~14_combout\ & (\regfile|regs[5][18]~q\)))) # (!\ir|q\(16) & (((\regfile|Mux45~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[5][18]~q\,
	datab => \ir|q\(16),
	datac => \regfile|regs[7][18]~q\,
	datad => \regfile|Mux45~14_combout\,
	combout => \regfile|Mux45~15_combout\);

-- Location: LCCOMB_X36_Y31_N2
\regfile|Mux45~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux45~16_combout\ = (\regfile|rd_data1[3]~5_combout\ & (\regfile|rd_data1[3]~4_combout\)) # (!\regfile|rd_data1[3]~5_combout\ & ((\regfile|rd_data1[3]~4_combout\ & ((\regfile|Mux45~15_combout\))) # (!\regfile|rd_data1[3]~4_combout\ & 
-- (\regfile|regs[1][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rd_data1[3]~5_combout\,
	datab => \regfile|rd_data1[3]~4_combout\,
	datac => \regfile|regs[1][18]~q\,
	datad => \regfile|Mux45~15_combout\,
	combout => \regfile|Mux45~16_combout\);

-- Location: FF_X37_Y31_N19
\regfile|regs[3][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[18]~6_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[3][18]~q\);

-- Location: LCCOMB_X37_Y31_N8
\regfile|regs[2][18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[2][18]~feeder_combout\ = \regfile_writedata_mux|y[18]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[18]~6_combout\,
	combout => \regfile|regs[2][18]~feeder_combout\);

-- Location: FF_X37_Y31_N9
\regfile|regs[2][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[2][18]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[2][18]~q\);

-- Location: LCCOMB_X37_Y31_N18
\regfile|Mux45~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux45~17_combout\ = (\regfile|Mux45~16_combout\ & (((\regfile|regs[3][18]~q\)) # (!\regfile|rd_data1[3]~5_combout\))) # (!\regfile|Mux45~16_combout\ & (\regfile|rd_data1[3]~5_combout\ & ((\regfile|regs[2][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux45~16_combout\,
	datab => \regfile|rd_data1[3]~5_combout\,
	datac => \regfile|regs[3][18]~q\,
	datad => \regfile|regs[2][18]~q\,
	combout => \regfile|Mux45~17_combout\);

-- Location: LCCOMB_X45_Y31_N10
\regfile|regs[27][18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[27][18]~feeder_combout\ = \regfile_writedata_mux|y[18]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[18]~6_combout\,
	combout => \regfile|regs[27][18]~feeder_combout\);

-- Location: FF_X45_Y31_N11
\regfile|regs[27][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[27][18]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[27][18]~q\);

-- Location: FF_X44_Y31_N19
\regfile|regs[19][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[18]~6_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[19][18]~q\);

-- Location: LCCOMB_X44_Y31_N16
\regfile|regs[23][18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[23][18]~feeder_combout\ = \regfile_writedata_mux|y[18]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[18]~6_combout\,
	combout => \regfile|regs[23][18]~feeder_combout\);

-- Location: FF_X44_Y31_N17
\regfile|regs[23][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[23][18]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[23][18]~q\);

-- Location: LCCOMB_X44_Y31_N18
\regfile|Mux45~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux45~11_combout\ = (\ir|q\(19) & (\ir|q\(18))) # (!\ir|q\(19) & ((\ir|q\(18) & ((\regfile|regs[23][18]~q\))) # (!\ir|q\(18) & (\regfile|regs[19][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(19),
	datab => \ir|q\(18),
	datac => \regfile|regs[19][18]~q\,
	datad => \regfile|regs[23][18]~q\,
	combout => \regfile|Mux45~11_combout\);

-- Location: FF_X45_Y31_N5
\regfile|regs[31][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[18]~6_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[31][18]~q\);

-- Location: LCCOMB_X45_Y31_N4
\regfile|Mux45~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux45~12_combout\ = (\regfile|Mux45~11_combout\ & (((\regfile|regs[31][18]~q\) # (!\ir|q\(19))))) # (!\regfile|Mux45~11_combout\ & (\regfile|regs[27][18]~q\ & ((\ir|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[27][18]~q\,
	datab => \regfile|Mux45~11_combout\,
	datac => \regfile|regs[31][18]~q\,
	datad => \ir|q\(19),
	combout => \regfile|Mux45~12_combout\);

-- Location: FF_X44_Y32_N17
\regfile|regs[17][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[18]~6_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[17][18]~q\);

-- Location: LCCOMB_X45_Y32_N16
\regfile|regs[25][18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[25][18]~feeder_combout\ = \regfile_writedata_mux|y[18]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[18]~6_combout\,
	combout => \regfile|regs[25][18]~feeder_combout\);

-- Location: FF_X45_Y32_N17
\regfile|regs[25][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[25][18]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[25][18]~q\);

-- Location: LCCOMB_X44_Y32_N16
\regfile|Mux45~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux45~4_combout\ = (\ir|q\(18) & (\ir|q\(19))) # (!\ir|q\(18) & ((\ir|q\(19) & ((\regfile|regs[25][18]~q\))) # (!\ir|q\(19) & (\regfile|regs[17][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \ir|q\(19),
	datac => \regfile|regs[17][18]~q\,
	datad => \regfile|regs[25][18]~q\,
	combout => \regfile|Mux45~4_combout\);

-- Location: FF_X43_Y32_N31
\regfile|regs[29][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[18]~6_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[29][18]~q\);

-- Location: LCCOMB_X43_Y32_N20
\regfile|regs[21][18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[21][18]~feeder_combout\ = \regfile_writedata_mux|y[18]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[18]~6_combout\,
	combout => \regfile|regs[21][18]~feeder_combout\);

-- Location: FF_X43_Y32_N21
\regfile|regs[21][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[21][18]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[21][18]~q\);

-- Location: LCCOMB_X43_Y32_N30
\regfile|Mux45~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux45~5_combout\ = (\ir|q\(18) & ((\regfile|Mux45~4_combout\ & (\regfile|regs[29][18]~q\)) # (!\regfile|Mux45~4_combout\ & ((\regfile|regs[21][18]~q\))))) # (!\ir|q\(18) & (\regfile|Mux45~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \regfile|Mux45~4_combout\,
	datac => \regfile|regs[29][18]~q\,
	datad => \regfile|regs[21][18]~q\,
	combout => \regfile|Mux45~5_combout\);

-- Location: LCCOMB_X43_Y33_N0
\regfile|regs[26][18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[26][18]~feeder_combout\ = \regfile_writedata_mux|y[18]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[18]~6_combout\,
	combout => \regfile|regs[26][18]~feeder_combout\);

-- Location: FF_X43_Y33_N1
\regfile|regs[26][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[26][18]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[26][18]~q\);

-- Location: FF_X42_Y35_N9
\regfile|regs[30][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[18]~6_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[30][18]~q\);

-- Location: FF_X44_Y32_N27
\regfile|regs[18][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[18]~6_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[18][18]~q\);

-- Location: LCCOMB_X46_Y32_N18
\regfile|regs[22][18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[22][18]~feeder_combout\ = \regfile_writedata_mux|y[18]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[18]~6_combout\,
	combout => \regfile|regs[22][18]~feeder_combout\);

-- Location: FF_X46_Y32_N19
\regfile|regs[22][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[22][18]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[22][18]~q\);

-- Location: LCCOMB_X44_Y32_N26
\regfile|Mux45~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux45~6_combout\ = (\ir|q\(18) & ((\ir|q\(19)) # ((\regfile|regs[22][18]~q\)))) # (!\ir|q\(18) & (!\ir|q\(19) & (\regfile|regs[18][18]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \ir|q\(19),
	datac => \regfile|regs[18][18]~q\,
	datad => \regfile|regs[22][18]~q\,
	combout => \regfile|Mux45~6_combout\);

-- Location: LCCOMB_X42_Y35_N8
\regfile|Mux45~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux45~7_combout\ = (\ir|q\(19) & ((\regfile|Mux45~6_combout\ & ((\regfile|regs[30][18]~q\))) # (!\regfile|Mux45~6_combout\ & (\regfile|regs[26][18]~q\)))) # (!\ir|q\(19) & (((\regfile|Mux45~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(19),
	datab => \regfile|regs[26][18]~q\,
	datac => \regfile|regs[30][18]~q\,
	datad => \regfile|Mux45~6_combout\,
	combout => \regfile|Mux45~7_combout\);

-- Location: LCCOMB_X41_Y31_N0
\regfile|regs[20][18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[20][18]~feeder_combout\ = \regfile_writedata_mux|y[18]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[18]~6_combout\,
	combout => \regfile|regs[20][18]~feeder_combout\);

-- Location: FF_X41_Y31_N1
\regfile|regs[20][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[20][18]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[20][18]~q\);

-- Location: FF_X41_Y31_N11
\regfile|regs[28][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[18]~6_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[28][18]~q\);

-- Location: LCCOMB_X42_Y31_N0
\regfile|regs[24][18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[24][18]~feeder_combout\ = \regfile_writedata_mux|y[18]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[18]~6_combout\,
	combout => \regfile|regs[24][18]~feeder_combout\);

-- Location: FF_X42_Y31_N1
\regfile|regs[24][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[24][18]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[24][18]~q\);

-- Location: FF_X42_Y31_N11
\regfile|regs[16][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[18]~6_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[16][18]~q\);

-- Location: LCCOMB_X42_Y31_N10
\regfile|Mux45~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux45~8_combout\ = (\ir|q\(19) & ((\regfile|regs[24][18]~q\) # ((\ir|q\(18))))) # (!\ir|q\(19) & (((\regfile|regs[16][18]~q\ & !\ir|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[24][18]~q\,
	datab => \ir|q\(19),
	datac => \regfile|regs[16][18]~q\,
	datad => \ir|q\(18),
	combout => \regfile|Mux45~8_combout\);

-- Location: LCCOMB_X41_Y31_N10
\regfile|Mux45~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux45~9_combout\ = (\ir|q\(18) & ((\regfile|Mux45~8_combout\ & ((\regfile|regs[28][18]~q\))) # (!\regfile|Mux45~8_combout\ & (\regfile|regs[20][18]~q\)))) # (!\ir|q\(18) & (((\regfile|Mux45~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \regfile|regs[20][18]~q\,
	datac => \regfile|regs[28][18]~q\,
	datad => \regfile|Mux45~8_combout\,
	combout => \regfile|Mux45~9_combout\);

-- Location: LCCOMB_X43_Y35_N0
\regfile|Mux45~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux45~10_combout\ = (\ir|q\(16) & (((\ir|q\(17))))) # (!\ir|q\(16) & ((\ir|q\(17) & (\regfile|Mux45~7_combout\)) # (!\ir|q\(17) & ((\regfile|Mux45~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux45~7_combout\,
	datab => \regfile|Mux45~9_combout\,
	datac => \ir|q\(16),
	datad => \ir|q\(17),
	combout => \regfile|Mux45~10_combout\);

-- Location: LCCOMB_X43_Y31_N12
\regfile|Mux45~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux45~13_combout\ = (\ir|q\(16) & ((\regfile|Mux45~10_combout\ & (\regfile|Mux45~12_combout\)) # (!\regfile|Mux45~10_combout\ & ((\regfile|Mux45~5_combout\))))) # (!\ir|q\(16) & (((\regfile|Mux45~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(16),
	datab => \regfile|Mux45~12_combout\,
	datac => \regfile|Mux45~5_combout\,
	datad => \regfile|Mux45~10_combout\,
	combout => \regfile|Mux45~13_combout\);

-- Location: LCCOMB_X43_Y31_N6
\regfile|Mux45~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux45~18_combout\ = (\regfile|rd_data1[3]~2_combout\ & (((\regfile|rd_data1[3]~3_combout\) # (\regfile|Mux45~13_combout\)))) # (!\regfile|rd_data1[3]~2_combout\ & (\regfile|Mux45~17_combout\ & (!\regfile|rd_data1[3]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux45~17_combout\,
	datab => \regfile|rd_data1[3]~2_combout\,
	datac => \regfile|rd_data1[3]~3_combout\,
	datad => \regfile|Mux45~13_combout\,
	combout => \regfile|Mux45~18_combout\);

-- Location: FF_X45_Y33_N5
\regfile|regs[12][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[18]~6_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[12][18]~q\);

-- Location: LCCOMB_X45_Y33_N10
\regfile|regs[14][18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[14][18]~feeder_combout\ = \regfile_writedata_mux|y[18]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[18]~6_combout\,
	combout => \regfile|regs[14][18]~feeder_combout\);

-- Location: FF_X45_Y33_N11
\regfile|regs[14][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[14][18]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[14][18]~q\);

-- Location: LCCOMB_X45_Y33_N4
\regfile|Mux45~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux45~19_combout\ = (\ir|q\(17) & ((\ir|q\(16)) # ((\regfile|regs[14][18]~q\)))) # (!\ir|q\(17) & (!\ir|q\(16) & (\regfile|regs[12][18]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \ir|q\(16),
	datac => \regfile|regs[12][18]~q\,
	datad => \regfile|regs[14][18]~q\,
	combout => \regfile|Mux45~19_combout\);

-- Location: FF_X43_Y33_N27
\regfile|regs[13][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[18]~6_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[13][18]~q\);

-- Location: FF_X45_Y34_N21
\regfile|regs[15][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile_writedata_mux|y[18]~6_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[15][18]~q\);

-- Location: LCCOMB_X43_Y33_N26
\regfile|Mux45~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux45~20_combout\ = (\ir|q\(16) & ((\regfile|Mux45~19_combout\ & ((\regfile|regs[15][18]~q\))) # (!\regfile|Mux45~19_combout\ & (\regfile|regs[13][18]~q\)))) # (!\ir|q\(16) & (\regfile|Mux45~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(16),
	datab => \regfile|Mux45~19_combout\,
	datac => \regfile|regs[13][18]~q\,
	datad => \regfile|regs[15][18]~q\,
	combout => \regfile|Mux45~20_combout\);

-- Location: LCCOMB_X46_Y32_N8
\regfile|regs[10][18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[10][18]~feeder_combout\ = \regfile_writedata_mux|y[18]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[18]~6_combout\,
	combout => \regfile|regs[10][18]~feeder_combout\);

-- Location: FF_X46_Y32_N9
\regfile|regs[10][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[10][18]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[10][18]~q\);

-- Location: FF_X43_Y29_N11
\regfile|regs[11][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[18]~6_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[11][18]~q\);

-- Location: FF_X46_Y30_N17
\regfile|regs[8][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[18]~6_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[8][18]~q\);

-- Location: LCCOMB_X46_Y30_N6
\regfile|regs[9][18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[9][18]~feeder_combout\ = \regfile_writedata_mux|y[18]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[18]~6_combout\,
	combout => \regfile|regs[9][18]~feeder_combout\);

-- Location: FF_X46_Y30_N7
\regfile|regs[9][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[9][18]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[9][18]~q\);

-- Location: LCCOMB_X46_Y30_N16
\regfile|Mux45~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux45~2_combout\ = (\ir|q\(17) & (\ir|q\(16))) # (!\ir|q\(17) & ((\ir|q\(16) & ((\regfile|regs[9][18]~q\))) # (!\ir|q\(16) & (\regfile|regs[8][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \ir|q\(16),
	datac => \regfile|regs[8][18]~q\,
	datad => \regfile|regs[9][18]~q\,
	combout => \regfile|Mux45~2_combout\);

-- Location: LCCOMB_X43_Y29_N10
\regfile|Mux45~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux45~3_combout\ = (\ir|q\(17) & ((\regfile|Mux45~2_combout\ & ((\regfile|regs[11][18]~q\))) # (!\regfile|Mux45~2_combout\ & (\regfile|regs[10][18]~q\)))) # (!\ir|q\(17) & (((\regfile|Mux45~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[10][18]~q\,
	datab => \ir|q\(17),
	datac => \regfile|regs[11][18]~q\,
	datad => \regfile|Mux45~2_combout\,
	combout => \regfile|Mux45~3_combout\);

-- Location: LCCOMB_X43_Y31_N8
\regfile|Mux45~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux45~21_combout\ = (\regfile|Mux45~18_combout\ & (((\regfile|Mux45~20_combout\)) # (!\regfile|rd_data1[3]~3_combout\))) # (!\regfile|Mux45~18_combout\ & (\regfile|rd_data1[3]~3_combout\ & ((\regfile|Mux45~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux45~18_combout\,
	datab => \regfile|rd_data1[3]~3_combout\,
	datac => \regfile|Mux45~20_combout\,
	datad => \regfile|Mux45~3_combout\,
	combout => \regfile|Mux45~21_combout\);

-- Location: LCCOMB_X47_Y34_N12
\regfile|Mux45~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux45~22_combout\ = (\regfile|Mux45~21_combout\ & ((\regfile|rd_data1[3]~6_combout\) # ((\ir|q\(16)) # (\ir|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux45~21_combout\,
	datab => \regfile|rd_data1[3]~6_combout\,
	datac => \ir|q\(16),
	datad => \ir|q\(18),
	combout => \regfile|Mux45~22_combout\);

-- Location: FF_X47_Y34_N13
\regfile|rd_data1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|Mux45~22_combout\,
	ena => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rd_data1\(18));

-- Location: LCCOMB_X47_Y34_N26
\reg_b|q[18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_b|q[18]~feeder_combout\ = \regfile|rd_data1\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile|rd_data1\(18),
	combout => \reg_b|q[18]~feeder_combout\);

-- Location: FF_X47_Y34_N27
\reg_b|q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_b|q[18]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_b|q\(18));

-- Location: FF_X45_Y34_N11
\mem_data_reg|q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem_module|temp_data_out\(19),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_data_reg|q\(19));

-- Location: LCCOMB_X45_Y34_N18
\regfile_writedata_mux|y[19]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile_writedata_mux|y[19]~5_combout\ = (\mem_data_reg|q\(19) & \MemToReg~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem_data_reg|q\(19),
	datac => \MemToReg~input_o\,
	combout => \regfile_writedata_mux|y[19]~5_combout\);

-- Location: LCCOMB_X46_Y30_N2
\regfile|regs[9][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[9][19]~feeder_combout\ = \regfile_writedata_mux|y[19]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[19]~5_combout\,
	combout => \regfile|regs[9][19]~feeder_combout\);

-- Location: FF_X46_Y30_N3
\regfile|regs[9][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[9][19]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[9][19]~q\);

-- Location: FF_X46_Y30_N13
\regfile|regs[8][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[19]~5_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[8][19]~q\);

-- Location: LCCOMB_X45_Y30_N18
\regfile|regs[10][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[10][19]~feeder_combout\ = \regfile_writedata_mux|y[19]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[19]~5_combout\,
	combout => \regfile|regs[10][19]~feeder_combout\);

-- Location: FF_X45_Y30_N19
\regfile|regs[10][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[10][19]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[10][19]~q\);

-- Location: LCCOMB_X46_Y30_N12
\regfile|Mux44~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux44~12_combout\ = (\ir|q\(17) & ((\ir|q\(16)) # ((\regfile|regs[10][19]~q\)))) # (!\ir|q\(17) & (!\ir|q\(16) & (\regfile|regs[8][19]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \ir|q\(16),
	datac => \regfile|regs[8][19]~q\,
	datad => \regfile|regs[10][19]~q\,
	combout => \regfile|Mux44~12_combout\);

-- Location: FF_X45_Y30_N13
\regfile|regs[11][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[19]~5_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[11][19]~q\);

-- Location: LCCOMB_X45_Y30_N12
\regfile|Mux44~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux44~13_combout\ = (\regfile|Mux44~12_combout\ & (((\regfile|regs[11][19]~q\) # (!\ir|q\(16))))) # (!\regfile|Mux44~12_combout\ & (\regfile|regs[9][19]~q\ & ((\ir|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[9][19]~q\,
	datab => \regfile|Mux44~12_combout\,
	datac => \regfile|regs[11][19]~q\,
	datad => \ir|q\(16),
	combout => \regfile|Mux44~13_combout\);

-- Location: LCCOMB_X38_Y34_N4
\regfile|regs[6][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[6][19]~feeder_combout\ = \regfile_writedata_mux|y[19]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[19]~5_combout\,
	combout => \regfile|regs[6][19]~feeder_combout\);

-- Location: FF_X38_Y34_N5
\regfile|regs[6][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[6][19]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[6][19]~q\);

-- Location: FF_X38_Y31_N5
\regfile|regs[7][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[19]~5_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[7][19]~q\);

-- Location: FF_X38_Y34_N15
\regfile|regs[4][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[19]~5_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[4][19]~q\);

-- Location: LCCOMB_X44_Y34_N14
\regfile|regs[5][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[5][19]~feeder_combout\ = \regfile_writedata_mux|y[19]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[19]~5_combout\,
	combout => \regfile|regs[5][19]~feeder_combout\);

-- Location: FF_X44_Y34_N15
\regfile|regs[5][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[5][19]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[5][19]~q\);

-- Location: LCCOMB_X38_Y34_N14
\regfile|Mux44~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux44~14_combout\ = (\ir|q\(16) & ((\ir|q\(17)) # ((\regfile|regs[5][19]~q\)))) # (!\ir|q\(16) & (!\ir|q\(17) & (\regfile|regs[4][19]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(16),
	datab => \ir|q\(17),
	datac => \regfile|regs[4][19]~q\,
	datad => \regfile|regs[5][19]~q\,
	combout => \regfile|Mux44~14_combout\);

-- Location: LCCOMB_X38_Y31_N4
\regfile|Mux44~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux44~15_combout\ = (\ir|q\(17) & ((\regfile|Mux44~14_combout\ & ((\regfile|regs[7][19]~q\))) # (!\regfile|Mux44~14_combout\ & (\regfile|regs[6][19]~q\)))) # (!\ir|q\(17) & (((\regfile|Mux44~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \regfile|regs[6][19]~q\,
	datac => \regfile|regs[7][19]~q\,
	datad => \regfile|Mux44~14_combout\,
	combout => \regfile|Mux44~15_combout\);

-- Location: FF_X40_Y30_N7
\regfile|regs[3][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[19]~5_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[3][19]~q\);

-- Location: LCCOMB_X41_Y30_N30
\regfile|regs[2][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[2][19]~feeder_combout\ = \regfile_writedata_mux|y[19]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[19]~5_combout\,
	combout => \regfile|regs[2][19]~feeder_combout\);

-- Location: FF_X41_Y30_N31
\regfile|regs[2][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[2][19]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[2][19]~q\);

-- Location: FF_X40_Y30_N21
\regfile|regs[1][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[19]~5_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[1][19]~q\);

-- Location: LCCOMB_X40_Y30_N20
\regfile|Mux44~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux44~16_combout\ = (\regfile|rd_data1[3]~5_combout\ & ((\regfile|regs[2][19]~q\) # ((\regfile|rd_data1[3]~4_combout\)))) # (!\regfile|rd_data1[3]~5_combout\ & (((\regfile|regs[1][19]~q\ & !\regfile|rd_data1[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[2][19]~q\,
	datab => \regfile|rd_data1[3]~5_combout\,
	datac => \regfile|regs[1][19]~q\,
	datad => \regfile|rd_data1[3]~4_combout\,
	combout => \regfile|Mux44~16_combout\);

-- Location: LCCOMB_X40_Y30_N6
\regfile|Mux44~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux44~17_combout\ = (\regfile|rd_data1[3]~4_combout\ & ((\regfile|Mux44~16_combout\ & ((\regfile|regs[3][19]~q\))) # (!\regfile|Mux44~16_combout\ & (\regfile|Mux44~15_combout\)))) # (!\regfile|rd_data1[3]~4_combout\ & 
-- (((\regfile|Mux44~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rd_data1[3]~4_combout\,
	datab => \regfile|Mux44~15_combout\,
	datac => \regfile|regs[3][19]~q\,
	datad => \regfile|Mux44~16_combout\,
	combout => \regfile|Mux44~17_combout\);

-- Location: LCCOMB_X44_Y30_N22
\regfile|Mux44~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux44~18_combout\ = (\regfile|rd_data1[3]~3_combout\ & ((\regfile|Mux44~13_combout\) # ((\regfile|rd_data1[3]~2_combout\)))) # (!\regfile|rd_data1[3]~3_combout\ & (((\regfile|Mux44~17_combout\ & !\regfile|rd_data1[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux44~13_combout\,
	datab => \regfile|Mux44~17_combout\,
	datac => \regfile|rd_data1[3]~3_combout\,
	datad => \regfile|rd_data1[3]~2_combout\,
	combout => \regfile|Mux44~18_combout\);

-- Location: FF_X43_Y34_N15
\regfile|regs[12][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[19]~5_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[12][19]~q\);

-- Location: LCCOMB_X43_Y34_N12
\regfile|regs[13][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[13][19]~feeder_combout\ = \regfile_writedata_mux|y[19]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[19]~5_combout\,
	combout => \regfile|regs[13][19]~feeder_combout\);

-- Location: FF_X43_Y34_N13
\regfile|regs[13][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[13][19]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[13][19]~q\);

-- Location: LCCOMB_X43_Y34_N14
\regfile|Mux44~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux44~19_combout\ = (\ir|q\(17) & (\ir|q\(16))) # (!\ir|q\(17) & ((\ir|q\(16) & ((\regfile|regs[13][19]~q\))) # (!\ir|q\(16) & (\regfile|regs[12][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \ir|q\(16),
	datac => \regfile|regs[12][19]~q\,
	datad => \regfile|regs[13][19]~q\,
	combout => \regfile|Mux44~19_combout\);

-- Location: FF_X44_Y34_N1
\regfile|regs[14][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[19]~5_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[14][19]~q\);

-- Location: FF_X45_Y34_N19
\regfile|regs[15][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile_writedata_mux|y[19]~5_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[15][19]~q\);

-- Location: LCCOMB_X44_Y34_N0
\regfile|Mux44~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux44~20_combout\ = (\regfile|Mux44~19_combout\ & (((\regfile|regs[15][19]~q\)) # (!\ir|q\(17)))) # (!\regfile|Mux44~19_combout\ & (\ir|q\(17) & (\regfile|regs[14][19]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux44~19_combout\,
	datab => \ir|q\(17),
	datac => \regfile|regs[14][19]~q\,
	datad => \regfile|regs[15][19]~q\,
	combout => \regfile|Mux44~20_combout\);

-- Location: LCCOMB_X43_Y31_N24
\regfile|regs[20][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[20][19]~feeder_combout\ = \regfile_writedata_mux|y[19]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[19]~5_combout\,
	combout => \regfile|regs[20][19]~feeder_combout\);

-- Location: FF_X43_Y31_N25
\regfile|regs[20][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[20][19]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[20][19]~q\);

-- Location: FF_X43_Y31_N27
\regfile|regs[28][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[19]~5_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[28][19]~q\);

-- Location: LCCOMB_X42_Y31_N28
\regfile|regs[24][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[24][19]~feeder_combout\ = \regfile_writedata_mux|y[19]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[19]~5_combout\,
	combout => \regfile|regs[24][19]~feeder_combout\);

-- Location: FF_X42_Y31_N29
\regfile|regs[24][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[24][19]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[24][19]~q\);

-- Location: FF_X42_Y31_N15
\regfile|regs[16][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[19]~5_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[16][19]~q\);

-- Location: LCCOMB_X42_Y31_N14
\regfile|Mux44~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux44~6_combout\ = (\ir|q\(19) & ((\regfile|regs[24][19]~q\) # ((\ir|q\(18))))) # (!\ir|q\(19) & (((\regfile|regs[16][19]~q\ & !\ir|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[24][19]~q\,
	datab => \ir|q\(19),
	datac => \regfile|regs[16][19]~q\,
	datad => \ir|q\(18),
	combout => \regfile|Mux44~6_combout\);

-- Location: LCCOMB_X43_Y31_N26
\regfile|Mux44~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux44~7_combout\ = (\ir|q\(18) & ((\regfile|Mux44~6_combout\ & ((\regfile|regs[28][19]~q\))) # (!\regfile|Mux44~6_combout\ & (\regfile|regs[20][19]~q\)))) # (!\ir|q\(18) & (((\regfile|Mux44~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \regfile|regs[20][19]~q\,
	datac => \regfile|regs[28][19]~q\,
	datad => \regfile|Mux44~6_combout\,
	combout => \regfile|Mux44~7_combout\);

-- Location: LCCOMB_X45_Y32_N12
\regfile|regs[25][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[25][19]~feeder_combout\ = \regfile_writedata_mux|y[19]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[19]~5_combout\,
	combout => \regfile|regs[25][19]~feeder_combout\);

-- Location: FF_X45_Y32_N13
\regfile|regs[25][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[25][19]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[25][19]~q\);

-- Location: FF_X44_Y32_N7
\regfile|regs[17][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[19]~5_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[17][19]~q\);

-- Location: LCCOMB_X44_Y32_N6
\regfile|Mux44~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux44~4_combout\ = (\ir|q\(19) & ((\regfile|regs[25][19]~q\) # ((\ir|q\(18))))) # (!\ir|q\(19) & (((\regfile|regs[17][19]~q\ & !\ir|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(19),
	datab => \regfile|regs[25][19]~q\,
	datac => \regfile|regs[17][19]~q\,
	datad => \ir|q\(18),
	combout => \regfile|Mux44~4_combout\);

-- Location: LCCOMB_X43_Y32_N0
\regfile|regs[21][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[21][19]~feeder_combout\ = \regfile_writedata_mux|y[19]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[19]~5_combout\,
	combout => \regfile|regs[21][19]~feeder_combout\);

-- Location: FF_X43_Y32_N1
\regfile|regs[21][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[21][19]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[21][19]~q\);

-- Location: FF_X43_Y32_N11
\regfile|regs[29][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[19]~5_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[29][19]~q\);

-- Location: LCCOMB_X43_Y32_N10
\regfile|Mux44~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux44~5_combout\ = (\regfile|Mux44~4_combout\ & (((\regfile|regs[29][19]~q\) # (!\ir|q\(18))))) # (!\regfile|Mux44~4_combout\ & (\regfile|regs[21][19]~q\ & ((\ir|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux44~4_combout\,
	datab => \regfile|regs[21][19]~q\,
	datac => \regfile|regs[29][19]~q\,
	datad => \ir|q\(18),
	combout => \regfile|Mux44~5_combout\);

-- Location: LCCOMB_X44_Y33_N2
\regfile|Mux44~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux44~8_combout\ = (\ir|q\(17) & (((\ir|q\(16))))) # (!\ir|q\(17) & ((\ir|q\(16) & ((\regfile|Mux44~5_combout\))) # (!\ir|q\(16) & (\regfile|Mux44~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \regfile|Mux44~7_combout\,
	datac => \ir|q\(16),
	datad => \regfile|Mux44~5_combout\,
	combout => \regfile|Mux44~8_combout\);

-- Location: LCCOMB_X44_Y33_N30
\regfile|regs[26][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[26][19]~feeder_combout\ = \regfile_writedata_mux|y[19]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[19]~5_combout\,
	combout => \regfile|regs[26][19]~feeder_combout\);

-- Location: FF_X44_Y33_N31
\regfile|regs[26][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[26][19]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[26][19]~q\);

-- Location: LCCOMB_X41_Y30_N12
\regfile|regs[22][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[22][19]~feeder_combout\ = \regfile_writedata_mux|y[19]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[19]~5_combout\,
	combout => \regfile|regs[22][19]~feeder_combout\);

-- Location: FF_X41_Y30_N13
\regfile|regs[22][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[22][19]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[22][19]~q\);

-- Location: FF_X44_Y32_N5
\regfile|regs[18][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[19]~5_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[18][19]~q\);

-- Location: LCCOMB_X44_Y32_N4
\regfile|Mux44~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux44~2_combout\ = (\ir|q\(19) & (((\ir|q\(18))))) # (!\ir|q\(19) & ((\ir|q\(18) & (\regfile|regs[22][19]~q\)) # (!\ir|q\(18) & ((\regfile|regs[18][19]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[22][19]~q\,
	datab => \ir|q\(19),
	datac => \regfile|regs[18][19]~q\,
	datad => \ir|q\(18),
	combout => \regfile|Mux44~2_combout\);

-- Location: FF_X44_Y33_N9
\regfile|regs[30][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[19]~5_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[30][19]~q\);

-- Location: LCCOMB_X44_Y33_N8
\regfile|Mux44~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux44~3_combout\ = (\regfile|Mux44~2_combout\ & (((\regfile|regs[30][19]~q\) # (!\ir|q\(19))))) # (!\regfile|Mux44~2_combout\ & (\regfile|regs[26][19]~q\ & ((\ir|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[26][19]~q\,
	datab => \regfile|Mux44~2_combout\,
	datac => \regfile|regs[30][19]~q\,
	datad => \ir|q\(19),
	combout => \regfile|Mux44~3_combout\);

-- Location: LCCOMB_X45_Y32_N14
\regfile|regs[27][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[27][19]~feeder_combout\ = \regfile_writedata_mux|y[19]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[19]~5_combout\,
	combout => \regfile|regs[27][19]~feeder_combout\);

-- Location: FF_X45_Y32_N15
\regfile|regs[27][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[27][19]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[27][19]~q\);

-- Location: FF_X44_Y31_N31
\regfile|regs[19][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[19]~5_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[19][19]~q\);

-- Location: LCCOMB_X44_Y31_N20
\regfile|regs[23][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[23][19]~feeder_combout\ = \regfile_writedata_mux|y[19]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[19]~5_combout\,
	combout => \regfile|regs[23][19]~feeder_combout\);

-- Location: FF_X44_Y31_N21
\regfile|regs[23][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[23][19]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[23][19]~q\);

-- Location: LCCOMB_X44_Y31_N30
\regfile|Mux44~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux44~9_combout\ = (\ir|q\(19) & (\ir|q\(18))) # (!\ir|q\(19) & ((\ir|q\(18) & ((\regfile|regs[23][19]~q\))) # (!\ir|q\(18) & (\regfile|regs[19][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(19),
	datab => \ir|q\(18),
	datac => \regfile|regs[19][19]~q\,
	datad => \regfile|regs[23][19]~q\,
	combout => \regfile|Mux44~9_combout\);

-- Location: FF_X45_Y31_N1
\regfile|regs[31][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[19]~5_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[31][19]~q\);

-- Location: LCCOMB_X45_Y31_N0
\regfile|Mux44~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux44~10_combout\ = (\regfile|Mux44~9_combout\ & (((\regfile|regs[31][19]~q\) # (!\ir|q\(19))))) # (!\regfile|Mux44~9_combout\ & (\regfile|regs[27][19]~q\ & ((\ir|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[27][19]~q\,
	datab => \regfile|Mux44~9_combout\,
	datac => \regfile|regs[31][19]~q\,
	datad => \ir|q\(19),
	combout => \regfile|Mux44~10_combout\);

-- Location: LCCOMB_X44_Y33_N20
\regfile|Mux44~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux44~11_combout\ = (\ir|q\(17) & ((\regfile|Mux44~8_combout\ & ((\regfile|Mux44~10_combout\))) # (!\regfile|Mux44~8_combout\ & (\regfile|Mux44~3_combout\)))) # (!\ir|q\(17) & (\regfile|Mux44~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \regfile|Mux44~8_combout\,
	datac => \regfile|Mux44~3_combout\,
	datad => \regfile|Mux44~10_combout\,
	combout => \regfile|Mux44~11_combout\);

-- Location: LCCOMB_X44_Y33_N14
\regfile|Mux44~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux44~21_combout\ = (\regfile|rd_data1[3]~2_combout\ & ((\regfile|Mux44~18_combout\ & (\regfile|Mux44~20_combout\)) # (!\regfile|Mux44~18_combout\ & ((\regfile|Mux44~11_combout\))))) # (!\regfile|rd_data1[3]~2_combout\ & 
-- (\regfile|Mux44~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rd_data1[3]~2_combout\,
	datab => \regfile|Mux44~18_combout\,
	datac => \regfile|Mux44~20_combout\,
	datad => \regfile|Mux44~11_combout\,
	combout => \regfile|Mux44~21_combout\);

-- Location: LCCOMB_X47_Y34_N18
\regfile|Mux44~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux44~22_combout\ = (\regfile|Mux44~21_combout\ & ((\ir|q\(16)) # ((\regfile|rd_data1[3]~6_combout\) # (\ir|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(16),
	datab => \regfile|rd_data1[3]~6_combout\,
	datac => \regfile|Mux44~21_combout\,
	datad => \ir|q\(18),
	combout => \regfile|Mux44~22_combout\);

-- Location: FF_X47_Y34_N19
\regfile|rd_data1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|Mux44~22_combout\,
	ena => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rd_data1\(19));

-- Location: LCCOMB_X47_Y34_N24
\reg_b|q[19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_b|q[19]~feeder_combout\ = \regfile|rd_data1\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile|rd_data1\(19),
	combout => \reg_b|q[19]~feeder_combout\);

-- Location: FF_X47_Y34_N25
\reg_b|q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_b|q[19]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_b|q\(19));

-- Location: FF_X47_Y33_N31
\mem_data_reg|q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem_module|temp_data_out\(20),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_data_reg|q\(20));

-- Location: LCCOMB_X47_Y33_N8
\regfile_writedata_mux|y[20]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile_writedata_mux|y[20]~9_combout\ = (\mem_data_reg|q\(20) & \MemToReg~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_data_reg|q\(20),
	datac => \MemToReg~input_o\,
	combout => \regfile_writedata_mux|y[20]~9_combout\);

-- Location: LCCOMB_X40_Y29_N18
\regfile|regs[9][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[9][20]~feeder_combout\ = \regfile_writedata_mux|y[20]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[20]~9_combout\,
	combout => \regfile|regs[9][20]~feeder_combout\);

-- Location: FF_X40_Y29_N19
\regfile|regs[9][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[9][20]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[9][20]~q\);

-- Location: FF_X45_Y30_N31
\regfile|regs[11][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[20]~9_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[11][20]~q\);

-- Location: FF_X44_Y29_N13
\regfile|regs[8][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[20]~9_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[8][20]~q\);

-- Location: LCCOMB_X45_Y30_N28
\regfile|regs[10][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[10][20]~feeder_combout\ = \regfile_writedata_mux|y[20]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[20]~9_combout\,
	combout => \regfile|regs[10][20]~feeder_combout\);

-- Location: FF_X45_Y30_N29
\regfile|regs[10][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[10][20]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[10][20]~q\);

-- Location: LCCOMB_X44_Y29_N12
\regfile|Mux43~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux43~12_combout\ = (\ir|q\(17) & ((\ir|q\(16)) # ((\regfile|regs[10][20]~q\)))) # (!\ir|q\(17) & (!\ir|q\(16) & (\regfile|regs[8][20]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \ir|q\(16),
	datac => \regfile|regs[8][20]~q\,
	datad => \regfile|regs[10][20]~q\,
	combout => \regfile|Mux43~12_combout\);

-- Location: LCCOMB_X45_Y30_N30
\regfile|Mux43~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux43~13_combout\ = (\ir|q\(16) & ((\regfile|Mux43~12_combout\ & ((\regfile|regs[11][20]~q\))) # (!\regfile|Mux43~12_combout\ & (\regfile|regs[9][20]~q\)))) # (!\ir|q\(16) & (((\regfile|Mux43~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[9][20]~q\,
	datab => \ir|q\(16),
	datac => \regfile|regs[11][20]~q\,
	datad => \regfile|Mux43~12_combout\,
	combout => \regfile|Mux43~13_combout\);

-- Location: LCCOMB_X35_Y31_N16
\regfile|regs[5][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[5][20]~feeder_combout\ = \regfile_writedata_mux|y[20]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[20]~9_combout\,
	combout => \regfile|regs[5][20]~feeder_combout\);

-- Location: FF_X35_Y31_N17
\regfile|regs[5][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[5][20]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[5][20]~q\);

-- Location: FF_X35_Y31_N3
\regfile|regs[4][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[20]~9_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[4][20]~q\);

-- Location: LCCOMB_X35_Y31_N2
\regfile|Mux43~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux43~14_combout\ = (\ir|q\(17) & (((\ir|q\(16))))) # (!\ir|q\(17) & ((\ir|q\(16) & (\regfile|regs[5][20]~q\)) # (!\ir|q\(16) & ((\regfile|regs[4][20]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \regfile|regs[5][20]~q\,
	datac => \regfile|regs[4][20]~q\,
	datad => \ir|q\(16),
	combout => \regfile|Mux43~14_combout\);

-- Location: LCCOMB_X38_Y31_N18
\regfile|regs[6][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[6][20]~feeder_combout\ = \regfile_writedata_mux|y[20]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[20]~9_combout\,
	combout => \regfile|regs[6][20]~feeder_combout\);

-- Location: FF_X38_Y31_N19
\regfile|regs[6][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[6][20]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[6][20]~q\);

-- Location: FF_X38_Y31_N29
\regfile|regs[7][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[20]~9_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[7][20]~q\);

-- Location: LCCOMB_X38_Y31_N28
\regfile|Mux43~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux43~15_combout\ = (\regfile|Mux43~14_combout\ & (((\regfile|regs[7][20]~q\) # (!\ir|q\(17))))) # (!\regfile|Mux43~14_combout\ & (\regfile|regs[6][20]~q\ & ((\ir|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux43~14_combout\,
	datab => \regfile|regs[6][20]~q\,
	datac => \regfile|regs[7][20]~q\,
	datad => \ir|q\(17),
	combout => \regfile|Mux43~15_combout\);

-- Location: FF_X37_Y31_N3
\regfile|regs[3][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[20]~9_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[3][20]~q\);

-- Location: FF_X38_Y33_N29
\regfile|regs[1][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[20]~9_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[1][20]~q\);

-- Location: LCCOMB_X37_Y31_N16
\regfile|regs[2][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[2][20]~feeder_combout\ = \regfile_writedata_mux|y[20]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[20]~9_combout\,
	combout => \regfile|regs[2][20]~feeder_combout\);

-- Location: FF_X37_Y31_N17
\regfile|regs[2][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[2][20]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[2][20]~q\);

-- Location: LCCOMB_X38_Y33_N28
\regfile|Mux43~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux43~16_combout\ = (\regfile|rd_data1[3]~4_combout\ & (\regfile|rd_data1[3]~5_combout\)) # (!\regfile|rd_data1[3]~4_combout\ & ((\regfile|rd_data1[3]~5_combout\ & ((\regfile|regs[2][20]~q\))) # (!\regfile|rd_data1[3]~5_combout\ & 
-- (\regfile|regs[1][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rd_data1[3]~4_combout\,
	datab => \regfile|rd_data1[3]~5_combout\,
	datac => \regfile|regs[1][20]~q\,
	datad => \regfile|regs[2][20]~q\,
	combout => \regfile|Mux43~16_combout\);

-- Location: LCCOMB_X37_Y31_N2
\regfile|Mux43~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux43~17_combout\ = (\regfile|rd_data1[3]~4_combout\ & ((\regfile|Mux43~16_combout\ & ((\regfile|regs[3][20]~q\))) # (!\regfile|Mux43~16_combout\ & (\regfile|Mux43~15_combout\)))) # (!\regfile|rd_data1[3]~4_combout\ & 
-- (((\regfile|Mux43~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rd_data1[3]~4_combout\,
	datab => \regfile|Mux43~15_combout\,
	datac => \regfile|regs[3][20]~q\,
	datad => \regfile|Mux43~16_combout\,
	combout => \regfile|Mux43~17_combout\);

-- Location: LCCOMB_X45_Y30_N16
\regfile|Mux43~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux43~18_combout\ = (\regfile|rd_data1[3]~2_combout\ & (((\regfile|rd_data1[3]~3_combout\)))) # (!\regfile|rd_data1[3]~2_combout\ & ((\regfile|rd_data1[3]~3_combout\ & (\regfile|Mux43~13_combout\)) # (!\regfile|rd_data1[3]~3_combout\ & 
-- ((\regfile|Mux43~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux43~13_combout\,
	datab => \regfile|Mux43~17_combout\,
	datac => \regfile|rd_data1[3]~2_combout\,
	datad => \regfile|rd_data1[3]~3_combout\,
	combout => \regfile|Mux43~18_combout\);

-- Location: FF_X47_Y33_N9
\regfile|regs[15][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile_writedata_mux|y[20]~9_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[15][20]~q\);

-- Location: FF_X45_Y33_N31
\regfile|regs[14][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[20]~9_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[14][20]~q\);

-- Location: LCCOMB_X43_Y33_N20
\regfile|regs[13][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[13][20]~feeder_combout\ = \regfile_writedata_mux|y[20]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[20]~9_combout\,
	combout => \regfile|regs[13][20]~feeder_combout\);

-- Location: FF_X43_Y33_N21
\regfile|regs[13][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[13][20]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[13][20]~q\);

-- Location: FF_X45_Y33_N1
\regfile|regs[12][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[20]~9_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[12][20]~q\);

-- Location: LCCOMB_X45_Y33_N0
\regfile|Mux43~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux43~19_combout\ = (\ir|q\(16) & ((\regfile|regs[13][20]~q\) # ((\ir|q\(17))))) # (!\ir|q\(16) & (((\regfile|regs[12][20]~q\ & !\ir|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[13][20]~q\,
	datab => \ir|q\(16),
	datac => \regfile|regs[12][20]~q\,
	datad => \ir|q\(17),
	combout => \regfile|Mux43~19_combout\);

-- Location: LCCOMB_X45_Y33_N30
\regfile|Mux43~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux43~20_combout\ = (\ir|q\(17) & ((\regfile|Mux43~19_combout\ & (\regfile|regs[15][20]~q\)) # (!\regfile|Mux43~19_combout\ & ((\regfile|regs[14][20]~q\))))) # (!\ir|q\(17) & (((\regfile|Mux43~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \regfile|regs[15][20]~q\,
	datac => \regfile|regs[14][20]~q\,
	datad => \regfile|Mux43~19_combout\,
	combout => \regfile|Mux43~20_combout\);

-- Location: LCCOMB_X44_Y35_N8
\regfile|regs[26][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[26][20]~feeder_combout\ = \regfile_writedata_mux|y[20]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[20]~9_combout\,
	combout => \regfile|regs[26][20]~feeder_combout\);

-- Location: FF_X44_Y35_N9
\regfile|regs[26][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[26][20]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[26][20]~q\);

-- Location: FF_X44_Y35_N11
\regfile|regs[30][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[20]~9_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[30][20]~q\);

-- Location: LCCOMB_X46_Y32_N2
\regfile|regs[22][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[22][20]~feeder_combout\ = \regfile_writedata_mux|y[20]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[20]~9_combout\,
	combout => \regfile|regs[22][20]~feeder_combout\);

-- Location: FF_X46_Y32_N3
\regfile|regs[22][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[22][20]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[22][20]~q\);

-- Location: FF_X45_Y35_N19
\regfile|regs[18][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[20]~9_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[18][20]~q\);

-- Location: LCCOMB_X45_Y35_N18
\regfile|Mux43~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux43~2_combout\ = (\ir|q\(18) & ((\regfile|regs[22][20]~q\) # ((\ir|q\(19))))) # (!\ir|q\(18) & (((\regfile|regs[18][20]~q\ & !\ir|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[22][20]~q\,
	datab => \ir|q\(18),
	datac => \regfile|regs[18][20]~q\,
	datad => \ir|q\(19),
	combout => \regfile|Mux43~2_combout\);

-- Location: LCCOMB_X44_Y35_N10
\regfile|Mux43~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux43~3_combout\ = (\ir|q\(19) & ((\regfile|Mux43~2_combout\ & ((\regfile|regs[30][20]~q\))) # (!\regfile|Mux43~2_combout\ & (\regfile|regs[26][20]~q\)))) # (!\ir|q\(19) & (((\regfile|Mux43~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(19),
	datab => \regfile|regs[26][20]~q\,
	datac => \regfile|regs[30][20]~q\,
	datad => \regfile|Mux43~2_combout\,
	combout => \regfile|Mux43~3_combout\);

-- Location: FF_X39_Y31_N23
\regfile|regs[19][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[20]~9_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[19][20]~q\);

-- Location: LCCOMB_X39_Y31_N12
\regfile|regs[23][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[23][20]~feeder_combout\ = \regfile_writedata_mux|y[20]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[20]~9_combout\,
	combout => \regfile|regs[23][20]~feeder_combout\);

-- Location: FF_X39_Y31_N13
\regfile|regs[23][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[23][20]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[23][20]~q\);

-- Location: LCCOMB_X39_Y31_N22
\regfile|Mux43~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux43~9_combout\ = (\ir|q\(18) & ((\ir|q\(19)) # ((\regfile|regs[23][20]~q\)))) # (!\ir|q\(18) & (!\ir|q\(19) & (\regfile|regs[19][20]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \ir|q\(19),
	datac => \regfile|regs[19][20]~q\,
	datad => \regfile|regs[23][20]~q\,
	combout => \regfile|Mux43~9_combout\);

-- Location: LCCOMB_X45_Y31_N14
\regfile|regs[27][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[27][20]~feeder_combout\ = \regfile_writedata_mux|y[20]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[20]~9_combout\,
	combout => \regfile|regs[27][20]~feeder_combout\);

-- Location: FF_X45_Y31_N15
\regfile|regs[27][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[27][20]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[27][20]~q\);

-- Location: FF_X45_Y31_N25
\regfile|regs[31][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[20]~9_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[31][20]~q\);

-- Location: LCCOMB_X45_Y31_N24
\regfile|Mux43~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux43~10_combout\ = (\regfile|Mux43~9_combout\ & (((\regfile|regs[31][20]~q\) # (!\ir|q\(19))))) # (!\regfile|Mux43~9_combout\ & (\regfile|regs[27][20]~q\ & ((\ir|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux43~9_combout\,
	datab => \regfile|regs[27][20]~q\,
	datac => \regfile|regs[31][20]~q\,
	datad => \ir|q\(19),
	combout => \regfile|Mux43~10_combout\);

-- Location: LCCOMB_X41_Y32_N24
\regfile|regs[21][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[21][20]~feeder_combout\ = \regfile_writedata_mux|y[20]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[20]~9_combout\,
	combout => \regfile|regs[21][20]~feeder_combout\);

-- Location: FF_X41_Y32_N25
\regfile|regs[21][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[21][20]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[21][20]~q\);

-- Location: FF_X41_Y32_N27
\regfile|regs[29][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[20]~9_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[29][20]~q\);

-- Location: LCCOMB_X45_Y32_N6
\regfile|regs[25][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[25][20]~feeder_combout\ = \regfile_writedata_mux|y[20]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[20]~9_combout\,
	combout => \regfile|regs[25][20]~feeder_combout\);

-- Location: FF_X45_Y32_N7
\regfile|regs[25][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[25][20]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[25][20]~q\);

-- Location: FF_X42_Y32_N19
\regfile|regs[17][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[20]~9_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[17][20]~q\);

-- Location: LCCOMB_X42_Y32_N18
\regfile|Mux43~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux43~4_combout\ = (\ir|q\(18) & (((\ir|q\(19))))) # (!\ir|q\(18) & ((\ir|q\(19) & (\regfile|regs[25][20]~q\)) # (!\ir|q\(19) & ((\regfile|regs[17][20]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \regfile|regs[25][20]~q\,
	datac => \regfile|regs[17][20]~q\,
	datad => \ir|q\(19),
	combout => \regfile|Mux43~4_combout\);

-- Location: LCCOMB_X41_Y32_N26
\regfile|Mux43~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux43~5_combout\ = (\ir|q\(18) & ((\regfile|Mux43~4_combout\ & ((\regfile|regs[29][20]~q\))) # (!\regfile|Mux43~4_combout\ & (\regfile|regs[21][20]~q\)))) # (!\ir|q\(18) & (((\regfile|Mux43~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \regfile|regs[21][20]~q\,
	datac => \regfile|regs[29][20]~q\,
	datad => \regfile|Mux43~4_combout\,
	combout => \regfile|Mux43~5_combout\);

-- Location: FF_X42_Y36_N15
\regfile|regs[16][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[20]~9_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[16][20]~q\);

-- Location: LCCOMB_X42_Y36_N12
\regfile|regs[24][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[24][20]~feeder_combout\ = \regfile_writedata_mux|y[20]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[20]~9_combout\,
	combout => \regfile|regs[24][20]~feeder_combout\);

-- Location: FF_X42_Y36_N13
\regfile|regs[24][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[24][20]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[24][20]~q\);

-- Location: LCCOMB_X42_Y36_N14
\regfile|Mux43~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux43~6_combout\ = (\ir|q\(19) & ((\ir|q\(18)) # ((\regfile|regs[24][20]~q\)))) # (!\ir|q\(19) & (!\ir|q\(18) & (\regfile|regs[16][20]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(19),
	datab => \ir|q\(18),
	datac => \regfile|regs[16][20]~q\,
	datad => \regfile|regs[24][20]~q\,
	combout => \regfile|Mux43~6_combout\);

-- Location: LCCOMB_X43_Y36_N24
\regfile|regs[20][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[20][20]~feeder_combout\ = \regfile_writedata_mux|y[20]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[20]~9_combout\,
	combout => \regfile|regs[20][20]~feeder_combout\);

-- Location: FF_X43_Y36_N25
\regfile|regs[20][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[20][20]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[20][20]~q\);

-- Location: FF_X43_Y36_N11
\regfile|regs[28][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[20]~9_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[28][20]~q\);

-- Location: LCCOMB_X43_Y36_N10
\regfile|Mux43~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux43~7_combout\ = (\regfile|Mux43~6_combout\ & (((\regfile|regs[28][20]~q\) # (!\ir|q\(18))))) # (!\regfile|Mux43~6_combout\ & (\regfile|regs[20][20]~q\ & ((\ir|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux43~6_combout\,
	datab => \regfile|regs[20][20]~q\,
	datac => \regfile|regs[28][20]~q\,
	datad => \ir|q\(18),
	combout => \regfile|Mux43~7_combout\);

-- Location: LCCOMB_X45_Y33_N18
\regfile|Mux43~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux43~8_combout\ = (\ir|q\(17) & (\ir|q\(16))) # (!\ir|q\(17) & ((\ir|q\(16) & (\regfile|Mux43~5_combout\)) # (!\ir|q\(16) & ((\regfile|Mux43~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \ir|q\(16),
	datac => \regfile|Mux43~5_combout\,
	datad => \regfile|Mux43~7_combout\,
	combout => \regfile|Mux43~8_combout\);

-- Location: LCCOMB_X45_Y33_N12
\regfile|Mux43~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux43~11_combout\ = (\ir|q\(17) & ((\regfile|Mux43~8_combout\ & ((\regfile|Mux43~10_combout\))) # (!\regfile|Mux43~8_combout\ & (\regfile|Mux43~3_combout\)))) # (!\ir|q\(17) & (((\regfile|Mux43~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \regfile|Mux43~3_combout\,
	datac => \regfile|Mux43~10_combout\,
	datad => \regfile|Mux43~8_combout\,
	combout => \regfile|Mux43~11_combout\);

-- Location: LCCOMB_X45_Y33_N2
\regfile|Mux43~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux43~21_combout\ = (\regfile|rd_data1[3]~2_combout\ & ((\regfile|Mux43~18_combout\ & (\regfile|Mux43~20_combout\)) # (!\regfile|Mux43~18_combout\ & ((\regfile|Mux43~11_combout\))))) # (!\regfile|rd_data1[3]~2_combout\ & 
-- (\regfile|Mux43~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rd_data1[3]~2_combout\,
	datab => \regfile|Mux43~18_combout\,
	datac => \regfile|Mux43~20_combout\,
	datad => \regfile|Mux43~11_combout\,
	combout => \regfile|Mux43~21_combout\);

-- Location: LCCOMB_X47_Y34_N6
\regfile|Mux43~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux43~22_combout\ = (\regfile|Mux43~21_combout\ & ((\ir|q\(16)) # ((\regfile|rd_data1[3]~6_combout\) # (\ir|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(16),
	datab => \regfile|rd_data1[3]~6_combout\,
	datac => \regfile|Mux43~21_combout\,
	datad => \ir|q\(18),
	combout => \regfile|Mux43~22_combout\);

-- Location: FF_X47_Y34_N7
\regfile|rd_data1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|Mux43~22_combout\,
	ena => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rd_data1\(20));

-- Location: LCCOMB_X47_Y34_N4
\reg_b|q[20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_b|q[20]~feeder_combout\ = \regfile|rd_data1\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile|rd_data1\(20),
	combout => \reg_b|q[20]~feeder_combout\);

-- Location: FF_X47_Y34_N5
\reg_b|q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_b|q[20]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_b|q\(20));

-- Location: M9K_X53_Y36_N0
\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Memory:mem_module|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_50s3:auto_generated|altsyncram_kcp2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MemWrite~input_o\,
	portare => \MemRead~input_o\,
	portbwe => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	portadatain => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAIN_bus\,
	portbdatain => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAIN_bus\,
	portaaddr => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTAADDR_bus\,
	portbaddr => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus\,
	portbdataout => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y36_N30
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datac => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_b\(31),
	datad => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout\);

-- Location: LCCOMB_X50_Y37_N12
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datab => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\,
	datad => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout\,
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~1_combout\);

-- Location: FF_X52_Y36_N31
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout\,
	ena => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(31));

-- Location: LCCOMB_X52_Y36_N4
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(31),
	datad => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_b\(30),
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout\);

-- Location: FF_X52_Y36_N5
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout\,
	ena => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(30));

-- Location: LCCOMB_X52_Y36_N18
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(30),
	datad => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_b\(29),
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout\);

-- Location: FF_X52_Y36_N19
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout\,
	ena => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(29));

-- Location: LCCOMB_X52_Y36_N0
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_b\(28),
	datad => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(29),
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout\);

-- Location: FF_X52_Y36_N1
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout\,
	ena => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(28));

-- Location: LCCOMB_X52_Y36_N22
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_b\(27),
	datad => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(28),
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout\);

-- Location: FF_X52_Y36_N23
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout\,
	ena => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(27));

-- Location: LCCOMB_X52_Y36_N20
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(27),
	datad => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_b\(26),
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout\);

-- Location: FF_X52_Y36_N21
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout\,
	ena => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(26));

-- Location: LCCOMB_X52_Y36_N26
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(26),
	datad => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_b\(25),
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout\);

-- Location: FF_X52_Y36_N27
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout\,
	ena => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(25));

-- Location: LCCOMB_X52_Y36_N16
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(25),
	datac => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_b\(24),
	datad => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout\);

-- Location: FF_X52_Y36_N17
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout\,
	ena => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(24));

-- Location: LCCOMB_X52_Y36_N6
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_b\(23),
	datad => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(24),
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout\);

-- Location: FF_X52_Y36_N7
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout\,
	ena => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(23));

-- Location: LCCOMB_X52_Y36_N12
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(23),
	datab => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_b\(22),
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout\);

-- Location: FF_X52_Y36_N13
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout\,
	ena => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(22));

-- Location: LCCOMB_X54_Y34_N14
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_b\(10),
	datac => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11),
	datad => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout\);

-- Location: FF_X54_Y34_N15
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout\,
	ena => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10));

-- Location: LCCOMB_X54_Y34_N12
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datab => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_b\(9),
	datad => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10),
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout\);

-- Location: FF_X54_Y34_N13
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout\,
	ena => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9));

-- Location: CLKCTRL_G4
\MemRead~inputclkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \MemRead~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \MemRead~inputclkctrl_outclk\);

-- Location: LCCOMB_X50_Y35_N24
\mem_module|temp_data_out[31]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mem_module|temp_data_out\(31) = (GLOBAL(\MemRead~inputclkctrl_outclk\) & (\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(31))) # (!GLOBAL(\MemRead~inputclkctrl_outclk\) & ((\mem_module|temp_data_out\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(31),
	datac => \MemRead~inputclkctrl_outclk\,
	datad => \mem_module|temp_data_out\(31),
	combout => \mem_module|temp_data_out\(31));

-- Location: FF_X50_Y35_N25
\mem_data_reg|q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem_module|temp_data_out\(31),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_data_reg|q\(31));

-- Location: LCCOMB_X46_Y35_N4
\regfile_writedata_mux|y[31]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile_writedata_mux|y[31]~31_combout\ = (\mem_data_reg|q\(31) & \MemToReg~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem_data_reg|q\(31),
	datad => \MemToReg~input_o\,
	combout => \regfile_writedata_mux|y[31]~31_combout\);

-- Location: LCCOMB_X46_Y30_N26
\regfile|regs[9][31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[9][31]~feeder_combout\ = \regfile_writedata_mux|y[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[31]~31_combout\,
	combout => \regfile|regs[9][31]~feeder_combout\);

-- Location: FF_X46_Y30_N27
\regfile|regs[9][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[9][31]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[9][31]~q\);

-- Location: FF_X46_Y30_N21
\regfile|regs[8][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[31]~31_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[8][31]~q\);

-- Location: LCCOMB_X46_Y30_N20
\regfile|Mux32~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux32~2_combout\ = (\ir|q\(16) & ((\regfile|regs[9][31]~q\) # ((\ir|q\(17))))) # (!\ir|q\(16) & (((\regfile|regs[8][31]~q\ & !\ir|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[9][31]~q\,
	datab => \ir|q\(16),
	datac => \regfile|regs[8][31]~q\,
	datad => \ir|q\(17),
	combout => \regfile|Mux32~2_combout\);

-- Location: FF_X45_Y30_N5
\regfile|regs[11][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[31]~31_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[11][31]~q\);

-- Location: LCCOMB_X45_Y30_N10
\regfile|regs[10][31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[10][31]~feeder_combout\ = \regfile_writedata_mux|y[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[31]~31_combout\,
	combout => \regfile|regs[10][31]~feeder_combout\);

-- Location: FF_X45_Y30_N11
\regfile|regs[10][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[10][31]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[10][31]~q\);

-- Location: LCCOMB_X45_Y30_N4
\regfile|Mux32~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux32~3_combout\ = (\regfile|Mux32~2_combout\ & (((\regfile|regs[11][31]~q\)) # (!\ir|q\(17)))) # (!\regfile|Mux32~2_combout\ & (\ir|q\(17) & ((\regfile|regs[10][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux32~2_combout\,
	datab => \ir|q\(17),
	datac => \regfile|regs[11][31]~q\,
	datad => \regfile|regs[10][31]~q\,
	combout => \regfile|Mux32~3_combout\);

-- Location: FF_X46_Y35_N5
\regfile|regs[15][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile_writedata_mux|y[31]~31_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[15][31]~q\);

-- Location: FF_X46_Y34_N29
\regfile|regs[13][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[31]~31_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[13][31]~q\);

-- Location: FF_X46_Y33_N15
\regfile|regs[12][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[31]~31_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[12][31]~q\);

-- Location: LCCOMB_X46_Y33_N28
\regfile|regs[14][31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[14][31]~feeder_combout\ = \regfile_writedata_mux|y[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[31]~31_combout\,
	combout => \regfile|regs[14][31]~feeder_combout\);

-- Location: FF_X46_Y33_N29
\regfile|regs[14][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[14][31]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[14][31]~q\);

-- Location: LCCOMB_X46_Y33_N14
\regfile|Mux32~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux32~19_combout\ = (\ir|q\(16) & (\ir|q\(17))) # (!\ir|q\(16) & ((\ir|q\(17) & ((\regfile|regs[14][31]~q\))) # (!\ir|q\(17) & (\regfile|regs[12][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(16),
	datab => \ir|q\(17),
	datac => \regfile|regs[12][31]~q\,
	datad => \regfile|regs[14][31]~q\,
	combout => \regfile|Mux32~19_combout\);

-- Location: LCCOMB_X46_Y34_N28
\regfile|Mux32~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux32~20_combout\ = (\ir|q\(16) & ((\regfile|Mux32~19_combout\ & (\regfile|regs[15][31]~q\)) # (!\regfile|Mux32~19_combout\ & ((\regfile|regs[13][31]~q\))))) # (!\ir|q\(16) & (((\regfile|Mux32~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[15][31]~q\,
	datab => \ir|q\(16),
	datac => \regfile|regs[13][31]~q\,
	datad => \regfile|Mux32~19_combout\,
	combout => \regfile|Mux32~20_combout\);

-- Location: FF_X36_Y31_N23
\regfile|regs[1][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[31]~31_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[1][31]~q\);

-- Location: FF_X38_Y34_N31
\regfile|regs[4][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[31]~31_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[4][31]~q\);

-- Location: LCCOMB_X38_Y34_N20
\regfile|regs[6][31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[6][31]~feeder_combout\ = \regfile_writedata_mux|y[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[31]~31_combout\,
	combout => \regfile|regs[6][31]~feeder_combout\);

-- Location: FF_X38_Y34_N21
\regfile|regs[6][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[6][31]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[6][31]~q\);

-- Location: LCCOMB_X38_Y34_N30
\regfile|Mux32~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux32~14_combout\ = (\ir|q\(16) & (\ir|q\(17))) # (!\ir|q\(16) & ((\ir|q\(17) & ((\regfile|regs[6][31]~q\))) # (!\ir|q\(17) & (\regfile|regs[4][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(16),
	datab => \ir|q\(17),
	datac => \regfile|regs[4][31]~q\,
	datad => \regfile|regs[6][31]~q\,
	combout => \regfile|Mux32~14_combout\);

-- Location: FF_X36_Y31_N21
\regfile|regs[7][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[31]~31_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[7][31]~q\);

-- Location: LCCOMB_X35_Y32_N30
\regfile|regs[5][31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[5][31]~feeder_combout\ = \regfile_writedata_mux|y[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[31]~31_combout\,
	combout => \regfile|regs[5][31]~feeder_combout\);

-- Location: FF_X35_Y32_N31
\regfile|regs[5][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[5][31]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[5][31]~q\);

-- Location: LCCOMB_X36_Y31_N20
\regfile|Mux32~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux32~15_combout\ = (\regfile|Mux32~14_combout\ & (((\regfile|regs[7][31]~q\)) # (!\ir|q\(16)))) # (!\regfile|Mux32~14_combout\ & (\ir|q\(16) & ((\regfile|regs[5][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux32~14_combout\,
	datab => \ir|q\(16),
	datac => \regfile|regs[7][31]~q\,
	datad => \regfile|regs[5][31]~q\,
	combout => \regfile|Mux32~15_combout\);

-- Location: LCCOMB_X36_Y31_N22
\regfile|Mux32~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux32~16_combout\ = (\regfile|rd_data1[3]~5_combout\ & (\regfile|rd_data1[3]~4_combout\)) # (!\regfile|rd_data1[3]~5_combout\ & ((\regfile|rd_data1[3]~4_combout\ & ((\regfile|Mux32~15_combout\))) # (!\regfile|rd_data1[3]~4_combout\ & 
-- (\regfile|regs[1][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rd_data1[3]~5_combout\,
	datab => \regfile|rd_data1[3]~4_combout\,
	datac => \regfile|regs[1][31]~q\,
	datad => \regfile|Mux32~15_combout\,
	combout => \regfile|Mux32~16_combout\);

-- Location: FF_X37_Y31_N23
\regfile|regs[3][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[31]~31_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[3][31]~q\);

-- Location: LCCOMB_X37_Y31_N20
\regfile|regs[2][31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[2][31]~feeder_combout\ = \regfile_writedata_mux|y[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[31]~31_combout\,
	combout => \regfile|regs[2][31]~feeder_combout\);

-- Location: FF_X37_Y31_N21
\regfile|regs[2][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[2][31]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[2][31]~q\);

-- Location: LCCOMB_X37_Y31_N22
\regfile|Mux32~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux32~17_combout\ = (\regfile|Mux32~16_combout\ & (((\regfile|regs[3][31]~q\)) # (!\regfile|rd_data1[3]~5_combout\))) # (!\regfile|Mux32~16_combout\ & (\regfile|rd_data1[3]~5_combout\ & ((\regfile|regs[2][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux32~16_combout\,
	datab => \regfile|rd_data1[3]~5_combout\,
	datac => \regfile|regs[3][31]~q\,
	datad => \regfile|regs[2][31]~q\,
	combout => \regfile|Mux32~17_combout\);

-- Location: FF_X39_Y31_N15
\regfile|regs[19][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[31]~31_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[19][31]~q\);

-- Location: LCCOMB_X39_Y31_N20
\regfile|regs[23][31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[23][31]~feeder_combout\ = \regfile_writedata_mux|y[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[31]~31_combout\,
	combout => \regfile|regs[23][31]~feeder_combout\);

-- Location: FF_X39_Y31_N21
\regfile|regs[23][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[23][31]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[23][31]~q\);

-- Location: LCCOMB_X39_Y31_N14
\regfile|Mux32~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux32~11_combout\ = (\ir|q\(18) & ((\ir|q\(19)) # ((\regfile|regs[23][31]~q\)))) # (!\ir|q\(18) & (!\ir|q\(19) & (\regfile|regs[19][31]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \ir|q\(19),
	datac => \regfile|regs[19][31]~q\,
	datad => \regfile|regs[23][31]~q\,
	combout => \regfile|Mux32~11_combout\);

-- Location: FF_X45_Y31_N23
\regfile|regs[31][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[31]~31_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[31][31]~q\);

-- Location: LCCOMB_X45_Y31_N28
\regfile|regs[27][31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[27][31]~feeder_combout\ = \regfile_writedata_mux|y[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[31]~31_combout\,
	combout => \regfile|regs[27][31]~feeder_combout\);

-- Location: FF_X45_Y31_N29
\regfile|regs[27][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[27][31]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[27][31]~q\);

-- Location: LCCOMB_X45_Y31_N22
\regfile|Mux32~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux32~12_combout\ = (\regfile|Mux32~11_combout\ & (((\regfile|regs[31][31]~q\)) # (!\ir|q\(19)))) # (!\regfile|Mux32~11_combout\ & (\ir|q\(19) & ((\regfile|regs[27][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux32~11_combout\,
	datab => \ir|q\(19),
	datac => \regfile|regs[31][31]~q\,
	datad => \regfile|regs[27][31]~q\,
	combout => \regfile|Mux32~12_combout\);

-- Location: LCCOMB_X41_Y35_N20
\regfile|regs[22][31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[22][31]~feeder_combout\ = \regfile_writedata_mux|y[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[31]~31_combout\,
	combout => \regfile|regs[22][31]~feeder_combout\);

-- Location: FF_X41_Y35_N21
\regfile|regs[22][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[22][31]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[22][31]~q\);

-- Location: FF_X41_Y35_N23
\regfile|regs[18][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[31]~31_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[18][31]~q\);

-- Location: LCCOMB_X41_Y35_N22
\regfile|Mux32~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux32~6_combout\ = (\ir|q\(18) & ((\regfile|regs[22][31]~q\) # ((\ir|q\(19))))) # (!\ir|q\(18) & (((\regfile|regs[18][31]~q\ & !\ir|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \regfile|regs[22][31]~q\,
	datac => \regfile|regs[18][31]~q\,
	datad => \ir|q\(19),
	combout => \regfile|Mux32~6_combout\);

-- Location: FF_X42_Y35_N7
\regfile|regs[30][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[31]~31_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[30][31]~q\);

-- Location: LCCOMB_X42_Y35_N20
\regfile|regs[26][31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[26][31]~feeder_combout\ = \regfile_writedata_mux|y[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[31]~31_combout\,
	combout => \regfile|regs[26][31]~feeder_combout\);

-- Location: FF_X42_Y35_N21
\regfile|regs[26][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[26][31]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[26][31]~q\);

-- Location: LCCOMB_X42_Y35_N6
\regfile|Mux32~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux32~7_combout\ = (\regfile|Mux32~6_combout\ & (((\regfile|regs[30][31]~q\)) # (!\ir|q\(19)))) # (!\regfile|Mux32~6_combout\ & (\ir|q\(19) & ((\regfile|regs[26][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux32~6_combout\,
	datab => \ir|q\(19),
	datac => \regfile|regs[30][31]~q\,
	datad => \regfile|regs[26][31]~q\,
	combout => \regfile|Mux32~7_combout\);

-- Location: LCCOMB_X38_Y30_N28
\regfile|regs[24][31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[24][31]~feeder_combout\ = \regfile_writedata_mux|y[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[31]~31_combout\,
	combout => \regfile|regs[24][31]~feeder_combout\);

-- Location: FF_X38_Y30_N29
\regfile|regs[24][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[24][31]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[24][31]~q\);

-- Location: FF_X38_Y30_N23
\regfile|regs[16][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[31]~31_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[16][31]~q\);

-- Location: LCCOMB_X38_Y30_N22
\regfile|Mux32~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux32~8_combout\ = (\ir|q\(18) & (((\ir|q\(19))))) # (!\ir|q\(18) & ((\ir|q\(19) & (\regfile|regs[24][31]~q\)) # (!\ir|q\(19) & ((\regfile|regs[16][31]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \regfile|regs[24][31]~q\,
	datac => \regfile|regs[16][31]~q\,
	datad => \ir|q\(19),
	combout => \regfile|Mux32~8_combout\);

-- Location: LCCOMB_X43_Y36_N28
\regfile|regs[20][31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[20][31]~feeder_combout\ = \regfile_writedata_mux|y[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[31]~31_combout\,
	combout => \regfile|regs[20][31]~feeder_combout\);

-- Location: FF_X43_Y36_N29
\regfile|regs[20][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[20][31]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[20][31]~q\);

-- Location: FF_X43_Y36_N23
\regfile|regs[28][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[31]~31_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[28][31]~q\);

-- Location: LCCOMB_X43_Y36_N22
\regfile|Mux32~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux32~9_combout\ = (\regfile|Mux32~8_combout\ & (((\regfile|regs[28][31]~q\) # (!\ir|q\(18))))) # (!\regfile|Mux32~8_combout\ & (\regfile|regs[20][31]~q\ & ((\ir|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux32~8_combout\,
	datab => \regfile|regs[20][31]~q\,
	datac => \regfile|regs[28][31]~q\,
	datad => \ir|q\(18),
	combout => \regfile|Mux32~9_combout\);

-- Location: LCCOMB_X46_Y34_N22
\regfile|Mux32~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux32~10_combout\ = (\ir|q\(17) & ((\regfile|Mux32~7_combout\) # ((\ir|q\(16))))) # (!\ir|q\(17) & (((\regfile|Mux32~9_combout\ & !\ir|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \regfile|Mux32~7_combout\,
	datac => \regfile|Mux32~9_combout\,
	datad => \ir|q\(16),
	combout => \regfile|Mux32~10_combout\);

-- Location: LCCOMB_X37_Y32_N6
\regfile|regs[21][31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[21][31]~feeder_combout\ = \regfile_writedata_mux|y[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[31]~31_combout\,
	combout => \regfile|regs[21][31]~feeder_combout\);

-- Location: FF_X37_Y32_N7
\regfile|regs[21][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[21][31]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[21][31]~q\);

-- Location: FF_X37_Y32_N17
\regfile|regs[29][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[31]~31_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[29][31]~q\);

-- Location: FF_X38_Y32_N23
\regfile|regs[17][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[31]~31_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[17][31]~q\);

-- Location: LCCOMB_X38_Y32_N28
\regfile|regs[25][31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[25][31]~feeder_combout\ = \regfile_writedata_mux|y[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[31]~31_combout\,
	combout => \regfile|regs[25][31]~feeder_combout\);

-- Location: FF_X38_Y32_N29
\regfile|regs[25][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[25][31]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[25][31]~q\);

-- Location: LCCOMB_X38_Y32_N22
\regfile|Mux32~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux32~4_combout\ = (\ir|q\(19) & ((\ir|q\(18)) # ((\regfile|regs[25][31]~q\)))) # (!\ir|q\(19) & (!\ir|q\(18) & (\regfile|regs[17][31]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(19),
	datab => \ir|q\(18),
	datac => \regfile|regs[17][31]~q\,
	datad => \regfile|regs[25][31]~q\,
	combout => \regfile|Mux32~4_combout\);

-- Location: LCCOMB_X37_Y32_N16
\regfile|Mux32~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux32~5_combout\ = (\ir|q\(18) & ((\regfile|Mux32~4_combout\ & ((\regfile|regs[29][31]~q\))) # (!\regfile|Mux32~4_combout\ & (\regfile|regs[21][31]~q\)))) # (!\ir|q\(18) & (((\regfile|Mux32~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[21][31]~q\,
	datab => \ir|q\(18),
	datac => \regfile|regs[29][31]~q\,
	datad => \regfile|Mux32~4_combout\,
	combout => \regfile|Mux32~5_combout\);

-- Location: LCCOMB_X46_Y34_N0
\regfile|Mux32~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux32~13_combout\ = (\ir|q\(16) & ((\regfile|Mux32~10_combout\ & (\regfile|Mux32~12_combout\)) # (!\regfile|Mux32~10_combout\ & ((\regfile|Mux32~5_combout\))))) # (!\ir|q\(16) & (((\regfile|Mux32~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux32~12_combout\,
	datab => \ir|q\(16),
	datac => \regfile|Mux32~10_combout\,
	datad => \regfile|Mux32~5_combout\,
	combout => \regfile|Mux32~13_combout\);

-- Location: LCCOMB_X46_Y34_N10
\regfile|Mux32~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux32~18_combout\ = (\regfile|rd_data1[3]~2_combout\ & (((\regfile|rd_data1[3]~3_combout\) # (\regfile|Mux32~13_combout\)))) # (!\regfile|rd_data1[3]~2_combout\ & (\regfile|Mux32~17_combout\ & (!\regfile|rd_data1[3]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rd_data1[3]~2_combout\,
	datab => \regfile|Mux32~17_combout\,
	datac => \regfile|rd_data1[3]~3_combout\,
	datad => \regfile|Mux32~13_combout\,
	combout => \regfile|Mux32~18_combout\);

-- Location: LCCOMB_X46_Y34_N30
\regfile|Mux32~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux32~21_combout\ = (\regfile|rd_data1[3]~3_combout\ & ((\regfile|Mux32~18_combout\ & ((\regfile|Mux32~20_combout\))) # (!\regfile|Mux32~18_combout\ & (\regfile|Mux32~3_combout\)))) # (!\regfile|rd_data1[3]~3_combout\ & 
-- (((\regfile|Mux32~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux32~3_combout\,
	datab => \regfile|Mux32~20_combout\,
	datac => \regfile|rd_data1[3]~3_combout\,
	datad => \regfile|Mux32~18_combout\,
	combout => \regfile|Mux32~21_combout\);

-- Location: LCCOMB_X46_Y34_N12
\regfile|Mux32~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux32~22_combout\ = (\regfile|Mux32~21_combout\ & ((\regfile|rd_data1[3]~6_combout\) # ((\ir|q\(18)) # (\ir|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux32~21_combout\,
	datab => \regfile|rd_data1[3]~6_combout\,
	datac => \ir|q\(18),
	datad => \ir|q\(16),
	combout => \regfile|Mux32~22_combout\);

-- Location: FF_X46_Y34_N13
\regfile|rd_data1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|Mux32~22_combout\,
	ena => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rd_data1\(31));

-- Location: LCCOMB_X50_Y34_N0
\reg_b|q[31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_b|q[31]~feeder_combout\ = \regfile|rd_data1\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile|rd_data1\(31),
	combout => \reg_b|q[31]~feeder_combout\);

-- Location: FF_X50_Y34_N1
\reg_b|q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_b|q[31]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_b|q\(31));

-- Location: LCCOMB_X46_Y35_N2
\mem_module|temp_data_out[30]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mem_module|temp_data_out\(30) = (GLOBAL(\MemRead~inputclkctrl_outclk\) & (\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(30))) # (!GLOBAL(\MemRead~inputclkctrl_outclk\) & ((\mem_module|temp_data_out\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(30),
	datac => \MemRead~inputclkctrl_outclk\,
	datad => \mem_module|temp_data_out\(30),
	combout => \mem_module|temp_data_out\(30));

-- Location: FF_X46_Y35_N3
\mem_data_reg|q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem_module|temp_data_out\(30),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_data_reg|q\(30));

-- Location: LCCOMB_X46_Y35_N0
\regfile_writedata_mux|y[30]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile_writedata_mux|y[30]~30_combout\ = (\MemToReg~input_o\ & \mem_data_reg|q\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemToReg~input_o\,
	datac => \mem_data_reg|q\(30),
	combout => \regfile_writedata_mux|y[30]~30_combout\);

-- Location: LCCOMB_X42_Y34_N10
\regfile|regs[26][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[26][30]~feeder_combout\ = \regfile_writedata_mux|y[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[30]~30_combout\,
	combout => \regfile|regs[26][30]~feeder_combout\);

-- Location: FF_X42_Y34_N11
\regfile|regs[26][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[26][30]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[26][30]~q\);

-- Location: FF_X39_Y34_N15
\regfile|regs[30][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[30]~30_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[30][30]~q\);

-- Location: FF_X39_Y34_N29
\regfile|regs[18][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[30]~30_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[18][30]~q\);

-- Location: LCCOMB_X37_Y34_N4
\regfile|regs[22][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[22][30]~feeder_combout\ = \regfile_writedata_mux|y[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[30]~30_combout\,
	combout => \regfile|regs[22][30]~feeder_combout\);

-- Location: FF_X37_Y34_N5
\regfile|regs[22][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[22][30]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[22][30]~q\);

-- Location: LCCOMB_X39_Y34_N28
\regfile|Mux33~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux33~2_combout\ = (\ir|q\(18) & ((\ir|q\(19)) # ((\regfile|regs[22][30]~q\)))) # (!\ir|q\(18) & (!\ir|q\(19) & (\regfile|regs[18][30]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \ir|q\(19),
	datac => \regfile|regs[18][30]~q\,
	datad => \regfile|regs[22][30]~q\,
	combout => \regfile|Mux33~2_combout\);

-- Location: LCCOMB_X39_Y34_N14
\regfile|Mux33~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux33~3_combout\ = (\ir|q\(19) & ((\regfile|Mux33~2_combout\ & ((\regfile|regs[30][30]~q\))) # (!\regfile|Mux33~2_combout\ & (\regfile|regs[26][30]~q\)))) # (!\ir|q\(19) & (((\regfile|Mux33~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[26][30]~q\,
	datab => \ir|q\(19),
	datac => \regfile|regs[30][30]~q\,
	datad => \regfile|Mux33~2_combout\,
	combout => \regfile|Mux33~3_combout\);

-- Location: LCCOMB_X35_Y30_N12
\regfile|regs[23][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[23][30]~feeder_combout\ = \regfile_writedata_mux|y[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[30]~30_combout\,
	combout => \regfile|regs[23][30]~feeder_combout\);

-- Location: FF_X35_Y30_N13
\regfile|regs[23][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[23][30]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[23][30]~q\);

-- Location: FF_X35_Y30_N23
\regfile|regs[19][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[30]~30_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[19][30]~q\);

-- Location: LCCOMB_X35_Y30_N22
\regfile|Mux33~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux33~9_combout\ = (\ir|q\(18) & ((\regfile|regs[23][30]~q\) # ((\ir|q\(19))))) # (!\ir|q\(18) & (((\regfile|regs[19][30]~q\ & !\ir|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[23][30]~q\,
	datab => \ir|q\(18),
	datac => \regfile|regs[19][30]~q\,
	datad => \ir|q\(19),
	combout => \regfile|Mux33~9_combout\);

-- Location: LCCOMB_X40_Y31_N4
\regfile|regs[27][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[27][30]~feeder_combout\ = \regfile_writedata_mux|y[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[30]~30_combout\,
	combout => \regfile|regs[27][30]~feeder_combout\);

-- Location: FF_X40_Y31_N5
\regfile|regs[27][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[27][30]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[27][30]~q\);

-- Location: FF_X40_Y31_N7
\regfile|regs[31][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[30]~30_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[31][30]~q\);

-- Location: LCCOMB_X40_Y31_N6
\regfile|Mux33~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux33~10_combout\ = (\regfile|Mux33~9_combout\ & (((\regfile|regs[31][30]~q\) # (!\ir|q\(19))))) # (!\regfile|Mux33~9_combout\ & (\regfile|regs[27][30]~q\ & ((\ir|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux33~9_combout\,
	datab => \regfile|regs[27][30]~q\,
	datac => \regfile|regs[31][30]~q\,
	datad => \ir|q\(19),
	combout => \regfile|Mux33~10_combout\);

-- Location: FF_X37_Y29_N27
\regfile|regs[17][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[30]~30_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[17][30]~q\);

-- Location: LCCOMB_X37_Y29_N0
\regfile|regs[25][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[25][30]~feeder_combout\ = \regfile_writedata_mux|y[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[30]~30_combout\,
	combout => \regfile|regs[25][30]~feeder_combout\);

-- Location: FF_X37_Y29_N1
\regfile|regs[25][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[25][30]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[25][30]~q\);

-- Location: LCCOMB_X37_Y29_N26
\regfile|Mux33~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux33~4_combout\ = (\ir|q\(18) & (\ir|q\(19))) # (!\ir|q\(18) & ((\ir|q\(19) & ((\regfile|regs[25][30]~q\))) # (!\ir|q\(19) & (\regfile|regs[17][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \ir|q\(19),
	datac => \regfile|regs[17][30]~q\,
	datad => \regfile|regs[25][30]~q\,
	combout => \regfile|Mux33~4_combout\);

-- Location: FF_X37_Y32_N29
\regfile|regs[29][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[30]~30_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[29][30]~q\);

-- Location: LCCOMB_X37_Y32_N18
\regfile|regs[21][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[21][30]~feeder_combout\ = \regfile_writedata_mux|y[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[30]~30_combout\,
	combout => \regfile|regs[21][30]~feeder_combout\);

-- Location: FF_X37_Y32_N19
\regfile|regs[21][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[21][30]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[21][30]~q\);

-- Location: LCCOMB_X37_Y32_N28
\regfile|Mux33~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux33~5_combout\ = (\regfile|Mux33~4_combout\ & (((\regfile|regs[29][30]~q\)) # (!\ir|q\(18)))) # (!\regfile|Mux33~4_combout\ & (\ir|q\(18) & ((\regfile|regs[21][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux33~4_combout\,
	datab => \ir|q\(18),
	datac => \regfile|regs[29][30]~q\,
	datad => \regfile|regs[21][30]~q\,
	combout => \regfile|Mux33~5_combout\);

-- Location: LCCOMB_X38_Y30_N8
\regfile|regs[24][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[24][30]~feeder_combout\ = \regfile_writedata_mux|y[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[30]~30_combout\,
	combout => \regfile|regs[24][30]~feeder_combout\);

-- Location: FF_X38_Y30_N9
\regfile|regs[24][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[24][30]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[24][30]~q\);

-- Location: FF_X38_Y30_N11
\regfile|regs[16][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[30]~30_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[16][30]~q\);

-- Location: LCCOMB_X38_Y30_N10
\regfile|Mux33~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux33~6_combout\ = (\ir|q\(18) & (((\ir|q\(19))))) # (!\ir|q\(18) & ((\ir|q\(19) & (\regfile|regs[24][30]~q\)) # (!\ir|q\(19) & ((\regfile|regs[16][30]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \regfile|regs[24][30]~q\,
	datac => \regfile|regs[16][30]~q\,
	datad => \ir|q\(19),
	combout => \regfile|Mux33~6_combout\);

-- Location: FF_X39_Y35_N31
\regfile|regs[28][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[30]~30_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[28][30]~q\);

-- Location: LCCOMB_X39_Y35_N12
\regfile|regs[20][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[20][30]~feeder_combout\ = \regfile_writedata_mux|y[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[30]~30_combout\,
	combout => \regfile|regs[20][30]~feeder_combout\);

-- Location: FF_X39_Y35_N13
\regfile|regs[20][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[20][30]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[20][30]~q\);

-- Location: LCCOMB_X39_Y35_N30
\regfile|Mux33~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux33~7_combout\ = (\ir|q\(18) & ((\regfile|Mux33~6_combout\ & (\regfile|regs[28][30]~q\)) # (!\regfile|Mux33~6_combout\ & ((\regfile|regs[20][30]~q\))))) # (!\ir|q\(18) & (\regfile|Mux33~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \regfile|Mux33~6_combout\,
	datac => \regfile|regs[28][30]~q\,
	datad => \regfile|regs[20][30]~q\,
	combout => \regfile|Mux33~7_combout\);

-- Location: LCCOMB_X40_Y32_N20
\regfile|Mux33~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux33~8_combout\ = (\ir|q\(17) & (((\ir|q\(16))))) # (!\ir|q\(17) & ((\ir|q\(16) & (\regfile|Mux33~5_combout\)) # (!\ir|q\(16) & ((\regfile|Mux33~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux33~5_combout\,
	datab => \ir|q\(17),
	datac => \ir|q\(16),
	datad => \regfile|Mux33~7_combout\,
	combout => \regfile|Mux33~8_combout\);

-- Location: LCCOMB_X40_Y32_N14
\regfile|Mux33~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux33~11_combout\ = (\ir|q\(17) & ((\regfile|Mux33~8_combout\ & ((\regfile|Mux33~10_combout\))) # (!\regfile|Mux33~8_combout\ & (\regfile|Mux33~3_combout\)))) # (!\ir|q\(17) & (((\regfile|Mux33~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux33~3_combout\,
	datab => \ir|q\(17),
	datac => \regfile|Mux33~10_combout\,
	datad => \regfile|Mux33~8_combout\,
	combout => \regfile|Mux33~11_combout\);

-- Location: LCCOMB_X42_Y29_N26
\regfile|regs[10][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[10][30]~feeder_combout\ = \regfile_writedata_mux|y[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[30]~30_combout\,
	combout => \regfile|regs[10][30]~feeder_combout\);

-- Location: FF_X42_Y29_N27
\regfile|regs[10][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[10][30]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[10][30]~q\);

-- Location: FF_X42_Y29_N29
\regfile|regs[8][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[30]~30_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[8][30]~q\);

-- Location: LCCOMB_X42_Y29_N28
\regfile|Mux33~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux33~12_combout\ = (\ir|q\(17) & ((\regfile|regs[10][30]~q\) # ((\ir|q\(16))))) # (!\ir|q\(17) & (((\regfile|regs[8][30]~q\ & !\ir|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[10][30]~q\,
	datab => \ir|q\(17),
	datac => \regfile|regs[8][30]~q\,
	datad => \ir|q\(16),
	combout => \regfile|Mux33~12_combout\);

-- Location: FF_X45_Y29_N7
\regfile|regs[11][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[30]~30_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[11][30]~q\);

-- Location: LCCOMB_X45_Y29_N28
\regfile|regs[9][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[9][30]~feeder_combout\ = \regfile_writedata_mux|y[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[30]~30_combout\,
	combout => \regfile|regs[9][30]~feeder_combout\);

-- Location: FF_X45_Y29_N29
\regfile|regs[9][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[9][30]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[9][30]~q\);

-- Location: LCCOMB_X45_Y29_N6
\regfile|Mux33~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux33~13_combout\ = (\regfile|Mux33~12_combout\ & (((\regfile|regs[11][30]~q\)) # (!\ir|q\(16)))) # (!\regfile|Mux33~12_combout\ & (\ir|q\(16) & ((\regfile|regs[9][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux33~12_combout\,
	datab => \ir|q\(16),
	datac => \regfile|regs[11][30]~q\,
	datad => \regfile|regs[9][30]~q\,
	combout => \regfile|Mux33~13_combout\);

-- Location: LCCOMB_X35_Y31_N28
\regfile|regs[5][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[5][30]~feeder_combout\ = \regfile_writedata_mux|y[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[30]~30_combout\,
	combout => \regfile|regs[5][30]~feeder_combout\);

-- Location: FF_X35_Y31_N29
\regfile|regs[5][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[5][30]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[5][30]~q\);

-- Location: FF_X35_Y31_N7
\regfile|regs[4][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[30]~30_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[4][30]~q\);

-- Location: LCCOMB_X35_Y31_N6
\regfile|Mux33~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux33~14_combout\ = (\ir|q\(17) & (((\ir|q\(16))))) # (!\ir|q\(17) & ((\ir|q\(16) & (\regfile|regs[5][30]~q\)) # (!\ir|q\(16) & ((\regfile|regs[4][30]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \regfile|regs[5][30]~q\,
	datac => \regfile|regs[4][30]~q\,
	datad => \ir|q\(16),
	combout => \regfile|Mux33~14_combout\);

-- Location: FF_X38_Y31_N31
\regfile|regs[7][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[30]~30_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[7][30]~q\);

-- Location: LCCOMB_X38_Y31_N12
\regfile|regs[6][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[6][30]~feeder_combout\ = \regfile_writedata_mux|y[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[30]~30_combout\,
	combout => \regfile|regs[6][30]~feeder_combout\);

-- Location: FF_X38_Y31_N13
\regfile|regs[6][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[6][30]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[6][30]~q\);

-- Location: LCCOMB_X38_Y31_N30
\regfile|Mux33~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux33~15_combout\ = (\ir|q\(17) & ((\regfile|Mux33~14_combout\ & (\regfile|regs[7][30]~q\)) # (!\regfile|Mux33~14_combout\ & ((\regfile|regs[6][30]~q\))))) # (!\ir|q\(17) & (\regfile|Mux33~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \regfile|Mux33~14_combout\,
	datac => \regfile|regs[7][30]~q\,
	datad => \regfile|regs[6][30]~q\,
	combout => \regfile|Mux33~15_combout\);

-- Location: FF_X40_Y30_N27
\regfile|regs[3][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[30]~30_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[3][30]~q\);

-- Location: LCCOMB_X37_Y34_N22
\regfile|regs[2][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[2][30]~feeder_combout\ = \regfile_writedata_mux|y[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[30]~30_combout\,
	combout => \regfile|regs[2][30]~feeder_combout\);

-- Location: FF_X37_Y34_N23
\regfile|regs[2][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[2][30]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[2][30]~q\);

-- Location: FF_X40_Y30_N1
\regfile|regs[1][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[30]~30_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[1][30]~q\);

-- Location: LCCOMB_X40_Y30_N0
\regfile|Mux33~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux33~16_combout\ = (\regfile|rd_data1[3]~4_combout\ & (((\regfile|rd_data1[3]~5_combout\)))) # (!\regfile|rd_data1[3]~4_combout\ & ((\regfile|rd_data1[3]~5_combout\ & (\regfile|regs[2][30]~q\)) # (!\regfile|rd_data1[3]~5_combout\ & 
-- ((\regfile|regs[1][30]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rd_data1[3]~4_combout\,
	datab => \regfile|regs[2][30]~q\,
	datac => \regfile|regs[1][30]~q\,
	datad => \regfile|rd_data1[3]~5_combout\,
	combout => \regfile|Mux33~16_combout\);

-- Location: LCCOMB_X40_Y30_N26
\regfile|Mux33~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux33~17_combout\ = (\regfile|rd_data1[3]~4_combout\ & ((\regfile|Mux33~16_combout\ & ((\regfile|regs[3][30]~q\))) # (!\regfile|Mux33~16_combout\ & (\regfile|Mux33~15_combout\)))) # (!\regfile|rd_data1[3]~4_combout\ & 
-- (((\regfile|Mux33~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rd_data1[3]~4_combout\,
	datab => \regfile|Mux33~15_combout\,
	datac => \regfile|regs[3][30]~q\,
	datad => \regfile|Mux33~16_combout\,
	combout => \regfile|Mux33~17_combout\);

-- Location: LCCOMB_X40_Y32_N8
\regfile|Mux33~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux33~18_combout\ = (\regfile|rd_data1[3]~3_combout\ & ((\regfile|Mux33~13_combout\) # ((\regfile|rd_data1[3]~2_combout\)))) # (!\regfile|rd_data1[3]~3_combout\ & (((\regfile|Mux33~17_combout\ & !\regfile|rd_data1[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rd_data1[3]~3_combout\,
	datab => \regfile|Mux33~13_combout\,
	datac => \regfile|Mux33~17_combout\,
	datad => \regfile|rd_data1[3]~2_combout\,
	combout => \regfile|Mux33~18_combout\);

-- Location: FF_X46_Y35_N1
\regfile|regs[15][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile_writedata_mux|y[30]~30_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[15][30]~q\);

-- Location: FF_X41_Y34_N21
\regfile|regs[14][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[30]~30_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[14][30]~q\);

-- Location: LCCOMB_X42_Y34_N20
\regfile|regs[13][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[13][30]~feeder_combout\ = \regfile_writedata_mux|y[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[30]~30_combout\,
	combout => \regfile|regs[13][30]~feeder_combout\);

-- Location: FF_X42_Y34_N21
\regfile|regs[13][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[13][30]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[13][30]~q\);

-- Location: FF_X41_Y34_N7
\regfile|regs[12][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[30]~30_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[12][30]~q\);

-- Location: LCCOMB_X41_Y34_N6
\regfile|Mux33~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux33~19_combout\ = (\ir|q\(16) & ((\regfile|regs[13][30]~q\) # ((\ir|q\(17))))) # (!\ir|q\(16) & (((\regfile|regs[12][30]~q\ & !\ir|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[13][30]~q\,
	datab => \ir|q\(16),
	datac => \regfile|regs[12][30]~q\,
	datad => \ir|q\(17),
	combout => \regfile|Mux33~19_combout\);

-- Location: LCCOMB_X41_Y34_N20
\regfile|Mux33~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux33~20_combout\ = (\ir|q\(17) & ((\regfile|Mux33~19_combout\ & (\regfile|regs[15][30]~q\)) # (!\regfile|Mux33~19_combout\ & ((\regfile|regs[14][30]~q\))))) # (!\ir|q\(17) & (((\regfile|Mux33~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \regfile|regs[15][30]~q\,
	datac => \regfile|regs[14][30]~q\,
	datad => \regfile|Mux33~19_combout\,
	combout => \regfile|Mux33~20_combout\);

-- Location: LCCOMB_X40_Y32_N18
\regfile|Mux33~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux33~21_combout\ = (\regfile|rd_data1[3]~2_combout\ & ((\regfile|Mux33~18_combout\ & ((\regfile|Mux33~20_combout\))) # (!\regfile|Mux33~18_combout\ & (\regfile|Mux33~11_combout\)))) # (!\regfile|rd_data1[3]~2_combout\ & 
-- (((\regfile|Mux33~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rd_data1[3]~2_combout\,
	datab => \regfile|Mux33~11_combout\,
	datac => \regfile|Mux33~18_combout\,
	datad => \regfile|Mux33~20_combout\,
	combout => \regfile|Mux33~21_combout\);

-- Location: LCCOMB_X49_Y34_N30
\regfile|Mux33~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux33~22_combout\ = (\regfile|Mux33~21_combout\ & ((\ir|q\(18)) # ((\regfile|rd_data1[3]~6_combout\) # (\ir|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \regfile|rd_data1[3]~6_combout\,
	datac => \ir|q\(16),
	datad => \regfile|Mux33~21_combout\,
	combout => \regfile|Mux33~22_combout\);

-- Location: FF_X49_Y34_N31
\regfile|rd_data1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|Mux33~22_combout\,
	ena => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rd_data1\(30));

-- Location: LCCOMB_X49_Y34_N12
\reg_b|q[30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_b|q[30]~feeder_combout\ = \regfile|rd_data1\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile|rd_data1\(30),
	combout => \reg_b|q[30]~feeder_combout\);

-- Location: FF_X49_Y34_N13
\reg_b|q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_b|q[30]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_b|q\(30));

-- Location: LCCOMB_X46_Y35_N6
\mem_module|temp_data_out[29]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mem_module|temp_data_out\(29) = (GLOBAL(\MemRead~inputclkctrl_outclk\) & (\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(29))) # (!GLOBAL(\MemRead~inputclkctrl_outclk\) & ((\mem_module|temp_data_out\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(29),
	datac => \MemRead~inputclkctrl_outclk\,
	datad => \mem_module|temp_data_out\(29),
	combout => \mem_module|temp_data_out\(29));

-- Location: FF_X46_Y35_N7
\mem_data_reg|q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem_module|temp_data_out\(29),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_data_reg|q\(29));

-- Location: LCCOMB_X46_Y35_N12
\regfile_writedata_mux|y[29]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile_writedata_mux|y[29]~29_combout\ = (\MemToReg~input_o\ & \mem_data_reg|q\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemToReg~input_o\,
	datac => \mem_data_reg|q\(29),
	combout => \regfile_writedata_mux|y[29]~29_combout\);

-- Location: LCCOMB_X39_Y29_N30
\regfile|regs[21][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[21][29]~feeder_combout\ = \regfile_writedata_mux|y[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[29]~29_combout\,
	combout => \regfile|regs[21][29]~feeder_combout\);

-- Location: FF_X39_Y29_N31
\regfile|regs[21][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[21][29]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[21][29]~q\);

-- Location: FF_X37_Y29_N31
\regfile|regs[17][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[29]~29_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[17][29]~q\);

-- Location: LCCOMB_X37_Y29_N20
\regfile|regs[25][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[25][29]~feeder_combout\ = \regfile_writedata_mux|y[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[29]~29_combout\,
	combout => \regfile|regs[25][29]~feeder_combout\);

-- Location: FF_X37_Y29_N21
\regfile|regs[25][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[25][29]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[25][29]~q\);

-- Location: LCCOMB_X37_Y29_N30
\regfile|Mux34~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux34~4_combout\ = (\ir|q\(18) & (\ir|q\(19))) # (!\ir|q\(18) & ((\ir|q\(19) & ((\regfile|regs[25][29]~q\))) # (!\ir|q\(19) & (\regfile|regs[17][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \ir|q\(19),
	datac => \regfile|regs[17][29]~q\,
	datad => \regfile|regs[25][29]~q\,
	combout => \regfile|Mux34~4_combout\);

-- Location: FF_X39_Y29_N1
\regfile|regs[29][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[29]~29_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[29][29]~q\);

-- Location: LCCOMB_X39_Y29_N0
\regfile|Mux34~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux34~5_combout\ = (\regfile|Mux34~4_combout\ & (((\regfile|regs[29][29]~q\) # (!\ir|q\(18))))) # (!\regfile|Mux34~4_combout\ & (\regfile|regs[21][29]~q\ & ((\ir|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[21][29]~q\,
	datab => \regfile|Mux34~4_combout\,
	datac => \regfile|regs[29][29]~q\,
	datad => \ir|q\(18),
	combout => \regfile|Mux34~5_combout\);

-- Location: LCCOMB_X38_Y30_N20
\regfile|regs[24][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[24][29]~feeder_combout\ = \regfile_writedata_mux|y[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[29]~29_combout\,
	combout => \regfile|regs[24][29]~feeder_combout\);

-- Location: FF_X38_Y30_N21
\regfile|regs[24][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[24][29]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[24][29]~q\);

-- Location: FF_X38_Y30_N7
\regfile|regs[16][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[29]~29_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[16][29]~q\);

-- Location: LCCOMB_X38_Y30_N6
\regfile|Mux34~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux34~8_combout\ = (\ir|q\(18) & (((\ir|q\(19))))) # (!\ir|q\(18) & ((\ir|q\(19) & (\regfile|regs[24][29]~q\)) # (!\ir|q\(19) & ((\regfile|regs[16][29]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \regfile|regs[24][29]~q\,
	datac => \regfile|regs[16][29]~q\,
	datad => \ir|q\(19),
	combout => \regfile|Mux34~8_combout\);

-- Location: LCCOMB_X37_Y30_N8
\regfile|regs[20][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[20][29]~feeder_combout\ = \regfile_writedata_mux|y[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[29]~29_combout\,
	combout => \regfile|regs[20][29]~feeder_combout\);

-- Location: FF_X37_Y30_N9
\regfile|regs[20][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[20][29]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[20][29]~q\);

-- Location: FF_X37_Y30_N11
\regfile|regs[28][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[29]~29_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[28][29]~q\);

-- Location: LCCOMB_X37_Y30_N10
\regfile|Mux34~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux34~9_combout\ = (\regfile|Mux34~8_combout\ & (((\regfile|regs[28][29]~q\) # (!\ir|q\(18))))) # (!\regfile|Mux34~8_combout\ & (\regfile|regs[20][29]~q\ & ((\ir|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux34~8_combout\,
	datab => \regfile|regs[20][29]~q\,
	datac => \regfile|regs[28][29]~q\,
	datad => \ir|q\(18),
	combout => \regfile|Mux34~9_combout\);

-- Location: LCCOMB_X39_Y30_N22
\regfile|regs[26][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[26][29]~feeder_combout\ = \regfile_writedata_mux|y[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[29]~29_combout\,
	combout => \regfile|regs[26][29]~feeder_combout\);

-- Location: FF_X39_Y30_N23
\regfile|regs[26][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[26][29]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[26][29]~q\);

-- Location: FF_X39_Y34_N3
\regfile|regs[30][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[29]~29_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[30][29]~q\);

-- Location: LCCOMB_X37_Y34_N0
\regfile|regs[22][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[22][29]~feeder_combout\ = \regfile_writedata_mux|y[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[29]~29_combout\,
	combout => \regfile|regs[22][29]~feeder_combout\);

-- Location: FF_X37_Y34_N1
\regfile|regs[22][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[22][29]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[22][29]~q\);

-- Location: FF_X39_Y34_N25
\regfile|regs[18][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[29]~29_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[18][29]~q\);

-- Location: LCCOMB_X39_Y34_N24
\regfile|Mux34~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux34~6_combout\ = (\ir|q\(18) & ((\regfile|regs[22][29]~q\) # ((\ir|q\(19))))) # (!\ir|q\(18) & (((\regfile|regs[18][29]~q\ & !\ir|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \regfile|regs[22][29]~q\,
	datac => \regfile|regs[18][29]~q\,
	datad => \ir|q\(19),
	combout => \regfile|Mux34~6_combout\);

-- Location: LCCOMB_X39_Y34_N2
\regfile|Mux34~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux34~7_combout\ = (\ir|q\(19) & ((\regfile|Mux34~6_combout\ & ((\regfile|regs[30][29]~q\))) # (!\regfile|Mux34~6_combout\ & (\regfile|regs[26][29]~q\)))) # (!\ir|q\(19) & (((\regfile|Mux34~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[26][29]~q\,
	datab => \ir|q\(19),
	datac => \regfile|regs[30][29]~q\,
	datad => \regfile|Mux34~6_combout\,
	combout => \regfile|Mux34~7_combout\);

-- Location: LCCOMB_X37_Y30_N4
\regfile|Mux34~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux34~10_combout\ = (\ir|q\(16) & (((\ir|q\(17))))) # (!\ir|q\(16) & ((\ir|q\(17) & ((\regfile|Mux34~7_combout\))) # (!\ir|q\(17) & (\regfile|Mux34~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux34~9_combout\,
	datab => \regfile|Mux34~7_combout\,
	datac => \ir|q\(16),
	datad => \ir|q\(17),
	combout => \regfile|Mux34~10_combout\);

-- Location: LCCOMB_X36_Y30_N12
\regfile|regs[27][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[27][29]~feeder_combout\ = \regfile_writedata_mux|y[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[29]~29_combout\,
	combout => \regfile|regs[27][29]~feeder_combout\);

-- Location: FF_X36_Y30_N13
\regfile|regs[27][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[27][29]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[27][29]~q\);

-- Location: FF_X35_Y29_N15
\regfile|regs[19][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[29]~29_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[19][29]~q\);

-- Location: LCCOMB_X35_Y29_N20
\regfile|regs[23][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[23][29]~feeder_combout\ = \regfile_writedata_mux|y[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[29]~29_combout\,
	combout => \regfile|regs[23][29]~feeder_combout\);

-- Location: FF_X35_Y29_N21
\regfile|regs[23][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[23][29]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[23][29]~q\);

-- Location: LCCOMB_X35_Y29_N14
\regfile|Mux34~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux34~11_combout\ = (\ir|q\(19) & (\ir|q\(18))) # (!\ir|q\(19) & ((\ir|q\(18) & ((\regfile|regs[23][29]~q\))) # (!\ir|q\(18) & (\regfile|regs[19][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(19),
	datab => \ir|q\(18),
	datac => \regfile|regs[19][29]~q\,
	datad => \regfile|regs[23][29]~q\,
	combout => \regfile|Mux34~11_combout\);

-- Location: FF_X36_Y30_N15
\regfile|regs[31][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[29]~29_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[31][29]~q\);

-- Location: LCCOMB_X36_Y30_N14
\regfile|Mux34~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux34~12_combout\ = (\regfile|Mux34~11_combout\ & (((\regfile|regs[31][29]~q\) # (!\ir|q\(19))))) # (!\regfile|Mux34~11_combout\ & (\regfile|regs[27][29]~q\ & ((\ir|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[27][29]~q\,
	datab => \regfile|Mux34~11_combout\,
	datac => \regfile|regs[31][29]~q\,
	datad => \ir|q\(19),
	combout => \regfile|Mux34~12_combout\);

-- Location: LCCOMB_X37_Y30_N6
\regfile|Mux34~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux34~13_combout\ = (\regfile|Mux34~10_combout\ & (((\regfile|Mux34~12_combout\) # (!\ir|q\(16))))) # (!\regfile|Mux34~10_combout\ & (\regfile|Mux34~5_combout\ & (\ir|q\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux34~5_combout\,
	datab => \regfile|Mux34~10_combout\,
	datac => \ir|q\(16),
	datad => \regfile|Mux34~12_combout\,
	combout => \regfile|Mux34~13_combout\);

-- Location: LCCOMB_X37_Y34_N10
\regfile|regs[2][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[2][29]~feeder_combout\ = \regfile_writedata_mux|y[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[29]~29_combout\,
	combout => \regfile|regs[2][29]~feeder_combout\);

-- Location: FF_X37_Y34_N11
\regfile|regs[2][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[2][29]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[2][29]~q\);

-- Location: FF_X39_Y33_N21
\regfile|regs[3][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[29]~29_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[3][29]~q\);

-- Location: LCCOMB_X36_Y33_N4
\regfile|regs[5][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[5][29]~feeder_combout\ = \regfile_writedata_mux|y[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[29]~29_combout\,
	combout => \regfile|regs[5][29]~feeder_combout\);

-- Location: FF_X36_Y33_N5
\regfile|regs[5][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[5][29]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[5][29]~q\);

-- Location: FF_X36_Y33_N23
\regfile|regs[7][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[29]~29_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[7][29]~q\);

-- Location: LCCOMB_X35_Y33_N12
\regfile|regs[6][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[6][29]~feeder_combout\ = \regfile_writedata_mux|y[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[29]~29_combout\,
	combout => \regfile|regs[6][29]~feeder_combout\);

-- Location: FF_X35_Y33_N13
\regfile|regs[6][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[6][29]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[6][29]~q\);

-- Location: FF_X35_Y33_N31
\regfile|regs[4][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[29]~29_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[4][29]~q\);

-- Location: LCCOMB_X35_Y33_N30
\regfile|Mux34~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux34~14_combout\ = (\ir|q\(16) & (((\ir|q\(17))))) # (!\ir|q\(16) & ((\ir|q\(17) & (\regfile|regs[6][29]~q\)) # (!\ir|q\(17) & ((\regfile|regs[4][29]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[6][29]~q\,
	datab => \ir|q\(16),
	datac => \regfile|regs[4][29]~q\,
	datad => \ir|q\(17),
	combout => \regfile|Mux34~14_combout\);

-- Location: LCCOMB_X36_Y33_N22
\regfile|Mux34~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux34~15_combout\ = (\ir|q\(16) & ((\regfile|Mux34~14_combout\ & ((\regfile|regs[7][29]~q\))) # (!\regfile|Mux34~14_combout\ & (\regfile|regs[5][29]~q\)))) # (!\ir|q\(16) & (((\regfile|Mux34~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(16),
	datab => \regfile|regs[5][29]~q\,
	datac => \regfile|regs[7][29]~q\,
	datad => \regfile|Mux34~14_combout\,
	combout => \regfile|Mux34~15_combout\);

-- Location: FF_X39_Y33_N19
\regfile|regs[1][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[29]~29_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[1][29]~q\);

-- Location: LCCOMB_X39_Y33_N18
\regfile|Mux34~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux34~16_combout\ = (\regfile|rd_data1[3]~5_combout\ & (((\regfile|rd_data1[3]~4_combout\)))) # (!\regfile|rd_data1[3]~5_combout\ & ((\regfile|rd_data1[3]~4_combout\ & (\regfile|Mux34~15_combout\)) # (!\regfile|rd_data1[3]~4_combout\ & 
-- ((\regfile|regs[1][29]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rd_data1[3]~5_combout\,
	datab => \regfile|Mux34~15_combout\,
	datac => \regfile|regs[1][29]~q\,
	datad => \regfile|rd_data1[3]~4_combout\,
	combout => \regfile|Mux34~16_combout\);

-- Location: LCCOMB_X39_Y33_N20
\regfile|Mux34~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux34~17_combout\ = (\regfile|rd_data1[3]~5_combout\ & ((\regfile|Mux34~16_combout\ & ((\regfile|regs[3][29]~q\))) # (!\regfile|Mux34~16_combout\ & (\regfile|regs[2][29]~q\)))) # (!\regfile|rd_data1[3]~5_combout\ & 
-- (((\regfile|Mux34~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rd_data1[3]~5_combout\,
	datab => \regfile|regs[2][29]~q\,
	datac => \regfile|regs[3][29]~q\,
	datad => \regfile|Mux34~16_combout\,
	combout => \regfile|Mux34~17_combout\);

-- Location: LCCOMB_X39_Y33_N22
\regfile|Mux34~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux34~18_combout\ = (\regfile|rd_data1[3]~3_combout\ & (((\regfile|rd_data1[3]~2_combout\)))) # (!\regfile|rd_data1[3]~3_combout\ & ((\regfile|rd_data1[3]~2_combout\ & (\regfile|Mux34~13_combout\)) # (!\regfile|rd_data1[3]~2_combout\ & 
-- ((\regfile|Mux34~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rd_data1[3]~3_combout\,
	datab => \regfile|Mux34~13_combout\,
	datac => \regfile|Mux34~17_combout\,
	datad => \regfile|rd_data1[3]~2_combout\,
	combout => \regfile|Mux34~18_combout\);

-- Location: FF_X41_Y29_N21
\regfile|regs[8][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[29]~29_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[8][29]~q\);

-- Location: LCCOMB_X40_Y29_N20
\regfile|regs[9][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[9][29]~feeder_combout\ = \regfile_writedata_mux|y[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[29]~29_combout\,
	combout => \regfile|regs[9][29]~feeder_combout\);

-- Location: FF_X40_Y29_N21
\regfile|regs[9][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[9][29]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[9][29]~q\);

-- Location: LCCOMB_X41_Y29_N20
\regfile|Mux34~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux34~2_combout\ = (\ir|q\(16) & ((\ir|q\(17)) # ((\regfile|regs[9][29]~q\)))) # (!\ir|q\(16) & (!\ir|q\(17) & (\regfile|regs[8][29]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(16),
	datab => \ir|q\(17),
	datac => \regfile|regs[8][29]~q\,
	datad => \regfile|regs[9][29]~q\,
	combout => \regfile|Mux34~2_combout\);

-- Location: FF_X43_Y29_N25
\regfile|regs[11][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[29]~29_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[11][29]~q\);

-- Location: LCCOMB_X39_Y30_N28
\regfile|regs[10][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[10][29]~feeder_combout\ = \regfile_writedata_mux|y[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[29]~29_combout\,
	combout => \regfile|regs[10][29]~feeder_combout\);

-- Location: FF_X39_Y30_N29
\regfile|regs[10][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[10][29]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[10][29]~q\);

-- Location: LCCOMB_X43_Y29_N24
\regfile|Mux34~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux34~3_combout\ = (\regfile|Mux34~2_combout\ & (((\regfile|regs[11][29]~q\)) # (!\ir|q\(17)))) # (!\regfile|Mux34~2_combout\ & (\ir|q\(17) & ((\regfile|regs[10][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux34~2_combout\,
	datab => \ir|q\(17),
	datac => \regfile|regs[11][29]~q\,
	datad => \regfile|regs[10][29]~q\,
	combout => \regfile|Mux34~3_combout\);

-- Location: FF_X46_Y33_N19
\regfile|regs[12][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[29]~29_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[12][29]~q\);

-- Location: LCCOMB_X46_Y33_N16
\regfile|regs[14][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[14][29]~feeder_combout\ = \regfile_writedata_mux|y[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[29]~29_combout\,
	combout => \regfile|regs[14][29]~feeder_combout\);

-- Location: FF_X46_Y33_N17
\regfile|regs[14][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[14][29]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[14][29]~q\);

-- Location: LCCOMB_X46_Y33_N18
\regfile|Mux34~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux34~19_combout\ = (\ir|q\(16) & (\ir|q\(17))) # (!\ir|q\(16) & ((\ir|q\(17) & ((\regfile|regs[14][29]~q\))) # (!\ir|q\(17) & (\regfile|regs[12][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(16),
	datab => \ir|q\(17),
	datac => \regfile|regs[12][29]~q\,
	datad => \regfile|regs[14][29]~q\,
	combout => \regfile|Mux34~19_combout\);

-- Location: FF_X46_Y34_N17
\regfile|regs[13][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[29]~29_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[13][29]~q\);

-- Location: FF_X46_Y35_N13
\regfile|regs[15][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile_writedata_mux|y[29]~29_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[15][29]~q\);

-- Location: LCCOMB_X46_Y34_N16
\regfile|Mux34~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux34~20_combout\ = (\regfile|Mux34~19_combout\ & (((\regfile|regs[15][29]~q\)) # (!\ir|q\(16)))) # (!\regfile|Mux34~19_combout\ & (\ir|q\(16) & (\regfile|regs[13][29]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux34~19_combout\,
	datab => \ir|q\(16),
	datac => \regfile|regs[13][29]~q\,
	datad => \regfile|regs[15][29]~q\,
	combout => \regfile|Mux34~20_combout\);

-- Location: LCCOMB_X46_Y34_N26
\regfile|Mux34~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux34~21_combout\ = (\regfile|Mux34~18_combout\ & (((\regfile|Mux34~20_combout\) # (!\regfile|rd_data1[3]~3_combout\)))) # (!\regfile|Mux34~18_combout\ & (\regfile|Mux34~3_combout\ & (\regfile|rd_data1[3]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux34~18_combout\,
	datab => \regfile|Mux34~3_combout\,
	datac => \regfile|rd_data1[3]~3_combout\,
	datad => \regfile|Mux34~20_combout\,
	combout => \regfile|Mux34~21_combout\);

-- Location: LCCOMB_X46_Y34_N14
\regfile|Mux34~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux34~22_combout\ = (\regfile|Mux34~21_combout\ & ((\regfile|rd_data1[3]~6_combout\) # ((\ir|q\(18)) # (\ir|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux34~21_combout\,
	datab => \regfile|rd_data1[3]~6_combout\,
	datac => \ir|q\(18),
	datad => \ir|q\(16),
	combout => \regfile|Mux34~22_combout\);

-- Location: FF_X46_Y34_N15
\regfile|rd_data1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|Mux34~22_combout\,
	ena => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rd_data1\(29));

-- Location: LCCOMB_X50_Y34_N14
\reg_b|q[29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_b|q[29]~feeder_combout\ = \regfile|rd_data1\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile|rd_data1\(29),
	combout => \reg_b|q[29]~feeder_combout\);

-- Location: FF_X50_Y34_N15
\reg_b|q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_b|q[29]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_b|q\(29));

-- Location: LCCOMB_X46_Y35_N26
\mem_module|temp_data_out[28]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mem_module|temp_data_out\(28) = (GLOBAL(\MemRead~inputclkctrl_outclk\) & ((\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(28)))) # (!GLOBAL(\MemRead~inputclkctrl_outclk\) & (\mem_module|temp_data_out\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|temp_data_out\(28),
	datab => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(28),
	datac => \MemRead~inputclkctrl_outclk\,
	combout => \mem_module|temp_data_out\(28));

-- Location: FF_X46_Y35_N27
\mem_data_reg|q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem_module|temp_data_out\(28),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_data_reg|q\(28));

-- Location: LCCOMB_X46_Y35_N16
\regfile_writedata_mux|y[28]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile_writedata_mux|y[28]~28_combout\ = (\MemToReg~input_o\ & \mem_data_reg|q\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemToReg~input_o\,
	datad => \mem_data_reg|q\(28),
	combout => \regfile_writedata_mux|y[28]~28_combout\);

-- Location: LCCOMB_X38_Y30_N24
\regfile|regs[24][28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[24][28]~feeder_combout\ = \regfile_writedata_mux|y[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[28]~28_combout\,
	combout => \regfile|regs[24][28]~feeder_combout\);

-- Location: FF_X38_Y30_N25
\regfile|regs[24][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[24][28]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[24][28]~q\);

-- Location: FF_X38_Y30_N3
\regfile|regs[16][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[28]~28_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[16][28]~q\);

-- Location: LCCOMB_X38_Y30_N2
\regfile|Mux35~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux35~6_combout\ = (\ir|q\(18) & (((\ir|q\(19))))) # (!\ir|q\(18) & ((\ir|q\(19) & (\regfile|regs[24][28]~q\)) # (!\ir|q\(19) & ((\regfile|regs[16][28]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \regfile|regs[24][28]~q\,
	datac => \regfile|regs[16][28]~q\,
	datad => \ir|q\(19),
	combout => \regfile|Mux35~6_combout\);

-- Location: FF_X37_Y30_N15
\regfile|regs[28][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[28]~28_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[28][28]~q\);

-- Location: LCCOMB_X37_Y30_N28
\regfile|regs[20][28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[20][28]~feeder_combout\ = \regfile_writedata_mux|y[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[28]~28_combout\,
	combout => \regfile|regs[20][28]~feeder_combout\);

-- Location: FF_X37_Y30_N29
\regfile|regs[20][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[20][28]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[20][28]~q\);

-- Location: LCCOMB_X37_Y30_N14
\regfile|Mux35~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux35~7_combout\ = (\regfile|Mux35~6_combout\ & (((\regfile|regs[28][28]~q\)) # (!\ir|q\(18)))) # (!\regfile|Mux35~6_combout\ & (\ir|q\(18) & ((\regfile|regs[20][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux35~6_combout\,
	datab => \ir|q\(18),
	datac => \regfile|regs[28][28]~q\,
	datad => \regfile|regs[20][28]~q\,
	combout => \regfile|Mux35~7_combout\);

-- Location: LCCOMB_X37_Y32_N22
\regfile|regs[21][28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[21][28]~feeder_combout\ = \regfile_writedata_mux|y[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[28]~28_combout\,
	combout => \regfile|regs[21][28]~feeder_combout\);

-- Location: FF_X37_Y32_N23
\regfile|regs[21][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[21][28]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[21][28]~q\);

-- Location: FF_X37_Y32_N9
\regfile|regs[29][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[28]~28_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[29][28]~q\);

-- Location: FF_X37_Y29_N19
\regfile|regs[17][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[28]~28_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[17][28]~q\);

-- Location: LCCOMB_X37_Y29_N24
\regfile|regs[25][28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[25][28]~feeder_combout\ = \regfile_writedata_mux|y[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[28]~28_combout\,
	combout => \regfile|regs[25][28]~feeder_combout\);

-- Location: FF_X37_Y29_N25
\regfile|regs[25][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[25][28]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[25][28]~q\);

-- Location: LCCOMB_X37_Y29_N18
\regfile|Mux35~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux35~4_combout\ = (\ir|q\(18) & (\ir|q\(19))) # (!\ir|q\(18) & ((\ir|q\(19) & ((\regfile|regs[25][28]~q\))) # (!\ir|q\(19) & (\regfile|regs[17][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \ir|q\(19),
	datac => \regfile|regs[17][28]~q\,
	datad => \regfile|regs[25][28]~q\,
	combout => \regfile|Mux35~4_combout\);

-- Location: LCCOMB_X37_Y32_N8
\regfile|Mux35~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux35~5_combout\ = (\ir|q\(18) & ((\regfile|Mux35~4_combout\ & ((\regfile|regs[29][28]~q\))) # (!\regfile|Mux35~4_combout\ & (\regfile|regs[21][28]~q\)))) # (!\ir|q\(18) & (((\regfile|Mux35~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[21][28]~q\,
	datab => \ir|q\(18),
	datac => \regfile|regs[29][28]~q\,
	datad => \regfile|Mux35~4_combout\,
	combout => \regfile|Mux35~5_combout\);

-- Location: LCCOMB_X41_Y33_N20
\regfile|Mux35~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux35~8_combout\ = (\ir|q\(17) & (\ir|q\(16))) # (!\ir|q\(17) & ((\ir|q\(16) & ((\regfile|Mux35~5_combout\))) # (!\ir|q\(16) & (\regfile|Mux35~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \ir|q\(16),
	datac => \regfile|Mux35~7_combout\,
	datad => \regfile|Mux35~5_combout\,
	combout => \regfile|Mux35~8_combout\);

-- Location: FF_X39_Y34_N13
\regfile|regs[18][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[28]~28_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[18][28]~q\);

-- Location: LCCOMB_X37_Y34_N12
\regfile|regs[22][28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[22][28]~feeder_combout\ = \regfile_writedata_mux|y[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[28]~28_combout\,
	combout => \regfile|regs[22][28]~feeder_combout\);

-- Location: FF_X37_Y34_N13
\regfile|regs[22][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[22][28]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[22][28]~q\);

-- Location: LCCOMB_X39_Y34_N12
\regfile|Mux35~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux35~2_combout\ = (\ir|q\(18) & ((\ir|q\(19)) # ((\regfile|regs[22][28]~q\)))) # (!\ir|q\(18) & (!\ir|q\(19) & (\regfile|regs[18][28]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \ir|q\(19),
	datac => \regfile|regs[18][28]~q\,
	datad => \regfile|regs[22][28]~q\,
	combout => \regfile|Mux35~2_combout\);

-- Location: FF_X39_Y34_N31
\regfile|regs[30][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[28]~28_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[30][28]~q\);

-- Location: LCCOMB_X39_Y30_N18
\regfile|regs[26][28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[26][28]~feeder_combout\ = \regfile_writedata_mux|y[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[28]~28_combout\,
	combout => \regfile|regs[26][28]~feeder_combout\);

-- Location: FF_X39_Y30_N19
\regfile|regs[26][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[26][28]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[26][28]~q\);

-- Location: LCCOMB_X39_Y34_N30
\regfile|Mux35~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux35~3_combout\ = (\regfile|Mux35~2_combout\ & (((\regfile|regs[30][28]~q\)) # (!\ir|q\(19)))) # (!\regfile|Mux35~2_combout\ & (\ir|q\(19) & ((\regfile|regs[26][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux35~2_combout\,
	datab => \ir|q\(19),
	datac => \regfile|regs[30][28]~q\,
	datad => \regfile|regs[26][28]~q\,
	combout => \regfile|Mux35~3_combout\);

-- Location: FF_X35_Y29_N27
\regfile|regs[19][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[28]~28_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[19][28]~q\);

-- Location: LCCOMB_X35_Y29_N24
\regfile|regs[23][28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[23][28]~feeder_combout\ = \regfile_writedata_mux|y[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[28]~28_combout\,
	combout => \regfile|regs[23][28]~feeder_combout\);

-- Location: FF_X35_Y29_N25
\regfile|regs[23][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[23][28]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[23][28]~q\);

-- Location: LCCOMB_X35_Y29_N26
\regfile|Mux35~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux35~9_combout\ = (\ir|q\(19) & (\ir|q\(18))) # (!\ir|q\(19) & ((\ir|q\(18) & ((\regfile|regs[23][28]~q\))) # (!\ir|q\(18) & (\regfile|regs[19][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(19),
	datab => \ir|q\(18),
	datac => \regfile|regs[19][28]~q\,
	datad => \regfile|regs[23][28]~q\,
	combout => \regfile|Mux35~9_combout\);

-- Location: FF_X40_Y33_N13
\regfile|regs[31][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[28]~28_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[31][28]~q\);

-- Location: LCCOMB_X42_Y33_N20
\regfile|regs[27][28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[27][28]~feeder_combout\ = \regfile_writedata_mux|y[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[28]~28_combout\,
	combout => \regfile|regs[27][28]~feeder_combout\);

-- Location: FF_X42_Y33_N21
\regfile|regs[27][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[27][28]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[27][28]~q\);

-- Location: LCCOMB_X40_Y33_N12
\regfile|Mux35~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux35~10_combout\ = (\regfile|Mux35~9_combout\ & (((\regfile|regs[31][28]~q\)) # (!\ir|q\(19)))) # (!\regfile|Mux35~9_combout\ & (\ir|q\(19) & ((\regfile|regs[27][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux35~9_combout\,
	datab => \ir|q\(19),
	datac => \regfile|regs[31][28]~q\,
	datad => \regfile|regs[27][28]~q\,
	combout => \regfile|Mux35~10_combout\);

-- Location: LCCOMB_X41_Y33_N30
\regfile|Mux35~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux35~11_combout\ = (\ir|q\(17) & ((\regfile|Mux35~8_combout\ & ((\regfile|Mux35~10_combout\))) # (!\regfile|Mux35~8_combout\ & (\regfile|Mux35~3_combout\)))) # (!\ir|q\(17) & (\regfile|Mux35~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \regfile|Mux35~8_combout\,
	datac => \regfile|Mux35~3_combout\,
	datad => \regfile|Mux35~10_combout\,
	combout => \regfile|Mux35~11_combout\);

-- Location: FF_X42_Y29_N1
\regfile|regs[8][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[28]~28_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[8][28]~q\);

-- Location: LCCOMB_X42_Y29_N6
\regfile|regs[10][28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[10][28]~feeder_combout\ = \regfile_writedata_mux|y[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[28]~28_combout\,
	combout => \regfile|regs[10][28]~feeder_combout\);

-- Location: FF_X42_Y29_N7
\regfile|regs[10][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[10][28]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[10][28]~q\);

-- Location: LCCOMB_X42_Y29_N0
\regfile|Mux35~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux35~12_combout\ = (\ir|q\(16) & (\ir|q\(17))) # (!\ir|q\(16) & ((\ir|q\(17) & ((\regfile|regs[10][28]~q\))) # (!\ir|q\(17) & (\regfile|regs[8][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(16),
	datab => \ir|q\(17),
	datac => \regfile|regs[8][28]~q\,
	datad => \regfile|regs[10][28]~q\,
	combout => \regfile|Mux35~12_combout\);

-- Location: FF_X45_Y29_N19
\regfile|regs[11][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[28]~28_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[11][28]~q\);

-- Location: LCCOMB_X45_Y29_N0
\regfile|regs[9][28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[9][28]~feeder_combout\ = \regfile_writedata_mux|y[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[28]~28_combout\,
	combout => \regfile|regs[9][28]~feeder_combout\);

-- Location: FF_X45_Y29_N1
\regfile|regs[9][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[9][28]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[9][28]~q\);

-- Location: LCCOMB_X45_Y29_N18
\regfile|Mux35~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux35~13_combout\ = (\regfile|Mux35~12_combout\ & (((\regfile|regs[11][28]~q\)) # (!\ir|q\(16)))) # (!\regfile|Mux35~12_combout\ & (\ir|q\(16) & ((\regfile|regs[9][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux35~12_combout\,
	datab => \ir|q\(16),
	datac => \regfile|regs[11][28]~q\,
	datad => \regfile|regs[9][28]~q\,
	combout => \regfile|Mux35~13_combout\);

-- Location: LCCOMB_X38_Y31_N16
\regfile|regs[6][28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[6][28]~feeder_combout\ = \regfile_writedata_mux|y[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[28]~28_combout\,
	combout => \regfile|regs[6][28]~feeder_combout\);

-- Location: FF_X38_Y31_N17
\regfile|regs[6][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[6][28]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[6][28]~q\);

-- Location: FF_X38_Y31_N3
\regfile|regs[7][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[28]~28_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[7][28]~q\);

-- Location: FF_X35_Y32_N13
\regfile|regs[4][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[28]~28_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[4][28]~q\);

-- Location: LCCOMB_X35_Y32_N10
\regfile|regs[5][28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[5][28]~feeder_combout\ = \regfile_writedata_mux|y[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[28]~28_combout\,
	combout => \regfile|regs[5][28]~feeder_combout\);

-- Location: FF_X35_Y32_N11
\regfile|regs[5][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[5][28]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[5][28]~q\);

-- Location: LCCOMB_X35_Y32_N12
\regfile|Mux35~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux35~14_combout\ = (\ir|q\(16) & ((\ir|q\(17)) # ((\regfile|regs[5][28]~q\)))) # (!\ir|q\(16) & (!\ir|q\(17) & (\regfile|regs[4][28]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(16),
	datab => \ir|q\(17),
	datac => \regfile|regs[4][28]~q\,
	datad => \regfile|regs[5][28]~q\,
	combout => \regfile|Mux35~14_combout\);

-- Location: LCCOMB_X38_Y31_N2
\regfile|Mux35~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux35~15_combout\ = (\ir|q\(17) & ((\regfile|Mux35~14_combout\ & ((\regfile|regs[7][28]~q\))) # (!\regfile|Mux35~14_combout\ & (\regfile|regs[6][28]~q\)))) # (!\ir|q\(17) & (((\regfile|Mux35~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \regfile|regs[6][28]~q\,
	datac => \regfile|regs[7][28]~q\,
	datad => \regfile|Mux35~14_combout\,
	combout => \regfile|Mux35~15_combout\);

-- Location: FF_X40_Y30_N15
\regfile|regs[3][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[28]~28_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[3][28]~q\);

-- Location: LCCOMB_X37_Y34_N6
\regfile|regs[2][28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[2][28]~feeder_combout\ = \regfile_writedata_mux|y[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[28]~28_combout\,
	combout => \regfile|regs[2][28]~feeder_combout\);

-- Location: FF_X37_Y34_N7
\regfile|regs[2][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[2][28]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[2][28]~q\);

-- Location: FF_X40_Y30_N29
\regfile|regs[1][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[28]~28_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[1][28]~q\);

-- Location: LCCOMB_X40_Y30_N28
\regfile|Mux35~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux35~16_combout\ = (\regfile|rd_data1[3]~4_combout\ & (((\regfile|rd_data1[3]~5_combout\)))) # (!\regfile|rd_data1[3]~4_combout\ & ((\regfile|rd_data1[3]~5_combout\ & (\regfile|regs[2][28]~q\)) # (!\regfile|rd_data1[3]~5_combout\ & 
-- ((\regfile|regs[1][28]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rd_data1[3]~4_combout\,
	datab => \regfile|regs[2][28]~q\,
	datac => \regfile|regs[1][28]~q\,
	datad => \regfile|rd_data1[3]~5_combout\,
	combout => \regfile|Mux35~16_combout\);

-- Location: LCCOMB_X40_Y30_N14
\regfile|Mux35~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux35~17_combout\ = (\regfile|rd_data1[3]~4_combout\ & ((\regfile|Mux35~16_combout\ & ((\regfile|regs[3][28]~q\))) # (!\regfile|Mux35~16_combout\ & (\regfile|Mux35~15_combout\)))) # (!\regfile|rd_data1[3]~4_combout\ & 
-- (((\regfile|Mux35~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rd_data1[3]~4_combout\,
	datab => \regfile|Mux35~15_combout\,
	datac => \regfile|regs[3][28]~q\,
	datad => \regfile|Mux35~16_combout\,
	combout => \regfile|Mux35~17_combout\);

-- Location: LCCOMB_X41_Y33_N16
\regfile|Mux35~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux35~18_combout\ = (\regfile|rd_data1[3]~3_combout\ & ((\regfile|Mux35~13_combout\) # ((\regfile|rd_data1[3]~2_combout\)))) # (!\regfile|rd_data1[3]~3_combout\ & (((!\regfile|rd_data1[3]~2_combout\ & \regfile|Mux35~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux35~13_combout\,
	datab => \regfile|rd_data1[3]~3_combout\,
	datac => \regfile|rd_data1[3]~2_combout\,
	datad => \regfile|Mux35~17_combout\,
	combout => \regfile|Mux35~18_combout\);

-- Location: FF_X41_Y33_N29
\regfile|regs[12][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[28]~28_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[12][28]~q\);

-- Location: LCCOMB_X42_Y33_N22
\regfile|regs[13][28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[13][28]~feeder_combout\ = \regfile_writedata_mux|y[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[28]~28_combout\,
	combout => \regfile|regs[13][28]~feeder_combout\);

-- Location: FF_X42_Y33_N23
\regfile|regs[13][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[13][28]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[13][28]~q\);

-- Location: LCCOMB_X41_Y33_N28
\regfile|Mux35~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux35~19_combout\ = (\ir|q\(17) & (\ir|q\(16))) # (!\ir|q\(17) & ((\ir|q\(16) & ((\regfile|regs[13][28]~q\))) # (!\ir|q\(16) & (\regfile|regs[12][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \ir|q\(16),
	datac => \regfile|regs[12][28]~q\,
	datad => \regfile|regs[13][28]~q\,
	combout => \regfile|Mux35~19_combout\);

-- Location: FF_X41_Y33_N11
\regfile|regs[14][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[28]~28_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[14][28]~q\);

-- Location: FF_X46_Y35_N17
\regfile|regs[15][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile_writedata_mux|y[28]~28_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[15][28]~q\);

-- Location: LCCOMB_X41_Y33_N10
\regfile|Mux35~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux35~20_combout\ = (\ir|q\(17) & ((\regfile|Mux35~19_combout\ & ((\regfile|regs[15][28]~q\))) # (!\regfile|Mux35~19_combout\ & (\regfile|regs[14][28]~q\)))) # (!\ir|q\(17) & (\regfile|Mux35~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \regfile|Mux35~19_combout\,
	datac => \regfile|regs[14][28]~q\,
	datad => \regfile|regs[15][28]~q\,
	combout => \regfile|Mux35~20_combout\);

-- Location: LCCOMB_X41_Y33_N22
\regfile|Mux35~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux35~21_combout\ = (\regfile|Mux35~18_combout\ & (((\regfile|Mux35~20_combout\) # (!\regfile|rd_data1[3]~2_combout\)))) # (!\regfile|Mux35~18_combout\ & (\regfile|Mux35~11_combout\ & (\regfile|rd_data1[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux35~11_combout\,
	datab => \regfile|Mux35~18_combout\,
	datac => \regfile|rd_data1[3]~2_combout\,
	datad => \regfile|Mux35~20_combout\,
	combout => \regfile|Mux35~21_combout\);

-- Location: LCCOMB_X46_Y34_N20
\regfile|Mux35~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux35~22_combout\ = (\regfile|Mux35~21_combout\ & ((\regfile|rd_data1[3]~6_combout\) # ((\ir|q\(18)) # (\ir|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rd_data1[3]~6_combout\,
	datab => \ir|q\(18),
	datac => \ir|q\(16),
	datad => \regfile|Mux35~21_combout\,
	combout => \regfile|Mux35~22_combout\);

-- Location: FF_X46_Y34_N21
\regfile|rd_data1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|Mux35~22_combout\,
	ena => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rd_data1\(28));

-- Location: LCCOMB_X50_Y34_N12
\reg_b|q[28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_b|q[28]~feeder_combout\ = \regfile|rd_data1\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile|rd_data1\(28),
	combout => \reg_b|q[28]~feeder_combout\);

-- Location: FF_X50_Y34_N13
\reg_b|q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_b|q[28]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_b|q\(28));

-- Location: LCCOMB_X46_Y35_N20
\mem_module|temp_data_out[27]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mem_module|temp_data_out\(27) = (GLOBAL(\MemRead~inputclkctrl_outclk\) & (\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(27))) # (!GLOBAL(\MemRead~inputclkctrl_outclk\) & ((\mem_module|temp_data_out\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(27),
	datac => \MemRead~inputclkctrl_outclk\,
	datad => \mem_module|temp_data_out\(27),
	combout => \mem_module|temp_data_out\(27));

-- Location: FF_X46_Y35_N21
\mem_data_reg|q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem_module|temp_data_out\(27),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_data_reg|q\(27));

-- Location: LCCOMB_X46_Y35_N30
\regfile_writedata_mux|y[27]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile_writedata_mux|y[27]~27_combout\ = (\MemToReg~input_o\ & \mem_data_reg|q\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemToReg~input_o\,
	datac => \mem_data_reg|q\(27),
	combout => \regfile_writedata_mux|y[27]~27_combout\);

-- Location: LCCOMB_X46_Y35_N18
\regfile|regs[15][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[15][27]~feeder_combout\ = \regfile_writedata_mux|y[27]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[27]~27_combout\,
	combout => \regfile|regs[15][27]~feeder_combout\);

-- Location: FF_X46_Y35_N19
\regfile|regs[15][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[15][27]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[15][27]~q\);

-- Location: FF_X46_Y33_N31
\regfile|regs[12][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[27]~27_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[12][27]~q\);

-- Location: LCCOMB_X46_Y33_N20
\regfile|regs[14][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[14][27]~feeder_combout\ = \regfile_writedata_mux|y[27]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[27]~27_combout\,
	combout => \regfile|regs[14][27]~feeder_combout\);

-- Location: FF_X46_Y33_N21
\regfile|regs[14][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[14][27]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[14][27]~q\);

-- Location: LCCOMB_X46_Y33_N30
\regfile|Mux36~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux36~19_combout\ = (\ir|q\(16) & (\ir|q\(17))) # (!\ir|q\(16) & ((\ir|q\(17) & ((\regfile|regs[14][27]~q\))) # (!\ir|q\(17) & (\regfile|regs[12][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(16),
	datab => \ir|q\(17),
	datac => \regfile|regs[12][27]~q\,
	datad => \regfile|regs[14][27]~q\,
	combout => \regfile|Mux36~19_combout\);

-- Location: FF_X42_Y33_N17
\regfile|regs[13][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[27]~27_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[13][27]~q\);

-- Location: LCCOMB_X42_Y33_N16
\regfile|Mux36~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux36~20_combout\ = (\regfile|Mux36~19_combout\ & ((\regfile|regs[15][27]~q\) # ((!\ir|q\(16))))) # (!\regfile|Mux36~19_combout\ & (((\regfile|regs[13][27]~q\ & \ir|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[15][27]~q\,
	datab => \regfile|Mux36~19_combout\,
	datac => \regfile|regs[13][27]~q\,
	datad => \ir|q\(16),
	combout => \regfile|Mux36~20_combout\);

-- Location: LCCOMB_X35_Y32_N6
\regfile|regs[5][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[5][27]~feeder_combout\ = \regfile_writedata_mux|y[27]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[27]~27_combout\,
	combout => \regfile|regs[5][27]~feeder_combout\);

-- Location: FF_X35_Y32_N7
\regfile|regs[5][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[5][27]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[5][27]~q\);

-- Location: FF_X36_Y32_N5
\regfile|regs[7][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[27]~27_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[7][27]~q\);

-- Location: FF_X35_Y32_N9
\regfile|regs[4][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[27]~27_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[4][27]~q\);

-- Location: LCCOMB_X36_Y32_N18
\regfile|regs[6][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[6][27]~feeder_combout\ = \regfile_writedata_mux|y[27]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[27]~27_combout\,
	combout => \regfile|regs[6][27]~feeder_combout\);

-- Location: FF_X36_Y32_N19
\regfile|regs[6][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[6][27]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[6][27]~q\);

-- Location: LCCOMB_X35_Y32_N8
\regfile|Mux36~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux36~14_combout\ = (\ir|q\(16) & (\ir|q\(17))) # (!\ir|q\(16) & ((\ir|q\(17) & ((\regfile|regs[6][27]~q\))) # (!\ir|q\(17) & (\regfile|regs[4][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(16),
	datab => \ir|q\(17),
	datac => \regfile|regs[4][27]~q\,
	datad => \regfile|regs[6][27]~q\,
	combout => \regfile|Mux36~14_combout\);

-- Location: LCCOMB_X36_Y32_N4
\regfile|Mux36~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux36~15_combout\ = (\ir|q\(16) & ((\regfile|Mux36~14_combout\ & ((\regfile|regs[7][27]~q\))) # (!\regfile|Mux36~14_combout\ & (\regfile|regs[5][27]~q\)))) # (!\ir|q\(16) & (((\regfile|Mux36~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[5][27]~q\,
	datab => \ir|q\(16),
	datac => \regfile|regs[7][27]~q\,
	datad => \regfile|Mux36~14_combout\,
	combout => \regfile|Mux36~15_combout\);

-- Location: FF_X39_Y33_N31
\regfile|regs[1][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[27]~27_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[1][27]~q\);

-- Location: LCCOMB_X39_Y33_N30
\regfile|Mux36~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux36~16_combout\ = (\regfile|rd_data1[3]~5_combout\ & (((\regfile|rd_data1[3]~4_combout\)))) # (!\regfile|rd_data1[3]~5_combout\ & ((\regfile|rd_data1[3]~4_combout\ & (\regfile|Mux36~15_combout\)) # (!\regfile|rd_data1[3]~4_combout\ & 
-- ((\regfile|regs[1][27]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rd_data1[3]~5_combout\,
	datab => \regfile|Mux36~15_combout\,
	datac => \regfile|regs[1][27]~q\,
	datad => \regfile|rd_data1[3]~4_combout\,
	combout => \regfile|Mux36~16_combout\);

-- Location: LCCOMB_X40_Y33_N26
\regfile|regs[2][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[2][27]~feeder_combout\ = \regfile_writedata_mux|y[27]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[27]~27_combout\,
	combout => \regfile|regs[2][27]~feeder_combout\);

-- Location: FF_X40_Y33_N27
\regfile|regs[2][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[2][27]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[2][27]~q\);

-- Location: FF_X39_Y33_N25
\regfile|regs[3][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[27]~27_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[3][27]~q\);

-- Location: LCCOMB_X39_Y33_N24
\regfile|Mux36~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux36~17_combout\ = (\regfile|Mux36~16_combout\ & (((\regfile|regs[3][27]~q\) # (!\regfile|rd_data1[3]~5_combout\)))) # (!\regfile|Mux36~16_combout\ & (\regfile|regs[2][27]~q\ & ((\regfile|rd_data1[3]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux36~16_combout\,
	datab => \regfile|regs[2][27]~q\,
	datac => \regfile|regs[3][27]~q\,
	datad => \regfile|rd_data1[3]~5_combout\,
	combout => \regfile|Mux36~17_combout\);

-- Location: FF_X35_Y29_N31
\regfile|regs[19][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[27]~27_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[19][27]~q\);

-- Location: LCCOMB_X35_Y29_N28
\regfile|regs[23][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[23][27]~feeder_combout\ = \regfile_writedata_mux|y[27]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[27]~27_combout\,
	combout => \regfile|regs[23][27]~feeder_combout\);

-- Location: FF_X35_Y29_N29
\regfile|regs[23][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[23][27]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[23][27]~q\);

-- Location: LCCOMB_X35_Y29_N30
\regfile|Mux36~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux36~11_combout\ = (\ir|q\(19) & (\ir|q\(18))) # (!\ir|q\(19) & ((\ir|q\(18) & ((\regfile|regs[23][27]~q\))) # (!\ir|q\(18) & (\regfile|regs[19][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(19),
	datab => \ir|q\(18),
	datac => \regfile|regs[19][27]~q\,
	datad => \regfile|regs[23][27]~q\,
	combout => \regfile|Mux36~11_combout\);

-- Location: FF_X40_Y33_N17
\regfile|regs[31][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[27]~27_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[31][27]~q\);

-- Location: LCCOMB_X42_Y33_N26
\regfile|regs[27][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[27][27]~feeder_combout\ = \regfile_writedata_mux|y[27]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[27]~27_combout\,
	combout => \regfile|regs[27][27]~feeder_combout\);

-- Location: FF_X42_Y33_N27
\regfile|regs[27][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[27][27]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[27][27]~q\);

-- Location: LCCOMB_X40_Y33_N16
\regfile|Mux36~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux36~12_combout\ = (\regfile|Mux36~11_combout\ & (((\regfile|regs[31][27]~q\)) # (!\ir|q\(19)))) # (!\regfile|Mux36~11_combout\ & (\ir|q\(19) & ((\regfile|regs[27][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux36~11_combout\,
	datab => \ir|q\(19),
	datac => \regfile|regs[31][27]~q\,
	datad => \regfile|regs[27][27]~q\,
	combout => \regfile|Mux36~12_combout\);

-- Location: LCCOMB_X39_Y30_N0
\regfile|regs[26][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[26][27]~feeder_combout\ = \regfile_writedata_mux|y[27]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[27]~27_combout\,
	combout => \regfile|regs[26][27]~feeder_combout\);

-- Location: FF_X39_Y30_N1
\regfile|regs[26][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[26][27]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[26][27]~q\);

-- Location: FF_X39_Y34_N27
\regfile|regs[30][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[27]~27_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[30][27]~q\);

-- Location: FF_X39_Y34_N17
\regfile|regs[18][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[27]~27_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[18][27]~q\);

-- Location: LCCOMB_X37_Y34_N26
\regfile|regs[22][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[22][27]~feeder_combout\ = \regfile_writedata_mux|y[27]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[27]~27_combout\,
	combout => \regfile|regs[22][27]~feeder_combout\);

-- Location: FF_X37_Y34_N27
\regfile|regs[22][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[22][27]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[22][27]~q\);

-- Location: LCCOMB_X39_Y34_N16
\regfile|Mux36~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux36~6_combout\ = (\ir|q\(18) & ((\ir|q\(19)) # ((\regfile|regs[22][27]~q\)))) # (!\ir|q\(18) & (!\ir|q\(19) & (\regfile|regs[18][27]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \ir|q\(19),
	datac => \regfile|regs[18][27]~q\,
	datad => \regfile|regs[22][27]~q\,
	combout => \regfile|Mux36~6_combout\);

-- Location: LCCOMB_X39_Y34_N26
\regfile|Mux36~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux36~7_combout\ = (\ir|q\(19) & ((\regfile|Mux36~6_combout\ & ((\regfile|regs[30][27]~q\))) # (!\regfile|Mux36~6_combout\ & (\regfile|regs[26][27]~q\)))) # (!\ir|q\(19) & (((\regfile|Mux36~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[26][27]~q\,
	datab => \ir|q\(19),
	datac => \regfile|regs[30][27]~q\,
	datad => \regfile|Mux36~6_combout\,
	combout => \regfile|Mux36~7_combout\);

-- Location: LCCOMB_X37_Y30_N30
\regfile|regs[20][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[20][27]~feeder_combout\ = \regfile_writedata_mux|y[27]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[27]~27_combout\,
	combout => \regfile|regs[20][27]~feeder_combout\);

-- Location: FF_X37_Y30_N31
\regfile|regs[20][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[20][27]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[20][27]~q\);

-- Location: FF_X38_Y30_N15
\regfile|regs[16][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[27]~27_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[16][27]~q\);

-- Location: LCCOMB_X38_Y30_N12
\regfile|regs[24][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[24][27]~feeder_combout\ = \regfile_writedata_mux|y[27]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[27]~27_combout\,
	combout => \regfile|regs[24][27]~feeder_combout\);

-- Location: FF_X38_Y30_N13
\regfile|regs[24][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[24][27]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[24][27]~q\);

-- Location: LCCOMB_X38_Y30_N14
\regfile|Mux36~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux36~8_combout\ = (\ir|q\(18) & (\ir|q\(19))) # (!\ir|q\(18) & ((\ir|q\(19) & ((\regfile|regs[24][27]~q\))) # (!\ir|q\(19) & (\regfile|regs[16][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \ir|q\(19),
	datac => \regfile|regs[16][27]~q\,
	datad => \regfile|regs[24][27]~q\,
	combout => \regfile|Mux36~8_combout\);

-- Location: FF_X37_Y30_N25
\regfile|regs[28][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[27]~27_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[28][27]~q\);

-- Location: LCCOMB_X37_Y30_N24
\regfile|Mux36~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux36~9_combout\ = (\regfile|Mux36~8_combout\ & (((\regfile|regs[28][27]~q\) # (!\ir|q\(18))))) # (!\regfile|Mux36~8_combout\ & (\regfile|regs[20][27]~q\ & ((\ir|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[20][27]~q\,
	datab => \regfile|Mux36~8_combout\,
	datac => \regfile|regs[28][27]~q\,
	datad => \ir|q\(18),
	combout => \regfile|Mux36~9_combout\);

-- Location: LCCOMB_X37_Y30_N18
\regfile|Mux36~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux36~10_combout\ = (\ir|q\(17) & ((\regfile|Mux36~7_combout\) # ((\ir|q\(16))))) # (!\ir|q\(17) & (((!\ir|q\(16) & \regfile|Mux36~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux36~7_combout\,
	datab => \ir|q\(17),
	datac => \ir|q\(16),
	datad => \regfile|Mux36~9_combout\,
	combout => \regfile|Mux36~10_combout\);

-- Location: LCCOMB_X37_Y32_N10
\regfile|regs[21][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[21][27]~feeder_combout\ = \regfile_writedata_mux|y[27]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[27]~27_combout\,
	combout => \regfile|regs[21][27]~feeder_combout\);

-- Location: FF_X37_Y32_N11
\regfile|regs[21][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[21][27]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[21][27]~q\);

-- Location: FF_X37_Y32_N13
\regfile|regs[29][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[27]~27_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[29][27]~q\);

-- Location: FF_X37_Y29_N23
\regfile|regs[17][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[27]~27_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[17][27]~q\);

-- Location: LCCOMB_X37_Y29_N12
\regfile|regs[25][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[25][27]~feeder_combout\ = \regfile_writedata_mux|y[27]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[27]~27_combout\,
	combout => \regfile|regs[25][27]~feeder_combout\);

-- Location: FF_X37_Y29_N13
\regfile|regs[25][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[25][27]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[25][27]~q\);

-- Location: LCCOMB_X37_Y29_N22
\regfile|Mux36~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux36~4_combout\ = (\ir|q\(18) & (\ir|q\(19))) # (!\ir|q\(18) & ((\ir|q\(19) & ((\regfile|regs[25][27]~q\))) # (!\ir|q\(19) & (\regfile|regs[17][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \ir|q\(19),
	datac => \regfile|regs[17][27]~q\,
	datad => \regfile|regs[25][27]~q\,
	combout => \regfile|Mux36~4_combout\);

-- Location: LCCOMB_X37_Y32_N12
\regfile|Mux36~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux36~5_combout\ = (\ir|q\(18) & ((\regfile|Mux36~4_combout\ & ((\regfile|regs[29][27]~q\))) # (!\regfile|Mux36~4_combout\ & (\regfile|regs[21][27]~q\)))) # (!\ir|q\(18) & (((\regfile|Mux36~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[21][27]~q\,
	datab => \ir|q\(18),
	datac => \regfile|regs[29][27]~q\,
	datad => \regfile|Mux36~4_combout\,
	combout => \regfile|Mux36~5_combout\);

-- Location: LCCOMB_X42_Y33_N28
\regfile|Mux36~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux36~13_combout\ = (\regfile|Mux36~10_combout\ & ((\regfile|Mux36~12_combout\) # ((!\ir|q\(16))))) # (!\regfile|Mux36~10_combout\ & (((\ir|q\(16) & \regfile|Mux36~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux36~12_combout\,
	datab => \regfile|Mux36~10_combout\,
	datac => \ir|q\(16),
	datad => \regfile|Mux36~5_combout\,
	combout => \regfile|Mux36~13_combout\);

-- Location: LCCOMB_X42_Y33_N30
\regfile|Mux36~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux36~18_combout\ = (\regfile|rd_data1[3]~3_combout\ & (((\regfile|rd_data1[3]~2_combout\)))) # (!\regfile|rd_data1[3]~3_combout\ & ((\regfile|rd_data1[3]~2_combout\ & ((\regfile|Mux36~13_combout\))) # (!\regfile|rd_data1[3]~2_combout\ & 
-- (\regfile|Mux36~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rd_data1[3]~3_combout\,
	datab => \regfile|Mux36~17_combout\,
	datac => \regfile|rd_data1[3]~2_combout\,
	datad => \regfile|Mux36~13_combout\,
	combout => \regfile|Mux36~18_combout\);

-- Location: LCCOMB_X40_Y29_N10
\regfile|regs[9][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[9][27]~feeder_combout\ = \regfile_writedata_mux|y[27]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[27]~27_combout\,
	combout => \regfile|regs[9][27]~feeder_combout\);

-- Location: FF_X40_Y29_N11
\regfile|regs[9][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[9][27]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[9][27]~q\);

-- Location: FF_X44_Y29_N5
\regfile|regs[8][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[27]~27_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[8][27]~q\);

-- Location: LCCOMB_X44_Y29_N4
\regfile|Mux36~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux36~2_combout\ = (\ir|q\(16) & ((\regfile|regs[9][27]~q\) # ((\ir|q\(17))))) # (!\ir|q\(16) & (((\regfile|regs[8][27]~q\ & !\ir|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[9][27]~q\,
	datab => \ir|q\(16),
	datac => \regfile|regs[8][27]~q\,
	datad => \ir|q\(17),
	combout => \regfile|Mux36~2_combout\);

-- Location: FF_X43_Y29_N7
\regfile|regs[11][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[27]~27_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[11][27]~q\);

-- Location: LCCOMB_X44_Y29_N2
\regfile|regs[10][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[10][27]~feeder_combout\ = \regfile_writedata_mux|y[27]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[27]~27_combout\,
	combout => \regfile|regs[10][27]~feeder_combout\);

-- Location: FF_X44_Y29_N3
\regfile|regs[10][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[10][27]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[10][27]~q\);

-- Location: LCCOMB_X43_Y29_N6
\regfile|Mux36~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux36~3_combout\ = (\regfile|Mux36~2_combout\ & (((\regfile|regs[11][27]~q\)) # (!\ir|q\(17)))) # (!\regfile|Mux36~2_combout\ & (\ir|q\(17) & ((\regfile|regs[10][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux36~2_combout\,
	datab => \ir|q\(17),
	datac => \regfile|regs[11][27]~q\,
	datad => \regfile|regs[10][27]~q\,
	combout => \regfile|Mux36~3_combout\);

-- Location: LCCOMB_X42_Y33_N18
\regfile|Mux36~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux36~21_combout\ = (\regfile|rd_data1[3]~3_combout\ & ((\regfile|Mux36~18_combout\ & (\regfile|Mux36~20_combout\)) # (!\regfile|Mux36~18_combout\ & ((\regfile|Mux36~3_combout\))))) # (!\regfile|rd_data1[3]~3_combout\ & 
-- (((\regfile|Mux36~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rd_data1[3]~3_combout\,
	datab => \regfile|Mux36~20_combout\,
	datac => \regfile|Mux36~18_combout\,
	datad => \regfile|Mux36~3_combout\,
	combout => \regfile|Mux36~21_combout\);

-- Location: LCCOMB_X46_Y34_N18
\regfile|Mux36~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux36~22_combout\ = (\regfile|Mux36~21_combout\ & ((\ir|q\(18)) # ((\ir|q\(16)) # (\regfile|rd_data1[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux36~21_combout\,
	datab => \ir|q\(18),
	datac => \ir|q\(16),
	datad => \regfile|rd_data1[3]~6_combout\,
	combout => \regfile|Mux36~22_combout\);

-- Location: FF_X46_Y34_N19
\regfile|rd_data1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|Mux36~22_combout\,
	ena => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rd_data1\(27));

-- Location: LCCOMB_X50_Y34_N26
\reg_b|q[27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_b|q[27]~feeder_combout\ = \regfile|rd_data1\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile|rd_data1\(27),
	combout => \reg_b|q[27]~feeder_combout\);

-- Location: FF_X50_Y34_N27
\reg_b|q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_b|q[27]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_b|q\(27));

-- Location: LCCOMB_X54_Y30_N24
\mem_module|temp_data_out[26]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mem_module|temp_data_out\(26) = (GLOBAL(\MemRead~inputclkctrl_outclk\) & (\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(26))) # (!GLOBAL(\MemRead~inputclkctrl_outclk\) & ((\mem_module|temp_data_out\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(26),
	datac => \MemRead~inputclkctrl_outclk\,
	datad => \mem_module|temp_data_out\(26),
	combout => \mem_module|temp_data_out\(26));

-- Location: FF_X54_Y30_N25
\mem_data_reg|q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem_module|temp_data_out\(26),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_data_reg|q\(26));

-- Location: LCCOMB_X42_Y30_N12
\regfile_writedata_mux|y[26]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile_writedata_mux|y[26]~26_combout\ = (\MemToReg~input_o\ & \mem_data_reg|q\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MemToReg~input_o\,
	datac => \mem_data_reg|q\(26),
	combout => \regfile_writedata_mux|y[26]~26_combout\);

-- Location: LCCOMB_X39_Y30_N14
\regfile|regs[10][26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[10][26]~feeder_combout\ = \regfile_writedata_mux|y[26]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[26]~26_combout\,
	combout => \regfile|regs[10][26]~feeder_combout\);

-- Location: FF_X39_Y30_N15
\regfile|regs[10][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[10][26]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[10][26]~q\);

-- Location: FF_X44_Y29_N1
\regfile|regs[8][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[26]~26_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[8][26]~q\);

-- Location: LCCOMB_X44_Y29_N0
\regfile|Mux37~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux37~12_combout\ = (\ir|q\(17) & ((\regfile|regs[10][26]~q\) # ((\ir|q\(16))))) # (!\ir|q\(17) & (((\regfile|regs[8][26]~q\ & !\ir|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \regfile|regs[10][26]~q\,
	datac => \regfile|regs[8][26]~q\,
	datad => \ir|q\(16),
	combout => \regfile|Mux37~12_combout\);

-- Location: FF_X45_Y29_N15
\regfile|regs[11][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[26]~26_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[11][26]~q\);

-- Location: LCCOMB_X45_Y29_N20
\regfile|regs[9][26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[9][26]~feeder_combout\ = \regfile_writedata_mux|y[26]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[26]~26_combout\,
	combout => \regfile|regs[9][26]~feeder_combout\);

-- Location: FF_X45_Y29_N21
\regfile|regs[9][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[9][26]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[9][26]~q\);

-- Location: LCCOMB_X45_Y29_N14
\regfile|Mux37~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux37~13_combout\ = (\regfile|Mux37~12_combout\ & (((\regfile|regs[11][26]~q\)) # (!\ir|q\(16)))) # (!\regfile|Mux37~12_combout\ & (\ir|q\(16) & ((\regfile|regs[9][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux37~12_combout\,
	datab => \ir|q\(16),
	datac => \regfile|regs[11][26]~q\,
	datad => \regfile|regs[9][26]~q\,
	combout => \regfile|Mux37~13_combout\);

-- Location: FF_X35_Y32_N21
\regfile|regs[4][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[26]~26_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[4][26]~q\);

-- Location: LCCOMB_X35_Y32_N18
\regfile|regs[5][26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[5][26]~feeder_combout\ = \regfile_writedata_mux|y[26]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[26]~26_combout\,
	combout => \regfile|regs[5][26]~feeder_combout\);

-- Location: FF_X35_Y32_N19
\regfile|regs[5][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[5][26]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[5][26]~q\);

-- Location: LCCOMB_X35_Y32_N20
\regfile|Mux37~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux37~14_combout\ = (\ir|q\(16) & ((\ir|q\(17)) # ((\regfile|regs[5][26]~q\)))) # (!\ir|q\(16) & (!\ir|q\(17) & (\regfile|regs[4][26]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(16),
	datab => \ir|q\(17),
	datac => \regfile|regs[4][26]~q\,
	datad => \regfile|regs[5][26]~q\,
	combout => \regfile|Mux37~14_combout\);

-- Location: FF_X38_Y31_N15
\regfile|regs[7][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[26]~26_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[7][26]~q\);

-- Location: LCCOMB_X38_Y31_N20
\regfile|regs[6][26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[6][26]~feeder_combout\ = \regfile_writedata_mux|y[26]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[26]~26_combout\,
	combout => \regfile|regs[6][26]~feeder_combout\);

-- Location: FF_X38_Y31_N21
\regfile|regs[6][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[6][26]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[6][26]~q\);

-- Location: LCCOMB_X38_Y31_N14
\regfile|Mux37~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux37~15_combout\ = (\ir|q\(17) & ((\regfile|Mux37~14_combout\ & (\regfile|regs[7][26]~q\)) # (!\regfile|Mux37~14_combout\ & ((\regfile|regs[6][26]~q\))))) # (!\ir|q\(17) & (\regfile|Mux37~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \regfile|Mux37~14_combout\,
	datac => \regfile|regs[7][26]~q\,
	datad => \regfile|regs[6][26]~q\,
	combout => \regfile|Mux37~15_combout\);

-- Location: LCCOMB_X40_Y33_N6
\regfile|regs[2][26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[2][26]~feeder_combout\ = \regfile_writedata_mux|y[26]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[26]~26_combout\,
	combout => \regfile|regs[2][26]~feeder_combout\);

-- Location: FF_X40_Y33_N7
\regfile|regs[2][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[2][26]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[2][26]~q\);

-- Location: FF_X40_Y30_N25
\regfile|regs[1][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[26]~26_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[1][26]~q\);

-- Location: LCCOMB_X40_Y30_N24
\regfile|Mux37~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux37~16_combout\ = (\regfile|rd_data1[3]~5_combout\ & ((\regfile|regs[2][26]~q\) # ((\regfile|rd_data1[3]~4_combout\)))) # (!\regfile|rd_data1[3]~5_combout\ & (((\regfile|regs[1][26]~q\ & !\regfile|rd_data1[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[2][26]~q\,
	datab => \regfile|rd_data1[3]~5_combout\,
	datac => \regfile|regs[1][26]~q\,
	datad => \regfile|rd_data1[3]~4_combout\,
	combout => \regfile|Mux37~16_combout\);

-- Location: FF_X40_Y30_N3
\regfile|regs[3][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[26]~26_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[3][26]~q\);

-- Location: LCCOMB_X40_Y30_N2
\regfile|Mux37~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux37~17_combout\ = (\regfile|Mux37~16_combout\ & (((\regfile|regs[3][26]~q\) # (!\regfile|rd_data1[3]~4_combout\)))) # (!\regfile|Mux37~16_combout\ & (\regfile|Mux37~15_combout\ & ((\regfile|rd_data1[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux37~15_combout\,
	datab => \regfile|Mux37~16_combout\,
	datac => \regfile|regs[3][26]~q\,
	datad => \regfile|rd_data1[3]~4_combout\,
	combout => \regfile|Mux37~17_combout\);

-- Location: LCCOMB_X41_Y33_N4
\regfile|Mux37~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux37~18_combout\ = (\regfile|rd_data1[3]~2_combout\ & (\regfile|rd_data1[3]~3_combout\)) # (!\regfile|rd_data1[3]~2_combout\ & ((\regfile|rd_data1[3]~3_combout\ & (\regfile|Mux37~13_combout\)) # (!\regfile|rd_data1[3]~3_combout\ & 
-- ((\regfile|Mux37~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rd_data1[3]~2_combout\,
	datab => \regfile|rd_data1[3]~3_combout\,
	datac => \regfile|Mux37~13_combout\,
	datad => \regfile|Mux37~17_combout\,
	combout => \regfile|Mux37~18_combout\);

-- Location: FF_X41_Y33_N9
\regfile|regs[12][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[26]~26_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[12][26]~q\);

-- Location: LCCOMB_X42_Y33_N24
\regfile|regs[13][26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[13][26]~feeder_combout\ = \regfile_writedata_mux|y[26]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[26]~26_combout\,
	combout => \regfile|regs[13][26]~feeder_combout\);

-- Location: FF_X42_Y33_N25
\regfile|regs[13][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[13][26]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[13][26]~q\);

-- Location: LCCOMB_X41_Y33_N8
\regfile|Mux37~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux37~19_combout\ = (\ir|q\(17) & (\ir|q\(16))) # (!\ir|q\(17) & ((\ir|q\(16) & ((\regfile|regs[13][26]~q\))) # (!\ir|q\(16) & (\regfile|regs[12][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \ir|q\(16),
	datac => \regfile|regs[12][26]~q\,
	datad => \regfile|regs[13][26]~q\,
	combout => \regfile|Mux37~19_combout\);

-- Location: FF_X41_Y33_N15
\regfile|regs[14][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[26]~26_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[14][26]~q\);

-- Location: FF_X42_Y30_N13
\regfile|regs[15][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile_writedata_mux|y[26]~26_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[15][26]~q\);

-- Location: LCCOMB_X41_Y33_N14
\regfile|Mux37~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux37~20_combout\ = (\ir|q\(17) & ((\regfile|Mux37~19_combout\ & ((\regfile|regs[15][26]~q\))) # (!\regfile|Mux37~19_combout\ & (\regfile|regs[14][26]~q\)))) # (!\ir|q\(17) & (\regfile|Mux37~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \regfile|Mux37~19_combout\,
	datac => \regfile|regs[14][26]~q\,
	datad => \regfile|regs[15][26]~q\,
	combout => \regfile|Mux37~20_combout\);

-- Location: LCCOMB_X39_Y30_N4
\regfile|regs[26][26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[26][26]~feeder_combout\ = \regfile_writedata_mux|y[26]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[26]~26_combout\,
	combout => \regfile|regs[26][26]~feeder_combout\);

-- Location: FF_X39_Y30_N5
\regfile|regs[26][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[26][26]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[26][26]~q\);

-- Location: FF_X39_Y34_N7
\regfile|regs[30][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[26]~26_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[30][26]~q\);

-- Location: FF_X39_Y34_N21
\regfile|regs[18][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[26]~26_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[18][26]~q\);

-- Location: LCCOMB_X37_Y34_N16
\regfile|regs[22][26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[22][26]~feeder_combout\ = \regfile_writedata_mux|y[26]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[26]~26_combout\,
	combout => \regfile|regs[22][26]~feeder_combout\);

-- Location: FF_X37_Y34_N17
\regfile|regs[22][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[22][26]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[22][26]~q\);

-- Location: LCCOMB_X39_Y34_N20
\regfile|Mux37~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux37~2_combout\ = (\ir|q\(18) & ((\ir|q\(19)) # ((\regfile|regs[22][26]~q\)))) # (!\ir|q\(18) & (!\ir|q\(19) & (\regfile|regs[18][26]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \ir|q\(19),
	datac => \regfile|regs[18][26]~q\,
	datad => \regfile|regs[22][26]~q\,
	combout => \regfile|Mux37~2_combout\);

-- Location: LCCOMB_X39_Y34_N6
\regfile|Mux37~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux37~3_combout\ = (\ir|q\(19) & ((\regfile|Mux37~2_combout\ & ((\regfile|regs[30][26]~q\))) # (!\regfile|Mux37~2_combout\ & (\regfile|regs[26][26]~q\)))) # (!\ir|q\(19) & (((\regfile|Mux37~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[26][26]~q\,
	datab => \ir|q\(19),
	datac => \regfile|regs[30][26]~q\,
	datad => \regfile|Mux37~2_combout\,
	combout => \regfile|Mux37~3_combout\);

-- Location: LCCOMB_X42_Y33_N6
\regfile|regs[27][26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[27][26]~feeder_combout\ = \regfile_writedata_mux|y[26]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[26]~26_combout\,
	combout => \regfile|regs[27][26]~feeder_combout\);

-- Location: FF_X42_Y33_N7
\regfile|regs[27][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[27][26]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[27][26]~q\);

-- Location: FF_X40_Y33_N29
\regfile|regs[31][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[26]~26_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[31][26]~q\);

-- Location: FF_X35_Y29_N3
\regfile|regs[19][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[26]~26_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[19][26]~q\);

-- Location: LCCOMB_X35_Y29_N0
\regfile|regs[23][26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[23][26]~feeder_combout\ = \regfile_writedata_mux|y[26]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[26]~26_combout\,
	combout => \regfile|regs[23][26]~feeder_combout\);

-- Location: FF_X35_Y29_N1
\regfile|regs[23][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[23][26]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[23][26]~q\);

-- Location: LCCOMB_X35_Y29_N2
\regfile|Mux37~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux37~9_combout\ = (\ir|q\(19) & (\ir|q\(18))) # (!\ir|q\(19) & ((\ir|q\(18) & ((\regfile|regs[23][26]~q\))) # (!\ir|q\(18) & (\regfile|regs[19][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(19),
	datab => \ir|q\(18),
	datac => \regfile|regs[19][26]~q\,
	datad => \regfile|regs[23][26]~q\,
	combout => \regfile|Mux37~9_combout\);

-- Location: LCCOMB_X40_Y33_N28
\regfile|Mux37~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux37~10_combout\ = (\ir|q\(19) & ((\regfile|Mux37~9_combout\ & ((\regfile|regs[31][26]~q\))) # (!\regfile|Mux37~9_combout\ & (\regfile|regs[27][26]~q\)))) # (!\ir|q\(19) & (((\regfile|Mux37~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[27][26]~q\,
	datab => \ir|q\(19),
	datac => \regfile|regs[31][26]~q\,
	datad => \regfile|Mux37~9_combout\,
	combout => \regfile|Mux37~10_combout\);

-- Location: LCCOMB_X37_Y30_N26
\regfile|regs[20][26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[20][26]~feeder_combout\ = \regfile_writedata_mux|y[26]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[26]~26_combout\,
	combout => \regfile|regs[20][26]~feeder_combout\);

-- Location: FF_X37_Y30_N27
\regfile|regs[20][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[20][26]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[20][26]~q\);

-- Location: FF_X37_Y30_N21
\regfile|regs[28][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[26]~26_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[28][26]~q\);

-- Location: LCCOMB_X38_Y30_N16
\regfile|regs[24][26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[24][26]~feeder_combout\ = \regfile_writedata_mux|y[26]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[26]~26_combout\,
	combout => \regfile|regs[24][26]~feeder_combout\);

-- Location: FF_X38_Y30_N17
\regfile|regs[24][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[24][26]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[24][26]~q\);

-- Location: FF_X38_Y30_N19
\regfile|regs[16][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[26]~26_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[16][26]~q\);

-- Location: LCCOMB_X38_Y30_N18
\regfile|Mux37~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux37~6_combout\ = (\ir|q\(18) & (((\ir|q\(19))))) # (!\ir|q\(18) & ((\ir|q\(19) & (\regfile|regs[24][26]~q\)) # (!\ir|q\(19) & ((\regfile|regs[16][26]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \regfile|regs[24][26]~q\,
	datac => \regfile|regs[16][26]~q\,
	datad => \ir|q\(19),
	combout => \regfile|Mux37~6_combout\);

-- Location: LCCOMB_X37_Y30_N20
\regfile|Mux37~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux37~7_combout\ = (\ir|q\(18) & ((\regfile|Mux37~6_combout\ & ((\regfile|regs[28][26]~q\))) # (!\regfile|Mux37~6_combout\ & (\regfile|regs[20][26]~q\)))) # (!\ir|q\(18) & (((\regfile|Mux37~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[20][26]~q\,
	datab => \ir|q\(18),
	datac => \regfile|regs[28][26]~q\,
	datad => \regfile|Mux37~6_combout\,
	combout => \regfile|Mux37~7_combout\);

-- Location: LCCOMB_X37_Y29_N8
\regfile|regs[25][26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[25][26]~feeder_combout\ = \regfile_writedata_mux|y[26]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[26]~26_combout\,
	combout => \regfile|regs[25][26]~feeder_combout\);

-- Location: FF_X37_Y29_N9
\regfile|regs[25][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[25][26]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[25][26]~q\);

-- Location: FF_X37_Y29_N3
\regfile|regs[17][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[26]~26_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[17][26]~q\);

-- Location: LCCOMB_X37_Y29_N2
\regfile|Mux37~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux37~4_combout\ = (\ir|q\(18) & (((\ir|q\(19))))) # (!\ir|q\(18) & ((\ir|q\(19) & (\regfile|regs[25][26]~q\)) # (!\ir|q\(19) & ((\regfile|regs[17][26]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \regfile|regs[25][26]~q\,
	datac => \regfile|regs[17][26]~q\,
	datad => \ir|q\(19),
	combout => \regfile|Mux37~4_combout\);

-- Location: FF_X39_Y32_N9
\regfile|regs[29][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[26]~26_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[29][26]~q\);

-- Location: LCCOMB_X39_Y32_N6
\regfile|regs[21][26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[21][26]~feeder_combout\ = \regfile_writedata_mux|y[26]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[26]~26_combout\,
	combout => \regfile|regs[21][26]~feeder_combout\);

-- Location: FF_X39_Y32_N7
\regfile|regs[21][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[21][26]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[21][26]~q\);

-- Location: LCCOMB_X39_Y32_N8
\regfile|Mux37~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux37~5_combout\ = (\ir|q\(18) & ((\regfile|Mux37~4_combout\ & (\regfile|regs[29][26]~q\)) # (!\regfile|Mux37~4_combout\ & ((\regfile|regs[21][26]~q\))))) # (!\ir|q\(18) & (\regfile|Mux37~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \regfile|Mux37~4_combout\,
	datac => \regfile|regs[29][26]~q\,
	datad => \regfile|regs[21][26]~q\,
	combout => \regfile|Mux37~5_combout\);

-- Location: LCCOMB_X40_Y32_N24
\regfile|Mux37~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux37~8_combout\ = (\ir|q\(17) & (((\ir|q\(16))))) # (!\ir|q\(17) & ((\ir|q\(16) & ((\regfile|Mux37~5_combout\))) # (!\ir|q\(16) & (\regfile|Mux37~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux37~7_combout\,
	datab => \ir|q\(17),
	datac => \ir|q\(16),
	datad => \regfile|Mux37~5_combout\,
	combout => \regfile|Mux37~8_combout\);

-- Location: LCCOMB_X40_Y32_N2
\regfile|Mux37~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux37~11_combout\ = (\ir|q\(17) & ((\regfile|Mux37~8_combout\ & ((\regfile|Mux37~10_combout\))) # (!\regfile|Mux37~8_combout\ & (\regfile|Mux37~3_combout\)))) # (!\ir|q\(17) & (((\regfile|Mux37~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \regfile|Mux37~3_combout\,
	datac => \regfile|Mux37~10_combout\,
	datad => \regfile|Mux37~8_combout\,
	combout => \regfile|Mux37~11_combout\);

-- Location: LCCOMB_X41_Y33_N26
\regfile|Mux37~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux37~21_combout\ = (\regfile|Mux37~18_combout\ & (((\regfile|Mux37~20_combout\)) # (!\regfile|rd_data1[3]~2_combout\))) # (!\regfile|Mux37~18_combout\ & (\regfile|rd_data1[3]~2_combout\ & ((\regfile|Mux37~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux37~18_combout\,
	datab => \regfile|rd_data1[3]~2_combout\,
	datac => \regfile|Mux37~20_combout\,
	datad => \regfile|Mux37~11_combout\,
	combout => \regfile|Mux37~21_combout\);

-- Location: LCCOMB_X46_Y34_N24
\regfile|Mux37~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux37~22_combout\ = (\regfile|Mux37~21_combout\ & ((\ir|q\(18)) # ((\ir|q\(16)) # (\regfile|rd_data1[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux37~21_combout\,
	datab => \ir|q\(18),
	datac => \ir|q\(16),
	datad => \regfile|rd_data1[3]~6_combout\,
	combout => \regfile|Mux37~22_combout\);

-- Location: FF_X46_Y34_N25
\regfile|rd_data1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|Mux37~22_combout\,
	ena => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rd_data1\(26));

-- Location: LCCOMB_X50_Y34_N24
\reg_b|q[26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_b|q[26]~feeder_combout\ = \regfile|rd_data1\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile|rd_data1\(26),
	combout => \reg_b|q[26]~feeder_combout\);

-- Location: FF_X50_Y34_N25
\reg_b|q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_b|q[26]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_b|q\(26));

-- Location: LCCOMB_X41_Y36_N28
\mem_module|temp_data_out[25]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mem_module|temp_data_out\(25) = (GLOBAL(\MemRead~inputclkctrl_outclk\) & (\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(25))) # (!GLOBAL(\MemRead~inputclkctrl_outclk\) & ((\mem_module|temp_data_out\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(25),
	datac => \MemRead~inputclkctrl_outclk\,
	datad => \mem_module|temp_data_out\(25),
	combout => \mem_module|temp_data_out\(25));

-- Location: FF_X41_Y36_N29
\mem_data_reg|q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem_module|temp_data_out\(25),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_data_reg|q\(25));

-- Location: LCCOMB_X41_Y36_N26
\regfile_writedata_mux|y[25]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile_writedata_mux|y[25]~25_combout\ = (\MemToReg~input_o\ & \mem_data_reg|q\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemToReg~input_o\,
	datad => \mem_data_reg|q\(25),
	combout => \regfile_writedata_mux|y[25]~25_combout\);

-- Location: FF_X45_Y33_N23
\regfile|regs[12][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[25]~25_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[12][25]~q\);

-- Location: LCCOMB_X45_Y33_N20
\regfile|regs[14][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[14][25]~feeder_combout\ = \regfile_writedata_mux|y[25]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[25]~25_combout\,
	combout => \regfile|regs[14][25]~feeder_combout\);

-- Location: FF_X45_Y33_N21
\regfile|regs[14][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[14][25]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[14][25]~q\);

-- Location: LCCOMB_X45_Y33_N22
\regfile|Mux38~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux38~19_combout\ = (\ir|q\(17) & ((\ir|q\(16)) # ((\regfile|regs[14][25]~q\)))) # (!\ir|q\(17) & (!\ir|q\(16) & (\regfile|regs[12][25]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \ir|q\(16),
	datac => \regfile|regs[12][25]~q\,
	datad => \regfile|regs[14][25]~q\,
	combout => \regfile|Mux38~19_combout\);

-- Location: FF_X42_Y33_N3
\regfile|regs[13][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[25]~25_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[13][25]~q\);

-- Location: FF_X41_Y36_N27
\regfile|regs[15][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile_writedata_mux|y[25]~25_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[15][25]~q\);

-- Location: LCCOMB_X42_Y33_N2
\regfile|Mux38~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux38~20_combout\ = (\ir|q\(16) & ((\regfile|Mux38~19_combout\ & ((\regfile|regs[15][25]~q\))) # (!\regfile|Mux38~19_combout\ & (\regfile|regs[13][25]~q\)))) # (!\ir|q\(16) & (\regfile|Mux38~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(16),
	datab => \regfile|Mux38~19_combout\,
	datac => \regfile|regs[13][25]~q\,
	datad => \regfile|regs[15][25]~q\,
	combout => \regfile|Mux38~20_combout\);

-- Location: LCCOMB_X39_Y30_N8
\regfile|regs[10][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[10][25]~feeder_combout\ = \regfile_writedata_mux|y[25]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[25]~25_combout\,
	combout => \regfile|regs[10][25]~feeder_combout\);

-- Location: FF_X39_Y30_N9
\regfile|regs[10][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[10][25]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[10][25]~q\);

-- Location: LCCOMB_X40_Y29_N6
\regfile|regs[9][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[9][25]~feeder_combout\ = \regfile_writedata_mux|y[25]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[25]~25_combout\,
	combout => \regfile|regs[9][25]~feeder_combout\);

-- Location: FF_X40_Y29_N7
\regfile|regs[9][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[9][25]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[9][25]~q\);

-- Location: FF_X44_Y29_N15
\regfile|regs[8][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[25]~25_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[8][25]~q\);

-- Location: LCCOMB_X44_Y29_N14
\regfile|Mux38~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux38~2_combout\ = (\ir|q\(17) & (((\ir|q\(16))))) # (!\ir|q\(17) & ((\ir|q\(16) & (\regfile|regs[9][25]~q\)) # (!\ir|q\(16) & ((\regfile|regs[8][25]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \regfile|regs[9][25]~q\,
	datac => \regfile|regs[8][25]~q\,
	datad => \ir|q\(16),
	combout => \regfile|Mux38~2_combout\);

-- Location: FF_X43_Y29_N13
\regfile|regs[11][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[25]~25_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[11][25]~q\);

-- Location: LCCOMB_X43_Y29_N12
\regfile|Mux38~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux38~3_combout\ = (\regfile|Mux38~2_combout\ & (((\regfile|regs[11][25]~q\) # (!\ir|q\(17))))) # (!\regfile|Mux38~2_combout\ & (\regfile|regs[10][25]~q\ & ((\ir|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[10][25]~q\,
	datab => \regfile|Mux38~2_combout\,
	datac => \regfile|regs[11][25]~q\,
	datad => \ir|q\(17),
	combout => \regfile|Mux38~3_combout\);

-- Location: LCCOMB_X38_Y30_N4
\regfile|regs[24][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[24][25]~feeder_combout\ = \regfile_writedata_mux|y[25]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[25]~25_combout\,
	combout => \regfile|regs[24][25]~feeder_combout\);

-- Location: FF_X38_Y30_N5
\regfile|regs[24][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[24][25]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[24][25]~q\);

-- Location: FF_X38_Y30_N31
\regfile|regs[16][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[25]~25_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[16][25]~q\);

-- Location: LCCOMB_X38_Y30_N30
\regfile|Mux38~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux38~8_combout\ = (\ir|q\(18) & (((\ir|q\(19))))) # (!\ir|q\(18) & ((\ir|q\(19) & (\regfile|regs[24][25]~q\)) # (!\ir|q\(19) & ((\regfile|regs[16][25]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \regfile|regs[24][25]~q\,
	datac => \regfile|regs[16][25]~q\,
	datad => \ir|q\(19),
	combout => \regfile|Mux38~8_combout\);

-- Location: LCCOMB_X37_Y30_N12
\regfile|regs[20][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[20][25]~feeder_combout\ = \regfile_writedata_mux|y[25]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[25]~25_combout\,
	combout => \regfile|regs[20][25]~feeder_combout\);

-- Location: FF_X37_Y30_N13
\regfile|regs[20][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[20][25]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[20][25]~q\);

-- Location: FF_X37_Y30_N23
\regfile|regs[28][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[25]~25_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[28][25]~q\);

-- Location: LCCOMB_X37_Y30_N22
\regfile|Mux38~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux38~9_combout\ = (\regfile|Mux38~8_combout\ & (((\regfile|regs[28][25]~q\) # (!\ir|q\(18))))) # (!\regfile|Mux38~8_combout\ & (\regfile|regs[20][25]~q\ & ((\ir|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux38~8_combout\,
	datab => \regfile|regs[20][25]~q\,
	datac => \regfile|regs[28][25]~q\,
	datad => \ir|q\(18),
	combout => \regfile|Mux38~9_combout\);

-- Location: LCCOMB_X39_Y30_N10
\regfile|regs[26][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[26][25]~feeder_combout\ = \regfile_writedata_mux|y[25]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[25]~25_combout\,
	combout => \regfile|regs[26][25]~feeder_combout\);

-- Location: FF_X39_Y30_N11
\regfile|regs[26][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[26][25]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[26][25]~q\);

-- Location: FF_X39_Y34_N11
\regfile|regs[30][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[25]~25_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[30][25]~q\);

-- Location: FF_X39_Y34_N1
\regfile|regs[18][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[25]~25_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[18][25]~q\);

-- Location: LCCOMB_X37_Y34_N20
\regfile|regs[22][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[22][25]~feeder_combout\ = \regfile_writedata_mux|y[25]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[25]~25_combout\,
	combout => \regfile|regs[22][25]~feeder_combout\);

-- Location: FF_X37_Y34_N21
\regfile|regs[22][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[22][25]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[22][25]~q\);

-- Location: LCCOMB_X39_Y34_N0
\regfile|Mux38~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux38~6_combout\ = (\ir|q\(18) & ((\ir|q\(19)) # ((\regfile|regs[22][25]~q\)))) # (!\ir|q\(18) & (!\ir|q\(19) & (\regfile|regs[18][25]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \ir|q\(19),
	datac => \regfile|regs[18][25]~q\,
	datad => \regfile|regs[22][25]~q\,
	combout => \regfile|Mux38~6_combout\);

-- Location: LCCOMB_X39_Y34_N10
\regfile|Mux38~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux38~7_combout\ = (\ir|q\(19) & ((\regfile|Mux38~6_combout\ & ((\regfile|regs[30][25]~q\))) # (!\regfile|Mux38~6_combout\ & (\regfile|regs[26][25]~q\)))) # (!\ir|q\(19) & (((\regfile|Mux38~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[26][25]~q\,
	datab => \ir|q\(19),
	datac => \regfile|regs[30][25]~q\,
	datad => \regfile|Mux38~6_combout\,
	combout => \regfile|Mux38~7_combout\);

-- Location: LCCOMB_X37_Y30_N0
\regfile|Mux38~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux38~10_combout\ = (\ir|q\(17) & (((\ir|q\(16)) # (\regfile|Mux38~7_combout\)))) # (!\ir|q\(17) & (\regfile|Mux38~9_combout\ & (!\ir|q\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux38~9_combout\,
	datab => \ir|q\(17),
	datac => \ir|q\(16),
	datad => \regfile|Mux38~7_combout\,
	combout => \regfile|Mux38~10_combout\);

-- Location: FF_X37_Y29_N15
\regfile|regs[17][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[25]~25_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[17][25]~q\);

-- Location: LCCOMB_X37_Y29_N28
\regfile|regs[25][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[25][25]~feeder_combout\ = \regfile_writedata_mux|y[25]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[25]~25_combout\,
	combout => \regfile|regs[25][25]~feeder_combout\);

-- Location: FF_X37_Y29_N29
\regfile|regs[25][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[25][25]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[25][25]~q\);

-- Location: LCCOMB_X37_Y29_N14
\regfile|Mux38~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux38~4_combout\ = (\ir|q\(18) & (\ir|q\(19))) # (!\ir|q\(18) & ((\ir|q\(19) & ((\regfile|regs[25][25]~q\))) # (!\ir|q\(19) & (\regfile|regs[17][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \ir|q\(19),
	datac => \regfile|regs[17][25]~q\,
	datad => \regfile|regs[25][25]~q\,
	combout => \regfile|Mux38~4_combout\);

-- Location: FF_X39_Y29_N27
\regfile|regs[29][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[25]~25_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[29][25]~q\);

-- Location: LCCOMB_X39_Y29_N8
\regfile|regs[21][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[21][25]~feeder_combout\ = \regfile_writedata_mux|y[25]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[25]~25_combout\,
	combout => \regfile|regs[21][25]~feeder_combout\);

-- Location: FF_X39_Y29_N9
\regfile|regs[21][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[21][25]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[21][25]~q\);

-- Location: LCCOMB_X39_Y29_N26
\regfile|Mux38~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux38~5_combout\ = (\ir|q\(18) & ((\regfile|Mux38~4_combout\ & (\regfile|regs[29][25]~q\)) # (!\regfile|Mux38~4_combout\ & ((\regfile|regs[21][25]~q\))))) # (!\ir|q\(18) & (\regfile|Mux38~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \regfile|Mux38~4_combout\,
	datac => \regfile|regs[29][25]~q\,
	datad => \regfile|regs[21][25]~q\,
	combout => \regfile|Mux38~5_combout\);

-- Location: FF_X35_Y29_N7
\regfile|regs[19][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[25]~25_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[19][25]~q\);

-- Location: LCCOMB_X35_Y29_N4
\regfile|regs[23][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[23][25]~feeder_combout\ = \regfile_writedata_mux|y[25]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[25]~25_combout\,
	combout => \regfile|regs[23][25]~feeder_combout\);

-- Location: FF_X35_Y29_N5
\regfile|regs[23][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[23][25]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[23][25]~q\);

-- Location: LCCOMB_X35_Y29_N6
\regfile|Mux38~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux38~11_combout\ = (\ir|q\(19) & (\ir|q\(18))) # (!\ir|q\(19) & ((\ir|q\(18) & ((\regfile|regs[23][25]~q\))) # (!\ir|q\(18) & (\regfile|regs[19][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(19),
	datab => \ir|q\(18),
	datac => \regfile|regs[19][25]~q\,
	datad => \regfile|regs[23][25]~q\,
	combout => \regfile|Mux38~11_combout\);

-- Location: LCCOMB_X42_Y33_N14
\regfile|regs[27][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[27][25]~feeder_combout\ = \regfile_writedata_mux|y[25]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[25]~25_combout\,
	combout => \regfile|regs[27][25]~feeder_combout\);

-- Location: FF_X42_Y33_N15
\regfile|regs[27][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[27][25]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[27][25]~q\);

-- Location: FF_X45_Y31_N3
\regfile|regs[31][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[25]~25_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[31][25]~q\);

-- Location: LCCOMB_X45_Y31_N2
\regfile|Mux38~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux38~12_combout\ = (\regfile|Mux38~11_combout\ & (((\regfile|regs[31][25]~q\) # (!\ir|q\(19))))) # (!\regfile|Mux38~11_combout\ & (\regfile|regs[27][25]~q\ & ((\ir|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux38~11_combout\,
	datab => \regfile|regs[27][25]~q\,
	datac => \regfile|regs[31][25]~q\,
	datad => \ir|q\(19),
	combout => \regfile|Mux38~12_combout\);

-- Location: LCCOMB_X39_Y29_N4
\regfile|Mux38~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux38~13_combout\ = (\ir|q\(16) & ((\regfile|Mux38~10_combout\ & ((\regfile|Mux38~12_combout\))) # (!\regfile|Mux38~10_combout\ & (\regfile|Mux38~5_combout\)))) # (!\ir|q\(16) & (\regfile|Mux38~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(16),
	datab => \regfile|Mux38~10_combout\,
	datac => \regfile|Mux38~5_combout\,
	datad => \regfile|Mux38~12_combout\,
	combout => \regfile|Mux38~13_combout\);

-- Location: FF_X35_Y32_N17
\regfile|regs[4][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[25]~25_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[4][25]~q\);

-- Location: LCCOMB_X36_Y32_N22
\regfile|regs[6][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[6][25]~feeder_combout\ = \regfile_writedata_mux|y[25]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[25]~25_combout\,
	combout => \regfile|regs[6][25]~feeder_combout\);

-- Location: FF_X36_Y32_N23
\regfile|regs[6][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[6][25]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[6][25]~q\);

-- Location: LCCOMB_X35_Y32_N16
\regfile|Mux38~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux38~14_combout\ = (\ir|q\(16) & (\ir|q\(17))) # (!\ir|q\(16) & ((\ir|q\(17) & ((\regfile|regs[6][25]~q\))) # (!\ir|q\(17) & (\regfile|regs[4][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(16),
	datab => \ir|q\(17),
	datac => \regfile|regs[4][25]~q\,
	datad => \regfile|regs[6][25]~q\,
	combout => \regfile|Mux38~14_combout\);

-- Location: FF_X36_Y32_N1
\regfile|regs[7][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[25]~25_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[7][25]~q\);

-- Location: LCCOMB_X40_Y29_N0
\regfile|regs[5][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[5][25]~feeder_combout\ = \regfile_writedata_mux|y[25]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[25]~25_combout\,
	combout => \regfile|regs[5][25]~feeder_combout\);

-- Location: FF_X40_Y29_N1
\regfile|regs[5][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[5][25]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[5][25]~q\);

-- Location: LCCOMB_X36_Y32_N0
\regfile|Mux38~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux38~15_combout\ = (\regfile|Mux38~14_combout\ & (((\regfile|regs[7][25]~q\)) # (!\ir|q\(16)))) # (!\regfile|Mux38~14_combout\ & (\ir|q\(16) & ((\regfile|regs[5][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux38~14_combout\,
	datab => \ir|q\(16),
	datac => \regfile|regs[7][25]~q\,
	datad => \regfile|regs[5][25]~q\,
	combout => \regfile|Mux38~15_combout\);

-- Location: FF_X39_Y33_N27
\regfile|regs[1][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[25]~25_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[1][25]~q\);

-- Location: LCCOMB_X39_Y33_N26
\regfile|Mux38~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux38~16_combout\ = (\regfile|rd_data1[3]~4_combout\ & ((\regfile|Mux38~15_combout\) # ((\regfile|rd_data1[3]~5_combout\)))) # (!\regfile|rd_data1[3]~4_combout\ & (((\regfile|regs[1][25]~q\ & !\regfile|rd_data1[3]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux38~15_combout\,
	datab => \regfile|rd_data1[3]~4_combout\,
	datac => \regfile|regs[1][25]~q\,
	datad => \regfile|rd_data1[3]~5_combout\,
	combout => \regfile|Mux38~16_combout\);

-- Location: LCCOMB_X37_Y34_N30
\regfile|regs[2][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[2][25]~feeder_combout\ = \regfile_writedata_mux|y[25]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[25]~25_combout\,
	combout => \regfile|regs[2][25]~feeder_combout\);

-- Location: FF_X37_Y34_N31
\regfile|regs[2][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[2][25]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[2][25]~q\);

-- Location: FF_X39_Y33_N13
\regfile|regs[3][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[25]~25_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[3][25]~q\);

-- Location: LCCOMB_X39_Y33_N12
\regfile|Mux38~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux38~17_combout\ = (\regfile|Mux38~16_combout\ & (((\regfile|regs[3][25]~q\) # (!\regfile|rd_data1[3]~5_combout\)))) # (!\regfile|Mux38~16_combout\ & (\regfile|regs[2][25]~q\ & ((\regfile|rd_data1[3]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux38~16_combout\,
	datab => \regfile|regs[2][25]~q\,
	datac => \regfile|regs[3][25]~q\,
	datad => \regfile|rd_data1[3]~5_combout\,
	combout => \regfile|Mux38~17_combout\);

-- Location: LCCOMB_X42_Y33_N0
\regfile|Mux38~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux38~18_combout\ = (\regfile|rd_data1[3]~3_combout\ & (\regfile|rd_data1[3]~2_combout\)) # (!\regfile|rd_data1[3]~3_combout\ & ((\regfile|rd_data1[3]~2_combout\ & (\regfile|Mux38~13_combout\)) # (!\regfile|rd_data1[3]~2_combout\ & 
-- ((\regfile|Mux38~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rd_data1[3]~3_combout\,
	datab => \regfile|rd_data1[3]~2_combout\,
	datac => \regfile|Mux38~13_combout\,
	datad => \regfile|Mux38~17_combout\,
	combout => \regfile|Mux38~18_combout\);

-- Location: LCCOMB_X42_Y33_N12
\regfile|Mux38~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux38~21_combout\ = (\regfile|rd_data1[3]~3_combout\ & ((\regfile|Mux38~18_combout\ & (\regfile|Mux38~20_combout\)) # (!\regfile|Mux38~18_combout\ & ((\regfile|Mux38~3_combout\))))) # (!\regfile|rd_data1[3]~3_combout\ & 
-- (((\regfile|Mux38~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rd_data1[3]~3_combout\,
	datab => \regfile|Mux38~20_combout\,
	datac => \regfile|Mux38~3_combout\,
	datad => \regfile|Mux38~18_combout\,
	combout => \regfile|Mux38~21_combout\);

-- Location: LCCOMB_X46_Y34_N6
\regfile|Mux38~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux38~22_combout\ = (\regfile|Mux38~21_combout\ & ((\ir|q\(18)) # ((\ir|q\(16)) # (\regfile|rd_data1[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux38~21_combout\,
	datab => \ir|q\(18),
	datac => \ir|q\(16),
	datad => \regfile|rd_data1[3]~6_combout\,
	combout => \regfile|Mux38~22_combout\);

-- Location: FF_X46_Y34_N7
\regfile|rd_data1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|Mux38~22_combout\,
	ena => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rd_data1\(25));

-- Location: LCCOMB_X50_Y34_N22
\reg_b|q[25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_b|q[25]~feeder_combout\ = \regfile|rd_data1\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile|rd_data1\(25),
	combout => \reg_b|q[25]~feeder_combout\);

-- Location: FF_X50_Y34_N23
\reg_b|q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_b|q[25]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_b|q\(25));

-- Location: LCCOMB_X41_Y36_N0
\mem_module|temp_data_out[24]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mem_module|temp_data_out\(24) = (GLOBAL(\MemRead~inputclkctrl_outclk\) & (\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(24))) # (!GLOBAL(\MemRead~inputclkctrl_outclk\) & ((\mem_module|temp_data_out\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(24),
	datac => \MemRead~inputclkctrl_outclk\,
	datad => \mem_module|temp_data_out\(24),
	combout => \mem_module|temp_data_out\(24));

-- Location: FF_X41_Y36_N1
\mem_data_reg|q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem_module|temp_data_out\(24),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_data_reg|q\(24));

-- Location: LCCOMB_X41_Y36_N20
\regfile_writedata_mux|y[24]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile_writedata_mux|y[24]~24_combout\ = (\MemToReg~input_o\ & \mem_data_reg|q\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemToReg~input_o\,
	datad => \mem_data_reg|q\(24),
	combout => \regfile_writedata_mux|y[24]~24_combout\);

-- Location: LCCOMB_X37_Y30_N16
\regfile|regs[20][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[20][24]~feeder_combout\ = \regfile_writedata_mux|y[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[24]~24_combout\,
	combout => \regfile|regs[20][24]~feeder_combout\);

-- Location: FF_X37_Y30_N17
\regfile|regs[20][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[20][24]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[20][24]~q\);

-- Location: FF_X37_Y30_N3
\regfile|regs[28][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[24]~24_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[28][24]~q\);

-- Location: LCCOMB_X38_Y30_N0
\regfile|regs[24][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[24][24]~feeder_combout\ = \regfile_writedata_mux|y[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[24]~24_combout\,
	combout => \regfile|regs[24][24]~feeder_combout\);

-- Location: FF_X38_Y30_N1
\regfile|regs[24][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[24][24]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[24][24]~q\);

-- Location: FF_X38_Y30_N27
\regfile|regs[16][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[24]~24_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[16][24]~q\);

-- Location: LCCOMB_X38_Y30_N26
\regfile|Mux39~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux39~6_combout\ = (\ir|q\(18) & (((\ir|q\(19))))) # (!\ir|q\(18) & ((\ir|q\(19) & (\regfile|regs[24][24]~q\)) # (!\ir|q\(19) & ((\regfile|regs[16][24]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \regfile|regs[24][24]~q\,
	datac => \regfile|regs[16][24]~q\,
	datad => \ir|q\(19),
	combout => \regfile|Mux39~6_combout\);

-- Location: LCCOMB_X37_Y30_N2
\regfile|Mux39~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux39~7_combout\ = (\ir|q\(18) & ((\regfile|Mux39~6_combout\ & ((\regfile|regs[28][24]~q\))) # (!\regfile|Mux39~6_combout\ & (\regfile|regs[20][24]~q\)))) # (!\ir|q\(18) & (((\regfile|Mux39~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[20][24]~q\,
	datab => \ir|q\(18),
	datac => \regfile|regs[28][24]~q\,
	datad => \regfile|Mux39~6_combout\,
	combout => \regfile|Mux39~7_combout\);

-- Location: LCCOMB_X37_Y32_N30
\regfile|regs[21][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[21][24]~feeder_combout\ = \regfile_writedata_mux|y[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[24]~24_combout\,
	combout => \regfile|regs[21][24]~feeder_combout\);

-- Location: FF_X37_Y32_N31
\regfile|regs[21][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[21][24]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[21][24]~q\);

-- Location: FF_X37_Y32_N1
\regfile|regs[29][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[24]~24_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[29][24]~q\);

-- Location: FF_X37_Y29_N11
\regfile|regs[17][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[24]~24_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[17][24]~q\);

-- Location: LCCOMB_X37_Y29_N16
\regfile|regs[25][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[25][24]~feeder_combout\ = \regfile_writedata_mux|y[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[24]~24_combout\,
	combout => \regfile|regs[25][24]~feeder_combout\);

-- Location: FF_X37_Y29_N17
\regfile|regs[25][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[25][24]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[25][24]~q\);

-- Location: LCCOMB_X37_Y29_N10
\regfile|Mux39~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux39~4_combout\ = (\ir|q\(18) & (\ir|q\(19))) # (!\ir|q\(18) & ((\ir|q\(19) & ((\regfile|regs[25][24]~q\))) # (!\ir|q\(19) & (\regfile|regs[17][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \ir|q\(19),
	datac => \regfile|regs[17][24]~q\,
	datad => \regfile|regs[25][24]~q\,
	combout => \regfile|Mux39~4_combout\);

-- Location: LCCOMB_X37_Y32_N0
\regfile|Mux39~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux39~5_combout\ = (\ir|q\(18) & ((\regfile|Mux39~4_combout\ & ((\regfile|regs[29][24]~q\))) # (!\regfile|Mux39~4_combout\ & (\regfile|regs[21][24]~q\)))) # (!\ir|q\(18) & (((\regfile|Mux39~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[21][24]~q\,
	datab => \ir|q\(18),
	datac => \regfile|regs[29][24]~q\,
	datad => \regfile|Mux39~4_combout\,
	combout => \regfile|Mux39~5_combout\);

-- Location: LCCOMB_X40_Y32_N12
\regfile|Mux39~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux39~8_combout\ = (\ir|q\(16) & (((\regfile|Mux39~5_combout\) # (\ir|q\(17))))) # (!\ir|q\(16) & (\regfile|Mux39~7_combout\ & ((!\ir|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux39~7_combout\,
	datab => \ir|q\(16),
	datac => \regfile|Mux39~5_combout\,
	datad => \ir|q\(17),
	combout => \regfile|Mux39~8_combout\);

-- Location: LCCOMB_X39_Y30_N20
\regfile|regs[26][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[26][24]~feeder_combout\ = \regfile_writedata_mux|y[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[24]~24_combout\,
	combout => \regfile|regs[26][24]~feeder_combout\);

-- Location: FF_X39_Y30_N21
\regfile|regs[26][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[26][24]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[26][24]~q\);

-- Location: FF_X39_Y34_N23
\regfile|regs[30][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[24]~24_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[30][24]~q\);

-- Location: LCCOMB_X41_Y35_N0
\regfile|regs[22][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[22][24]~feeder_combout\ = \regfile_writedata_mux|y[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[24]~24_combout\,
	combout => \regfile|regs[22][24]~feeder_combout\);

-- Location: FF_X41_Y35_N1
\regfile|regs[22][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[22][24]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[22][24]~q\);

-- Location: FF_X41_Y35_N11
\regfile|regs[18][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[24]~24_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[18][24]~q\);

-- Location: LCCOMB_X41_Y35_N10
\regfile|Mux39~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux39~2_combout\ = (\ir|q\(18) & ((\regfile|regs[22][24]~q\) # ((\ir|q\(19))))) # (!\ir|q\(18) & (((\regfile|regs[18][24]~q\ & !\ir|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \regfile|regs[22][24]~q\,
	datac => \regfile|regs[18][24]~q\,
	datad => \ir|q\(19),
	combout => \regfile|Mux39~2_combout\);

-- Location: LCCOMB_X39_Y34_N22
\regfile|Mux39~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux39~3_combout\ = (\ir|q\(19) & ((\regfile|Mux39~2_combout\ & ((\regfile|regs[30][24]~q\))) # (!\regfile|Mux39~2_combout\ & (\regfile|regs[26][24]~q\)))) # (!\ir|q\(19) & (((\regfile|Mux39~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[26][24]~q\,
	datab => \ir|q\(19),
	datac => \regfile|regs[30][24]~q\,
	datad => \regfile|Mux39~2_combout\,
	combout => \regfile|Mux39~3_combout\);

-- Location: LCCOMB_X42_Y33_N10
\regfile|regs[27][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[27][24]~feeder_combout\ = \regfile_writedata_mux|y[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[24]~24_combout\,
	combout => \regfile|regs[27][24]~feeder_combout\);

-- Location: FF_X42_Y33_N11
\regfile|regs[27][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[27][24]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[27][24]~q\);

-- Location: FF_X40_Y33_N1
\regfile|regs[31][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[24]~24_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[31][24]~q\);

-- Location: FF_X35_Y29_N19
\regfile|regs[19][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[24]~24_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[19][24]~q\);

-- Location: LCCOMB_X35_Y29_N16
\regfile|regs[23][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[23][24]~feeder_combout\ = \regfile_writedata_mux|y[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[24]~24_combout\,
	combout => \regfile|regs[23][24]~feeder_combout\);

-- Location: FF_X35_Y29_N17
\regfile|regs[23][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[23][24]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[23][24]~q\);

-- Location: LCCOMB_X35_Y29_N18
\regfile|Mux39~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux39~9_combout\ = (\ir|q\(19) & (\ir|q\(18))) # (!\ir|q\(19) & ((\ir|q\(18) & ((\regfile|regs[23][24]~q\))) # (!\ir|q\(18) & (\regfile|regs[19][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(19),
	datab => \ir|q\(18),
	datac => \regfile|regs[19][24]~q\,
	datad => \regfile|regs[23][24]~q\,
	combout => \regfile|Mux39~9_combout\);

-- Location: LCCOMB_X40_Y33_N0
\regfile|Mux39~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux39~10_combout\ = (\ir|q\(19) & ((\regfile|Mux39~9_combout\ & ((\regfile|regs[31][24]~q\))) # (!\regfile|Mux39~9_combout\ & (\regfile|regs[27][24]~q\)))) # (!\ir|q\(19) & (((\regfile|Mux39~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[27][24]~q\,
	datab => \ir|q\(19),
	datac => \regfile|regs[31][24]~q\,
	datad => \regfile|Mux39~9_combout\,
	combout => \regfile|Mux39~10_combout\);

-- Location: LCCOMB_X40_Y32_N6
\regfile|Mux39~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux39~11_combout\ = (\regfile|Mux39~8_combout\ & (((\regfile|Mux39~10_combout\)) # (!\ir|q\(17)))) # (!\regfile|Mux39~8_combout\ & (\ir|q\(17) & (\regfile|Mux39~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux39~8_combout\,
	datab => \ir|q\(17),
	datac => \regfile|Mux39~3_combout\,
	datad => \regfile|Mux39~10_combout\,
	combout => \regfile|Mux39~11_combout\);

-- Location: FF_X41_Y36_N21
\regfile|regs[15][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile_writedata_mux|y[24]~24_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[15][24]~q\);

-- Location: FF_X41_Y33_N25
\regfile|regs[12][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[24]~24_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[12][24]~q\);

-- Location: LCCOMB_X42_Y33_N4
\regfile|regs[13][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[13][24]~feeder_combout\ = \regfile_writedata_mux|y[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[24]~24_combout\,
	combout => \regfile|regs[13][24]~feeder_combout\);

-- Location: FF_X42_Y33_N5
\regfile|regs[13][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[13][24]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[13][24]~q\);

-- Location: LCCOMB_X41_Y33_N24
\regfile|Mux39~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux39~19_combout\ = (\ir|q\(17) & (\ir|q\(16))) # (!\ir|q\(17) & ((\ir|q\(16) & ((\regfile|regs[13][24]~q\))) # (!\ir|q\(16) & (\regfile|regs[12][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \ir|q\(16),
	datac => \regfile|regs[12][24]~q\,
	datad => \regfile|regs[13][24]~q\,
	combout => \regfile|Mux39~19_combout\);

-- Location: FF_X41_Y33_N7
\regfile|regs[14][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[24]~24_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[14][24]~q\);

-- Location: LCCOMB_X41_Y33_N6
\regfile|Mux39~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux39~20_combout\ = (\regfile|Mux39~19_combout\ & ((\regfile|regs[15][24]~q\) # ((!\ir|q\(17))))) # (!\regfile|Mux39~19_combout\ & (((\regfile|regs[14][24]~q\ & \ir|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[15][24]~q\,
	datab => \regfile|Mux39~19_combout\,
	datac => \regfile|regs[14][24]~q\,
	datad => \ir|q\(17),
	combout => \regfile|Mux39~20_combout\);

-- Location: LCCOMB_X39_Y30_N30
\regfile|regs[10][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[10][24]~feeder_combout\ = \regfile_writedata_mux|y[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[24]~24_combout\,
	combout => \regfile|regs[10][24]~feeder_combout\);

-- Location: FF_X39_Y30_N31
\regfile|regs[10][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[10][24]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[10][24]~q\);

-- Location: FF_X44_Y29_N29
\regfile|regs[8][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[24]~24_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[8][24]~q\);

-- Location: LCCOMB_X44_Y29_N28
\regfile|Mux39~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux39~12_combout\ = (\ir|q\(16) & (((\ir|q\(17))))) # (!\ir|q\(16) & ((\ir|q\(17) & (\regfile|regs[10][24]~q\)) # (!\ir|q\(17) & ((\regfile|regs[8][24]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[10][24]~q\,
	datab => \ir|q\(16),
	datac => \regfile|regs[8][24]~q\,
	datad => \ir|q\(17),
	combout => \regfile|Mux39~12_combout\);

-- Location: FF_X45_Y29_N3
\regfile|regs[11][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[24]~24_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[11][24]~q\);

-- Location: LCCOMB_X45_Y29_N16
\regfile|regs[9][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[9][24]~feeder_combout\ = \regfile_writedata_mux|y[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[24]~24_combout\,
	combout => \regfile|regs[9][24]~feeder_combout\);

-- Location: FF_X45_Y29_N17
\regfile|regs[9][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[9][24]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[9][24]~q\);

-- Location: LCCOMB_X45_Y29_N2
\regfile|Mux39~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux39~13_combout\ = (\ir|q\(16) & ((\regfile|Mux39~12_combout\ & (\regfile|regs[11][24]~q\)) # (!\regfile|Mux39~12_combout\ & ((\regfile|regs[9][24]~q\))))) # (!\ir|q\(16) & (\regfile|Mux39~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(16),
	datab => \regfile|Mux39~12_combout\,
	datac => \regfile|regs[11][24]~q\,
	datad => \regfile|regs[9][24]~q\,
	combout => \regfile|Mux39~13_combout\);

-- Location: LCCOMB_X40_Y33_N2
\regfile|regs[2][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[2][24]~feeder_combout\ = \regfile_writedata_mux|y[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[24]~24_combout\,
	combout => \regfile|regs[2][24]~feeder_combout\);

-- Location: FF_X40_Y33_N3
\regfile|regs[2][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[2][24]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[2][24]~q\);

-- Location: FF_X38_Y33_N5
\regfile|regs[1][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[24]~24_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[1][24]~q\);

-- Location: LCCOMB_X38_Y33_N4
\regfile|Mux39~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux39~16_combout\ = (\regfile|rd_data1[3]~4_combout\ & (((\regfile|rd_data1[3]~5_combout\)))) # (!\regfile|rd_data1[3]~4_combout\ & ((\regfile|rd_data1[3]~5_combout\ & (\regfile|regs[2][24]~q\)) # (!\regfile|rd_data1[3]~5_combout\ & 
-- ((\regfile|regs[1][24]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rd_data1[3]~4_combout\,
	datab => \regfile|regs[2][24]~q\,
	datac => \regfile|regs[1][24]~q\,
	datad => \regfile|rd_data1[3]~5_combout\,
	combout => \regfile|Mux39~16_combout\);

-- Location: FF_X38_Y33_N7
\regfile|regs[3][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[24]~24_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[3][24]~q\);

-- Location: FF_X35_Y32_N15
\regfile|regs[4][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[24]~24_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[4][24]~q\);

-- Location: LCCOMB_X35_Y32_N4
\regfile|regs[5][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[5][24]~feeder_combout\ = \regfile_writedata_mux|y[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[24]~24_combout\,
	combout => \regfile|regs[5][24]~feeder_combout\);

-- Location: FF_X35_Y32_N5
\regfile|regs[5][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[5][24]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[5][24]~q\);

-- Location: LCCOMB_X35_Y32_N14
\regfile|Mux39~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux39~14_combout\ = (\ir|q\(16) & ((\ir|q\(17)) # ((\regfile|regs[5][24]~q\)))) # (!\ir|q\(16) & (!\ir|q\(17) & (\regfile|regs[4][24]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(16),
	datab => \ir|q\(17),
	datac => \regfile|regs[4][24]~q\,
	datad => \regfile|regs[5][24]~q\,
	combout => \regfile|Mux39~14_combout\);

-- Location: FF_X36_Y33_N19
\regfile|regs[7][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[24]~24_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[7][24]~q\);

-- Location: LCCOMB_X36_Y32_N12
\regfile|regs[6][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[6][24]~feeder_combout\ = \regfile_writedata_mux|y[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[24]~24_combout\,
	combout => \regfile|regs[6][24]~feeder_combout\);

-- Location: FF_X36_Y32_N13
\regfile|regs[6][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[6][24]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[6][24]~q\);

-- Location: LCCOMB_X36_Y33_N18
\regfile|Mux39~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux39~15_combout\ = (\regfile|Mux39~14_combout\ & (((\regfile|regs[7][24]~q\)) # (!\ir|q\(17)))) # (!\regfile|Mux39~14_combout\ & (\ir|q\(17) & ((\regfile|regs[6][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux39~14_combout\,
	datab => \ir|q\(17),
	datac => \regfile|regs[7][24]~q\,
	datad => \regfile|regs[6][24]~q\,
	combout => \regfile|Mux39~15_combout\);

-- Location: LCCOMB_X38_Y33_N6
\regfile|Mux39~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux39~17_combout\ = (\regfile|rd_data1[3]~4_combout\ & ((\regfile|Mux39~16_combout\ & (\regfile|regs[3][24]~q\)) # (!\regfile|Mux39~16_combout\ & ((\regfile|Mux39~15_combout\))))) # (!\regfile|rd_data1[3]~4_combout\ & 
-- (\regfile|Mux39~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rd_data1[3]~4_combout\,
	datab => \regfile|Mux39~16_combout\,
	datac => \regfile|regs[3][24]~q\,
	datad => \regfile|Mux39~15_combout\,
	combout => \regfile|Mux39~17_combout\);

-- Location: LCCOMB_X41_Y33_N12
\regfile|Mux39~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux39~18_combout\ = (\regfile|rd_data1[3]~2_combout\ & (\regfile|rd_data1[3]~3_combout\)) # (!\regfile|rd_data1[3]~2_combout\ & ((\regfile|rd_data1[3]~3_combout\ & (\regfile|Mux39~13_combout\)) # (!\regfile|rd_data1[3]~3_combout\ & 
-- ((\regfile|Mux39~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rd_data1[3]~2_combout\,
	datab => \regfile|rd_data1[3]~3_combout\,
	datac => \regfile|Mux39~13_combout\,
	datad => \regfile|Mux39~17_combout\,
	combout => \regfile|Mux39~18_combout\);

-- Location: LCCOMB_X41_Y33_N18
\regfile|Mux39~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux39~21_combout\ = (\regfile|rd_data1[3]~2_combout\ & ((\regfile|Mux39~18_combout\ & ((\regfile|Mux39~20_combout\))) # (!\regfile|Mux39~18_combout\ & (\regfile|Mux39~11_combout\)))) # (!\regfile|rd_data1[3]~2_combout\ & 
-- (((\regfile|Mux39~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux39~11_combout\,
	datab => \regfile|Mux39~20_combout\,
	datac => \regfile|rd_data1[3]~2_combout\,
	datad => \regfile|Mux39~18_combout\,
	combout => \regfile|Mux39~21_combout\);

-- Location: LCCOMB_X49_Y34_N10
\regfile|Mux39~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux39~22_combout\ = (\regfile|Mux39~21_combout\ & ((\ir|q\(16)) # ((\ir|q\(18)) # (\regfile|rd_data1[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(16),
	datab => \ir|q\(18),
	datac => \regfile|rd_data1[3]~6_combout\,
	datad => \regfile|Mux39~21_combout\,
	combout => \regfile|Mux39~22_combout\);

-- Location: FF_X49_Y34_N11
\regfile|rd_data1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|Mux39~22_combout\,
	ena => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rd_data1\(24));

-- Location: LCCOMB_X50_Y34_N20
\reg_b|q[24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_b|q[24]~feeder_combout\ = \regfile|rd_data1\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile|rd_data1\(24),
	combout => \reg_b|q[24]~feeder_combout\);

-- Location: FF_X50_Y34_N21
\reg_b|q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_b|q[24]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_b|q\(24));

-- Location: LCCOMB_X41_Y36_N10
\mem_module|temp_data_out[23]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mem_module|temp_data_out\(23) = (GLOBAL(\MemRead~inputclkctrl_outclk\) & (\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(23))) # (!GLOBAL(\MemRead~inputclkctrl_outclk\) & ((\mem_module|temp_data_out\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(23),
	datac => \MemRead~inputclkctrl_outclk\,
	datad => \mem_module|temp_data_out\(23),
	combout => \mem_module|temp_data_out\(23));

-- Location: FF_X41_Y36_N11
\mem_data_reg|q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem_module|temp_data_out\(23),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_data_reg|q\(23));

-- Location: LCCOMB_X41_Y36_N12
\regfile_writedata_mux|y[23]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile_writedata_mux|y[23]~22_combout\ = (\MemToReg~input_o\ & \mem_data_reg|q\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemToReg~input_o\,
	datac => \mem_data_reg|q\(23),
	combout => \regfile_writedata_mux|y[23]~22_combout\);

-- Location: FF_X41_Y36_N13
\regfile|regs[15][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile_writedata_mux|y[23]~22_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[15][23]~q\);

-- Location: FF_X42_Y34_N15
\regfile|regs[13][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[23]~22_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[13][23]~q\);

-- Location: FF_X41_Y34_N31
\regfile|regs[12][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[23]~22_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[12][23]~q\);

-- Location: LCCOMB_X41_Y34_N12
\regfile|regs[14][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[14][23]~feeder_combout\ = \regfile_writedata_mux|y[23]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[23]~22_combout\,
	combout => \regfile|regs[14][23]~feeder_combout\);

-- Location: FF_X41_Y34_N13
\regfile|regs[14][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[14][23]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[14][23]~q\);

-- Location: LCCOMB_X41_Y34_N30
\regfile|Mux40~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux40~19_combout\ = (\ir|q\(17) & ((\ir|q\(16)) # ((\regfile|regs[14][23]~q\)))) # (!\ir|q\(17) & (!\ir|q\(16) & (\regfile|regs[12][23]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \ir|q\(16),
	datac => \regfile|regs[12][23]~q\,
	datad => \regfile|regs[14][23]~q\,
	combout => \regfile|Mux40~19_combout\);

-- Location: LCCOMB_X42_Y34_N14
\regfile|Mux40~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux40~20_combout\ = (\ir|q\(16) & ((\regfile|Mux40~19_combout\ & (\regfile|regs[15][23]~q\)) # (!\regfile|Mux40~19_combout\ & ((\regfile|regs[13][23]~q\))))) # (!\ir|q\(16) & (((\regfile|Mux40~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[15][23]~q\,
	datab => \ir|q\(16),
	datac => \regfile|regs[13][23]~q\,
	datad => \regfile|Mux40~19_combout\,
	combout => \regfile|Mux40~20_combout\);

-- Location: FF_X38_Y33_N31
\regfile|regs[1][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[23]~22_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[1][23]~q\);

-- Location: FF_X35_Y32_N23
\regfile|regs[4][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[23]~22_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[4][23]~q\);

-- Location: LCCOMB_X36_Y32_N16
\regfile|regs[6][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[6][23]~feeder_combout\ = \regfile_writedata_mux|y[23]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[23]~22_combout\,
	combout => \regfile|regs[6][23]~feeder_combout\);

-- Location: FF_X36_Y32_N17
\regfile|regs[6][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[6][23]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[6][23]~q\);

-- Location: LCCOMB_X35_Y32_N22
\regfile|Mux40~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux40~14_combout\ = (\ir|q\(16) & (\ir|q\(17))) # (!\ir|q\(16) & ((\ir|q\(17) & ((\regfile|regs[6][23]~q\))) # (!\ir|q\(17) & (\regfile|regs[4][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(16),
	datab => \ir|q\(17),
	datac => \regfile|regs[4][23]~q\,
	datad => \regfile|regs[6][23]~q\,
	combout => \regfile|Mux40~14_combout\);

-- Location: FF_X36_Y33_N31
\regfile|regs[7][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[23]~22_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[7][23]~q\);

-- Location: LCCOMB_X36_Y33_N20
\regfile|regs[5][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[5][23]~feeder_combout\ = \regfile_writedata_mux|y[23]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[23]~22_combout\,
	combout => \regfile|regs[5][23]~feeder_combout\);

-- Location: FF_X36_Y33_N21
\regfile|regs[5][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[5][23]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[5][23]~q\);

-- Location: LCCOMB_X36_Y33_N30
\regfile|Mux40~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux40~15_combout\ = (\ir|q\(16) & ((\regfile|Mux40~14_combout\ & (\regfile|regs[7][23]~q\)) # (!\regfile|Mux40~14_combout\ & ((\regfile|regs[5][23]~q\))))) # (!\ir|q\(16) & (\regfile|Mux40~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(16),
	datab => \regfile|Mux40~14_combout\,
	datac => \regfile|regs[7][23]~q\,
	datad => \regfile|regs[5][23]~q\,
	combout => \regfile|Mux40~15_combout\);

-- Location: LCCOMB_X38_Y33_N30
\regfile|Mux40~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux40~16_combout\ = (\regfile|rd_data1[3]~4_combout\ & ((\regfile|rd_data1[3]~5_combout\) # ((\regfile|Mux40~15_combout\)))) # (!\regfile|rd_data1[3]~4_combout\ & (!\regfile|rd_data1[3]~5_combout\ & (\regfile|regs[1][23]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rd_data1[3]~4_combout\,
	datab => \regfile|rd_data1[3]~5_combout\,
	datac => \regfile|regs[1][23]~q\,
	datad => \regfile|Mux40~15_combout\,
	combout => \regfile|Mux40~16_combout\);

-- Location: LCCOMB_X37_Y34_N8
\regfile|regs[2][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[2][23]~feeder_combout\ = \regfile_writedata_mux|y[23]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[23]~22_combout\,
	combout => \regfile|regs[2][23]~feeder_combout\);

-- Location: FF_X37_Y34_N9
\regfile|regs[2][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[2][23]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[2][23]~q\);

-- Location: FF_X38_Y33_N9
\regfile|regs[3][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[23]~22_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[3][23]~q\);

-- Location: LCCOMB_X38_Y33_N8
\regfile|Mux40~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux40~17_combout\ = (\regfile|Mux40~16_combout\ & (((\regfile|regs[3][23]~q\) # (!\regfile|rd_data1[3]~5_combout\)))) # (!\regfile|Mux40~16_combout\ & (\regfile|regs[2][23]~q\ & ((\regfile|rd_data1[3]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux40~16_combout\,
	datab => \regfile|regs[2][23]~q\,
	datac => \regfile|regs[3][23]~q\,
	datad => \regfile|rd_data1[3]~5_combout\,
	combout => \regfile|Mux40~17_combout\);

-- Location: FF_X35_Y29_N11
\regfile|regs[19][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[23]~22_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[19][23]~q\);

-- Location: LCCOMB_X35_Y29_N8
\regfile|regs[23][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[23][23]~feeder_combout\ = \regfile_writedata_mux|y[23]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[23]~22_combout\,
	combout => \regfile|regs[23][23]~feeder_combout\);

-- Location: FF_X35_Y29_N9
\regfile|regs[23][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[23][23]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[23][23]~q\);

-- Location: LCCOMB_X35_Y29_N10
\regfile|Mux40~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux40~11_combout\ = (\ir|q\(19) & (\ir|q\(18))) # (!\ir|q\(19) & ((\ir|q\(18) & ((\regfile|regs[23][23]~q\))) # (!\ir|q\(18) & (\regfile|regs[19][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(19),
	datab => \ir|q\(18),
	datac => \regfile|regs[19][23]~q\,
	datad => \regfile|regs[23][23]~q\,
	combout => \regfile|Mux40~11_combout\);

-- Location: LCCOMB_X36_Y30_N20
\regfile|regs[27][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[27][23]~feeder_combout\ = \regfile_writedata_mux|y[23]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[23]~22_combout\,
	combout => \regfile|regs[27][23]~feeder_combout\);

-- Location: FF_X36_Y30_N21
\regfile|regs[27][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[27][23]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[27][23]~q\);

-- Location: FF_X36_Y30_N31
\regfile|regs[31][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[23]~22_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[31][23]~q\);

-- Location: LCCOMB_X36_Y30_N30
\regfile|Mux40~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux40~12_combout\ = (\regfile|Mux40~11_combout\ & (((\regfile|regs[31][23]~q\) # (!\ir|q\(19))))) # (!\regfile|Mux40~11_combout\ & (\regfile|regs[27][23]~q\ & ((\ir|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux40~11_combout\,
	datab => \regfile|regs[27][23]~q\,
	datac => \regfile|regs[31][23]~q\,
	datad => \ir|q\(19),
	combout => \regfile|Mux40~12_combout\);

-- Location: LCCOMB_X38_Y32_N4
\regfile|regs[25][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[25][23]~feeder_combout\ = \regfile_writedata_mux|y[23]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[23]~22_combout\,
	combout => \regfile|regs[25][23]~feeder_combout\);

-- Location: FF_X38_Y32_N5
\regfile|regs[25][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[25][23]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[25][23]~q\);

-- Location: FF_X38_Y32_N31
\regfile|regs[17][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[23]~22_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[17][23]~q\);

-- Location: LCCOMB_X38_Y32_N30
\regfile|Mux40~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux40~4_combout\ = (\ir|q\(19) & ((\regfile|regs[25][23]~q\) # ((\ir|q\(18))))) # (!\ir|q\(19) & (((\regfile|regs[17][23]~q\ & !\ir|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(19),
	datab => \regfile|regs[25][23]~q\,
	datac => \regfile|regs[17][23]~q\,
	datad => \ir|q\(18),
	combout => \regfile|Mux40~4_combout\);

-- Location: FF_X39_Y29_N29
\regfile|regs[29][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[23]~22_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[29][23]~q\);

-- Location: LCCOMB_X39_Y29_N10
\regfile|regs[21][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[21][23]~feeder_combout\ = \regfile_writedata_mux|y[23]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[23]~22_combout\,
	combout => \regfile|regs[21][23]~feeder_combout\);

-- Location: FF_X39_Y29_N11
\regfile|regs[21][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[21][23]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[21][23]~q\);

-- Location: LCCOMB_X39_Y29_N28
\regfile|Mux40~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux40~5_combout\ = (\ir|q\(18) & ((\regfile|Mux40~4_combout\ & (\regfile|regs[29][23]~q\)) # (!\regfile|Mux40~4_combout\ & ((\regfile|regs[21][23]~q\))))) # (!\ir|q\(18) & (\regfile|Mux40~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \regfile|Mux40~4_combout\,
	datac => \regfile|regs[29][23]~q\,
	datad => \regfile|regs[21][23]~q\,
	combout => \regfile|Mux40~5_combout\);

-- Location: LCCOMB_X39_Y35_N4
\regfile|regs[20][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[20][23]~feeder_combout\ = \regfile_writedata_mux|y[23]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[23]~22_combout\,
	combout => \regfile|regs[20][23]~feeder_combout\);

-- Location: FF_X39_Y35_N5
\regfile|regs[20][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[20][23]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[20][23]~q\);

-- Location: FF_X39_Y35_N23
\regfile|regs[28][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[23]~22_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[28][23]~q\);

-- Location: FF_X40_Y35_N19
\regfile|regs[16][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[23]~22_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[16][23]~q\);

-- Location: LCCOMB_X40_Y35_N16
\regfile|regs[24][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[24][23]~feeder_combout\ = \regfile_writedata_mux|y[23]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[23]~22_combout\,
	combout => \regfile|regs[24][23]~feeder_combout\);

-- Location: FF_X40_Y35_N17
\regfile|regs[24][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[24][23]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[24][23]~q\);

-- Location: LCCOMB_X40_Y35_N18
\regfile|Mux40~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux40~8_combout\ = (\ir|q\(18) & (\ir|q\(19))) # (!\ir|q\(18) & ((\ir|q\(19) & ((\regfile|regs[24][23]~q\))) # (!\ir|q\(19) & (\regfile|regs[16][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \ir|q\(19),
	datac => \regfile|regs[16][23]~q\,
	datad => \regfile|regs[24][23]~q\,
	combout => \regfile|Mux40~8_combout\);

-- Location: LCCOMB_X39_Y35_N22
\regfile|Mux40~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux40~9_combout\ = (\ir|q\(18) & ((\regfile|Mux40~8_combout\ & ((\regfile|regs[28][23]~q\))) # (!\regfile|Mux40~8_combout\ & (\regfile|regs[20][23]~q\)))) # (!\ir|q\(18) & (((\regfile|Mux40~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \regfile|regs[20][23]~q\,
	datac => \regfile|regs[28][23]~q\,
	datad => \regfile|Mux40~8_combout\,
	combout => \regfile|Mux40~9_combout\);

-- Location: LCCOMB_X39_Y30_N6
\regfile|regs[26][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[26][23]~feeder_combout\ = \regfile_writedata_mux|y[23]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[23]~22_combout\,
	combout => \regfile|regs[26][23]~feeder_combout\);

-- Location: FF_X39_Y30_N7
\regfile|regs[26][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[26][23]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[26][23]~q\);

-- Location: FF_X39_Y34_N19
\regfile|regs[30][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[23]~22_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[30][23]~q\);

-- Location: LCCOMB_X41_Y35_N8
\regfile|regs[22][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[22][23]~feeder_combout\ = \regfile_writedata_mux|y[23]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[23]~22_combout\,
	combout => \regfile|regs[22][23]~feeder_combout\);

-- Location: FF_X41_Y35_N9
\regfile|regs[22][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[22][23]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[22][23]~q\);

-- Location: FF_X41_Y35_N27
\regfile|regs[18][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[23]~22_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[18][23]~q\);

-- Location: LCCOMB_X41_Y35_N26
\regfile|Mux40~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux40~6_combout\ = (\ir|q\(18) & ((\regfile|regs[22][23]~q\) # ((\ir|q\(19))))) # (!\ir|q\(18) & (((\regfile|regs[18][23]~q\ & !\ir|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \regfile|regs[22][23]~q\,
	datac => \regfile|regs[18][23]~q\,
	datad => \ir|q\(19),
	combout => \regfile|Mux40~6_combout\);

-- Location: LCCOMB_X39_Y34_N18
\regfile|Mux40~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux40~7_combout\ = (\ir|q\(19) & ((\regfile|Mux40~6_combout\ & ((\regfile|regs[30][23]~q\))) # (!\regfile|Mux40~6_combout\ & (\regfile|regs[26][23]~q\)))) # (!\ir|q\(19) & (((\regfile|Mux40~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[26][23]~q\,
	datab => \ir|q\(19),
	datac => \regfile|regs[30][23]~q\,
	datad => \regfile|Mux40~6_combout\,
	combout => \regfile|Mux40~7_combout\);

-- Location: LCCOMB_X43_Y35_N4
\regfile|Mux40~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux40~10_combout\ = (\ir|q\(17) & (((\ir|q\(16)) # (\regfile|Mux40~7_combout\)))) # (!\ir|q\(17) & (\regfile|Mux40~9_combout\ & (!\ir|q\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux40~9_combout\,
	datab => \ir|q\(17),
	datac => \ir|q\(16),
	datad => \regfile|Mux40~7_combout\,
	combout => \regfile|Mux40~10_combout\);

-- Location: LCCOMB_X39_Y29_N22
\regfile|Mux40~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux40~13_combout\ = (\ir|q\(16) & ((\regfile|Mux40~10_combout\ & (\regfile|Mux40~12_combout\)) # (!\regfile|Mux40~10_combout\ & ((\regfile|Mux40~5_combout\))))) # (!\ir|q\(16) & (((\regfile|Mux40~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux40~12_combout\,
	datab => \regfile|Mux40~5_combout\,
	datac => \ir|q\(16),
	datad => \regfile|Mux40~10_combout\,
	combout => \regfile|Mux40~13_combout\);

-- Location: LCCOMB_X38_Y33_N10
\regfile|Mux40~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux40~18_combout\ = (\regfile|rd_data1[3]~2_combout\ & ((\regfile|rd_data1[3]~3_combout\) # ((\regfile|Mux40~13_combout\)))) # (!\regfile|rd_data1[3]~2_combout\ & (!\regfile|rd_data1[3]~3_combout\ & (\regfile|Mux40~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rd_data1[3]~2_combout\,
	datab => \regfile|rd_data1[3]~3_combout\,
	datac => \regfile|Mux40~17_combout\,
	datad => \regfile|Mux40~13_combout\,
	combout => \regfile|Mux40~18_combout\);

-- Location: LCCOMB_X39_Y30_N12
\regfile|regs[10][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[10][23]~feeder_combout\ = \regfile_writedata_mux|y[23]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[23]~22_combout\,
	combout => \regfile|regs[10][23]~feeder_combout\);

-- Location: FF_X39_Y30_N13
\regfile|regs[10][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[10][23]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[10][23]~q\);

-- Location: FF_X41_Y29_N15
\regfile|regs[11][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[23]~22_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[11][23]~q\);

-- Location: FF_X41_Y29_N29
\regfile|regs[8][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[23]~22_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[8][23]~q\);

-- Location: LCCOMB_X40_Y29_N26
\regfile|regs[9][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[9][23]~feeder_combout\ = \regfile_writedata_mux|y[23]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[23]~22_combout\,
	combout => \regfile|regs[9][23]~feeder_combout\);

-- Location: FF_X40_Y29_N27
\regfile|regs[9][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[9][23]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[9][23]~q\);

-- Location: LCCOMB_X41_Y29_N28
\regfile|Mux40~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux40~2_combout\ = (\ir|q\(16) & ((\ir|q\(17)) # ((\regfile|regs[9][23]~q\)))) # (!\ir|q\(16) & (!\ir|q\(17) & (\regfile|regs[8][23]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(16),
	datab => \ir|q\(17),
	datac => \regfile|regs[8][23]~q\,
	datad => \regfile|regs[9][23]~q\,
	combout => \regfile|Mux40~2_combout\);

-- Location: LCCOMB_X41_Y29_N14
\regfile|Mux40~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux40~3_combout\ = (\ir|q\(17) & ((\regfile|Mux40~2_combout\ & ((\regfile|regs[11][23]~q\))) # (!\regfile|Mux40~2_combout\ & (\regfile|regs[10][23]~q\)))) # (!\ir|q\(17) & (((\regfile|Mux40~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \regfile|regs[10][23]~q\,
	datac => \regfile|regs[11][23]~q\,
	datad => \regfile|Mux40~2_combout\,
	combout => \regfile|Mux40~3_combout\);

-- Location: LCCOMB_X42_Y34_N16
\regfile|Mux40~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux40~21_combout\ = (\regfile|rd_data1[3]~3_combout\ & ((\regfile|Mux40~18_combout\ & (\regfile|Mux40~20_combout\)) # (!\regfile|Mux40~18_combout\ & ((\regfile|Mux40~3_combout\))))) # (!\regfile|rd_data1[3]~3_combout\ & 
-- (((\regfile|Mux40~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rd_data1[3]~3_combout\,
	datab => \regfile|Mux40~20_combout\,
	datac => \regfile|Mux40~18_combout\,
	datad => \regfile|Mux40~3_combout\,
	combout => \regfile|Mux40~21_combout\);

-- Location: LCCOMB_X46_Y34_N2
\regfile|Mux40~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux40~22_combout\ = (\regfile|Mux40~21_combout\ & ((\regfile|rd_data1[3]~6_combout\) # ((\ir|q\(18)) # (\ir|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rd_data1[3]~6_combout\,
	datab => \ir|q\(18),
	datac => \ir|q\(16),
	datad => \regfile|Mux40~21_combout\,
	combout => \regfile|Mux40~22_combout\);

-- Location: FF_X46_Y34_N3
\regfile|rd_data1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|Mux40~22_combout\,
	ena => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rd_data1\(23));

-- Location: LCCOMB_X50_Y34_N16
\reg_b|q[23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_b|q[23]~feeder_combout\ = \regfile|rd_data1\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile|rd_data1\(23),
	combout => \reg_b|q[23]~feeder_combout\);

-- Location: FF_X50_Y34_N17
\reg_b|q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_b|q[23]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_b|q\(23));

-- Location: LCCOMB_X41_Y36_N2
\mem_module|temp_data_out[22]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mem_module|temp_data_out\(22) = (GLOBAL(\MemRead~inputclkctrl_outclk\) & (\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(22))) # (!GLOBAL(\MemRead~inputclkctrl_outclk\) & ((\mem_module|temp_data_out\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(22),
	datac => \MemRead~inputclkctrl_outclk\,
	datad => \mem_module|temp_data_out\(22),
	combout => \mem_module|temp_data_out\(22));

-- Location: FF_X41_Y36_N3
\mem_data_reg|q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem_module|temp_data_out\(22),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_data_reg|q\(22));

-- Location: LCCOMB_X41_Y36_N22
\regfile_writedata_mux|y[22]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile_writedata_mux|y[22]~20_combout\ = (\MemToReg~input_o\ & \mem_data_reg|q\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemToReg~input_o\,
	datac => \mem_data_reg|q\(22),
	combout => \regfile_writedata_mux|y[22]~20_combout\);

-- Location: FF_X41_Y36_N23
\regfile|regs[15][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile_writedata_mux|y[22]~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[15][22]~q\);

-- Location: FF_X42_Y34_N1
\regfile|regs[13][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[22]~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[13][22]~q\);

-- Location: FF_X41_Y34_N15
\regfile|regs[12][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[22]~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[12][22]~q\);

-- Location: LCCOMB_X41_Y34_N28
\regfile|regs[14][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[14][22]~feeder_combout\ = \regfile_writedata_mux|y[22]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[22]~20_combout\,
	combout => \regfile|regs[14][22]~feeder_combout\);

-- Location: FF_X41_Y34_N29
\regfile|regs[14][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[14][22]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[14][22]~q\);

-- Location: LCCOMB_X41_Y34_N14
\regfile|Mux41~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux41~19_combout\ = (\ir|q\(17) & ((\ir|q\(16)) # ((\regfile|regs[14][22]~q\)))) # (!\ir|q\(17) & (!\ir|q\(16) & (\regfile|regs[12][22]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \ir|q\(16),
	datac => \regfile|regs[12][22]~q\,
	datad => \regfile|regs[14][22]~q\,
	combout => \regfile|Mux41~19_combout\);

-- Location: LCCOMB_X42_Y34_N0
\regfile|Mux41~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux41~20_combout\ = (\ir|q\(16) & ((\regfile|Mux41~19_combout\ & (\regfile|regs[15][22]~q\)) # (!\regfile|Mux41~19_combout\ & ((\regfile|regs[13][22]~q\))))) # (!\ir|q\(16) & (((\regfile|Mux41~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[15][22]~q\,
	datab => \ir|q\(16),
	datac => \regfile|regs[13][22]~q\,
	datad => \regfile|Mux41~19_combout\,
	combout => \regfile|Mux41~20_combout\);

-- Location: FF_X41_Y29_N5
\regfile|regs[8][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[22]~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[8][22]~q\);

-- Location: LCCOMB_X40_Y29_N14
\regfile|regs[9][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[9][22]~feeder_combout\ = \regfile_writedata_mux|y[22]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[22]~20_combout\,
	combout => \regfile|regs[9][22]~feeder_combout\);

-- Location: FF_X40_Y29_N15
\regfile|regs[9][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[9][22]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[9][22]~q\);

-- Location: LCCOMB_X41_Y29_N4
\regfile|Mux41~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux41~2_combout\ = (\ir|q\(16) & ((\ir|q\(17)) # ((\regfile|regs[9][22]~q\)))) # (!\ir|q\(16) & (!\ir|q\(17) & (\regfile|regs[8][22]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(16),
	datab => \ir|q\(17),
	datac => \regfile|regs[8][22]~q\,
	datad => \regfile|regs[9][22]~q\,
	combout => \regfile|Mux41~2_combout\);

-- Location: FF_X41_Y29_N31
\regfile|regs[11][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[22]~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[11][22]~q\);

-- Location: LCCOMB_X42_Y29_N20
\regfile|regs[10][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[10][22]~feeder_combout\ = \regfile_writedata_mux|y[22]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[22]~20_combout\,
	combout => \regfile|regs[10][22]~feeder_combout\);

-- Location: FF_X42_Y29_N21
\regfile|regs[10][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[10][22]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[10][22]~q\);

-- Location: LCCOMB_X41_Y29_N30
\regfile|Mux41~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux41~3_combout\ = (\ir|q\(17) & ((\regfile|Mux41~2_combout\ & (\regfile|regs[11][22]~q\)) # (!\regfile|Mux41~2_combout\ & ((\regfile|regs[10][22]~q\))))) # (!\ir|q\(17) & (\regfile|Mux41~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \regfile|Mux41~2_combout\,
	datac => \regfile|regs[11][22]~q\,
	datad => \regfile|regs[10][22]~q\,
	combout => \regfile|Mux41~3_combout\);

-- Location: LCCOMB_X35_Y33_N0
\regfile|regs[6][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[6][22]~feeder_combout\ = \regfile_writedata_mux|y[22]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[22]~20_combout\,
	combout => \regfile|regs[6][22]~feeder_combout\);

-- Location: FF_X35_Y33_N1
\regfile|regs[6][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[6][22]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[6][22]~q\);

-- Location: FF_X35_Y33_N3
\regfile|regs[4][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[22]~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[4][22]~q\);

-- Location: LCCOMB_X35_Y33_N2
\regfile|Mux41~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux41~14_combout\ = (\ir|q\(16) & (((\ir|q\(17))))) # (!\ir|q\(16) & ((\ir|q\(17) & (\regfile|regs[6][22]~q\)) # (!\ir|q\(17) & ((\regfile|regs[4][22]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[6][22]~q\,
	datab => \ir|q\(16),
	datac => \regfile|regs[4][22]~q\,
	datad => \ir|q\(17),
	combout => \regfile|Mux41~14_combout\);

-- Location: FF_X36_Y33_N17
\regfile|regs[7][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[22]~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[7][22]~q\);

-- Location: LCCOMB_X36_Y33_N6
\regfile|regs[5][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[5][22]~feeder_combout\ = \regfile_writedata_mux|y[22]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[22]~20_combout\,
	combout => \regfile|regs[5][22]~feeder_combout\);

-- Location: FF_X36_Y33_N7
\regfile|regs[5][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[5][22]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[5][22]~q\);

-- Location: LCCOMB_X36_Y33_N16
\regfile|Mux41~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux41~15_combout\ = (\ir|q\(16) & ((\regfile|Mux41~14_combout\ & (\regfile|regs[7][22]~q\)) # (!\regfile|Mux41~14_combout\ & ((\regfile|regs[5][22]~q\))))) # (!\ir|q\(16) & (\regfile|Mux41~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(16),
	datab => \regfile|Mux41~14_combout\,
	datac => \regfile|regs[7][22]~q\,
	datad => \regfile|regs[5][22]~q\,
	combout => \regfile|Mux41~15_combout\);

-- Location: FF_X37_Y33_N27
\regfile|regs[1][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[22]~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[1][22]~q\);

-- Location: LCCOMB_X37_Y33_N26
\regfile|Mux41~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux41~16_combout\ = (\regfile|rd_data1[3]~5_combout\ & (((\regfile|rd_data1[3]~4_combout\)))) # (!\regfile|rd_data1[3]~5_combout\ & ((\regfile|rd_data1[3]~4_combout\ & (\regfile|Mux41~15_combout\)) # (!\regfile|rd_data1[3]~4_combout\ & 
-- ((\regfile|regs[1][22]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux41~15_combout\,
	datab => \regfile|rd_data1[3]~5_combout\,
	datac => \regfile|regs[1][22]~q\,
	datad => \regfile|rd_data1[3]~4_combout\,
	combout => \regfile|Mux41~16_combout\);

-- Location: LCCOMB_X37_Y34_N14
\regfile|regs[2][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[2][22]~feeder_combout\ = \regfile_writedata_mux|y[22]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[22]~20_combout\,
	combout => \regfile|regs[2][22]~feeder_combout\);

-- Location: FF_X37_Y34_N15
\regfile|regs[2][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[2][22]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[2][22]~q\);

-- Location: FF_X37_Y33_N21
\regfile|regs[3][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[22]~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[3][22]~q\);

-- Location: LCCOMB_X37_Y33_N20
\regfile|Mux41~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux41~17_combout\ = (\regfile|Mux41~16_combout\ & (((\regfile|regs[3][22]~q\) # (!\regfile|rd_data1[3]~5_combout\)))) # (!\regfile|Mux41~16_combout\ & (\regfile|regs[2][22]~q\ & ((\regfile|rd_data1[3]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux41~16_combout\,
	datab => \regfile|regs[2][22]~q\,
	datac => \regfile|regs[3][22]~q\,
	datad => \regfile|rd_data1[3]~5_combout\,
	combout => \regfile|Mux41~17_combout\);

-- Location: FF_X35_Y30_N31
\regfile|regs[19][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[22]~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[19][22]~q\);

-- Location: LCCOMB_X35_Y30_N28
\regfile|regs[23][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[23][22]~feeder_combout\ = \regfile_writedata_mux|y[22]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[22]~20_combout\,
	combout => \regfile|regs[23][22]~feeder_combout\);

-- Location: FF_X35_Y30_N29
\regfile|regs[23][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[23][22]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[23][22]~q\);

-- Location: LCCOMB_X35_Y30_N30
\regfile|Mux41~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux41~11_combout\ = (\ir|q\(19) & (\ir|q\(18))) # (!\ir|q\(19) & ((\ir|q\(18) & ((\regfile|regs[23][22]~q\))) # (!\ir|q\(18) & (\regfile|regs[19][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(19),
	datab => \ir|q\(18),
	datac => \regfile|regs[19][22]~q\,
	datad => \regfile|regs[23][22]~q\,
	combout => \regfile|Mux41~11_combout\);

-- Location: LCCOMB_X36_Y30_N4
\regfile|regs[27][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[27][22]~feeder_combout\ = \regfile_writedata_mux|y[22]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[22]~20_combout\,
	combout => \regfile|regs[27][22]~feeder_combout\);

-- Location: FF_X36_Y30_N5
\regfile|regs[27][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[27][22]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[27][22]~q\);

-- Location: FF_X36_Y30_N23
\regfile|regs[31][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[22]~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[31][22]~q\);

-- Location: LCCOMB_X36_Y30_N22
\regfile|Mux41~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux41~12_combout\ = (\regfile|Mux41~11_combout\ & (((\regfile|regs[31][22]~q\) # (!\ir|q\(19))))) # (!\regfile|Mux41~11_combout\ & (\regfile|regs[27][22]~q\ & ((\ir|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux41~11_combout\,
	datab => \regfile|regs[27][22]~q\,
	datac => \regfile|regs[31][22]~q\,
	datad => \ir|q\(19),
	combout => \regfile|Mux41~12_combout\);

-- Location: LCCOMB_X37_Y32_N26
\regfile|regs[21][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[21][22]~feeder_combout\ = \regfile_writedata_mux|y[22]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[22]~20_combout\,
	combout => \regfile|regs[21][22]~feeder_combout\);

-- Location: FF_X37_Y32_N27
\regfile|regs[21][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[21][22]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[21][22]~q\);

-- Location: FF_X37_Y32_N21
\regfile|regs[29][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[22]~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[29][22]~q\);

-- Location: FF_X38_Y32_N7
\regfile|regs[17][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[22]~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[17][22]~q\);

-- Location: LCCOMB_X38_Y32_N20
\regfile|regs[25][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[25][22]~feeder_combout\ = \regfile_writedata_mux|y[22]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[22]~20_combout\,
	combout => \regfile|regs[25][22]~feeder_combout\);

-- Location: FF_X38_Y32_N21
\regfile|regs[25][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[25][22]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[25][22]~q\);

-- Location: LCCOMB_X38_Y32_N6
\regfile|Mux41~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux41~4_combout\ = (\ir|q\(19) & ((\ir|q\(18)) # ((\regfile|regs[25][22]~q\)))) # (!\ir|q\(19) & (!\ir|q\(18) & (\regfile|regs[17][22]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(19),
	datab => \ir|q\(18),
	datac => \regfile|regs[17][22]~q\,
	datad => \regfile|regs[25][22]~q\,
	combout => \regfile|Mux41~4_combout\);

-- Location: LCCOMB_X37_Y32_N20
\regfile|Mux41~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux41~5_combout\ = (\ir|q\(18) & ((\regfile|Mux41~4_combout\ & ((\regfile|regs[29][22]~q\))) # (!\regfile|Mux41~4_combout\ & (\regfile|regs[21][22]~q\)))) # (!\ir|q\(18) & (((\regfile|Mux41~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[21][22]~q\,
	datab => \ir|q\(18),
	datac => \regfile|regs[29][22]~q\,
	datad => \regfile|Mux41~4_combout\,
	combout => \regfile|Mux41~5_combout\);

-- Location: LCCOMB_X41_Y35_N16
\regfile|regs[22][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[22][22]~feeder_combout\ = \regfile_writedata_mux|y[22]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[22]~20_combout\,
	combout => \regfile|regs[22][22]~feeder_combout\);

-- Location: FF_X41_Y35_N17
\regfile|regs[22][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[22][22]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[22][22]~q\);

-- Location: FF_X41_Y35_N19
\regfile|regs[18][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[22]~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[18][22]~q\);

-- Location: LCCOMB_X41_Y35_N18
\regfile|Mux41~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux41~6_combout\ = (\ir|q\(18) & ((\regfile|regs[22][22]~q\) # ((\ir|q\(19))))) # (!\ir|q\(18) & (((\regfile|regs[18][22]~q\ & !\ir|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \regfile|regs[22][22]~q\,
	datac => \regfile|regs[18][22]~q\,
	datad => \ir|q\(19),
	combout => \regfile|Mux41~6_combout\);

-- Location: FF_X42_Y35_N11
\regfile|regs[30][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[22]~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[30][22]~q\);

-- Location: LCCOMB_X42_Y35_N16
\regfile|regs[26][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[26][22]~feeder_combout\ = \regfile_writedata_mux|y[22]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[22]~20_combout\,
	combout => \regfile|regs[26][22]~feeder_combout\);

-- Location: FF_X42_Y35_N17
\regfile|regs[26][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[26][22]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[26][22]~q\);

-- Location: LCCOMB_X42_Y35_N10
\regfile|Mux41~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux41~7_combout\ = (\regfile|Mux41~6_combout\ & (((\regfile|regs[30][22]~q\)) # (!\ir|q\(19)))) # (!\regfile|Mux41~6_combout\ & (\ir|q\(19) & ((\regfile|regs[26][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux41~6_combout\,
	datab => \ir|q\(19),
	datac => \regfile|regs[30][22]~q\,
	datad => \regfile|regs[26][22]~q\,
	combout => \regfile|Mux41~7_combout\);

-- Location: LCCOMB_X39_Y35_N20
\regfile|regs[20][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[20][22]~feeder_combout\ = \regfile_writedata_mux|y[22]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[22]~20_combout\,
	combout => \regfile|regs[20][22]~feeder_combout\);

-- Location: FF_X39_Y35_N21
\regfile|regs[20][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[20][22]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[20][22]~q\);

-- Location: FF_X39_Y35_N15
\regfile|regs[28][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[22]~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[28][22]~q\);

-- Location: FF_X40_Y35_N3
\regfile|regs[16][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[22]~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[16][22]~q\);

-- Location: LCCOMB_X40_Y35_N8
\regfile|regs[24][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[24][22]~feeder_combout\ = \regfile_writedata_mux|y[22]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[22]~20_combout\,
	combout => \regfile|regs[24][22]~feeder_combout\);

-- Location: FF_X40_Y35_N9
\regfile|regs[24][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[24][22]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[24][22]~q\);

-- Location: LCCOMB_X40_Y35_N2
\regfile|Mux41~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux41~8_combout\ = (\ir|q\(18) & (\ir|q\(19))) # (!\ir|q\(18) & ((\ir|q\(19) & ((\regfile|regs[24][22]~q\))) # (!\ir|q\(19) & (\regfile|regs[16][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \ir|q\(19),
	datac => \regfile|regs[16][22]~q\,
	datad => \regfile|regs[24][22]~q\,
	combout => \regfile|Mux41~8_combout\);

-- Location: LCCOMB_X39_Y35_N14
\regfile|Mux41~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux41~9_combout\ = (\ir|q\(18) & ((\regfile|Mux41~8_combout\ & ((\regfile|regs[28][22]~q\))) # (!\regfile|Mux41~8_combout\ & (\regfile|regs[20][22]~q\)))) # (!\ir|q\(18) & (((\regfile|Mux41~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \regfile|regs[20][22]~q\,
	datac => \regfile|regs[28][22]~q\,
	datad => \regfile|Mux41~8_combout\,
	combout => \regfile|Mux41~9_combout\);

-- Location: LCCOMB_X43_Y35_N16
\regfile|Mux41~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux41~10_combout\ = (\ir|q\(16) & (((\ir|q\(17))))) # (!\ir|q\(16) & ((\ir|q\(17) & (\regfile|Mux41~7_combout\)) # (!\ir|q\(17) & ((\regfile|Mux41~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux41~7_combout\,
	datab => \ir|q\(16),
	datac => \regfile|Mux41~9_combout\,
	datad => \ir|q\(17),
	combout => \regfile|Mux41~10_combout\);

-- Location: LCCOMB_X43_Y35_N26
\regfile|Mux41~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux41~13_combout\ = (\ir|q\(16) & ((\regfile|Mux41~10_combout\ & (\regfile|Mux41~12_combout\)) # (!\regfile|Mux41~10_combout\ & ((\regfile|Mux41~5_combout\))))) # (!\ir|q\(16) & (((\regfile|Mux41~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux41~12_combout\,
	datab => \ir|q\(16),
	datac => \regfile|Mux41~5_combout\,
	datad => \regfile|Mux41~10_combout\,
	combout => \regfile|Mux41~13_combout\);

-- Location: LCCOMB_X42_Y34_N6
\regfile|Mux41~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux41~18_combout\ = (\regfile|rd_data1[3]~3_combout\ & (\regfile|rd_data1[3]~2_combout\)) # (!\regfile|rd_data1[3]~3_combout\ & ((\regfile|rd_data1[3]~2_combout\ & ((\regfile|Mux41~13_combout\))) # (!\regfile|rd_data1[3]~2_combout\ & 
-- (\regfile|Mux41~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rd_data1[3]~3_combout\,
	datab => \regfile|rd_data1[3]~2_combout\,
	datac => \regfile|Mux41~17_combout\,
	datad => \regfile|Mux41~13_combout\,
	combout => \regfile|Mux41~18_combout\);

-- Location: LCCOMB_X42_Y34_N26
\regfile|Mux41~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux41~21_combout\ = (\regfile|rd_data1[3]~3_combout\ & ((\regfile|Mux41~18_combout\ & (\regfile|Mux41~20_combout\)) # (!\regfile|Mux41~18_combout\ & ((\regfile|Mux41~3_combout\))))) # (!\regfile|rd_data1[3]~3_combout\ & 
-- (((\regfile|Mux41~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rd_data1[3]~3_combout\,
	datab => \regfile|Mux41~20_combout\,
	datac => \regfile|Mux41~3_combout\,
	datad => \regfile|Mux41~18_combout\,
	combout => \regfile|Mux41~21_combout\);

-- Location: LCCOMB_X49_Y34_N22
\regfile|Mux41~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux41~22_combout\ = (\regfile|Mux41~21_combout\ & ((\ir|q\(16)) # ((\ir|q\(18)) # (\regfile|rd_data1[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(16),
	datab => \ir|q\(18),
	datac => \regfile|rd_data1[3]~6_combout\,
	datad => \regfile|Mux41~21_combout\,
	combout => \regfile|Mux41~22_combout\);

-- Location: FF_X49_Y34_N23
\regfile|rd_data1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|Mux41~22_combout\,
	ena => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rd_data1\(22));

-- Location: LCCOMB_X49_Y34_N26
\reg_b|q[22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_b|q[22]~feeder_combout\ = \regfile|rd_data1\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile|rd_data1\(22),
	combout => \reg_b|q[22]~feeder_combout\);

-- Location: FF_X49_Y34_N27
\reg_b|q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_b|q[22]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_b|q\(22));

-- Location: LCCOMB_X41_Y36_N4
\mem_module|temp_data_out[21]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mem_module|temp_data_out\(21) = (GLOBAL(\MemRead~inputclkctrl_outclk\) & (\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(21))) # (!GLOBAL(\MemRead~inputclkctrl_outclk\) & ((\mem_module|temp_data_out\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(21),
	datac => \MemRead~inputclkctrl_outclk\,
	datad => \mem_module|temp_data_out\(21),
	combout => \mem_module|temp_data_out\(21));

-- Location: FF_X41_Y36_N5
\mem_data_reg|q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem_module|temp_data_out\(21),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_data_reg|q\(21));

-- Location: LCCOMB_X41_Y36_N24
\regfile_writedata_mux|y[21]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile_writedata_mux|y[21]~18_combout\ = (\MemToReg~input_o\ & \mem_data_reg|q\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemToReg~input_o\,
	datac => \mem_data_reg|q\(21),
	combout => \regfile_writedata_mux|y[21]~18_combout\);

-- Location: LCCOMB_X42_Y29_N16
\regfile|regs[10][21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[10][21]~feeder_combout\ = \regfile_writedata_mux|y[21]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[21]~18_combout\,
	combout => \regfile|regs[10][21]~feeder_combout\);

-- Location: FF_X42_Y29_N17
\regfile|regs[10][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[10][21]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[10][21]~q\);

-- Location: FF_X41_Y29_N7
\regfile|regs[11][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[21]~18_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[11][21]~q\);

-- Location: FF_X41_Y29_N13
\regfile|regs[8][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[21]~18_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[8][21]~q\);

-- Location: LCCOMB_X40_Y29_N2
\regfile|regs[9][21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[9][21]~feeder_combout\ = \regfile_writedata_mux|y[21]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[21]~18_combout\,
	combout => \regfile|regs[9][21]~feeder_combout\);

-- Location: FF_X40_Y29_N3
\regfile|regs[9][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[9][21]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[9][21]~q\);

-- Location: LCCOMB_X41_Y29_N12
\regfile|Mux42~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux42~2_combout\ = (\ir|q\(16) & ((\ir|q\(17)) # ((\regfile|regs[9][21]~q\)))) # (!\ir|q\(16) & (!\ir|q\(17) & (\regfile|regs[8][21]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(16),
	datab => \ir|q\(17),
	datac => \regfile|regs[8][21]~q\,
	datad => \regfile|regs[9][21]~q\,
	combout => \regfile|Mux42~2_combout\);

-- Location: LCCOMB_X41_Y29_N6
\regfile|Mux42~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux42~3_combout\ = (\ir|q\(17) & ((\regfile|Mux42~2_combout\ & ((\regfile|regs[11][21]~q\))) # (!\regfile|Mux42~2_combout\ & (\regfile|regs[10][21]~q\)))) # (!\ir|q\(17) & (((\regfile|Mux42~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \regfile|regs[10][21]~q\,
	datac => \regfile|regs[11][21]~q\,
	datad => \regfile|Mux42~2_combout\,
	combout => \regfile|Mux42~3_combout\);

-- Location: LCCOMB_X41_Y34_N4
\regfile|regs[14][21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[14][21]~feeder_combout\ = \regfile_writedata_mux|y[21]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[21]~18_combout\,
	combout => \regfile|regs[14][21]~feeder_combout\);

-- Location: FF_X41_Y34_N5
\regfile|regs[14][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[14][21]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[14][21]~q\);

-- Location: FF_X41_Y34_N23
\regfile|regs[12][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[21]~18_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[12][21]~q\);

-- Location: LCCOMB_X41_Y34_N22
\regfile|Mux42~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux42~19_combout\ = (\ir|q\(17) & ((\regfile|regs[14][21]~q\) # ((\ir|q\(16))))) # (!\ir|q\(17) & (((\regfile|regs[12][21]~q\ & !\ir|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \regfile|regs[14][21]~q\,
	datac => \regfile|regs[12][21]~q\,
	datad => \ir|q\(16),
	combout => \regfile|Mux42~19_combout\);

-- Location: FF_X43_Y34_N5
\regfile|regs[13][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[21]~18_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[13][21]~q\);

-- Location: FF_X41_Y36_N25
\regfile|regs[15][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile_writedata_mux|y[21]~18_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[15][21]~q\);

-- Location: LCCOMB_X43_Y34_N4
\regfile|Mux42~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux42~20_combout\ = (\regfile|Mux42~19_combout\ & (((\regfile|regs[15][21]~q\)) # (!\ir|q\(16)))) # (!\regfile|Mux42~19_combout\ & (\ir|q\(16) & (\regfile|regs[13][21]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux42~19_combout\,
	datab => \ir|q\(16),
	datac => \regfile|regs[13][21]~q\,
	datad => \regfile|regs[15][21]~q\,
	combout => \regfile|Mux42~20_combout\);

-- Location: LCCOMB_X35_Y33_N24
\regfile|regs[6][21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[6][21]~feeder_combout\ = \regfile_writedata_mux|y[21]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[21]~18_combout\,
	combout => \regfile|regs[6][21]~feeder_combout\);

-- Location: FF_X35_Y33_N25
\regfile|regs[6][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[6][21]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[6][21]~q\);

-- Location: FF_X35_Y33_N27
\regfile|regs[4][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[21]~18_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[4][21]~q\);

-- Location: LCCOMB_X35_Y33_N26
\regfile|Mux42~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux42~14_combout\ = (\ir|q\(16) & (((\ir|q\(17))))) # (!\ir|q\(16) & ((\ir|q\(17) & (\regfile|regs[6][21]~q\)) # (!\ir|q\(17) & ((\regfile|regs[4][21]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[6][21]~q\,
	datab => \ir|q\(16),
	datac => \regfile|regs[4][21]~q\,
	datad => \ir|q\(17),
	combout => \regfile|Mux42~14_combout\);

-- Location: FF_X40_Y34_N9
\regfile|regs[7][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[21]~18_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[7][21]~q\);

-- Location: LCCOMB_X40_Y34_N6
\regfile|regs[5][21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[5][21]~feeder_combout\ = \regfile_writedata_mux|y[21]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[21]~18_combout\,
	combout => \regfile|regs[5][21]~feeder_combout\);

-- Location: FF_X40_Y34_N7
\regfile|regs[5][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[5][21]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[5][21]~q\);

-- Location: LCCOMB_X40_Y34_N8
\regfile|Mux42~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux42~15_combout\ = (\regfile|Mux42~14_combout\ & (((\regfile|regs[7][21]~q\)) # (!\ir|q\(16)))) # (!\regfile|Mux42~14_combout\ & (\ir|q\(16) & ((\regfile|regs[5][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux42~14_combout\,
	datab => \ir|q\(16),
	datac => \regfile|regs[7][21]~q\,
	datad => \regfile|regs[5][21]~q\,
	combout => \regfile|Mux42~15_combout\);

-- Location: FF_X37_Y33_N11
\regfile|regs[1][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[21]~18_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[1][21]~q\);

-- Location: LCCOMB_X37_Y33_N10
\regfile|Mux42~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux42~16_combout\ = (\regfile|rd_data1[3]~5_combout\ & (((\regfile|rd_data1[3]~4_combout\)))) # (!\regfile|rd_data1[3]~5_combout\ & ((\regfile|rd_data1[3]~4_combout\ & (\regfile|Mux42~15_combout\)) # (!\regfile|rd_data1[3]~4_combout\ & 
-- ((\regfile|regs[1][21]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux42~15_combout\,
	datab => \regfile|rd_data1[3]~5_combout\,
	datac => \regfile|regs[1][21]~q\,
	datad => \regfile|rd_data1[3]~4_combout\,
	combout => \regfile|Mux42~16_combout\);

-- Location: LCCOMB_X37_Y34_N28
\regfile|regs[2][21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[2][21]~feeder_combout\ = \regfile_writedata_mux|y[21]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[21]~18_combout\,
	combout => \regfile|regs[2][21]~feeder_combout\);

-- Location: FF_X37_Y34_N29
\regfile|regs[2][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[2][21]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[2][21]~q\);

-- Location: FF_X37_Y33_N29
\regfile|regs[3][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[21]~18_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[3][21]~q\);

-- Location: LCCOMB_X37_Y33_N28
\regfile|Mux42~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux42~17_combout\ = (\regfile|Mux42~16_combout\ & (((\regfile|regs[3][21]~q\) # (!\regfile|rd_data1[3]~5_combout\)))) # (!\regfile|Mux42~16_combout\ & (\regfile|regs[2][21]~q\ & ((\regfile|rd_data1[3]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux42~16_combout\,
	datab => \regfile|regs[2][21]~q\,
	datac => \regfile|regs[3][21]~q\,
	datad => \regfile|rd_data1[3]~5_combout\,
	combout => \regfile|Mux42~17_combout\);

-- Location: FF_X35_Y30_N15
\regfile|regs[19][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[21]~18_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[19][21]~q\);

-- Location: LCCOMB_X35_Y30_N20
\regfile|regs[23][21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[23][21]~feeder_combout\ = \regfile_writedata_mux|y[21]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[21]~18_combout\,
	combout => \regfile|regs[23][21]~feeder_combout\);

-- Location: FF_X35_Y30_N21
\regfile|regs[23][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[23][21]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[23][21]~q\);

-- Location: LCCOMB_X35_Y30_N14
\regfile|Mux42~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux42~11_combout\ = (\ir|q\(19) & (\ir|q\(18))) # (!\ir|q\(19) & ((\ir|q\(18) & ((\regfile|regs[23][21]~q\))) # (!\ir|q\(18) & (\regfile|regs[19][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(19),
	datab => \ir|q\(18),
	datac => \regfile|regs[19][21]~q\,
	datad => \regfile|regs[23][21]~q\,
	combout => \regfile|Mux42~11_combout\);

-- Location: LCCOMB_X36_Y30_N28
\regfile|regs[27][21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[27][21]~feeder_combout\ = \regfile_writedata_mux|y[21]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[21]~18_combout\,
	combout => \regfile|regs[27][21]~feeder_combout\);

-- Location: FF_X36_Y30_N29
\regfile|regs[27][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[27][21]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[27][21]~q\);

-- Location: FF_X36_Y30_N7
\regfile|regs[31][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[21]~18_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[31][21]~q\);

-- Location: LCCOMB_X36_Y30_N6
\regfile|Mux42~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux42~12_combout\ = (\regfile|Mux42~11_combout\ & (((\regfile|regs[31][21]~q\) # (!\ir|q\(19))))) # (!\regfile|Mux42~11_combout\ & (\regfile|regs[27][21]~q\ & ((\ir|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux42~11_combout\,
	datab => \regfile|regs[27][21]~q\,
	datac => \regfile|regs[31][21]~q\,
	datad => \ir|q\(19),
	combout => \regfile|Mux42~12_combout\);

-- Location: FF_X38_Y32_N15
\regfile|regs[17][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[21]~18_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[17][21]~q\);

-- Location: LCCOMB_X38_Y32_N12
\regfile|regs[25][21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[25][21]~feeder_combout\ = \regfile_writedata_mux|y[21]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[21]~18_combout\,
	combout => \regfile|regs[25][21]~feeder_combout\);

-- Location: FF_X38_Y32_N13
\regfile|regs[25][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[25][21]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[25][21]~q\);

-- Location: LCCOMB_X38_Y32_N14
\regfile|Mux42~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux42~4_combout\ = (\ir|q\(19) & ((\ir|q\(18)) # ((\regfile|regs[25][21]~q\)))) # (!\ir|q\(19) & (!\ir|q\(18) & (\regfile|regs[17][21]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(19),
	datab => \ir|q\(18),
	datac => \regfile|regs[17][21]~q\,
	datad => \regfile|regs[25][21]~q\,
	combout => \regfile|Mux42~4_combout\);

-- Location: FF_X39_Y29_N17
\regfile|regs[29][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[21]~18_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[29][21]~q\);

-- Location: LCCOMB_X39_Y29_N6
\regfile|regs[21][21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[21][21]~feeder_combout\ = \regfile_writedata_mux|y[21]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[21]~18_combout\,
	combout => \regfile|regs[21][21]~feeder_combout\);

-- Location: FF_X39_Y29_N7
\regfile|regs[21][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[21][21]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[21][21]~q\);

-- Location: LCCOMB_X39_Y29_N16
\regfile|Mux42~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux42~5_combout\ = (\ir|q\(18) & ((\regfile|Mux42~4_combout\ & (\regfile|regs[29][21]~q\)) # (!\regfile|Mux42~4_combout\ & ((\regfile|regs[21][21]~q\))))) # (!\ir|q\(18) & (\regfile|Mux42~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \regfile|Mux42~4_combout\,
	datac => \regfile|regs[29][21]~q\,
	datad => \regfile|regs[21][21]~q\,
	combout => \regfile|Mux42~5_combout\);

-- Location: LCCOMB_X39_Y35_N28
\regfile|regs[20][21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[20][21]~feeder_combout\ = \regfile_writedata_mux|y[21]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[21]~18_combout\,
	combout => \regfile|regs[20][21]~feeder_combout\);

-- Location: FF_X39_Y35_N29
\regfile|regs[20][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[20][21]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[20][21]~q\);

-- Location: FF_X39_Y35_N7
\regfile|regs[28][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[21]~18_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[28][21]~q\);

-- Location: FF_X40_Y35_N27
\regfile|regs[16][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[21]~18_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[16][21]~q\);

-- Location: LCCOMB_X40_Y35_N0
\regfile|regs[24][21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[24][21]~feeder_combout\ = \regfile_writedata_mux|y[21]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[21]~18_combout\,
	combout => \regfile|regs[24][21]~feeder_combout\);

-- Location: FF_X40_Y35_N1
\regfile|regs[24][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[24][21]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[24][21]~q\);

-- Location: LCCOMB_X40_Y35_N26
\regfile|Mux42~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux42~8_combout\ = (\ir|q\(18) & (\ir|q\(19))) # (!\ir|q\(18) & ((\ir|q\(19) & ((\regfile|regs[24][21]~q\))) # (!\ir|q\(19) & (\regfile|regs[16][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \ir|q\(19),
	datac => \regfile|regs[16][21]~q\,
	datad => \regfile|regs[24][21]~q\,
	combout => \regfile|Mux42~8_combout\);

-- Location: LCCOMB_X39_Y35_N6
\regfile|Mux42~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux42~9_combout\ = (\ir|q\(18) & ((\regfile|Mux42~8_combout\ & ((\regfile|regs[28][21]~q\))) # (!\regfile|Mux42~8_combout\ & (\regfile|regs[20][21]~q\)))) # (!\ir|q\(18) & (((\regfile|Mux42~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \regfile|regs[20][21]~q\,
	datac => \regfile|regs[28][21]~q\,
	datad => \regfile|Mux42~8_combout\,
	combout => \regfile|Mux42~9_combout\);

-- Location: LCCOMB_X42_Y35_N0
\regfile|regs[26][21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[26][21]~feeder_combout\ = \regfile_writedata_mux|y[21]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[21]~18_combout\,
	combout => \regfile|regs[26][21]~feeder_combout\);

-- Location: FF_X42_Y35_N1
\regfile|regs[26][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[26][21]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[26][21]~q\);

-- Location: FF_X42_Y35_N19
\regfile|regs[30][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[21]~18_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[30][21]~q\);

-- Location: LCCOMB_X41_Y35_N24
\regfile|regs[22][21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[22][21]~feeder_combout\ = \regfile_writedata_mux|y[21]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[21]~18_combout\,
	combout => \regfile|regs[22][21]~feeder_combout\);

-- Location: FF_X41_Y35_N25
\regfile|regs[22][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[22][21]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[22][21]~q\);

-- Location: FF_X41_Y35_N3
\regfile|regs[18][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[21]~18_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[18][21]~q\);

-- Location: LCCOMB_X41_Y35_N2
\regfile|Mux42~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux42~6_combout\ = (\ir|q\(18) & ((\regfile|regs[22][21]~q\) # ((\ir|q\(19))))) # (!\ir|q\(18) & (((\regfile|regs[18][21]~q\ & !\ir|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \regfile|regs[22][21]~q\,
	datac => \regfile|regs[18][21]~q\,
	datad => \ir|q\(19),
	combout => \regfile|Mux42~6_combout\);

-- Location: LCCOMB_X42_Y35_N18
\regfile|Mux42~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux42~7_combout\ = (\ir|q\(19) & ((\regfile|Mux42~6_combout\ & ((\regfile|regs[30][21]~q\))) # (!\regfile|Mux42~6_combout\ & (\regfile|regs[26][21]~q\)))) # (!\ir|q\(19) & (((\regfile|Mux42~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[26][21]~q\,
	datab => \ir|q\(19),
	datac => \regfile|regs[30][21]~q\,
	datad => \regfile|Mux42~6_combout\,
	combout => \regfile|Mux42~7_combout\);

-- Location: LCCOMB_X43_Y35_N14
\regfile|Mux42~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux42~10_combout\ = (\ir|q\(17) & (((\ir|q\(16)) # (\regfile|Mux42~7_combout\)))) # (!\ir|q\(17) & (\regfile|Mux42~9_combout\ & (!\ir|q\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux42~9_combout\,
	datab => \ir|q\(17),
	datac => \ir|q\(16),
	datad => \regfile|Mux42~7_combout\,
	combout => \regfile|Mux42~10_combout\);

-- Location: LCCOMB_X49_Y33_N10
\regfile|Mux42~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux42~13_combout\ = (\regfile|Mux42~10_combout\ & ((\regfile|Mux42~12_combout\) # ((!\ir|q\(16))))) # (!\regfile|Mux42~10_combout\ & (((\regfile|Mux42~5_combout\ & \ir|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux42~12_combout\,
	datab => \regfile|Mux42~5_combout\,
	datac => \regfile|Mux42~10_combout\,
	datad => \ir|q\(16),
	combout => \regfile|Mux42~13_combout\);

-- Location: LCCOMB_X49_Y33_N12
\regfile|Mux42~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux42~18_combout\ = (\regfile|rd_data1[3]~2_combout\ & (((\regfile|rd_data1[3]~3_combout\) # (\regfile|Mux42~13_combout\)))) # (!\regfile|rd_data1[3]~2_combout\ & (\regfile|Mux42~17_combout\ & (!\regfile|rd_data1[3]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rd_data1[3]~2_combout\,
	datab => \regfile|Mux42~17_combout\,
	datac => \regfile|rd_data1[3]~3_combout\,
	datad => \regfile|Mux42~13_combout\,
	combout => \regfile|Mux42~18_combout\);

-- Location: LCCOMB_X49_Y33_N22
\regfile|Mux42~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux42~21_combout\ = (\regfile|rd_data1[3]~3_combout\ & ((\regfile|Mux42~18_combout\ & ((\regfile|Mux42~20_combout\))) # (!\regfile|Mux42~18_combout\ & (\regfile|Mux42~3_combout\)))) # (!\regfile|rd_data1[3]~3_combout\ & 
-- (((\regfile|Mux42~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux42~3_combout\,
	datab => \regfile|rd_data1[3]~3_combout\,
	datac => \regfile|Mux42~20_combout\,
	datad => \regfile|Mux42~18_combout\,
	combout => \regfile|Mux42~21_combout\);

-- Location: LCCOMB_X49_Y33_N16
\regfile|Mux42~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux42~22_combout\ = (\regfile|Mux42~21_combout\ & ((\regfile|rd_data1[3]~6_combout\) # ((\ir|q\(18)) # (\ir|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rd_data1[3]~6_combout\,
	datab => \ir|q\(18),
	datac => \regfile|Mux42~21_combout\,
	datad => \ir|q\(16),
	combout => \regfile|Mux42~22_combout\);

-- Location: FF_X49_Y33_N17
\regfile|rd_data1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|Mux42~22_combout\,
	ena => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rd_data1\(21));

-- Location: LCCOMB_X49_Y33_N14
\reg_b|q[21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_b|q[21]~feeder_combout\ = \regfile|rd_data1\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile|rd_data1\(21),
	combout => \reg_b|q[21]~feeder_combout\);

-- Location: FF_X49_Y33_N15
\reg_b|q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_b|q[21]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_b|q\(21));

-- Location: LCCOMB_X41_Y36_N30
\mem_module|temp_data_out[10]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mem_module|temp_data_out\(10) = (GLOBAL(\MemRead~inputclkctrl_outclk\) & (\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(10))) # (!GLOBAL(\MemRead~inputclkctrl_outclk\) & ((\mem_module|temp_data_out\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(10),
	datac => \mem_module|temp_data_out\(10),
	datad => \MemRead~inputclkctrl_outclk\,
	combout => \mem_module|temp_data_out\(10));

-- Location: FF_X41_Y36_N31
\mem_data_reg|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem_module|temp_data_out\(10),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_data_reg|q\(10));

-- Location: LCCOMB_X41_Y36_N8
\regfile_writedata_mux|y[10]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile_writedata_mux|y[10]~23_combout\ = (\MemToReg~input_o\ & \mem_data_reg|q\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemToReg~input_o\,
	datac => \mem_data_reg|q\(10),
	combout => \regfile_writedata_mux|y[10]~23_combout\);

-- Location: LCCOMB_X37_Y34_N2
\regfile|regs[2][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[2][10]~feeder_combout\ = \regfile_writedata_mux|y[10]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[10]~23_combout\,
	combout => \regfile|regs[2][10]~feeder_combout\);

-- Location: FF_X37_Y34_N3
\regfile|regs[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[2][10]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[2][10]~q\);

-- Location: FF_X39_Y33_N11
\regfile|regs[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[10]~23_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[1][10]~q\);

-- Location: LCCOMB_X39_Y33_N10
\regfile|Mux53~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux53~16_combout\ = (\regfile|rd_data1[3]~5_combout\ & ((\regfile|regs[2][10]~q\) # ((\regfile|rd_data1[3]~4_combout\)))) # (!\regfile|rd_data1[3]~5_combout\ & (((\regfile|regs[1][10]~q\ & !\regfile|rd_data1[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rd_data1[3]~5_combout\,
	datab => \regfile|regs[2][10]~q\,
	datac => \regfile|regs[1][10]~q\,
	datad => \regfile|rd_data1[3]~4_combout\,
	combout => \regfile|Mux53~16_combout\);

-- Location: LCCOMB_X36_Y32_N2
\regfile|regs[6][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[6][10]~feeder_combout\ = \regfile_writedata_mux|y[10]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[10]~23_combout\,
	combout => \regfile|regs[6][10]~feeder_combout\);

-- Location: FF_X36_Y32_N3
\regfile|regs[6][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[6][10]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[6][10]~q\);

-- Location: FF_X35_Y32_N3
\regfile|regs[4][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[10]~23_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[4][10]~q\);

-- Location: LCCOMB_X35_Y32_N24
\regfile|regs[5][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[5][10]~feeder_combout\ = \regfile_writedata_mux|y[10]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[10]~23_combout\,
	combout => \regfile|regs[5][10]~feeder_combout\);

-- Location: FF_X35_Y32_N25
\regfile|regs[5][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[5][10]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[5][10]~q\);

-- Location: LCCOMB_X35_Y32_N2
\regfile|Mux53~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux53~14_combout\ = (\ir|q\(16) & ((\ir|q\(17)) # ((\regfile|regs[5][10]~q\)))) # (!\ir|q\(16) & (!\ir|q\(17) & (\regfile|regs[4][10]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(16),
	datab => \ir|q\(17),
	datac => \regfile|regs[4][10]~q\,
	datad => \regfile|regs[5][10]~q\,
	combout => \regfile|Mux53~14_combout\);

-- Location: FF_X36_Y33_N1
\regfile|regs[7][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[10]~23_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[7][10]~q\);

-- Location: LCCOMB_X36_Y33_N0
\regfile|Mux53~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux53~15_combout\ = (\regfile|Mux53~14_combout\ & (((\regfile|regs[7][10]~q\) # (!\ir|q\(17))))) # (!\regfile|Mux53~14_combout\ & (\regfile|regs[6][10]~q\ & ((\ir|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[6][10]~q\,
	datab => \regfile|Mux53~14_combout\,
	datac => \regfile|regs[7][10]~q\,
	datad => \ir|q\(17),
	combout => \regfile|Mux53~15_combout\);

-- Location: FF_X39_Y33_N29
\regfile|regs[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[10]~23_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[3][10]~q\);

-- Location: LCCOMB_X39_Y33_N28
\regfile|Mux53~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux53~17_combout\ = (\regfile|Mux53~16_combout\ & (((\regfile|regs[3][10]~q\) # (!\regfile|rd_data1[3]~4_combout\)))) # (!\regfile|Mux53~16_combout\ & (\regfile|Mux53~15_combout\ & ((\regfile|rd_data1[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux53~16_combout\,
	datab => \regfile|Mux53~15_combout\,
	datac => \regfile|regs[3][10]~q\,
	datad => \regfile|rd_data1[3]~4_combout\,
	combout => \regfile|Mux53~17_combout\);

-- Location: LCCOMB_X40_Y29_N28
\regfile|regs[9][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[9][10]~feeder_combout\ = \regfile_writedata_mux|y[10]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[10]~23_combout\,
	combout => \regfile|regs[9][10]~feeder_combout\);

-- Location: FF_X40_Y29_N29
\regfile|regs[9][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[9][10]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[9][10]~q\);

-- Location: FF_X41_Y29_N19
\regfile|regs[11][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[10]~23_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[11][10]~q\);

-- Location: FF_X41_Y29_N17
\regfile|regs[8][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[10]~23_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[8][10]~q\);

-- Location: LCCOMB_X39_Y30_N26
\regfile|regs[10][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[10][10]~feeder_combout\ = \regfile_writedata_mux|y[10]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[10]~23_combout\,
	combout => \regfile|regs[10][10]~feeder_combout\);

-- Location: FF_X39_Y30_N27
\regfile|regs[10][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[10][10]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[10][10]~q\);

-- Location: LCCOMB_X41_Y29_N16
\regfile|Mux53~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux53~12_combout\ = (\ir|q\(16) & (\ir|q\(17))) # (!\ir|q\(16) & ((\ir|q\(17) & ((\regfile|regs[10][10]~q\))) # (!\ir|q\(17) & (\regfile|regs[8][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(16),
	datab => \ir|q\(17),
	datac => \regfile|regs[8][10]~q\,
	datad => \regfile|regs[10][10]~q\,
	combout => \regfile|Mux53~12_combout\);

-- Location: LCCOMB_X41_Y29_N18
\regfile|Mux53~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux53~13_combout\ = (\ir|q\(16) & ((\regfile|Mux53~12_combout\ & ((\regfile|regs[11][10]~q\))) # (!\regfile|Mux53~12_combout\ & (\regfile|regs[9][10]~q\)))) # (!\ir|q\(16) & (((\regfile|Mux53~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(16),
	datab => \regfile|regs[9][10]~q\,
	datac => \regfile|regs[11][10]~q\,
	datad => \regfile|Mux53~12_combout\,
	combout => \regfile|Mux53~13_combout\);

-- Location: LCCOMB_X39_Y33_N6
\regfile|Mux53~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux53~18_combout\ = (\regfile|rd_data1[3]~3_combout\ & (((\regfile|Mux53~13_combout\) # (\regfile|rd_data1[3]~2_combout\)))) # (!\regfile|rd_data1[3]~3_combout\ & (\regfile|Mux53~17_combout\ & ((!\regfile|rd_data1[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rd_data1[3]~3_combout\,
	datab => \regfile|Mux53~17_combout\,
	datac => \regfile|Mux53~13_combout\,
	datad => \regfile|rd_data1[3]~2_combout\,
	combout => \regfile|Mux53~18_combout\);

-- Location: LCCOMB_X35_Y29_N12
\regfile|regs[23][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[23][10]~feeder_combout\ = \regfile_writedata_mux|y[10]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[10]~23_combout\,
	combout => \regfile|regs[23][10]~feeder_combout\);

-- Location: FF_X35_Y29_N13
\regfile|regs[23][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[23][10]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[23][10]~q\);

-- Location: FF_X35_Y29_N23
\regfile|regs[19][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[10]~23_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[19][10]~q\);

-- Location: LCCOMB_X35_Y29_N22
\regfile|Mux53~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux53~9_combout\ = (\ir|q\(18) & ((\regfile|regs[23][10]~q\) # ((\ir|q\(19))))) # (!\ir|q\(18) & (((\regfile|regs[19][10]~q\ & !\ir|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[23][10]~q\,
	datab => \ir|q\(18),
	datac => \regfile|regs[19][10]~q\,
	datad => \ir|q\(19),
	combout => \regfile|Mux53~9_combout\);

-- Location: LCCOMB_X36_Y30_N24
\regfile|regs[27][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[27][10]~feeder_combout\ = \regfile_writedata_mux|y[10]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[10]~23_combout\,
	combout => \regfile|regs[27][10]~feeder_combout\);

-- Location: FF_X36_Y30_N25
\regfile|regs[27][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[27][10]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[27][10]~q\);

-- Location: FF_X36_Y30_N11
\regfile|regs[31][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[10]~23_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[31][10]~q\);

-- Location: LCCOMB_X36_Y30_N10
\regfile|Mux53~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux53~10_combout\ = (\regfile|Mux53~9_combout\ & (((\regfile|regs[31][10]~q\) # (!\ir|q\(19))))) # (!\regfile|Mux53~9_combout\ & (\regfile|regs[27][10]~q\ & ((\ir|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux53~9_combout\,
	datab => \regfile|regs[27][10]~q\,
	datac => \regfile|regs[31][10]~q\,
	datad => \ir|q\(19),
	combout => \regfile|Mux53~10_combout\);

-- Location: LCCOMB_X41_Y35_N4
\regfile|regs[22][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[22][10]~feeder_combout\ = \regfile_writedata_mux|y[10]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[10]~23_combout\,
	combout => \regfile|regs[22][10]~feeder_combout\);

-- Location: FF_X41_Y35_N5
\regfile|regs[22][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[22][10]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[22][10]~q\);

-- Location: FF_X41_Y35_N7
\regfile|regs[18][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[10]~23_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[18][10]~q\);

-- Location: LCCOMB_X41_Y35_N6
\regfile|Mux53~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux53~2_combout\ = (\ir|q\(18) & ((\regfile|regs[22][10]~q\) # ((\ir|q\(19))))) # (!\ir|q\(18) & (((\regfile|regs[18][10]~q\ & !\ir|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \regfile|regs[22][10]~q\,
	datac => \regfile|regs[18][10]~q\,
	datad => \ir|q\(19),
	combout => \regfile|Mux53~2_combout\);

-- Location: LCCOMB_X39_Y30_N16
\regfile|regs[26][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[26][10]~feeder_combout\ = \regfile_writedata_mux|y[10]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[10]~23_combout\,
	combout => \regfile|regs[26][10]~feeder_combout\);

-- Location: FF_X39_Y30_N17
\regfile|regs[26][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[26][10]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[26][10]~q\);

-- Location: FF_X39_Y34_N5
\regfile|regs[30][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[10]~23_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[30][10]~q\);

-- Location: LCCOMB_X39_Y34_N4
\regfile|Mux53~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux53~3_combout\ = (\regfile|Mux53~2_combout\ & (((\regfile|regs[30][10]~q\) # (!\ir|q\(19))))) # (!\regfile|Mux53~2_combout\ & (\regfile|regs[26][10]~q\ & ((\ir|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux53~2_combout\,
	datab => \regfile|regs[26][10]~q\,
	datac => \regfile|regs[30][10]~q\,
	datad => \ir|q\(19),
	combout => \regfile|Mux53~3_combout\);

-- Location: LCCOMB_X39_Y35_N16
\regfile|regs[20][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[20][10]~feeder_combout\ = \regfile_writedata_mux|y[10]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[10]~23_combout\,
	combout => \regfile|regs[20][10]~feeder_combout\);

-- Location: FF_X39_Y35_N17
\regfile|regs[20][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[20][10]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[20][10]~q\);

-- Location: FF_X39_Y35_N3
\regfile|regs[28][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[10]~23_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[28][10]~q\);

-- Location: FF_X40_Y35_N7
\regfile|regs[16][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[10]~23_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[16][10]~q\);

-- Location: LCCOMB_X40_Y35_N28
\regfile|regs[24][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[24][10]~feeder_combout\ = \regfile_writedata_mux|y[10]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[10]~23_combout\,
	combout => \regfile|regs[24][10]~feeder_combout\);

-- Location: FF_X40_Y35_N29
\regfile|regs[24][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[24][10]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[24][10]~q\);

-- Location: LCCOMB_X40_Y35_N6
\regfile|Mux53~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux53~6_combout\ = (\ir|q\(18) & (\ir|q\(19))) # (!\ir|q\(18) & ((\ir|q\(19) & ((\regfile|regs[24][10]~q\))) # (!\ir|q\(19) & (\regfile|regs[16][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \ir|q\(19),
	datac => \regfile|regs[16][10]~q\,
	datad => \regfile|regs[24][10]~q\,
	combout => \regfile|Mux53~6_combout\);

-- Location: LCCOMB_X39_Y35_N2
\regfile|Mux53~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux53~7_combout\ = (\ir|q\(18) & ((\regfile|Mux53~6_combout\ & ((\regfile|regs[28][10]~q\))) # (!\regfile|Mux53~6_combout\ & (\regfile|regs[20][10]~q\)))) # (!\ir|q\(18) & (((\regfile|Mux53~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \regfile|regs[20][10]~q\,
	datac => \regfile|regs[28][10]~q\,
	datad => \regfile|Mux53~6_combout\,
	combout => \regfile|Mux53~7_combout\);

-- Location: FF_X38_Y32_N11
\regfile|regs[17][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[10]~23_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[17][10]~q\);

-- Location: LCCOMB_X38_Y32_N0
\regfile|regs[25][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[25][10]~feeder_combout\ = \regfile_writedata_mux|y[10]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[10]~23_combout\,
	combout => \regfile|regs[25][10]~feeder_combout\);

-- Location: FF_X38_Y32_N1
\regfile|regs[25][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[25][10]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[25][10]~q\);

-- Location: LCCOMB_X38_Y32_N10
\regfile|Mux53~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux53~4_combout\ = (\ir|q\(19) & ((\ir|q\(18)) # ((\regfile|regs[25][10]~q\)))) # (!\ir|q\(19) & (!\ir|q\(18) & (\regfile|regs[17][10]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(19),
	datab => \ir|q\(18),
	datac => \regfile|regs[17][10]~q\,
	datad => \regfile|regs[25][10]~q\,
	combout => \regfile|Mux53~4_combout\);

-- Location: LCCOMB_X41_Y32_N4
\regfile|regs[21][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[21][10]~feeder_combout\ = \regfile_writedata_mux|y[10]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[10]~23_combout\,
	combout => \regfile|regs[21][10]~feeder_combout\);

-- Location: FF_X41_Y32_N5
\regfile|regs[21][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[21][10]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[21][10]~q\);

-- Location: FF_X41_Y32_N23
\regfile|regs[29][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[10]~23_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[29][10]~q\);

-- Location: LCCOMB_X41_Y32_N22
\regfile|Mux53~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux53~5_combout\ = (\regfile|Mux53~4_combout\ & (((\regfile|regs[29][10]~q\) # (!\ir|q\(18))))) # (!\regfile|Mux53~4_combout\ & (\regfile|regs[21][10]~q\ & ((\ir|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux53~4_combout\,
	datab => \regfile|regs[21][10]~q\,
	datac => \regfile|regs[29][10]~q\,
	datad => \ir|q\(18),
	combout => \regfile|Mux53~5_combout\);

-- Location: LCCOMB_X40_Y32_N0
\regfile|Mux53~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux53~8_combout\ = (\ir|q\(17) & (((\ir|q\(16))))) # (!\ir|q\(17) & ((\ir|q\(16) & ((\regfile|Mux53~5_combout\))) # (!\ir|q\(16) & (\regfile|Mux53~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux53~7_combout\,
	datab => \ir|q\(17),
	datac => \ir|q\(16),
	datad => \regfile|Mux53~5_combout\,
	combout => \regfile|Mux53~8_combout\);

-- Location: LCCOMB_X40_Y32_N10
\regfile|Mux53~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux53~11_combout\ = (\ir|q\(17) & ((\regfile|Mux53~8_combout\ & (\regfile|Mux53~10_combout\)) # (!\regfile|Mux53~8_combout\ & ((\regfile|Mux53~3_combout\))))) # (!\ir|q\(17) & (((\regfile|Mux53~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux53~10_combout\,
	datab => \ir|q\(17),
	datac => \regfile|Mux53~3_combout\,
	datad => \regfile|Mux53~8_combout\,
	combout => \regfile|Mux53~11_combout\);

-- Location: FF_X41_Y36_N9
\regfile|regs[15][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile_writedata_mux|y[10]~23_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[15][10]~q\);

-- Location: FF_X41_Y34_N9
\regfile|regs[14][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[10]~23_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[14][10]~q\);

-- Location: FF_X41_Y34_N11
\regfile|regs[12][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[10]~23_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[12][10]~q\);

-- Location: LCCOMB_X43_Y34_N22
\regfile|regs[13][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[13][10]~feeder_combout\ = \regfile_writedata_mux|y[10]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[10]~23_combout\,
	combout => \regfile|regs[13][10]~feeder_combout\);

-- Location: FF_X43_Y34_N23
\regfile|regs[13][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[13][10]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[13][10]~q\);

-- Location: LCCOMB_X41_Y34_N10
\regfile|Mux53~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux53~19_combout\ = (\ir|q\(17) & (\ir|q\(16))) # (!\ir|q\(17) & ((\ir|q\(16) & ((\regfile|regs[13][10]~q\))) # (!\ir|q\(16) & (\regfile|regs[12][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \ir|q\(16),
	datac => \regfile|regs[12][10]~q\,
	datad => \regfile|regs[13][10]~q\,
	combout => \regfile|Mux53~19_combout\);

-- Location: LCCOMB_X41_Y34_N8
\regfile|Mux53~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux53~20_combout\ = (\ir|q\(17) & ((\regfile|Mux53~19_combout\ & (\regfile|regs[15][10]~q\)) # (!\regfile|Mux53~19_combout\ & ((\regfile|regs[14][10]~q\))))) # (!\ir|q\(17) & (((\regfile|Mux53~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \regfile|regs[15][10]~q\,
	datac => \regfile|regs[14][10]~q\,
	datad => \regfile|Mux53~19_combout\,
	combout => \regfile|Mux53~20_combout\);

-- Location: LCCOMB_X39_Y33_N0
\regfile|Mux53~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux53~21_combout\ = (\regfile|Mux53~18_combout\ & (((\regfile|Mux53~20_combout\) # (!\regfile|rd_data1[3]~2_combout\)))) # (!\regfile|Mux53~18_combout\ & (\regfile|Mux53~11_combout\ & ((\regfile|rd_data1[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux53~18_combout\,
	datab => \regfile|Mux53~11_combout\,
	datac => \regfile|Mux53~20_combout\,
	datad => \regfile|rd_data1[3]~2_combout\,
	combout => \regfile|Mux53~21_combout\);

-- Location: LCCOMB_X46_Y34_N4
\regfile|Mux53~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux53~22_combout\ = (\regfile|Mux53~21_combout\ & ((\ir|q\(18)) # ((\ir|q\(16)) # (\regfile|rd_data1[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux53~21_combout\,
	datab => \ir|q\(18),
	datac => \ir|q\(16),
	datad => \regfile|rd_data1[3]~6_combout\,
	combout => \regfile|Mux53~22_combout\);

-- Location: FF_X46_Y34_N5
\regfile|rd_data1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|Mux53~22_combout\,
	ena => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rd_data1\(10));

-- Location: LCCOMB_X50_Y34_N10
\reg_b|q[10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_b|q[10]~feeder_combout\ = \regfile|rd_data1\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile|rd_data1\(10),
	combout => \reg_b|q[10]~feeder_combout\);

-- Location: FF_X50_Y34_N11
\reg_b|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_b|q[10]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_b|q\(10));

-- Location: LCCOMB_X41_Y36_N6
\mem_module|temp_data_out[9]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mem_module|temp_data_out\(9) = (GLOBAL(\MemRead~inputclkctrl_outclk\) & (\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(9))) # (!GLOBAL(\MemRead~inputclkctrl_outclk\) & ((\mem_module|temp_data_out\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(9),
	datac => \MemRead~inputclkctrl_outclk\,
	datad => \mem_module|temp_data_out\(9),
	combout => \mem_module|temp_data_out\(9));

-- Location: FF_X41_Y36_N7
\mem_data_reg|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem_module|temp_data_out\(9),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_data_reg|q\(9));

-- Location: LCCOMB_X41_Y36_N16
\regfile_writedata_mux|y[9]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile_writedata_mux|y[9]~21_combout\ = (\MemToReg~input_o\ & \mem_data_reg|q\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemToReg~input_o\,
	datac => \mem_data_reg|q\(9),
	combout => \regfile_writedata_mux|y[9]~21_combout\);

-- Location: FF_X38_Y33_N17
\regfile|regs[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[9]~21_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[1][9]~q\);

-- Location: LCCOMB_X40_Y33_N30
\regfile|regs[2][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[2][9]~feeder_combout\ = \regfile_writedata_mux|y[9]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[9]~21_combout\,
	combout => \regfile|regs[2][9]~feeder_combout\);

-- Location: FF_X40_Y33_N31
\regfile|regs[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[2][9]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[2][9]~q\);

-- Location: LCCOMB_X38_Y33_N16
\regfile|Mux54~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux54~16_combout\ = (\regfile|rd_data1[3]~4_combout\ & (\regfile|rd_data1[3]~5_combout\)) # (!\regfile|rd_data1[3]~4_combout\ & ((\regfile|rd_data1[3]~5_combout\ & ((\regfile|regs[2][9]~q\))) # (!\regfile|rd_data1[3]~5_combout\ & 
-- (\regfile|regs[1][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rd_data1[3]~4_combout\,
	datab => \regfile|rd_data1[3]~5_combout\,
	datac => \regfile|regs[1][9]~q\,
	datad => \regfile|regs[2][9]~q\,
	combout => \regfile|Mux54~16_combout\);

-- Location: FF_X38_Y33_N19
\regfile|regs[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[9]~21_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[3][9]~q\);

-- Location: LCCOMB_X36_Y32_N6
\regfile|regs[6][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[6][9]~feeder_combout\ = \regfile_writedata_mux|y[9]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[9]~21_combout\,
	combout => \regfile|regs[6][9]~feeder_combout\);

-- Location: FF_X36_Y32_N7
\regfile|regs[6][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[6][9]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[6][9]~q\);

-- Location: LCCOMB_X35_Y32_N26
\regfile|regs[5][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[5][9]~feeder_combout\ = \regfile_writedata_mux|y[9]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[9]~21_combout\,
	combout => \regfile|regs[5][9]~feeder_combout\);

-- Location: FF_X35_Y32_N27
\regfile|regs[5][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[5][9]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[5][9]~q\);

-- Location: FF_X35_Y32_N29
\regfile|regs[4][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[9]~21_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[4][9]~q\);

-- Location: LCCOMB_X35_Y32_N28
\regfile|Mux54~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux54~14_combout\ = (\ir|q\(17) & (((\ir|q\(16))))) # (!\ir|q\(17) & ((\ir|q\(16) & (\regfile|regs[5][9]~q\)) # (!\ir|q\(16) & ((\regfile|regs[4][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[5][9]~q\,
	datab => \ir|q\(17),
	datac => \regfile|regs[4][9]~q\,
	datad => \ir|q\(16),
	combout => \regfile|Mux54~14_combout\);

-- Location: FF_X36_Y33_N11
\regfile|regs[7][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[9]~21_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[7][9]~q\);

-- Location: LCCOMB_X36_Y33_N10
\regfile|Mux54~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux54~15_combout\ = (\regfile|Mux54~14_combout\ & (((\regfile|regs[7][9]~q\) # (!\ir|q\(17))))) # (!\regfile|Mux54~14_combout\ & (\regfile|regs[6][9]~q\ & ((\ir|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[6][9]~q\,
	datab => \regfile|Mux54~14_combout\,
	datac => \regfile|regs[7][9]~q\,
	datad => \ir|q\(17),
	combout => \regfile|Mux54~15_combout\);

-- Location: LCCOMB_X38_Y33_N18
\regfile|Mux54~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux54~17_combout\ = (\regfile|rd_data1[3]~4_combout\ & ((\regfile|Mux54~16_combout\ & (\regfile|regs[3][9]~q\)) # (!\regfile|Mux54~16_combout\ & ((\regfile|Mux54~15_combout\))))) # (!\regfile|rd_data1[3]~4_combout\ & (\regfile|Mux54~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rd_data1[3]~4_combout\,
	datab => \regfile|Mux54~16_combout\,
	datac => \regfile|regs[3][9]~q\,
	datad => \regfile|Mux54~15_combout\,
	combout => \regfile|Mux54~17_combout\);

-- Location: FF_X41_Y29_N9
\regfile|regs[8][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[9]~21_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[8][9]~q\);

-- Location: LCCOMB_X39_Y30_N2
\regfile|regs[10][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[10][9]~feeder_combout\ = \regfile_writedata_mux|y[9]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[9]~21_combout\,
	combout => \regfile|regs[10][9]~feeder_combout\);

-- Location: FF_X39_Y30_N3
\regfile|regs[10][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[10][9]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[10][9]~q\);

-- Location: LCCOMB_X41_Y29_N8
\regfile|Mux54~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux54~12_combout\ = (\ir|q\(16) & (\ir|q\(17))) # (!\ir|q\(16) & ((\ir|q\(17) & ((\regfile|regs[10][9]~q\))) # (!\ir|q\(17) & (\regfile|regs[8][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(16),
	datab => \ir|q\(17),
	datac => \regfile|regs[8][9]~q\,
	datad => \regfile|regs[10][9]~q\,
	combout => \regfile|Mux54~12_combout\);

-- Location: FF_X41_Y29_N27
\regfile|regs[11][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[9]~21_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[11][9]~q\);

-- Location: LCCOMB_X40_Y29_N8
\regfile|regs[9][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[9][9]~feeder_combout\ = \regfile_writedata_mux|y[9]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[9]~21_combout\,
	combout => \regfile|regs[9][9]~feeder_combout\);

-- Location: FF_X40_Y29_N9
\regfile|regs[9][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[9][9]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[9][9]~q\);

-- Location: LCCOMB_X41_Y29_N26
\regfile|Mux54~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux54~13_combout\ = (\ir|q\(16) & ((\regfile|Mux54~12_combout\ & (\regfile|regs[11][9]~q\)) # (!\regfile|Mux54~12_combout\ & ((\regfile|regs[9][9]~q\))))) # (!\ir|q\(16) & (\regfile|Mux54~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(16),
	datab => \regfile|Mux54~12_combout\,
	datac => \regfile|regs[11][9]~q\,
	datad => \regfile|regs[9][9]~q\,
	combout => \regfile|Mux54~13_combout\);

-- Location: LCCOMB_X38_Y33_N12
\regfile|Mux54~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux54~18_combout\ = (\regfile|rd_data1[3]~3_combout\ & (((\regfile|rd_data1[3]~2_combout\) # (\regfile|Mux54~13_combout\)))) # (!\regfile|rd_data1[3]~3_combout\ & (\regfile|Mux54~17_combout\ & (!\regfile|rd_data1[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux54~17_combout\,
	datab => \regfile|rd_data1[3]~3_combout\,
	datac => \regfile|rd_data1[3]~2_combout\,
	datad => \regfile|Mux54~13_combout\,
	combout => \regfile|Mux54~18_combout\);

-- Location: LCCOMB_X42_Y34_N28
\regfile|regs[13][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[13][9]~feeder_combout\ = \regfile_writedata_mux|y[9]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[9]~21_combout\,
	combout => \regfile|regs[13][9]~feeder_combout\);

-- Location: FF_X42_Y34_N29
\regfile|regs[13][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[13][9]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[13][9]~q\);

-- Location: FF_X41_Y34_N19
\regfile|regs[12][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[9]~21_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[12][9]~q\);

-- Location: LCCOMB_X41_Y34_N18
\regfile|Mux54~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux54~19_combout\ = (\ir|q\(17) & (((\ir|q\(16))))) # (!\ir|q\(17) & ((\ir|q\(16) & (\regfile|regs[13][9]~q\)) # (!\ir|q\(16) & ((\regfile|regs[12][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \regfile|regs[13][9]~q\,
	datac => \regfile|regs[12][9]~q\,
	datad => \ir|q\(16),
	combout => \regfile|Mux54~19_combout\);

-- Location: FF_X41_Y34_N1
\regfile|regs[14][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[9]~21_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[14][9]~q\);

-- Location: FF_X41_Y36_N17
\regfile|regs[15][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile_writedata_mux|y[9]~21_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[15][9]~q\);

-- Location: LCCOMB_X41_Y34_N0
\regfile|Mux54~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux54~20_combout\ = (\ir|q\(17) & ((\regfile|Mux54~19_combout\ & ((\regfile|regs[15][9]~q\))) # (!\regfile|Mux54~19_combout\ & (\regfile|regs[14][9]~q\)))) # (!\ir|q\(17) & (\regfile|Mux54~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \regfile|Mux54~19_combout\,
	datac => \regfile|regs[14][9]~q\,
	datad => \regfile|regs[15][9]~q\,
	combout => \regfile|Mux54~20_combout\);

-- Location: LCCOMB_X41_Y35_N28
\regfile|regs[22][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[22][9]~feeder_combout\ = \regfile_writedata_mux|y[9]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[9]~21_combout\,
	combout => \regfile|regs[22][9]~feeder_combout\);

-- Location: FF_X41_Y35_N29
\regfile|regs[22][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[22][9]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[22][9]~q\);

-- Location: FF_X41_Y35_N31
\regfile|regs[18][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[9]~21_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[18][9]~q\);

-- Location: LCCOMB_X41_Y35_N30
\regfile|Mux54~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux54~2_combout\ = (\ir|q\(18) & ((\regfile|regs[22][9]~q\) # ((\ir|q\(19))))) # (!\ir|q\(18) & (((\regfile|regs[18][9]~q\ & !\ir|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \regfile|regs[22][9]~q\,
	datac => \regfile|regs[18][9]~q\,
	datad => \ir|q\(19),
	combout => \regfile|Mux54~2_combout\);

-- Location: FF_X39_Y34_N9
\regfile|regs[30][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[9]~21_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[30][9]~q\);

-- Location: LCCOMB_X39_Y30_N24
\regfile|regs[26][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[26][9]~feeder_combout\ = \regfile_writedata_mux|y[9]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[9]~21_combout\,
	combout => \regfile|regs[26][9]~feeder_combout\);

-- Location: FF_X39_Y30_N25
\regfile|regs[26][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[26][9]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[26][9]~q\);

-- Location: LCCOMB_X39_Y34_N8
\regfile|Mux54~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux54~3_combout\ = (\regfile|Mux54~2_combout\ & (((\regfile|regs[30][9]~q\)) # (!\ir|q\(19)))) # (!\regfile|Mux54~2_combout\ & (\ir|q\(19) & ((\regfile|regs[26][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux54~2_combout\,
	datab => \ir|q\(19),
	datac => \regfile|regs[30][9]~q\,
	datad => \regfile|regs[26][9]~q\,
	combout => \regfile|Mux54~3_combout\);

-- Location: LCCOMB_X39_Y35_N0
\regfile|regs[20][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[20][9]~feeder_combout\ = \regfile_writedata_mux|y[9]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[9]~21_combout\,
	combout => \regfile|regs[20][9]~feeder_combout\);

-- Location: FF_X39_Y35_N1
\regfile|regs[20][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[20][9]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[20][9]~q\);

-- Location: FF_X39_Y35_N19
\regfile|regs[28][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[9]~21_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[28][9]~q\);

-- Location: FF_X40_Y35_N31
\regfile|regs[16][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[9]~21_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[16][9]~q\);

-- Location: LCCOMB_X40_Y35_N20
\regfile|regs[24][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[24][9]~feeder_combout\ = \regfile_writedata_mux|y[9]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[9]~21_combout\,
	combout => \regfile|regs[24][9]~feeder_combout\);

-- Location: FF_X40_Y35_N21
\regfile|regs[24][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[24][9]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[24][9]~q\);

-- Location: LCCOMB_X40_Y35_N30
\regfile|Mux54~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux54~6_combout\ = (\ir|q\(18) & (\ir|q\(19))) # (!\ir|q\(18) & ((\ir|q\(19) & ((\regfile|regs[24][9]~q\))) # (!\ir|q\(19) & (\regfile|regs[16][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \ir|q\(19),
	datac => \regfile|regs[16][9]~q\,
	datad => \regfile|regs[24][9]~q\,
	combout => \regfile|Mux54~6_combout\);

-- Location: LCCOMB_X39_Y35_N18
\regfile|Mux54~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux54~7_combout\ = (\ir|q\(18) & ((\regfile|Mux54~6_combout\ & ((\regfile|regs[28][9]~q\))) # (!\regfile|Mux54~6_combout\ & (\regfile|regs[20][9]~q\)))) # (!\ir|q\(18) & (((\regfile|Mux54~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \regfile|regs[20][9]~q\,
	datac => \regfile|regs[28][9]~q\,
	datad => \regfile|Mux54~6_combout\,
	combout => \regfile|Mux54~7_combout\);

-- Location: LCCOMB_X38_Y32_N8
\regfile|regs[25][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[25][9]~feeder_combout\ = \regfile_writedata_mux|y[9]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[9]~21_combout\,
	combout => \regfile|regs[25][9]~feeder_combout\);

-- Location: FF_X38_Y32_N9
\regfile|regs[25][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[25][9]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[25][9]~q\);

-- Location: FF_X38_Y32_N27
\regfile|regs[17][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[9]~21_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[17][9]~q\);

-- Location: LCCOMB_X38_Y32_N26
\regfile|Mux54~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux54~4_combout\ = (\ir|q\(19) & ((\regfile|regs[25][9]~q\) # ((\ir|q\(18))))) # (!\ir|q\(19) & (((\regfile|regs[17][9]~q\ & !\ir|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(19),
	datab => \regfile|regs[25][9]~q\,
	datac => \regfile|regs[17][9]~q\,
	datad => \ir|q\(18),
	combout => \regfile|Mux54~4_combout\);

-- Location: LCCOMB_X41_Y32_N16
\regfile|regs[21][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[21][9]~feeder_combout\ = \regfile_writedata_mux|y[9]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[9]~21_combout\,
	combout => \regfile|regs[21][9]~feeder_combout\);

-- Location: FF_X41_Y32_N17
\regfile|regs[21][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[21][9]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[21][9]~q\);

-- Location: FF_X41_Y32_N19
\regfile|regs[29][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[9]~21_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[29][9]~q\);

-- Location: LCCOMB_X41_Y32_N18
\regfile|Mux54~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux54~5_combout\ = (\regfile|Mux54~4_combout\ & (((\regfile|regs[29][9]~q\) # (!\ir|q\(18))))) # (!\regfile|Mux54~4_combout\ & (\regfile|regs[21][9]~q\ & ((\ir|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux54~4_combout\,
	datab => \regfile|regs[21][9]~q\,
	datac => \regfile|regs[29][9]~q\,
	datad => \ir|q\(18),
	combout => \regfile|Mux54~5_combout\);

-- Location: LCCOMB_X40_Y34_N30
\regfile|Mux54~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux54~8_combout\ = (\ir|q\(17) & (((\ir|q\(16))))) # (!\ir|q\(17) & ((\ir|q\(16) & ((\regfile|Mux54~5_combout\))) # (!\ir|q\(16) & (\regfile|Mux54~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux54~7_combout\,
	datab => \regfile|Mux54~5_combout\,
	datac => \ir|q\(17),
	datad => \ir|q\(16),
	combout => \regfile|Mux54~8_combout\);

-- Location: FF_X35_Y30_N3
\regfile|regs[19][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[9]~21_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[19][9]~q\);

-- Location: LCCOMB_X35_Y30_N0
\regfile|regs[23][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[23][9]~feeder_combout\ = \regfile_writedata_mux|y[9]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[9]~21_combout\,
	combout => \regfile|regs[23][9]~feeder_combout\);

-- Location: FF_X35_Y30_N1
\regfile|regs[23][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[23][9]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[23][9]~q\);

-- Location: LCCOMB_X35_Y30_N2
\regfile|Mux54~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux54~9_combout\ = (\ir|q\(19) & (\ir|q\(18))) # (!\ir|q\(19) & ((\ir|q\(18) & ((\regfile|regs[23][9]~q\))) # (!\ir|q\(18) & (\regfile|regs[19][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(19),
	datab => \ir|q\(18),
	datac => \regfile|regs[19][9]~q\,
	datad => \regfile|regs[23][9]~q\,
	combout => \regfile|Mux54~9_combout\);

-- Location: LCCOMB_X36_Y30_N16
\regfile|regs[27][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[27][9]~feeder_combout\ = \regfile_writedata_mux|y[9]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[9]~21_combout\,
	combout => \regfile|regs[27][9]~feeder_combout\);

-- Location: FF_X36_Y30_N17
\regfile|regs[27][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[27][9]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[27][9]~q\);

-- Location: FF_X36_Y30_N19
\regfile|regs[31][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[9]~21_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[31][9]~q\);

-- Location: LCCOMB_X36_Y30_N18
\regfile|Mux54~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux54~10_combout\ = (\regfile|Mux54~9_combout\ & (((\regfile|regs[31][9]~q\) # (!\ir|q\(19))))) # (!\regfile|Mux54~9_combout\ & (\regfile|regs[27][9]~q\ & ((\ir|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux54~9_combout\,
	datab => \regfile|regs[27][9]~q\,
	datac => \regfile|regs[31][9]~q\,
	datad => \ir|q\(19),
	combout => \regfile|Mux54~10_combout\);

-- Location: LCCOMB_X40_Y34_N24
\regfile|Mux54~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux54~11_combout\ = (\ir|q\(17) & ((\regfile|Mux54~8_combout\ & ((\regfile|Mux54~10_combout\))) # (!\regfile|Mux54~8_combout\ & (\regfile|Mux54~3_combout\)))) # (!\ir|q\(17) & (((\regfile|Mux54~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux54~3_combout\,
	datab => \ir|q\(17),
	datac => \regfile|Mux54~8_combout\,
	datad => \regfile|Mux54~10_combout\,
	combout => \regfile|Mux54~11_combout\);

-- Location: LCCOMB_X40_Y34_N2
\regfile|Mux54~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux54~21_combout\ = (\regfile|Mux54~18_combout\ & (((\regfile|Mux54~20_combout\)) # (!\regfile|rd_data1[3]~2_combout\))) # (!\regfile|Mux54~18_combout\ & (\regfile|rd_data1[3]~2_combout\ & ((\regfile|Mux54~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux54~18_combout\,
	datab => \regfile|rd_data1[3]~2_combout\,
	datac => \regfile|Mux54~20_combout\,
	datad => \regfile|Mux54~11_combout\,
	combout => \regfile|Mux54~21_combout\);

-- Location: LCCOMB_X49_Y34_N0
\regfile|Mux54~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux54~22_combout\ = (\regfile|Mux54~21_combout\ & ((\regfile|rd_data1[3]~6_combout\) # ((\ir|q\(16)) # (\ir|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux54~21_combout\,
	datab => \regfile|rd_data1[3]~6_combout\,
	datac => \ir|q\(16),
	datad => \ir|q\(18),
	combout => \regfile|Mux54~22_combout\);

-- Location: FF_X49_Y34_N1
\regfile|rd_data1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|Mux54~22_combout\,
	ena => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rd_data1\(9));

-- Location: LCCOMB_X49_Y34_N4
\reg_b|q[9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_b|q[9]~feeder_combout\ = \regfile|rd_data1\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile|rd_data1\(9),
	combout => \reg_b|q[9]~feeder_combout\);

-- Location: FF_X49_Y34_N5
\reg_b|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_b|q[9]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_b|q\(9));

-- Location: LCCOMB_X54_Y34_N10
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_b\(8),
	datad => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9),
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout\);

-- Location: FF_X54_Y34_N11
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout\,
	ena => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8));

-- Location: LCCOMB_X45_Y36_N24
\mem_module|temp_data_out[8]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mem_module|temp_data_out\(8) = (GLOBAL(\MemRead~inputclkctrl_outclk\) & (\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(8))) # (!GLOBAL(\MemRead~inputclkctrl_outclk\) & ((\mem_module|temp_data_out\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(8),
	datac => \MemRead~inputclkctrl_outclk\,
	datad => \mem_module|temp_data_out\(8),
	combout => \mem_module|temp_data_out\(8));

-- Location: FF_X45_Y36_N25
\mem_data_reg|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem_module|temp_data_out\(8),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_data_reg|q\(8));

-- Location: LCCOMB_X41_Y36_N18
\regfile_writedata_mux|y[8]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile_writedata_mux|y[8]~19_combout\ = (\mem_data_reg|q\(8) & \MemToReg~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem_data_reg|q\(8),
	datad => \MemToReg~input_o\,
	combout => \regfile_writedata_mux|y[8]~19_combout\);

-- Location: LCCOMB_X35_Y33_N28
\regfile|regs[6][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[6][8]~feeder_combout\ = \regfile_writedata_mux|y[8]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[8]~19_combout\,
	combout => \regfile|regs[6][8]~feeder_combout\);

-- Location: FF_X35_Y33_N29
\regfile|regs[6][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[6][8]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[6][8]~q\);

-- Location: LCCOMB_X36_Y33_N2
\regfile|regs[5][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[5][8]~feeder_combout\ = \regfile_writedata_mux|y[8]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[8]~19_combout\,
	combout => \regfile|regs[5][8]~feeder_combout\);

-- Location: FF_X36_Y33_N3
\regfile|regs[5][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[5][8]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[5][8]~q\);

-- Location: FF_X35_Y33_N7
\regfile|regs[4][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[8]~19_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[4][8]~q\);

-- Location: LCCOMB_X35_Y33_N6
\regfile|Mux55~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux55~14_combout\ = (\ir|q\(16) & ((\regfile|regs[5][8]~q\) # ((\ir|q\(17))))) # (!\ir|q\(16) & (((\regfile|regs[4][8]~q\ & !\ir|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[5][8]~q\,
	datab => \ir|q\(16),
	datac => \regfile|regs[4][8]~q\,
	datad => \ir|q\(17),
	combout => \regfile|Mux55~14_combout\);

-- Location: FF_X36_Y33_N13
\regfile|regs[7][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[8]~19_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[7][8]~q\);

-- Location: LCCOMB_X36_Y33_N12
\regfile|Mux55~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux55~15_combout\ = (\regfile|Mux55~14_combout\ & (((\regfile|regs[7][8]~q\) # (!\ir|q\(17))))) # (!\regfile|Mux55~14_combout\ & (\regfile|regs[6][8]~q\ & ((\ir|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[6][8]~q\,
	datab => \regfile|Mux55~14_combout\,
	datac => \regfile|regs[7][8]~q\,
	datad => \ir|q\(17),
	combout => \regfile|Mux55~15_combout\);

-- Location: FF_X37_Y33_N17
\regfile|regs[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[8]~19_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[3][8]~q\);

-- Location: FF_X37_Y33_N7
\regfile|regs[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[8]~19_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[1][8]~q\);

-- Location: LCCOMB_X36_Y34_N10
\regfile|regs[2][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[2][8]~feeder_combout\ = \regfile_writedata_mux|y[8]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[8]~19_combout\,
	combout => \regfile|regs[2][8]~feeder_combout\);

-- Location: FF_X36_Y34_N11
\regfile|regs[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[2][8]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[2][8]~q\);

-- Location: LCCOMB_X37_Y33_N6
\regfile|Mux55~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux55~16_combout\ = (\regfile|rd_data1[3]~4_combout\ & (\regfile|rd_data1[3]~5_combout\)) # (!\regfile|rd_data1[3]~4_combout\ & ((\regfile|rd_data1[3]~5_combout\ & ((\regfile|regs[2][8]~q\))) # (!\regfile|rd_data1[3]~5_combout\ & 
-- (\regfile|regs[1][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rd_data1[3]~4_combout\,
	datab => \regfile|rd_data1[3]~5_combout\,
	datac => \regfile|regs[1][8]~q\,
	datad => \regfile|regs[2][8]~q\,
	combout => \regfile|Mux55~16_combout\);

-- Location: LCCOMB_X37_Y33_N16
\regfile|Mux55~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux55~17_combout\ = (\regfile|rd_data1[3]~4_combout\ & ((\regfile|Mux55~16_combout\ & ((\regfile|regs[3][8]~q\))) # (!\regfile|Mux55~16_combout\ & (\regfile|Mux55~15_combout\)))) # (!\regfile|rd_data1[3]~4_combout\ & 
-- (((\regfile|Mux55~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux55~15_combout\,
	datab => \regfile|rd_data1[3]~4_combout\,
	datac => \regfile|regs[3][8]~q\,
	datad => \regfile|Mux55~16_combout\,
	combout => \regfile|Mux55~17_combout\);

-- Location: LCCOMB_X40_Y29_N4
\regfile|regs[9][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[9][8]~feeder_combout\ = \regfile_writedata_mux|y[8]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[8]~19_combout\,
	combout => \regfile|regs[9][8]~feeder_combout\);

-- Location: FF_X40_Y29_N5
\regfile|regs[9][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[9][8]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[9][8]~q\);

-- Location: FF_X41_Y29_N11
\regfile|regs[11][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[8]~19_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[11][8]~q\);

-- Location: FF_X41_Y29_N25
\regfile|regs[8][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[8]~19_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[8][8]~q\);

-- Location: LCCOMB_X42_Y29_N18
\regfile|regs[10][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[10][8]~feeder_combout\ = \regfile_writedata_mux|y[8]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[8]~19_combout\,
	combout => \regfile|regs[10][8]~feeder_combout\);

-- Location: FF_X42_Y29_N19
\regfile|regs[10][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[10][8]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[10][8]~q\);

-- Location: LCCOMB_X41_Y29_N24
\regfile|Mux55~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux55~12_combout\ = (\ir|q\(16) & (\ir|q\(17))) # (!\ir|q\(16) & ((\ir|q\(17) & ((\regfile|regs[10][8]~q\))) # (!\ir|q\(17) & (\regfile|regs[8][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(16),
	datab => \ir|q\(17),
	datac => \regfile|regs[8][8]~q\,
	datad => \regfile|regs[10][8]~q\,
	combout => \regfile|Mux55~12_combout\);

-- Location: LCCOMB_X41_Y29_N10
\regfile|Mux55~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux55~13_combout\ = (\ir|q\(16) & ((\regfile|Mux55~12_combout\ & ((\regfile|regs[11][8]~q\))) # (!\regfile|Mux55~12_combout\ & (\regfile|regs[9][8]~q\)))) # (!\ir|q\(16) & (((\regfile|Mux55~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(16),
	datab => \regfile|regs[9][8]~q\,
	datac => \regfile|regs[11][8]~q\,
	datad => \regfile|Mux55~12_combout\,
	combout => \regfile|Mux55~13_combout\);

-- Location: LCCOMB_X38_Y33_N22
\regfile|Mux55~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux55~18_combout\ = (\regfile|rd_data1[3]~3_combout\ & (((\regfile|rd_data1[3]~2_combout\) # (\regfile|Mux55~13_combout\)))) # (!\regfile|rd_data1[3]~3_combout\ & (\regfile|Mux55~17_combout\ & (!\regfile|rd_data1[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux55~17_combout\,
	datab => \regfile|rd_data1[3]~3_combout\,
	datac => \regfile|rd_data1[3]~2_combout\,
	datad => \regfile|Mux55~13_combout\,
	combout => \regfile|Mux55~18_combout\);

-- Location: FF_X35_Y30_N11
\regfile|regs[19][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[8]~19_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[19][8]~q\);

-- Location: LCCOMB_X35_Y30_N24
\regfile|regs[23][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[23][8]~feeder_combout\ = \regfile_writedata_mux|y[8]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[8]~19_combout\,
	combout => \regfile|regs[23][8]~feeder_combout\);

-- Location: FF_X35_Y30_N25
\regfile|regs[23][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[23][8]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[23][8]~q\);

-- Location: LCCOMB_X35_Y30_N10
\regfile|Mux55~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux55~9_combout\ = (\ir|q\(19) & (\ir|q\(18))) # (!\ir|q\(19) & ((\ir|q\(18) & ((\regfile|regs[23][8]~q\))) # (!\ir|q\(18) & (\regfile|regs[19][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(19),
	datab => \ir|q\(18),
	datac => \regfile|regs[19][8]~q\,
	datad => \regfile|regs[23][8]~q\,
	combout => \regfile|Mux55~9_combout\);

-- Location: LCCOMB_X36_Y30_N8
\regfile|regs[27][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[27][8]~feeder_combout\ = \regfile_writedata_mux|y[8]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[8]~19_combout\,
	combout => \regfile|regs[27][8]~feeder_combout\);

-- Location: FF_X36_Y30_N9
\regfile|regs[27][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[27][8]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[27][8]~q\);

-- Location: FF_X36_Y30_N3
\regfile|regs[31][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[8]~19_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[31][8]~q\);

-- Location: LCCOMB_X36_Y30_N2
\regfile|Mux55~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux55~10_combout\ = (\regfile|Mux55~9_combout\ & (((\regfile|regs[31][8]~q\) # (!\ir|q\(19))))) # (!\regfile|Mux55~9_combout\ & (\regfile|regs[27][8]~q\ & ((\ir|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux55~9_combout\,
	datab => \regfile|regs[27][8]~q\,
	datac => \regfile|regs[31][8]~q\,
	datad => \ir|q\(19),
	combout => \regfile|Mux55~10_combout\);

-- Location: LCCOMB_X42_Y35_N4
\regfile|regs[26][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[26][8]~feeder_combout\ = \regfile_writedata_mux|y[8]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[8]~19_combout\,
	combout => \regfile|regs[26][8]~feeder_combout\);

-- Location: FF_X42_Y35_N5
\regfile|regs[26][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[26][8]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[26][8]~q\);

-- Location: FF_X42_Y35_N31
\regfile|regs[30][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[8]~19_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[30][8]~q\);

-- Location: LCCOMB_X41_Y35_N12
\regfile|regs[22][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[22][8]~feeder_combout\ = \regfile_writedata_mux|y[8]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[8]~19_combout\,
	combout => \regfile|regs[22][8]~feeder_combout\);

-- Location: FF_X41_Y35_N13
\regfile|regs[22][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[22][8]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[22][8]~q\);

-- Location: FF_X41_Y35_N15
\regfile|regs[18][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[8]~19_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[18][8]~q\);

-- Location: LCCOMB_X41_Y35_N14
\regfile|Mux55~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux55~2_combout\ = (\ir|q\(18) & ((\regfile|regs[22][8]~q\) # ((\ir|q\(19))))) # (!\ir|q\(18) & (((\regfile|regs[18][8]~q\ & !\ir|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \regfile|regs[22][8]~q\,
	datac => \regfile|regs[18][8]~q\,
	datad => \ir|q\(19),
	combout => \regfile|Mux55~2_combout\);

-- Location: LCCOMB_X42_Y35_N30
\regfile|Mux55~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux55~3_combout\ = (\ir|q\(19) & ((\regfile|Mux55~2_combout\ & ((\regfile|regs[30][8]~q\))) # (!\regfile|Mux55~2_combout\ & (\regfile|regs[26][8]~q\)))) # (!\ir|q\(19) & (((\regfile|Mux55~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[26][8]~q\,
	datab => \ir|q\(19),
	datac => \regfile|regs[30][8]~q\,
	datad => \regfile|Mux55~2_combout\,
	combout => \regfile|Mux55~3_combout\);

-- Location: FF_X38_Y32_N19
\regfile|regs[17][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[8]~19_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[17][8]~q\);

-- Location: LCCOMB_X38_Y32_N24
\regfile|regs[25][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[25][8]~feeder_combout\ = \regfile_writedata_mux|y[8]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[8]~19_combout\,
	combout => \regfile|regs[25][8]~feeder_combout\);

-- Location: FF_X38_Y32_N25
\regfile|regs[25][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[25][8]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[25][8]~q\);

-- Location: LCCOMB_X38_Y32_N18
\regfile|Mux55~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux55~4_combout\ = (\ir|q\(19) & ((\ir|q\(18)) # ((\regfile|regs[25][8]~q\)))) # (!\ir|q\(19) & (!\ir|q\(18) & (\regfile|regs[17][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(19),
	datab => \ir|q\(18),
	datac => \regfile|regs[17][8]~q\,
	datad => \regfile|regs[25][8]~q\,
	combout => \regfile|Mux55~4_combout\);

-- Location: FF_X39_Y32_N11
\regfile|regs[29][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[8]~19_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[29][8]~q\);

-- Location: LCCOMB_X39_Y32_N0
\regfile|regs[21][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[21][8]~feeder_combout\ = \regfile_writedata_mux|y[8]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[8]~19_combout\,
	combout => \regfile|regs[21][8]~feeder_combout\);

-- Location: FF_X39_Y32_N1
\regfile|regs[21][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[21][8]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[21][8]~q\);

-- Location: LCCOMB_X39_Y32_N10
\regfile|Mux55~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux55~5_combout\ = (\ir|q\(18) & ((\regfile|Mux55~4_combout\ & (\regfile|regs[29][8]~q\)) # (!\regfile|Mux55~4_combout\ & ((\regfile|regs[21][8]~q\))))) # (!\ir|q\(18) & (\regfile|Mux55~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \regfile|Mux55~4_combout\,
	datac => \regfile|regs[29][8]~q\,
	datad => \regfile|regs[21][8]~q\,
	combout => \regfile|Mux55~5_combout\);

-- Location: LCCOMB_X39_Y35_N8
\regfile|regs[20][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[20][8]~feeder_combout\ = \regfile_writedata_mux|y[8]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[8]~19_combout\,
	combout => \regfile|regs[20][8]~feeder_combout\);

-- Location: FF_X39_Y35_N9
\regfile|regs[20][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[20][8]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[20][8]~q\);

-- Location: FF_X39_Y35_N27
\regfile|regs[28][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[8]~19_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[28][8]~q\);

-- Location: FF_X40_Y35_N15
\regfile|regs[16][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[8]~19_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[16][8]~q\);

-- Location: LCCOMB_X40_Y35_N12
\regfile|regs[24][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[24][8]~feeder_combout\ = \regfile_writedata_mux|y[8]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[8]~19_combout\,
	combout => \regfile|regs[24][8]~feeder_combout\);

-- Location: FF_X40_Y35_N13
\regfile|regs[24][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[24][8]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[24][8]~q\);

-- Location: LCCOMB_X40_Y35_N14
\regfile|Mux55~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux55~6_combout\ = (\ir|q\(18) & (\ir|q\(19))) # (!\ir|q\(18) & ((\ir|q\(19) & ((\regfile|regs[24][8]~q\))) # (!\ir|q\(19) & (\regfile|regs[16][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \ir|q\(19),
	datac => \regfile|regs[16][8]~q\,
	datad => \regfile|regs[24][8]~q\,
	combout => \regfile|Mux55~6_combout\);

-- Location: LCCOMB_X39_Y35_N26
\regfile|Mux55~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux55~7_combout\ = (\ir|q\(18) & ((\regfile|Mux55~6_combout\ & ((\regfile|regs[28][8]~q\))) # (!\regfile|Mux55~6_combout\ & (\regfile|regs[20][8]~q\)))) # (!\ir|q\(18) & (((\regfile|Mux55~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \regfile|regs[20][8]~q\,
	datac => \regfile|regs[28][8]~q\,
	datad => \regfile|Mux55~6_combout\,
	combout => \regfile|Mux55~7_combout\);

-- Location: LCCOMB_X39_Y32_N20
\regfile|Mux55~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux55~8_combout\ = (\ir|q\(17) & (((\ir|q\(16))))) # (!\ir|q\(17) & ((\ir|q\(16) & (\regfile|Mux55~5_combout\)) # (!\ir|q\(16) & ((\regfile|Mux55~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux55~5_combout\,
	datab => \ir|q\(17),
	datac => \ir|q\(16),
	datad => \regfile|Mux55~7_combout\,
	combout => \regfile|Mux55~8_combout\);

-- Location: LCCOMB_X40_Y34_N26
\regfile|Mux55~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux55~11_combout\ = (\ir|q\(17) & ((\regfile|Mux55~8_combout\ & (\regfile|Mux55~10_combout\)) # (!\regfile|Mux55~8_combout\ & ((\regfile|Mux55~3_combout\))))) # (!\ir|q\(17) & (((\regfile|Mux55~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux55~10_combout\,
	datab => \ir|q\(17),
	datac => \regfile|Mux55~3_combout\,
	datad => \regfile|Mux55~8_combout\,
	combout => \regfile|Mux55~11_combout\);

-- Location: FF_X41_Y34_N3
\regfile|regs[12][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[8]~19_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[12][8]~q\);

-- Location: LCCOMB_X42_Y34_N4
\regfile|regs[13][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[13][8]~feeder_combout\ = \regfile_writedata_mux|y[8]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[8]~19_combout\,
	combout => \regfile|regs[13][8]~feeder_combout\);

-- Location: FF_X42_Y34_N5
\regfile|regs[13][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[13][8]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[13][8]~q\);

-- Location: LCCOMB_X41_Y34_N2
\regfile|Mux55~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux55~19_combout\ = (\ir|q\(17) & (\ir|q\(16))) # (!\ir|q\(17) & ((\ir|q\(16) & ((\regfile|regs[13][8]~q\))) # (!\ir|q\(16) & (\regfile|regs[12][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \ir|q\(16),
	datac => \regfile|regs[12][8]~q\,
	datad => \regfile|regs[13][8]~q\,
	combout => \regfile|Mux55~19_combout\);

-- Location: FF_X41_Y34_N25
\regfile|regs[14][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[8]~19_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[14][8]~q\);

-- Location: FF_X41_Y36_N19
\regfile|regs[15][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile_writedata_mux|y[8]~19_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[15][8]~q\);

-- Location: LCCOMB_X41_Y34_N24
\regfile|Mux55~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux55~20_combout\ = (\ir|q\(17) & ((\regfile|Mux55~19_combout\ & ((\regfile|regs[15][8]~q\))) # (!\regfile|Mux55~19_combout\ & (\regfile|regs[14][8]~q\)))) # (!\ir|q\(17) & (\regfile|Mux55~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \regfile|Mux55~19_combout\,
	datac => \regfile|regs[14][8]~q\,
	datad => \regfile|regs[15][8]~q\,
	combout => \regfile|Mux55~20_combout\);

-- Location: LCCOMB_X40_Y34_N28
\regfile|Mux55~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux55~21_combout\ = (\regfile|Mux55~18_combout\ & (((\regfile|Mux55~20_combout\)) # (!\regfile|rd_data1[3]~2_combout\))) # (!\regfile|Mux55~18_combout\ & (\regfile|rd_data1[3]~2_combout\ & (\regfile|Mux55~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux55~18_combout\,
	datab => \regfile|rd_data1[3]~2_combout\,
	datac => \regfile|Mux55~11_combout\,
	datad => \regfile|Mux55~20_combout\,
	combout => \regfile|Mux55~21_combout\);

-- Location: LCCOMB_X47_Y34_N8
\regfile|Mux55~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux55~22_combout\ = (\regfile|Mux55~21_combout\ & ((\ir|q\(16)) # ((\ir|q\(18)) # (\regfile|rd_data1[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(16),
	datab => \regfile|Mux55~21_combout\,
	datac => \ir|q\(18),
	datad => \regfile|rd_data1[3]~6_combout\,
	combout => \regfile|Mux55~22_combout\);

-- Location: FF_X47_Y34_N9
\regfile|rd_data1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|Mux55~22_combout\,
	ena => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rd_data1\(8));

-- Location: LCCOMB_X49_Y34_N16
\reg_b|q[8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_b|q[8]~feeder_combout\ = \regfile|rd_data1\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile|rd_data1\(8),
	combout => \reg_b|q[8]~feeder_combout\);

-- Location: FF_X49_Y34_N17
\reg_b|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_b|q[8]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_b|q\(8));

-- Location: LCCOMB_X52_Y36_N10
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_b\(21),
	datad => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(22),
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout\);

-- Location: FF_X52_Y36_N11
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout\,
	ena => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(21));

-- Location: M9K_X53_Y34_N0
\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Memory:mem_module|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_50s3:auto_generated|altsyncram_kcp2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MemWrite~input_o\,
	portare => \MemRead~input_o\,
	portbwe => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	portadatain => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\,
	portbdatain => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\,
	portaaddr => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\,
	portbaddr => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\,
	portbdataout => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y36_N8
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(21),
	datab => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_b\(20),
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout\);

-- Location: FF_X52_Y36_N9
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout\,
	ena => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(20));

-- Location: LCCOMB_X52_Y36_N24
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(20),
	datad => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_b\(19),
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout\);

-- Location: FF_X52_Y36_N25
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout\,
	ena => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(19));

-- Location: LCCOMB_X52_Y36_N2
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_b\(18),
	datab => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(19),
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout\);

-- Location: FF_X52_Y36_N3
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout\,
	ena => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(18));

-- Location: LCCOMB_X52_Y36_N28
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(18),
	datac => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_b\(17),
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout\);

-- Location: FF_X52_Y36_N29
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout\,
	ena => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(17));

-- Location: LCCOMB_X52_Y36_N14
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_b\(16),
	datad => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(17),
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout\);

-- Location: FF_X52_Y36_N15
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout\,
	ena => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(16));

-- Location: LCCOMB_X54_Y34_N16
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datab => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(16),
	datad => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_b\(15),
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout\);

-- Location: FF_X54_Y34_N17
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout\,
	ena => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(15));

-- Location: LCCOMB_X54_Y34_N4
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_b\(14),
	datab => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(15),
	datad => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout\);

-- Location: FF_X54_Y34_N5
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout\,
	ena => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(14));

-- Location: LCCOMB_X54_Y34_N24
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(14),
	datac => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_b\(13),
	datad => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout\);

-- Location: FF_X54_Y34_N25
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout\,
	ena => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(13));

-- Location: LCCOMB_X54_Y34_N2
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_b\(12),
	datad => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(13),
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout\);

-- Location: FF_X54_Y34_N3
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout\,
	ena => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(12));

-- Location: LCCOMB_X54_Y34_N22
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_b\(11),
	datad => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(12),
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout\);

-- Location: FF_X54_Y34_N23
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout\,
	ena => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11));

-- Location: LCCOMB_X54_Y34_N6
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_b\(7),
	datad => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8),
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout\);

-- Location: FF_X54_Y34_N7
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout\,
	ena => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7));

-- Location: LCCOMB_X54_Y34_N28
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datab => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_b\(6),
	datad => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7),
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout\);

-- Location: FF_X54_Y34_N29
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout\,
	ena => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6));

-- Location: LCCOMB_X54_Y34_N26
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_b\(5),
	datab => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6),
	datad => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout\);

-- Location: FF_X54_Y34_N27
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout\,
	ena => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5));

-- Location: LCCOMB_X54_Y34_N8
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5),
	datab => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_b\(4),
	datad => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout\);

-- Location: FF_X54_Y34_N9
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout\,
	ena => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4));

-- Location: LCCOMB_X54_Y34_N30
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_b\(3),
	datab => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4),
	datad => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout\);

-- Location: FF_X54_Y34_N31
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout\,
	ena => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3));

-- Location: LCCOMB_X54_Y34_N20
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_b\(2),
	datac => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3),
	datad => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout\);

-- Location: FF_X54_Y34_N21
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout\,
	ena => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2));

-- Location: LCCOMB_X54_Y34_N18
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_b\(1),
	datad => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2),
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout\);

-- Location: FF_X54_Y34_N19
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout\,
	ena => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1));

-- Location: LCCOMB_X52_Y30_N16
\mem_module|temp_data_out[15]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mem_module|temp_data_out\(15) = (GLOBAL(\MemRead~inputclkctrl_outclk\) & (\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(15))) # (!GLOBAL(\MemRead~inputclkctrl_outclk\) & ((\mem_module|temp_data_out\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(15),
	datac => \MemRead~inputclkctrl_outclk\,
	datad => \mem_module|temp_data_out\(15),
	combout => \mem_module|temp_data_out\(15));

-- Location: LCCOMB_X43_Y30_N6
\mem_data_reg|q[15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mem_data_reg|q[15]~feeder_combout\ = \mem_module|temp_data_out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem_module|temp_data_out\(15),
	combout => \mem_data_reg|q[15]~feeder_combout\);

-- Location: FF_X43_Y30_N7
\mem_data_reg|q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem_data_reg|q[15]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_data_reg|q\(15));

-- Location: LCCOMB_X47_Y33_N4
\regfile_writedata_mux|y[15]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile_writedata_mux|y[15]~11_combout\ = (\MemToReg~input_o\ & \mem_data_reg|q\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemToReg~input_o\,
	datad => \mem_data_reg|q\(15),
	combout => \regfile_writedata_mux|y[15]~11_combout\);

-- Location: LCCOMB_X40_Y33_N22
\regfile|regs[2][15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[2][15]~feeder_combout\ = \regfile_writedata_mux|y[15]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[15]~11_combout\,
	combout => \regfile|regs[2][15]~feeder_combout\);

-- Location: FF_X40_Y33_N23
\regfile|regs[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[2][15]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[2][15]~q\);

-- Location: FF_X40_Y30_N9
\regfile|regs[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[15]~11_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[1][15]~q\);

-- Location: LCCOMB_X40_Y30_N8
\regfile|Mux48~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux48~16_combout\ = (\regfile|rd_data1[3]~5_combout\ & ((\regfile|regs[2][15]~q\) # ((\regfile|rd_data1[3]~4_combout\)))) # (!\regfile|rd_data1[3]~5_combout\ & (((\regfile|regs[1][15]~q\ & !\regfile|rd_data1[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[2][15]~q\,
	datab => \regfile|rd_data1[3]~5_combout\,
	datac => \regfile|regs[1][15]~q\,
	datad => \regfile|rd_data1[3]~4_combout\,
	combout => \regfile|Mux48~16_combout\);

-- Location: FF_X40_Y30_N11
\regfile|regs[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[15]~11_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[3][15]~q\);

-- Location: LCCOMB_X38_Y31_N22
\regfile|regs[6][15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[6][15]~feeder_combout\ = \regfile_writedata_mux|y[15]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[15]~11_combout\,
	combout => \regfile|regs[6][15]~feeder_combout\);

-- Location: FF_X38_Y31_N23
\regfile|regs[6][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[6][15]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[6][15]~q\);

-- Location: LCCOMB_X35_Y31_N0
\regfile|regs[5][15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[5][15]~feeder_combout\ = \regfile_writedata_mux|y[15]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[15]~11_combout\,
	combout => \regfile|regs[5][15]~feeder_combout\);

-- Location: FF_X35_Y31_N1
\regfile|regs[5][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[5][15]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[5][15]~q\);

-- Location: FF_X35_Y31_N19
\regfile|regs[4][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[15]~11_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[4][15]~q\);

-- Location: LCCOMB_X35_Y31_N18
\regfile|Mux48~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux48~14_combout\ = (\ir|q\(17) & (((\ir|q\(16))))) # (!\ir|q\(17) & ((\ir|q\(16) & (\regfile|regs[5][15]~q\)) # (!\ir|q\(16) & ((\regfile|regs[4][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \regfile|regs[5][15]~q\,
	datac => \regfile|regs[4][15]~q\,
	datad => \ir|q\(16),
	combout => \regfile|Mux48~14_combout\);

-- Location: FF_X38_Y31_N1
\regfile|regs[7][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[15]~11_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[7][15]~q\);

-- Location: LCCOMB_X38_Y31_N0
\regfile|Mux48~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux48~15_combout\ = (\regfile|Mux48~14_combout\ & (((\regfile|regs[7][15]~q\) # (!\ir|q\(17))))) # (!\regfile|Mux48~14_combout\ & (\regfile|regs[6][15]~q\ & ((\ir|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[6][15]~q\,
	datab => \regfile|Mux48~14_combout\,
	datac => \regfile|regs[7][15]~q\,
	datad => \ir|q\(17),
	combout => \regfile|Mux48~15_combout\);

-- Location: LCCOMB_X40_Y30_N10
\regfile|Mux48~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux48~17_combout\ = (\regfile|rd_data1[3]~4_combout\ & ((\regfile|Mux48~16_combout\ & (\regfile|regs[3][15]~q\)) # (!\regfile|Mux48~16_combout\ & ((\regfile|Mux48~15_combout\))))) # (!\regfile|rd_data1[3]~4_combout\ & 
-- (\regfile|Mux48~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rd_data1[3]~4_combout\,
	datab => \regfile|Mux48~16_combout\,
	datac => \regfile|regs[3][15]~q\,
	datad => \regfile|Mux48~15_combout\,
	combout => \regfile|Mux48~17_combout\);

-- Location: LCCOMB_X45_Y29_N12
\regfile|regs[9][15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[9][15]~feeder_combout\ = \regfile_writedata_mux|y[15]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[15]~11_combout\,
	combout => \regfile|regs[9][15]~feeder_combout\);

-- Location: FF_X45_Y29_N13
\regfile|regs[9][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[9][15]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[9][15]~q\);

-- Location: FF_X42_Y29_N13
\regfile|regs[8][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[15]~11_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[8][15]~q\);

-- Location: LCCOMB_X42_Y29_N10
\regfile|regs[10][15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[10][15]~feeder_combout\ = \regfile_writedata_mux|y[15]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[15]~11_combout\,
	combout => \regfile|regs[10][15]~feeder_combout\);

-- Location: FF_X42_Y29_N11
\regfile|regs[10][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[10][15]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[10][15]~q\);

-- Location: LCCOMB_X42_Y29_N12
\regfile|Mux48~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux48~12_combout\ = (\ir|q\(16) & (\ir|q\(17))) # (!\ir|q\(16) & ((\ir|q\(17) & ((\regfile|regs[10][15]~q\))) # (!\ir|q\(17) & (\regfile|regs[8][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(16),
	datab => \ir|q\(17),
	datac => \regfile|regs[8][15]~q\,
	datad => \regfile|regs[10][15]~q\,
	combout => \regfile|Mux48~12_combout\);

-- Location: FF_X45_Y29_N23
\regfile|regs[11][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[15]~11_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[11][15]~q\);

-- Location: LCCOMB_X45_Y29_N22
\regfile|Mux48~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux48~13_combout\ = (\regfile|Mux48~12_combout\ & (((\regfile|regs[11][15]~q\) # (!\ir|q\(16))))) # (!\regfile|Mux48~12_combout\ & (\regfile|regs[9][15]~q\ & ((\ir|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[9][15]~q\,
	datab => \regfile|Mux48~12_combout\,
	datac => \regfile|regs[11][15]~q\,
	datad => \ir|q\(16),
	combout => \regfile|Mux48~13_combout\);

-- Location: LCCOMB_X44_Y30_N26
\regfile|Mux48~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux48~18_combout\ = (\regfile|rd_data1[3]~2_combout\ & (((\regfile|rd_data1[3]~3_combout\)))) # (!\regfile|rd_data1[3]~2_combout\ & ((\regfile|rd_data1[3]~3_combout\ & ((\regfile|Mux48~13_combout\))) # (!\regfile|rd_data1[3]~3_combout\ & 
-- (\regfile|Mux48~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux48~17_combout\,
	datab => \regfile|rd_data1[3]~2_combout\,
	datac => \regfile|rd_data1[3]~3_combout\,
	datad => \regfile|Mux48~13_combout\,
	combout => \regfile|Mux48~18_combout\);

-- Location: FF_X46_Y33_N7
\regfile|regs[12][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[15]~11_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[12][15]~q\);

-- Location: LCCOMB_X43_Y33_N24
\regfile|regs[13][15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[13][15]~feeder_combout\ = \regfile_writedata_mux|y[15]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[15]~11_combout\,
	combout => \regfile|regs[13][15]~feeder_combout\);

-- Location: FF_X43_Y33_N25
\regfile|regs[13][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[13][15]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[13][15]~q\);

-- Location: LCCOMB_X46_Y33_N6
\regfile|Mux48~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux48~19_combout\ = (\ir|q\(16) & ((\ir|q\(17)) # ((\regfile|regs[13][15]~q\)))) # (!\ir|q\(16) & (!\ir|q\(17) & (\regfile|regs[12][15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(16),
	datab => \ir|q\(17),
	datac => \regfile|regs[12][15]~q\,
	datad => \regfile|regs[13][15]~q\,
	combout => \regfile|Mux48~19_combout\);

-- Location: FF_X46_Y33_N5
\regfile|regs[14][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[15]~11_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[14][15]~q\);

-- Location: FF_X47_Y33_N5
\regfile|regs[15][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile_writedata_mux|y[15]~11_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[15][15]~q\);

-- Location: LCCOMB_X46_Y33_N4
\regfile|Mux48~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux48~20_combout\ = (\regfile|Mux48~19_combout\ & (((\regfile|regs[15][15]~q\)) # (!\ir|q\(17)))) # (!\regfile|Mux48~19_combout\ & (\ir|q\(17) & (\regfile|regs[14][15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux48~19_combout\,
	datab => \ir|q\(17),
	datac => \regfile|regs[14][15]~q\,
	datad => \regfile|regs[15][15]~q\,
	combout => \regfile|Mux48~20_combout\);

-- Location: LCCOMB_X44_Y35_N0
\regfile|regs[26][15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[26][15]~feeder_combout\ = \regfile_writedata_mux|y[15]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[15]~11_combout\,
	combout => \regfile|regs[26][15]~feeder_combout\);

-- Location: FF_X44_Y35_N1
\regfile|regs[26][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[26][15]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[26][15]~q\);

-- Location: FF_X44_Y35_N19
\regfile|regs[30][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[15]~11_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[30][15]~q\);

-- Location: FF_X45_Y35_N23
\regfile|regs[18][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[15]~11_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[18][15]~q\);

-- Location: LCCOMB_X46_Y32_N22
\regfile|regs[22][15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[22][15]~feeder_combout\ = \regfile_writedata_mux|y[15]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[15]~11_combout\,
	combout => \regfile|regs[22][15]~feeder_combout\);

-- Location: FF_X46_Y32_N23
\regfile|regs[22][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[22][15]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[22][15]~q\);

-- Location: LCCOMB_X45_Y35_N22
\regfile|Mux48~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux48~2_combout\ = (\ir|q\(19) & (\ir|q\(18))) # (!\ir|q\(19) & ((\ir|q\(18) & ((\regfile|regs[22][15]~q\))) # (!\ir|q\(18) & (\regfile|regs[18][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(19),
	datab => \ir|q\(18),
	datac => \regfile|regs[18][15]~q\,
	datad => \regfile|regs[22][15]~q\,
	combout => \regfile|Mux48~2_combout\);

-- Location: LCCOMB_X44_Y35_N18
\regfile|Mux48~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux48~3_combout\ = (\ir|q\(19) & ((\regfile|Mux48~2_combout\ & ((\regfile|regs[30][15]~q\))) # (!\regfile|Mux48~2_combout\ & (\regfile|regs[26][15]~q\)))) # (!\ir|q\(19) & (((\regfile|Mux48~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(19),
	datab => \regfile|regs[26][15]~q\,
	datac => \regfile|regs[30][15]~q\,
	datad => \regfile|Mux48~2_combout\,
	combout => \regfile|Mux48~3_combout\);

-- Location: LCCOMB_X42_Y36_N4
\regfile|regs[24][15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[24][15]~feeder_combout\ = \regfile_writedata_mux|y[15]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[15]~11_combout\,
	combout => \regfile|regs[24][15]~feeder_combout\);

-- Location: FF_X42_Y36_N5
\regfile|regs[24][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[24][15]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[24][15]~q\);

-- Location: FF_X42_Y36_N7
\regfile|regs[16][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[15]~11_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[16][15]~q\);

-- Location: LCCOMB_X42_Y36_N6
\regfile|Mux48~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux48~6_combout\ = (\ir|q\(18) & (((\ir|q\(19))))) # (!\ir|q\(18) & ((\ir|q\(19) & (\regfile|regs[24][15]~q\)) # (!\ir|q\(19) & ((\regfile|regs[16][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \regfile|regs[24][15]~q\,
	datac => \regfile|regs[16][15]~q\,
	datad => \ir|q\(19),
	combout => \regfile|Mux48~6_combout\);

-- Location: LCCOMB_X43_Y36_N8
\regfile|regs[20][15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[20][15]~feeder_combout\ = \regfile_writedata_mux|y[15]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[15]~11_combout\,
	combout => \regfile|regs[20][15]~feeder_combout\);

-- Location: FF_X43_Y36_N9
\regfile|regs[20][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[20][15]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[20][15]~q\);

-- Location: FF_X43_Y36_N3
\regfile|regs[28][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[15]~11_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[28][15]~q\);

-- Location: LCCOMB_X43_Y36_N2
\regfile|Mux48~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux48~7_combout\ = (\regfile|Mux48~6_combout\ & (((\regfile|regs[28][15]~q\) # (!\ir|q\(18))))) # (!\regfile|Mux48~6_combout\ & (\regfile|regs[20][15]~q\ & ((\ir|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux48~6_combout\,
	datab => \regfile|regs[20][15]~q\,
	datac => \regfile|regs[28][15]~q\,
	datad => \ir|q\(18),
	combout => \regfile|Mux48~7_combout\);

-- Location: LCCOMB_X41_Y32_N8
\regfile|regs[21][15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[21][15]~feeder_combout\ = \regfile_writedata_mux|y[15]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[15]~11_combout\,
	combout => \regfile|regs[21][15]~feeder_combout\);

-- Location: FF_X41_Y32_N9
\regfile|regs[21][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[21][15]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[21][15]~q\);

-- Location: FF_X41_Y32_N11
\regfile|regs[29][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[15]~11_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[29][15]~q\);

-- Location: LCCOMB_X42_Y32_N24
\regfile|regs[25][15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[25][15]~feeder_combout\ = \regfile_writedata_mux|y[15]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[15]~11_combout\,
	combout => \regfile|regs[25][15]~feeder_combout\);

-- Location: FF_X42_Y32_N25
\regfile|regs[25][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[25][15]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[25][15]~q\);

-- Location: FF_X42_Y32_N27
\regfile|regs[17][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[15]~11_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[17][15]~q\);

-- Location: LCCOMB_X42_Y32_N26
\regfile|Mux48~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux48~4_combout\ = (\ir|q\(18) & (((\ir|q\(19))))) # (!\ir|q\(18) & ((\ir|q\(19) & (\regfile|regs[25][15]~q\)) # (!\ir|q\(19) & ((\regfile|regs[17][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \regfile|regs[25][15]~q\,
	datac => \regfile|regs[17][15]~q\,
	datad => \ir|q\(19),
	combout => \regfile|Mux48~4_combout\);

-- Location: LCCOMB_X41_Y32_N10
\regfile|Mux48~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux48~5_combout\ = (\ir|q\(18) & ((\regfile|Mux48~4_combout\ & ((\regfile|regs[29][15]~q\))) # (!\regfile|Mux48~4_combout\ & (\regfile|regs[21][15]~q\)))) # (!\ir|q\(18) & (((\regfile|Mux48~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \regfile|regs[21][15]~q\,
	datac => \regfile|regs[29][15]~q\,
	datad => \regfile|Mux48~4_combout\,
	combout => \regfile|Mux48~5_combout\);

-- Location: LCCOMB_X40_Y34_N4
\regfile|Mux48~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux48~8_combout\ = (\ir|q\(17) & (((\ir|q\(16))))) # (!\ir|q\(17) & ((\ir|q\(16) & ((\regfile|Mux48~5_combout\))) # (!\ir|q\(16) & (\regfile|Mux48~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux48~7_combout\,
	datab => \regfile|Mux48~5_combout\,
	datac => \ir|q\(17),
	datad => \ir|q\(16),
	combout => \regfile|Mux48~8_combout\);

-- Location: FF_X39_Y31_N31
\regfile|regs[19][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[15]~11_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[19][15]~q\);

-- Location: LCCOMB_X39_Y31_N28
\regfile|regs[23][15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[23][15]~feeder_combout\ = \regfile_writedata_mux|y[15]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[15]~11_combout\,
	combout => \regfile|regs[23][15]~feeder_combout\);

-- Location: FF_X39_Y31_N29
\regfile|regs[23][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[23][15]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[23][15]~q\);

-- Location: LCCOMB_X39_Y31_N30
\regfile|Mux48~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux48~9_combout\ = (\ir|q\(18) & ((\ir|q\(19)) # ((\regfile|regs[23][15]~q\)))) # (!\ir|q\(18) & (!\ir|q\(19) & (\regfile|regs[19][15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \ir|q\(19),
	datac => \regfile|regs[19][15]~q\,
	datad => \regfile|regs[23][15]~q\,
	combout => \regfile|Mux48~9_combout\);

-- Location: LCCOMB_X40_Y31_N20
\regfile|regs[27][15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[27][15]~feeder_combout\ = \regfile_writedata_mux|y[15]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[15]~11_combout\,
	combout => \regfile|regs[27][15]~feeder_combout\);

-- Location: FF_X40_Y31_N21
\regfile|regs[27][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[27][15]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[27][15]~q\);

-- Location: FF_X40_Y31_N15
\regfile|regs[31][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[15]~11_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[31][15]~q\);

-- Location: LCCOMB_X40_Y31_N14
\regfile|Mux48~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux48~10_combout\ = (\regfile|Mux48~9_combout\ & (((\regfile|regs[31][15]~q\) # (!\ir|q\(19))))) # (!\regfile|Mux48~9_combout\ & (\regfile|regs[27][15]~q\ & ((\ir|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux48~9_combout\,
	datab => \regfile|regs[27][15]~q\,
	datac => \regfile|regs[31][15]~q\,
	datad => \ir|q\(19),
	combout => \regfile|Mux48~10_combout\);

-- Location: LCCOMB_X40_Y34_N14
\regfile|Mux48~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux48~11_combout\ = (\regfile|Mux48~8_combout\ & (((\regfile|Mux48~10_combout\) # (!\ir|q\(17))))) # (!\regfile|Mux48~8_combout\ & (\regfile|Mux48~3_combout\ & (\ir|q\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux48~3_combout\,
	datab => \regfile|Mux48~8_combout\,
	datac => \ir|q\(17),
	datad => \regfile|Mux48~10_combout\,
	combout => \regfile|Mux48~11_combout\);

-- Location: LCCOMB_X44_Y30_N28
\regfile|Mux48~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux48~21_combout\ = (\regfile|Mux48~18_combout\ & (((\regfile|Mux48~20_combout\)) # (!\regfile|rd_data1[3]~2_combout\))) # (!\regfile|Mux48~18_combout\ & (\regfile|rd_data1[3]~2_combout\ & ((\regfile|Mux48~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux48~18_combout\,
	datab => \regfile|rd_data1[3]~2_combout\,
	datac => \regfile|Mux48~20_combout\,
	datad => \regfile|Mux48~11_combout\,
	combout => \regfile|Mux48~21_combout\);

-- Location: LCCOMB_X47_Y34_N10
\regfile|Mux48~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux48~22_combout\ = (\regfile|Mux48~21_combout\ & ((\ir|q\(16)) # ((\regfile|rd_data1[3]~6_combout\) # (\ir|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(16),
	datab => \regfile|rd_data1[3]~6_combout\,
	datac => \regfile|Mux48~21_combout\,
	datad => \ir|q\(18),
	combout => \regfile|Mux48~22_combout\);

-- Location: FF_X47_Y34_N11
\regfile|rd_data1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|Mux48~22_combout\,
	ena => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rd_data1\(15));

-- Location: LCCOMB_X52_Y34_N20
\reg_b|q[15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_b|q[15]~feeder_combout\ = \regfile|rd_data1\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile|rd_data1\(15),
	combout => \reg_b|q[15]~feeder_combout\);

-- Location: FF_X52_Y34_N21
\reg_b|q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_b|q[15]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_b|q\(15));

-- Location: LCCOMB_X47_Y33_N12
\mem_module|temp_data_out[14]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mem_module|temp_data_out\(14) = (GLOBAL(\MemRead~inputclkctrl_outclk\) & (\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(14))) # (!GLOBAL(\MemRead~inputclkctrl_outclk\) & ((\mem_module|temp_data_out\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(14),
	datac => \MemRead~inputclkctrl_outclk\,
	datad => \mem_module|temp_data_out\(14),
	combout => \mem_module|temp_data_out\(14));

-- Location: FF_X47_Y33_N13
\mem_data_reg|q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem_module|temp_data_out\(14),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_data_reg|q\(14));

-- Location: LCCOMB_X47_Y33_N0
\regfile_writedata_mux|y[14]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile_writedata_mux|y[14]~13_combout\ = (\mem_data_reg|q\(14) & \MemToReg~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem_data_reg|q\(14),
	datac => \MemToReg~input_o\,
	combout => \regfile_writedata_mux|y[14]~13_combout\);

-- Location: FF_X42_Y29_N3
\regfile|regs[8][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[14]~13_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[8][14]~q\);

-- Location: LCCOMB_X43_Y29_N22
\regfile|regs[9][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[9][14]~feeder_combout\ = \regfile_writedata_mux|y[14]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[14]~13_combout\,
	combout => \regfile|regs[9][14]~feeder_combout\);

-- Location: FF_X43_Y29_N23
\regfile|regs[9][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[9][14]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[9][14]~q\);

-- Location: LCCOMB_X42_Y29_N2
\regfile|Mux49~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux49~2_combout\ = (\ir|q\(16) & ((\ir|q\(17)) # ((\regfile|regs[9][14]~q\)))) # (!\ir|q\(16) & (!\ir|q\(17) & (\regfile|regs[8][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(16),
	datab => \ir|q\(17),
	datac => \regfile|regs[8][14]~q\,
	datad => \regfile|regs[9][14]~q\,
	combout => \regfile|Mux49~2_combout\);

-- Location: FF_X43_Y29_N1
\regfile|regs[11][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[14]~13_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[11][14]~q\);

-- Location: LCCOMB_X42_Y29_N24
\regfile|regs[10][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[10][14]~feeder_combout\ = \regfile_writedata_mux|y[14]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[14]~13_combout\,
	combout => \regfile|regs[10][14]~feeder_combout\);

-- Location: FF_X42_Y29_N25
\regfile|regs[10][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[10][14]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[10][14]~q\);

-- Location: LCCOMB_X43_Y29_N0
\regfile|Mux49~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux49~3_combout\ = (\regfile|Mux49~2_combout\ & (((\regfile|regs[11][14]~q\)) # (!\ir|q\(17)))) # (!\regfile|Mux49~2_combout\ & (\ir|q\(17) & ((\regfile|regs[10][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux49~2_combout\,
	datab => \ir|q\(17),
	datac => \regfile|regs[11][14]~q\,
	datad => \regfile|regs[10][14]~q\,
	combout => \regfile|Mux49~3_combout\);

-- Location: FF_X36_Y31_N15
\regfile|regs[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[14]~13_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[1][14]~q\);

-- Location: LCCOMB_X35_Y31_N8
\regfile|regs[5][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[5][14]~feeder_combout\ = \regfile_writedata_mux|y[14]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[14]~13_combout\,
	combout => \regfile|regs[5][14]~feeder_combout\);

-- Location: FF_X35_Y31_N9
\regfile|regs[5][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[5][14]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[5][14]~q\);

-- Location: FF_X36_Y31_N29
\regfile|regs[7][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[14]~13_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[7][14]~q\);

-- Location: LCCOMB_X36_Y32_N20
\regfile|regs[6][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[6][14]~feeder_combout\ = \regfile_writedata_mux|y[14]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[14]~13_combout\,
	combout => \regfile|regs[6][14]~feeder_combout\);

-- Location: FF_X36_Y32_N21
\regfile|regs[6][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[6][14]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[6][14]~q\);

-- Location: FF_X35_Y31_N11
\regfile|regs[4][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[14]~13_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[4][14]~q\);

-- Location: LCCOMB_X35_Y31_N10
\regfile|Mux49~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux49~14_combout\ = (\ir|q\(17) & ((\regfile|regs[6][14]~q\) # ((\ir|q\(16))))) # (!\ir|q\(17) & (((\regfile|regs[4][14]~q\ & !\ir|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \regfile|regs[6][14]~q\,
	datac => \regfile|regs[4][14]~q\,
	datad => \ir|q\(16),
	combout => \regfile|Mux49~14_combout\);

-- Location: LCCOMB_X36_Y31_N28
\regfile|Mux49~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux49~15_combout\ = (\ir|q\(16) & ((\regfile|Mux49~14_combout\ & ((\regfile|regs[7][14]~q\))) # (!\regfile|Mux49~14_combout\ & (\regfile|regs[5][14]~q\)))) # (!\ir|q\(16) & (((\regfile|Mux49~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[5][14]~q\,
	datab => \ir|q\(16),
	datac => \regfile|regs[7][14]~q\,
	datad => \regfile|Mux49~14_combout\,
	combout => \regfile|Mux49~15_combout\);

-- Location: LCCOMB_X36_Y31_N14
\regfile|Mux49~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux49~16_combout\ = (\regfile|rd_data1[3]~5_combout\ & (\regfile|rd_data1[3]~4_combout\)) # (!\regfile|rd_data1[3]~5_combout\ & ((\regfile|rd_data1[3]~4_combout\ & ((\regfile|Mux49~15_combout\))) # (!\regfile|rd_data1[3]~4_combout\ & 
-- (\regfile|regs[1][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rd_data1[3]~5_combout\,
	datab => \regfile|rd_data1[3]~4_combout\,
	datac => \regfile|regs[1][14]~q\,
	datad => \regfile|Mux49~15_combout\,
	combout => \regfile|Mux49~16_combout\);

-- Location: FF_X37_Y31_N15
\regfile|regs[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[14]~13_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[3][14]~q\);

-- Location: LCCOMB_X37_Y31_N28
\regfile|regs[2][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[2][14]~feeder_combout\ = \regfile_writedata_mux|y[14]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[14]~13_combout\,
	combout => \regfile|regs[2][14]~feeder_combout\);

-- Location: FF_X37_Y31_N29
\regfile|regs[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[2][14]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[2][14]~q\);

-- Location: LCCOMB_X37_Y31_N14
\regfile|Mux49~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux49~17_combout\ = (\regfile|Mux49~16_combout\ & (((\regfile|regs[3][14]~q\)) # (!\regfile|rd_data1[3]~5_combout\))) # (!\regfile|Mux49~16_combout\ & (\regfile|rd_data1[3]~5_combout\ & ((\regfile|regs[2][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux49~16_combout\,
	datab => \regfile|rd_data1[3]~5_combout\,
	datac => \regfile|regs[3][14]~q\,
	datad => \regfile|regs[2][14]~q\,
	combout => \regfile|Mux49~17_combout\);

-- Location: FF_X42_Y36_N23
\regfile|regs[16][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[14]~13_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[16][14]~q\);

-- Location: LCCOMB_X42_Y36_N20
\regfile|regs[24][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[24][14]~feeder_combout\ = \regfile_writedata_mux|y[14]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[14]~13_combout\,
	combout => \regfile|regs[24][14]~feeder_combout\);

-- Location: FF_X42_Y36_N21
\regfile|regs[24][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[24][14]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[24][14]~q\);

-- Location: LCCOMB_X42_Y36_N22
\regfile|Mux49~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux49~8_combout\ = (\ir|q\(19) & ((\ir|q\(18)) # ((\regfile|regs[24][14]~q\)))) # (!\ir|q\(19) & (!\ir|q\(18) & (\regfile|regs[16][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(19),
	datab => \ir|q\(18),
	datac => \regfile|regs[16][14]~q\,
	datad => \regfile|regs[24][14]~q\,
	combout => \regfile|Mux49~8_combout\);

-- Location: FF_X43_Y36_N19
\regfile|regs[28][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[14]~13_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[28][14]~q\);

-- Location: LCCOMB_X43_Y36_N16
\regfile|regs[20][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[20][14]~feeder_combout\ = \regfile_writedata_mux|y[14]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[14]~13_combout\,
	combout => \regfile|regs[20][14]~feeder_combout\);

-- Location: FF_X43_Y36_N17
\regfile|regs[20][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[20][14]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[20][14]~q\);

-- Location: LCCOMB_X43_Y36_N18
\regfile|Mux49~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux49~9_combout\ = (\ir|q\(18) & ((\regfile|Mux49~8_combout\ & (\regfile|regs[28][14]~q\)) # (!\regfile|Mux49~8_combout\ & ((\regfile|regs[20][14]~q\))))) # (!\ir|q\(18) & (\regfile|Mux49~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \regfile|Mux49~8_combout\,
	datac => \regfile|regs[28][14]~q\,
	datad => \regfile|regs[20][14]~q\,
	combout => \regfile|Mux49~9_combout\);

-- Location: LCCOMB_X45_Y35_N12
\regfile|regs[22][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[22][14]~feeder_combout\ = \regfile_writedata_mux|y[14]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[14]~13_combout\,
	combout => \regfile|regs[22][14]~feeder_combout\);

-- Location: FF_X45_Y35_N13
\regfile|regs[22][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[22][14]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[22][14]~q\);

-- Location: FF_X45_Y35_N31
\regfile|regs[18][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[14]~13_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[18][14]~q\);

-- Location: LCCOMB_X45_Y35_N30
\regfile|Mux49~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux49~6_combout\ = (\ir|q\(18) & ((\regfile|regs[22][14]~q\) # ((\ir|q\(19))))) # (!\ir|q\(18) & (((\regfile|regs[18][14]~q\ & !\ir|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[22][14]~q\,
	datab => \ir|q\(18),
	datac => \regfile|regs[18][14]~q\,
	datad => \ir|q\(19),
	combout => \regfile|Mux49~6_combout\);

-- Location: LCCOMB_X44_Y35_N16
\regfile|regs[26][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[26][14]~feeder_combout\ = \regfile_writedata_mux|y[14]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[14]~13_combout\,
	combout => \regfile|regs[26][14]~feeder_combout\);

-- Location: FF_X44_Y35_N17
\regfile|regs[26][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[26][14]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[26][14]~q\);

-- Location: FF_X44_Y35_N27
\regfile|regs[30][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[14]~13_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[30][14]~q\);

-- Location: LCCOMB_X44_Y35_N26
\regfile|Mux49~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux49~7_combout\ = (\regfile|Mux49~6_combout\ & (((\regfile|regs[30][14]~q\) # (!\ir|q\(19))))) # (!\regfile|Mux49~6_combout\ & (\regfile|regs[26][14]~q\ & ((\ir|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux49~6_combout\,
	datab => \regfile|regs[26][14]~q\,
	datac => \regfile|regs[30][14]~q\,
	datad => \ir|q\(19),
	combout => \regfile|Mux49~7_combout\);

-- Location: LCCOMB_X43_Y35_N30
\regfile|Mux49~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux49~10_combout\ = (\ir|q\(16) & (((\ir|q\(17))))) # (!\ir|q\(16) & ((\ir|q\(17) & ((\regfile|Mux49~7_combout\))) # (!\ir|q\(17) & (\regfile|Mux49~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux49~9_combout\,
	datab => \regfile|Mux49~7_combout\,
	datac => \ir|q\(16),
	datad => \ir|q\(17),
	combout => \regfile|Mux49~10_combout\);

-- Location: LCCOMB_X39_Y29_N24
\regfile|regs[21][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[21][14]~feeder_combout\ = \regfile_writedata_mux|y[14]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[14]~13_combout\,
	combout => \regfile|regs[21][14]~feeder_combout\);

-- Location: FF_X39_Y29_N25
\regfile|regs[21][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[21][14]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[21][14]~q\);

-- Location: FF_X39_Y29_N19
\regfile|regs[29][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[14]~13_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[29][14]~q\);

-- Location: LCCOMB_X42_Y32_N0
\regfile|regs[25][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[25][14]~feeder_combout\ = \regfile_writedata_mux|y[14]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[14]~13_combout\,
	combout => \regfile|regs[25][14]~feeder_combout\);

-- Location: FF_X42_Y32_N1
\regfile|regs[25][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[25][14]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[25][14]~q\);

-- Location: FF_X42_Y32_N11
\regfile|regs[17][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[14]~13_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[17][14]~q\);

-- Location: LCCOMB_X42_Y32_N10
\regfile|Mux49~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux49~4_combout\ = (\ir|q\(18) & (((\ir|q\(19))))) # (!\ir|q\(18) & ((\ir|q\(19) & (\regfile|regs[25][14]~q\)) # (!\ir|q\(19) & ((\regfile|regs[17][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \regfile|regs[25][14]~q\,
	datac => \regfile|regs[17][14]~q\,
	datad => \ir|q\(19),
	combout => \regfile|Mux49~4_combout\);

-- Location: LCCOMB_X39_Y29_N18
\regfile|Mux49~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux49~5_combout\ = (\ir|q\(18) & ((\regfile|Mux49~4_combout\ & ((\regfile|regs[29][14]~q\))) # (!\regfile|Mux49~4_combout\ & (\regfile|regs[21][14]~q\)))) # (!\ir|q\(18) & (((\regfile|Mux49~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \regfile|regs[21][14]~q\,
	datac => \regfile|regs[29][14]~q\,
	datad => \regfile|Mux49~4_combout\,
	combout => \regfile|Mux49~5_combout\);

-- Location: FF_X39_Y31_N7
\regfile|regs[19][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[14]~13_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[19][14]~q\);

-- Location: LCCOMB_X39_Y31_N4
\regfile|regs[23][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[23][14]~feeder_combout\ = \regfile_writedata_mux|y[14]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[14]~13_combout\,
	combout => \regfile|regs[23][14]~feeder_combout\);

-- Location: FF_X39_Y31_N5
\regfile|regs[23][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[23][14]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[23][14]~q\);

-- Location: LCCOMB_X39_Y31_N6
\regfile|Mux49~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux49~11_combout\ = (\ir|q\(18) & ((\ir|q\(19)) # ((\regfile|regs[23][14]~q\)))) # (!\ir|q\(18) & (!\ir|q\(19) & (\regfile|regs[19][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \ir|q\(19),
	datac => \regfile|regs[19][14]~q\,
	datad => \regfile|regs[23][14]~q\,
	combout => \regfile|Mux49~11_combout\);

-- Location: LCCOMB_X40_Y31_N28
\regfile|regs[27][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[27][14]~feeder_combout\ = \regfile_writedata_mux|y[14]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[14]~13_combout\,
	combout => \regfile|regs[27][14]~feeder_combout\);

-- Location: FF_X40_Y31_N29
\regfile|regs[27][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[27][14]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[27][14]~q\);

-- Location: FF_X40_Y31_N23
\regfile|regs[31][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[14]~13_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[31][14]~q\);

-- Location: LCCOMB_X40_Y31_N22
\regfile|Mux49~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux49~12_combout\ = (\regfile|Mux49~11_combout\ & (((\regfile|regs[31][14]~q\) # (!\ir|q\(19))))) # (!\regfile|Mux49~11_combout\ & (\regfile|regs[27][14]~q\ & ((\ir|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux49~11_combout\,
	datab => \regfile|regs[27][14]~q\,
	datac => \regfile|regs[31][14]~q\,
	datad => \ir|q\(19),
	combout => \regfile|Mux49~12_combout\);

-- Location: LCCOMB_X39_Y29_N12
\regfile|Mux49~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux49~13_combout\ = (\regfile|Mux49~10_combout\ & (((\regfile|Mux49~12_combout\) # (!\ir|q\(16))))) # (!\regfile|Mux49~10_combout\ & (\regfile|Mux49~5_combout\ & (\ir|q\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux49~10_combout\,
	datab => \regfile|Mux49~5_combout\,
	datac => \ir|q\(16),
	datad => \regfile|Mux49~12_combout\,
	combout => \regfile|Mux49~13_combout\);

-- Location: LCCOMB_X43_Y31_N22
\regfile|Mux49~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux49~18_combout\ = (\regfile|rd_data1[3]~2_combout\ & (((\regfile|rd_data1[3]~3_combout\) # (\regfile|Mux49~13_combout\)))) # (!\regfile|rd_data1[3]~2_combout\ & (\regfile|Mux49~17_combout\ & (!\regfile|rd_data1[3]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux49~17_combout\,
	datab => \regfile|rd_data1[3]~2_combout\,
	datac => \regfile|rd_data1[3]~3_combout\,
	datad => \regfile|Mux49~13_combout\,
	combout => \regfile|Mux49~18_combout\);

-- Location: LCCOMB_X46_Y33_N12
\regfile|regs[14][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[14][14]~feeder_combout\ = \regfile_writedata_mux|y[14]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[14]~13_combout\,
	combout => \regfile|regs[14][14]~feeder_combout\);

-- Location: FF_X46_Y33_N13
\regfile|regs[14][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[14][14]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[14][14]~q\);

-- Location: FF_X46_Y33_N23
\regfile|regs[12][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[14]~13_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[12][14]~q\);

-- Location: LCCOMB_X46_Y33_N22
\regfile|Mux49~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux49~19_combout\ = (\ir|q\(17) & ((\regfile|regs[14][14]~q\) # ((\ir|q\(16))))) # (!\ir|q\(17) & (((\regfile|regs[12][14]~q\ & !\ir|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[14][14]~q\,
	datab => \ir|q\(17),
	datac => \regfile|regs[12][14]~q\,
	datad => \ir|q\(16),
	combout => \regfile|Mux49~19_combout\);

-- Location: FF_X42_Y34_N25
\regfile|regs[13][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[14]~13_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[13][14]~q\);

-- Location: FF_X47_Y33_N1
\regfile|regs[15][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile_writedata_mux|y[14]~13_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[15][14]~q\);

-- Location: LCCOMB_X42_Y34_N24
\regfile|Mux49~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux49~20_combout\ = (\regfile|Mux49~19_combout\ & (((\regfile|regs[15][14]~q\)) # (!\ir|q\(16)))) # (!\regfile|Mux49~19_combout\ & (\ir|q\(16) & (\regfile|regs[13][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux49~19_combout\,
	datab => \ir|q\(16),
	datac => \regfile|regs[13][14]~q\,
	datad => \regfile|regs[15][14]~q\,
	combout => \regfile|Mux49~20_combout\);

-- Location: LCCOMB_X42_Y34_N18
\regfile|Mux49~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux49~21_combout\ = (\regfile|rd_data1[3]~3_combout\ & ((\regfile|Mux49~18_combout\ & ((\regfile|Mux49~20_combout\))) # (!\regfile|Mux49~18_combout\ & (\regfile|Mux49~3_combout\)))) # (!\regfile|rd_data1[3]~3_combout\ & 
-- (((\regfile|Mux49~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rd_data1[3]~3_combout\,
	datab => \regfile|Mux49~3_combout\,
	datac => \regfile|Mux49~18_combout\,
	datad => \regfile|Mux49~20_combout\,
	combout => \regfile|Mux49~21_combout\);

-- Location: LCCOMB_X47_Y34_N30
\regfile|Mux49~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux49~22_combout\ = (\regfile|Mux49~21_combout\ & ((\ir|q\(16)) # ((\ir|q\(18)) # (\regfile|rd_data1[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(16),
	datab => \regfile|Mux49~21_combout\,
	datac => \ir|q\(18),
	datad => \regfile|rd_data1[3]~6_combout\,
	combout => \regfile|Mux49~22_combout\);

-- Location: FF_X47_Y34_N31
\regfile|rd_data1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|Mux49~22_combout\,
	ena => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rd_data1\(14));

-- Location: LCCOMB_X47_Y34_N0
\reg_b|q[14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_b|q[14]~feeder_combout\ = \regfile|rd_data1\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile|rd_data1\(14),
	combout => \reg_b|q[14]~feeder_combout\);

-- Location: FF_X47_Y34_N1
\reg_b|q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_b|q[14]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_b|q\(14));

-- Location: LCCOMB_X47_Y33_N24
\mem_module|temp_data_out[13]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mem_module|temp_data_out\(13) = (GLOBAL(\MemRead~inputclkctrl_outclk\) & (\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(13))) # (!GLOBAL(\MemRead~inputclkctrl_outclk\) & ((\mem_module|temp_data_out\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(13),
	datac => \MemRead~inputclkctrl_outclk\,
	datad => \mem_module|temp_data_out\(13),
	combout => \mem_module|temp_data_out\(13));

-- Location: FF_X47_Y33_N25
\mem_data_reg|q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem_module|temp_data_out\(13),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_data_reg|q\(13));

-- Location: LCCOMB_X47_Y33_N20
\regfile_writedata_mux|y[13]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile_writedata_mux|y[13]~15_combout\ = (\mem_data_reg|q\(13) & \MemToReg~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_data_reg|q\(13),
	datac => \MemToReg~input_o\,
	combout => \regfile_writedata_mux|y[13]~15_combout\);

-- Location: FF_X47_Y33_N21
\regfile|regs[15][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile_writedata_mux|y[13]~15_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[15][13]~q\);

-- Location: FF_X46_Y33_N9
\regfile|regs[14][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[13]~15_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[14][13]~q\);

-- Location: LCCOMB_X42_Y33_N8
\regfile|regs[13][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[13][13]~feeder_combout\ = \regfile_writedata_mux|y[13]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[13]~15_combout\,
	combout => \regfile|regs[13][13]~feeder_combout\);

-- Location: FF_X42_Y33_N9
\regfile|regs[13][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[13][13]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[13][13]~q\);

-- Location: FF_X46_Y33_N11
\regfile|regs[12][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[13]~15_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[12][13]~q\);

-- Location: LCCOMB_X46_Y33_N10
\regfile|Mux50~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux50~19_combout\ = (\ir|q\(17) & (((\ir|q\(16))))) # (!\ir|q\(17) & ((\ir|q\(16) & (\regfile|regs[13][13]~q\)) # (!\ir|q\(16) & ((\regfile|regs[12][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[13][13]~q\,
	datab => \ir|q\(17),
	datac => \regfile|regs[12][13]~q\,
	datad => \ir|q\(16),
	combout => \regfile|Mux50~19_combout\);

-- Location: LCCOMB_X46_Y33_N8
\regfile|Mux50~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux50~20_combout\ = (\ir|q\(17) & ((\regfile|Mux50~19_combout\ & (\regfile|regs[15][13]~q\)) # (!\regfile|Mux50~19_combout\ & ((\regfile|regs[14][13]~q\))))) # (!\ir|q\(17) & (((\regfile|Mux50~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[15][13]~q\,
	datab => \ir|q\(17),
	datac => \regfile|regs[14][13]~q\,
	datad => \regfile|Mux50~19_combout\,
	combout => \regfile|Mux50~20_combout\);

-- Location: LCCOMB_X40_Y33_N10
\regfile|regs[2][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[2][13]~feeder_combout\ = \regfile_writedata_mux|y[13]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[13]~15_combout\,
	combout => \regfile|regs[2][13]~feeder_combout\);

-- Location: FF_X40_Y33_N11
\regfile|regs[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[2][13]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[2][13]~q\);

-- Location: FF_X40_Y30_N13
\regfile|regs[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[13]~15_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[1][13]~q\);

-- Location: LCCOMB_X40_Y30_N12
\regfile|Mux50~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux50~16_combout\ = (\regfile|rd_data1[3]~5_combout\ & ((\regfile|regs[2][13]~q\) # ((\regfile|rd_data1[3]~4_combout\)))) # (!\regfile|rd_data1[3]~5_combout\ & (((\regfile|regs[1][13]~q\ & !\regfile|rd_data1[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[2][13]~q\,
	datab => \regfile|rd_data1[3]~5_combout\,
	datac => \regfile|regs[1][13]~q\,
	datad => \regfile|rd_data1[3]~4_combout\,
	combout => \regfile|Mux50~16_combout\);

-- Location: LCCOMB_X36_Y33_N26
\regfile|regs[5][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[5][13]~feeder_combout\ = \regfile_writedata_mux|y[13]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[13]~15_combout\,
	combout => \regfile|regs[5][13]~feeder_combout\);

-- Location: FF_X36_Y33_N27
\regfile|regs[5][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[5][13]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[5][13]~q\);

-- Location: FF_X35_Y33_N15
\regfile|regs[4][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[13]~15_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[4][13]~q\);

-- Location: LCCOMB_X35_Y33_N14
\regfile|Mux50~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux50~14_combout\ = (\ir|q\(16) & ((\regfile|regs[5][13]~q\) # ((\ir|q\(17))))) # (!\ir|q\(16) & (((\regfile|regs[4][13]~q\ & !\ir|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[5][13]~q\,
	datab => \ir|q\(16),
	datac => \regfile|regs[4][13]~q\,
	datad => \ir|q\(17),
	combout => \regfile|Mux50~14_combout\);

-- Location: LCCOMB_X35_Y33_N4
\regfile|regs[6][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[6][13]~feeder_combout\ = \regfile_writedata_mux|y[13]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[13]~15_combout\,
	combout => \regfile|regs[6][13]~feeder_combout\);

-- Location: FF_X35_Y33_N5
\regfile|regs[6][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[6][13]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[6][13]~q\);

-- Location: FF_X36_Y33_N29
\regfile|regs[7][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[13]~15_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[7][13]~q\);

-- Location: LCCOMB_X36_Y33_N28
\regfile|Mux50~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux50~15_combout\ = (\regfile|Mux50~14_combout\ & (((\regfile|regs[7][13]~q\) # (!\ir|q\(17))))) # (!\regfile|Mux50~14_combout\ & (\regfile|regs[6][13]~q\ & ((\ir|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux50~14_combout\,
	datab => \regfile|regs[6][13]~q\,
	datac => \regfile|regs[7][13]~q\,
	datad => \ir|q\(17),
	combout => \regfile|Mux50~15_combout\);

-- Location: FF_X40_Y30_N23
\regfile|regs[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[13]~15_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[3][13]~q\);

-- Location: LCCOMB_X40_Y30_N22
\regfile|Mux50~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux50~17_combout\ = (\regfile|Mux50~16_combout\ & (((\regfile|regs[3][13]~q\) # (!\regfile|rd_data1[3]~4_combout\)))) # (!\regfile|Mux50~16_combout\ & (\regfile|Mux50~15_combout\ & ((\regfile|rd_data1[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux50~16_combout\,
	datab => \regfile|Mux50~15_combout\,
	datac => \regfile|regs[3][13]~q\,
	datad => \regfile|rd_data1[3]~4_combout\,
	combout => \regfile|Mux50~17_combout\);

-- Location: LCCOMB_X45_Y29_N4
\regfile|regs[9][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[9][13]~feeder_combout\ = \regfile_writedata_mux|y[13]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[13]~15_combout\,
	combout => \regfile|regs[9][13]~feeder_combout\);

-- Location: FF_X45_Y29_N5
\regfile|regs[9][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[9][13]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[9][13]~q\);

-- Location: FF_X45_Y29_N31
\regfile|regs[11][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[13]~15_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[11][13]~q\);

-- Location: LCCOMB_X44_Y29_N30
\regfile|regs[10][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[10][13]~feeder_combout\ = \regfile_writedata_mux|y[13]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[13]~15_combout\,
	combout => \regfile|regs[10][13]~feeder_combout\);

-- Location: FF_X44_Y29_N31
\regfile|regs[10][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[10][13]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[10][13]~q\);

-- Location: FF_X44_Y29_N25
\regfile|regs[8][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[13]~15_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[8][13]~q\);

-- Location: LCCOMB_X44_Y29_N24
\regfile|Mux50~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux50~12_combout\ = (\ir|q\(16) & (((\ir|q\(17))))) # (!\ir|q\(16) & ((\ir|q\(17) & (\regfile|regs[10][13]~q\)) # (!\ir|q\(17) & ((\regfile|regs[8][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[10][13]~q\,
	datab => \ir|q\(16),
	datac => \regfile|regs[8][13]~q\,
	datad => \ir|q\(17),
	combout => \regfile|Mux50~12_combout\);

-- Location: LCCOMB_X45_Y29_N30
\regfile|Mux50~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux50~13_combout\ = (\ir|q\(16) & ((\regfile|Mux50~12_combout\ & ((\regfile|regs[11][13]~q\))) # (!\regfile|Mux50~12_combout\ & (\regfile|regs[9][13]~q\)))) # (!\ir|q\(16) & (((\regfile|Mux50~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(16),
	datab => \regfile|regs[9][13]~q\,
	datac => \regfile|regs[11][13]~q\,
	datad => \regfile|Mux50~12_combout\,
	combout => \regfile|Mux50~13_combout\);

-- Location: LCCOMB_X44_Y30_N0
\regfile|Mux50~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux50~18_combout\ = (\regfile|rd_data1[3]~2_combout\ & (((\regfile|rd_data1[3]~3_combout\)))) # (!\regfile|rd_data1[3]~2_combout\ & ((\regfile|rd_data1[3]~3_combout\ & ((\regfile|Mux50~13_combout\))) # (!\regfile|rd_data1[3]~3_combout\ & 
-- (\regfile|Mux50~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux50~17_combout\,
	datab => \regfile|rd_data1[3]~2_combout\,
	datac => \regfile|rd_data1[3]~3_combout\,
	datad => \regfile|Mux50~13_combout\,
	combout => \regfile|Mux50~18_combout\);

-- Location: LCCOMB_X40_Y31_N12
\regfile|regs[27][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[27][13]~feeder_combout\ = \regfile_writedata_mux|y[13]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[13]~15_combout\,
	combout => \regfile|regs[27][13]~feeder_combout\);

-- Location: FF_X40_Y31_N13
\regfile|regs[27][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[27][13]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[27][13]~q\);

-- Location: LCCOMB_X35_Y30_N8
\regfile|regs[23][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[23][13]~feeder_combout\ = \regfile_writedata_mux|y[13]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[13]~15_combout\,
	combout => \regfile|regs[23][13]~feeder_combout\);

-- Location: FF_X35_Y30_N9
\regfile|regs[23][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[23][13]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[23][13]~q\);

-- Location: FF_X35_Y30_N27
\regfile|regs[19][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[13]~15_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[19][13]~q\);

-- Location: LCCOMB_X35_Y30_N26
\regfile|Mux50~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux50~9_combout\ = (\ir|q\(19) & (((\ir|q\(18))))) # (!\ir|q\(19) & ((\ir|q\(18) & (\regfile|regs[23][13]~q\)) # (!\ir|q\(18) & ((\regfile|regs[19][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(19),
	datab => \regfile|regs[23][13]~q\,
	datac => \regfile|regs[19][13]~q\,
	datad => \ir|q\(18),
	combout => \regfile|Mux50~9_combout\);

-- Location: FF_X40_Y31_N31
\regfile|regs[31][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[13]~15_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[31][13]~q\);

-- Location: LCCOMB_X40_Y31_N30
\regfile|Mux50~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux50~10_combout\ = (\regfile|Mux50~9_combout\ & (((\regfile|regs[31][13]~q\) # (!\ir|q\(19))))) # (!\regfile|Mux50~9_combout\ & (\regfile|regs[27][13]~q\ & ((\ir|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[27][13]~q\,
	datab => \regfile|Mux50~9_combout\,
	datac => \regfile|regs[31][13]~q\,
	datad => \ir|q\(19),
	combout => \regfile|Mux50~10_combout\);

-- Location: LCCOMB_X45_Y35_N4
\regfile|regs[22][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[22][13]~feeder_combout\ = \regfile_writedata_mux|y[13]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[13]~15_combout\,
	combout => \regfile|regs[22][13]~feeder_combout\);

-- Location: FF_X45_Y35_N5
\regfile|regs[22][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[22][13]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[22][13]~q\);

-- Location: FF_X45_Y35_N7
\regfile|regs[18][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[13]~15_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[18][13]~q\);

-- Location: LCCOMB_X45_Y35_N6
\regfile|Mux50~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux50~2_combout\ = (\ir|q\(18) & ((\regfile|regs[22][13]~q\) # ((\ir|q\(19))))) # (!\ir|q\(18) & (((\regfile|regs[18][13]~q\ & !\ir|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \regfile|regs[22][13]~q\,
	datac => \regfile|regs[18][13]~q\,
	datad => \ir|q\(19),
	combout => \regfile|Mux50~2_combout\);

-- Location: LCCOMB_X44_Y35_N28
\regfile|regs[26][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[26][13]~feeder_combout\ = \regfile_writedata_mux|y[13]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[13]~15_combout\,
	combout => \regfile|regs[26][13]~feeder_combout\);

-- Location: FF_X44_Y35_N29
\regfile|regs[26][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[26][13]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[26][13]~q\);

-- Location: FF_X44_Y35_N15
\regfile|regs[30][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[13]~15_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[30][13]~q\);

-- Location: LCCOMB_X44_Y35_N14
\regfile|Mux50~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux50~3_combout\ = (\regfile|Mux50~2_combout\ & (((\regfile|regs[30][13]~q\) # (!\ir|q\(19))))) # (!\regfile|Mux50~2_combout\ & (\regfile|regs[26][13]~q\ & ((\ir|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux50~2_combout\,
	datab => \regfile|regs[26][13]~q\,
	datac => \regfile|regs[30][13]~q\,
	datad => \ir|q\(19),
	combout => \regfile|Mux50~3_combout\);

-- Location: FF_X40_Y35_N11
\regfile|regs[16][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[13]~15_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[16][13]~q\);

-- Location: LCCOMB_X40_Y35_N24
\regfile|regs[24][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[24][13]~feeder_combout\ = \regfile_writedata_mux|y[13]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[13]~15_combout\,
	combout => \regfile|regs[24][13]~feeder_combout\);

-- Location: FF_X40_Y35_N25
\regfile|regs[24][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[24][13]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[24][13]~q\);

-- Location: LCCOMB_X40_Y35_N10
\regfile|Mux50~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux50~6_combout\ = (\ir|q\(18) & (\ir|q\(19))) # (!\ir|q\(18) & ((\ir|q\(19) & ((\regfile|regs[24][13]~q\))) # (!\ir|q\(19) & (\regfile|regs[16][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \ir|q\(19),
	datac => \regfile|regs[16][13]~q\,
	datad => \regfile|regs[24][13]~q\,
	combout => \regfile|Mux50~6_combout\);

-- Location: FF_X41_Y31_N7
\regfile|regs[28][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[13]~15_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[28][13]~q\);

-- Location: LCCOMB_X41_Y31_N28
\regfile|regs[20][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[20][13]~feeder_combout\ = \regfile_writedata_mux|y[13]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[13]~15_combout\,
	combout => \regfile|regs[20][13]~feeder_combout\);

-- Location: FF_X41_Y31_N29
\regfile|regs[20][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[20][13]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[20][13]~q\);

-- Location: LCCOMB_X41_Y31_N6
\regfile|Mux50~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux50~7_combout\ = (\ir|q\(18) & ((\regfile|Mux50~6_combout\ & (\regfile|regs[28][13]~q\)) # (!\regfile|Mux50~6_combout\ & ((\regfile|regs[20][13]~q\))))) # (!\ir|q\(18) & (\regfile|Mux50~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \regfile|Mux50~6_combout\,
	datac => \regfile|regs[28][13]~q\,
	datad => \regfile|regs[20][13]~q\,
	combout => \regfile|Mux50~7_combout\);

-- Location: LCCOMB_X42_Y32_N16
\regfile|regs[25][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[25][13]~feeder_combout\ = \regfile_writedata_mux|y[13]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[13]~15_combout\,
	combout => \regfile|regs[25][13]~feeder_combout\);

-- Location: FF_X42_Y32_N17
\regfile|regs[25][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[25][13]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[25][13]~q\);

-- Location: FF_X42_Y32_N3
\regfile|regs[17][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[13]~15_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[17][13]~q\);

-- Location: LCCOMB_X42_Y32_N2
\regfile|Mux50~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux50~4_combout\ = (\ir|q\(18) & (((\ir|q\(19))))) # (!\ir|q\(18) & ((\ir|q\(19) & (\regfile|regs[25][13]~q\)) # (!\ir|q\(19) & ((\regfile|regs[17][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \regfile|regs[25][13]~q\,
	datac => \regfile|regs[17][13]~q\,
	datad => \ir|q\(19),
	combout => \regfile|Mux50~4_combout\);

-- Location: LCCOMB_X41_Y32_N20
\regfile|regs[21][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[21][13]~feeder_combout\ = \regfile_writedata_mux|y[13]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[13]~15_combout\,
	combout => \regfile|regs[21][13]~feeder_combout\);

-- Location: FF_X41_Y32_N21
\regfile|regs[21][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[21][13]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[21][13]~q\);

-- Location: FF_X41_Y32_N15
\regfile|regs[29][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[13]~15_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[29][13]~q\);

-- Location: LCCOMB_X41_Y32_N14
\regfile|Mux50~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux50~5_combout\ = (\regfile|Mux50~4_combout\ & (((\regfile|regs[29][13]~q\) # (!\ir|q\(18))))) # (!\regfile|Mux50~4_combout\ & (\regfile|regs[21][13]~q\ & ((\ir|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux50~4_combout\,
	datab => \regfile|regs[21][13]~q\,
	datac => \regfile|regs[29][13]~q\,
	datad => \ir|q\(18),
	combout => \regfile|Mux50~5_combout\);

-- Location: LCCOMB_X40_Y34_N16
\regfile|Mux50~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux50~8_combout\ = (\ir|q\(17) & (((\ir|q\(16))))) # (!\ir|q\(17) & ((\ir|q\(16) & ((\regfile|Mux50~5_combout\))) # (!\ir|q\(16) & (\regfile|Mux50~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux50~7_combout\,
	datab => \regfile|Mux50~5_combout\,
	datac => \ir|q\(17),
	datad => \ir|q\(16),
	combout => \regfile|Mux50~8_combout\);

-- Location: LCCOMB_X40_Y34_N10
\regfile|Mux50~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux50~11_combout\ = (\ir|q\(17) & ((\regfile|Mux50~8_combout\ & (\regfile|Mux50~10_combout\)) # (!\regfile|Mux50~8_combout\ & ((\regfile|Mux50~3_combout\))))) # (!\ir|q\(17) & (((\regfile|Mux50~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux50~10_combout\,
	datab => \regfile|Mux50~3_combout\,
	datac => \ir|q\(17),
	datad => \regfile|Mux50~8_combout\,
	combout => \regfile|Mux50~11_combout\);

-- Location: LCCOMB_X40_Y34_N20
\regfile|Mux50~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux50~21_combout\ = (\regfile|rd_data1[3]~2_combout\ & ((\regfile|Mux50~18_combout\ & (\regfile|Mux50~20_combout\)) # (!\regfile|Mux50~18_combout\ & ((\regfile|Mux50~11_combout\))))) # (!\regfile|rd_data1[3]~2_combout\ & 
-- (((\regfile|Mux50~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux50~20_combout\,
	datab => \regfile|rd_data1[3]~2_combout\,
	datac => \regfile|Mux50~18_combout\,
	datad => \regfile|Mux50~11_combout\,
	combout => \regfile|Mux50~21_combout\);

-- Location: LCCOMB_X46_Y34_N8
\regfile|Mux50~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux50~22_combout\ = (\regfile|Mux50~21_combout\ & ((\ir|q\(18)) # ((\ir|q\(16)) # (\regfile|rd_data1[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux50~21_combout\,
	datab => \ir|q\(18),
	datac => \ir|q\(16),
	datad => \regfile|rd_data1[3]~6_combout\,
	combout => \regfile|Mux50~22_combout\);

-- Location: FF_X46_Y34_N9
\regfile|rd_data1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|Mux50~22_combout\,
	ena => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rd_data1\(13));

-- Location: LCCOMB_X49_Y34_N2
\reg_b|q[13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_b|q[13]~feeder_combout\ = \regfile|rd_data1\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile|rd_data1\(13),
	combout => \reg_b|q[13]~feeder_combout\);

-- Location: FF_X49_Y34_N3
\reg_b|q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_b|q[13]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_b|q\(13));

-- Location: LCCOMB_X47_Y33_N18
\mem_module|temp_data_out[12]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mem_module|temp_data_out\(12) = (GLOBAL(\MemRead~inputclkctrl_outclk\) & (\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(12))) # (!GLOBAL(\MemRead~inputclkctrl_outclk\) & ((\mem_module|temp_data_out\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(12),
	datac => \MemRead~inputclkctrl_outclk\,
	datad => \mem_module|temp_data_out\(12),
	combout => \mem_module|temp_data_out\(12));

-- Location: FF_X47_Y33_N19
\mem_data_reg|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem_module|temp_data_out\(12),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_data_reg|q\(12));

-- Location: LCCOMB_X47_Y33_N22
\regfile_writedata_mux|y[12]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile_writedata_mux|y[12]~12_combout\ = (\MemToReg~input_o\ & \mem_data_reg|q\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemToReg~input_o\,
	datad => \mem_data_reg|q\(12),
	combout => \regfile_writedata_mux|y[12]~12_combout\);

-- Location: FF_X47_Y33_N23
\regfile|regs[15][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile_writedata_mux|y[12]~12_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[15][12]~q\);

-- Location: FF_X43_Y33_N11
\regfile|regs[13][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[12]~12_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[13][12]~q\);

-- Location: FF_X46_Y33_N3
\regfile|regs[12][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[12]~12_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[12][12]~q\);

-- Location: LCCOMB_X46_Y33_N0
\regfile|regs[14][12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[14][12]~feeder_combout\ = \regfile_writedata_mux|y[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[12]~12_combout\,
	combout => \regfile|regs[14][12]~feeder_combout\);

-- Location: FF_X46_Y33_N1
\regfile|regs[14][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[14][12]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[14][12]~q\);

-- Location: LCCOMB_X46_Y33_N2
\regfile|Mux51~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux51~19_combout\ = (\ir|q\(16) & (\ir|q\(17))) # (!\ir|q\(16) & ((\ir|q\(17) & ((\regfile|regs[14][12]~q\))) # (!\ir|q\(17) & (\regfile|regs[12][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(16),
	datab => \ir|q\(17),
	datac => \regfile|regs[12][12]~q\,
	datad => \regfile|regs[14][12]~q\,
	combout => \regfile|Mux51~19_combout\);

-- Location: LCCOMB_X43_Y33_N10
\regfile|Mux51~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux51~20_combout\ = (\ir|q\(16) & ((\regfile|Mux51~19_combout\ & (\regfile|regs[15][12]~q\)) # (!\regfile|Mux51~19_combout\ & ((\regfile|regs[13][12]~q\))))) # (!\ir|q\(16) & (((\regfile|Mux51~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(16),
	datab => \regfile|regs[15][12]~q\,
	datac => \regfile|regs[13][12]~q\,
	datad => \regfile|Mux51~19_combout\,
	combout => \regfile|Mux51~20_combout\);

-- Location: LCCOMB_X42_Y29_N14
\regfile|regs[10][12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[10][12]~feeder_combout\ = \regfile_writedata_mux|y[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[12]~12_combout\,
	combout => \regfile|regs[10][12]~feeder_combout\);

-- Location: FF_X42_Y29_N15
\regfile|regs[10][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[10][12]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[10][12]~q\);

-- Location: FF_X43_Y29_N21
\regfile|regs[11][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[12]~12_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[11][12]~q\);

-- Location: LCCOMB_X43_Y29_N26
\regfile|regs[9][12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[9][12]~feeder_combout\ = \regfile_writedata_mux|y[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[12]~12_combout\,
	combout => \regfile|regs[9][12]~feeder_combout\);

-- Location: FF_X43_Y29_N27
\regfile|regs[9][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[9][12]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[9][12]~q\);

-- Location: FF_X44_Y29_N17
\regfile|regs[8][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[12]~12_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[8][12]~q\);

-- Location: LCCOMB_X44_Y29_N16
\regfile|Mux51~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux51~2_combout\ = (\ir|q\(16) & ((\regfile|regs[9][12]~q\) # ((\ir|q\(17))))) # (!\ir|q\(16) & (((\regfile|regs[8][12]~q\ & !\ir|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[9][12]~q\,
	datab => \ir|q\(16),
	datac => \regfile|regs[8][12]~q\,
	datad => \ir|q\(17),
	combout => \regfile|Mux51~2_combout\);

-- Location: LCCOMB_X43_Y29_N20
\regfile|Mux51~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux51~3_combout\ = (\ir|q\(17) & ((\regfile|Mux51~2_combout\ & ((\regfile|regs[11][12]~q\))) # (!\regfile|Mux51~2_combout\ & (\regfile|regs[10][12]~q\)))) # (!\ir|q\(17) & (((\regfile|Mux51~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[10][12]~q\,
	datab => \ir|q\(17),
	datac => \regfile|regs[11][12]~q\,
	datad => \regfile|Mux51~2_combout\,
	combout => \regfile|Mux51~3_combout\);

-- Location: FF_X36_Y31_N19
\regfile|regs[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[12]~12_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[1][12]~q\);

-- Location: LCCOMB_X35_Y31_N12
\regfile|regs[5][12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[5][12]~feeder_combout\ = \regfile_writedata_mux|y[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[12]~12_combout\,
	combout => \regfile|regs[5][12]~feeder_combout\);

-- Location: FF_X35_Y31_N13
\regfile|regs[5][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[5][12]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[5][12]~q\);

-- Location: FF_X36_Y31_N1
\regfile|regs[7][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[12]~12_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[7][12]~q\);

-- Location: LCCOMB_X36_Y32_N26
\regfile|regs[6][12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[6][12]~feeder_combout\ = \regfile_writedata_mux|y[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[12]~12_combout\,
	combout => \regfile|regs[6][12]~feeder_combout\);

-- Location: FF_X36_Y32_N27
\regfile|regs[6][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[6][12]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[6][12]~q\);

-- Location: FF_X35_Y31_N31
\regfile|regs[4][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[12]~12_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[4][12]~q\);

-- Location: LCCOMB_X35_Y31_N30
\regfile|Mux51~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux51~14_combout\ = (\ir|q\(17) & ((\regfile|regs[6][12]~q\) # ((\ir|q\(16))))) # (!\ir|q\(17) & (((\regfile|regs[4][12]~q\ & !\ir|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \regfile|regs[6][12]~q\,
	datac => \regfile|regs[4][12]~q\,
	datad => \ir|q\(16),
	combout => \regfile|Mux51~14_combout\);

-- Location: LCCOMB_X36_Y31_N0
\regfile|Mux51~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux51~15_combout\ = (\ir|q\(16) & ((\regfile|Mux51~14_combout\ & ((\regfile|regs[7][12]~q\))) # (!\regfile|Mux51~14_combout\ & (\regfile|regs[5][12]~q\)))) # (!\ir|q\(16) & (((\regfile|Mux51~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[5][12]~q\,
	datab => \ir|q\(16),
	datac => \regfile|regs[7][12]~q\,
	datad => \regfile|Mux51~14_combout\,
	combout => \regfile|Mux51~15_combout\);

-- Location: LCCOMB_X36_Y31_N18
\regfile|Mux51~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux51~16_combout\ = (\regfile|rd_data1[3]~5_combout\ & (\regfile|rd_data1[3]~4_combout\)) # (!\regfile|rd_data1[3]~5_combout\ & ((\regfile|rd_data1[3]~4_combout\ & ((\regfile|Mux51~15_combout\))) # (!\regfile|rd_data1[3]~4_combout\ & 
-- (\regfile|regs[1][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rd_data1[3]~5_combout\,
	datab => \regfile|rd_data1[3]~4_combout\,
	datac => \regfile|regs[1][12]~q\,
	datad => \regfile|Mux51~15_combout\,
	combout => \regfile|Mux51~16_combout\);

-- Location: FF_X37_Y31_N27
\regfile|regs[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[12]~12_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[3][12]~q\);

-- Location: LCCOMB_X37_Y31_N0
\regfile|regs[2][12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[2][12]~feeder_combout\ = \regfile_writedata_mux|y[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[12]~12_combout\,
	combout => \regfile|regs[2][12]~feeder_combout\);

-- Location: FF_X37_Y31_N1
\regfile|regs[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[2][12]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[2][12]~q\);

-- Location: LCCOMB_X37_Y31_N26
\regfile|Mux51~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux51~17_combout\ = (\regfile|Mux51~16_combout\ & (((\regfile|regs[3][12]~q\)) # (!\regfile|rd_data1[3]~5_combout\))) # (!\regfile|Mux51~16_combout\ & (\regfile|rd_data1[3]~5_combout\ & ((\regfile|regs[2][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux51~16_combout\,
	datab => \regfile|rd_data1[3]~5_combout\,
	datac => \regfile|regs[3][12]~q\,
	datad => \regfile|regs[2][12]~q\,
	combout => \regfile|Mux51~17_combout\);

-- Location: FF_X39_Y31_N3
\regfile|regs[19][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[12]~12_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[19][12]~q\);

-- Location: LCCOMB_X39_Y31_N16
\regfile|regs[23][12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[23][12]~feeder_combout\ = \regfile_writedata_mux|y[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[12]~12_combout\,
	combout => \regfile|regs[23][12]~feeder_combout\);

-- Location: FF_X39_Y31_N17
\regfile|regs[23][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[23][12]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[23][12]~q\);

-- Location: LCCOMB_X39_Y31_N2
\regfile|Mux51~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux51~11_combout\ = (\ir|q\(18) & ((\ir|q\(19)) # ((\regfile|regs[23][12]~q\)))) # (!\ir|q\(18) & (!\ir|q\(19) & (\regfile|regs[19][12]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \ir|q\(19),
	datac => \regfile|regs[19][12]~q\,
	datad => \regfile|regs[23][12]~q\,
	combout => \regfile|Mux51~11_combout\);

-- Location: LCCOMB_X40_Y31_N0
\regfile|regs[27][12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[27][12]~feeder_combout\ = \regfile_writedata_mux|y[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[12]~12_combout\,
	combout => \regfile|regs[27][12]~feeder_combout\);

-- Location: FF_X40_Y31_N1
\regfile|regs[27][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[27][12]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[27][12]~q\);

-- Location: FF_X40_Y31_N19
\regfile|regs[31][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[12]~12_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[31][12]~q\);

-- Location: LCCOMB_X40_Y31_N18
\regfile|Mux51~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux51~12_combout\ = (\regfile|Mux51~11_combout\ & (((\regfile|regs[31][12]~q\) # (!\ir|q\(19))))) # (!\regfile|Mux51~11_combout\ & (\regfile|regs[27][12]~q\ & ((\ir|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux51~11_combout\,
	datab => \regfile|regs[27][12]~q\,
	datac => \regfile|regs[31][12]~q\,
	datad => \ir|q\(19),
	combout => \regfile|Mux51~12_combout\);

-- Location: LCCOMB_X41_Y32_N28
\regfile|regs[21][12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[21][12]~feeder_combout\ = \regfile_writedata_mux|y[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[12]~12_combout\,
	combout => \regfile|regs[21][12]~feeder_combout\);

-- Location: FF_X41_Y32_N29
\regfile|regs[21][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[21][12]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[21][12]~q\);

-- Location: FF_X41_Y32_N7
\regfile|regs[29][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[12]~12_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[29][12]~q\);

-- Location: LCCOMB_X42_Y32_N20
\regfile|regs[25][12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[25][12]~feeder_combout\ = \regfile_writedata_mux|y[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[12]~12_combout\,
	combout => \regfile|regs[25][12]~feeder_combout\);

-- Location: FF_X42_Y32_N21
\regfile|regs[25][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[25][12]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[25][12]~q\);

-- Location: FF_X42_Y32_N15
\regfile|regs[17][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[12]~12_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[17][12]~q\);

-- Location: LCCOMB_X42_Y32_N14
\regfile|Mux51~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux51~4_combout\ = (\ir|q\(18) & (((\ir|q\(19))))) # (!\ir|q\(18) & ((\ir|q\(19) & (\regfile|regs[25][12]~q\)) # (!\ir|q\(19) & ((\regfile|regs[17][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \regfile|regs[25][12]~q\,
	datac => \regfile|regs[17][12]~q\,
	datad => \ir|q\(19),
	combout => \regfile|Mux51~4_combout\);

-- Location: LCCOMB_X41_Y32_N6
\regfile|Mux51~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux51~5_combout\ = (\ir|q\(18) & ((\regfile|Mux51~4_combout\ & ((\regfile|regs[29][12]~q\))) # (!\regfile|Mux51~4_combout\ & (\regfile|regs[21][12]~q\)))) # (!\ir|q\(18) & (((\regfile|Mux51~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \regfile|regs[21][12]~q\,
	datac => \regfile|regs[29][12]~q\,
	datad => \regfile|Mux51~4_combout\,
	combout => \regfile|Mux51~5_combout\);

-- Location: FF_X42_Y36_N11
\regfile|regs[16][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[12]~12_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[16][12]~q\);

-- Location: LCCOMB_X42_Y36_N24
\regfile|regs[24][12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[24][12]~feeder_combout\ = \regfile_writedata_mux|y[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[12]~12_combout\,
	combout => \regfile|regs[24][12]~feeder_combout\);

-- Location: FF_X42_Y36_N25
\regfile|regs[24][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[24][12]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[24][12]~q\);

-- Location: LCCOMB_X42_Y36_N10
\regfile|Mux51~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux51~8_combout\ = (\ir|q\(19) & ((\ir|q\(18)) # ((\regfile|regs[24][12]~q\)))) # (!\ir|q\(19) & (!\ir|q\(18) & (\regfile|regs[16][12]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(19),
	datab => \ir|q\(18),
	datac => \regfile|regs[16][12]~q\,
	datad => \regfile|regs[24][12]~q\,
	combout => \regfile|Mux51~8_combout\);

-- Location: LCCOMB_X43_Y36_N20
\regfile|regs[20][12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[20][12]~feeder_combout\ = \regfile_writedata_mux|y[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[12]~12_combout\,
	combout => \regfile|regs[20][12]~feeder_combout\);

-- Location: FF_X43_Y36_N21
\regfile|regs[20][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[20][12]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[20][12]~q\);

-- Location: FF_X43_Y36_N15
\regfile|regs[28][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[12]~12_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[28][12]~q\);

-- Location: LCCOMB_X43_Y36_N14
\regfile|Mux51~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux51~9_combout\ = (\regfile|Mux51~8_combout\ & (((\regfile|regs[28][12]~q\) # (!\ir|q\(18))))) # (!\regfile|Mux51~8_combout\ & (\regfile|regs[20][12]~q\ & ((\ir|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux51~8_combout\,
	datab => \regfile|regs[20][12]~q\,
	datac => \regfile|regs[28][12]~q\,
	datad => \ir|q\(18),
	combout => \regfile|Mux51~9_combout\);

-- Location: FF_X45_Y35_N3
\regfile|regs[18][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[12]~12_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[18][12]~q\);

-- Location: LCCOMB_X45_Y35_N24
\regfile|regs[22][12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[22][12]~feeder_combout\ = \regfile_writedata_mux|y[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[12]~12_combout\,
	combout => \regfile|regs[22][12]~feeder_combout\);

-- Location: FF_X45_Y35_N25
\regfile|regs[22][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[22][12]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[22][12]~q\);

-- Location: LCCOMB_X45_Y35_N2
\regfile|Mux51~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux51~6_combout\ = (\ir|q\(19) & (\ir|q\(18))) # (!\ir|q\(19) & ((\ir|q\(18) & ((\regfile|regs[22][12]~q\))) # (!\ir|q\(18) & (\regfile|regs[18][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(19),
	datab => \ir|q\(18),
	datac => \regfile|regs[18][12]~q\,
	datad => \regfile|regs[22][12]~q\,
	combout => \regfile|Mux51~6_combout\);

-- Location: LCCOMB_X44_Y35_N20
\regfile|regs[26][12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[26][12]~feeder_combout\ = \regfile_writedata_mux|y[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[12]~12_combout\,
	combout => \regfile|regs[26][12]~feeder_combout\);

-- Location: FF_X44_Y35_N21
\regfile|regs[26][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[26][12]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[26][12]~q\);

-- Location: FF_X44_Y35_N7
\regfile|regs[30][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[12]~12_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[30][12]~q\);

-- Location: LCCOMB_X44_Y35_N6
\regfile|Mux51~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux51~7_combout\ = (\regfile|Mux51~6_combout\ & (((\regfile|regs[30][12]~q\) # (!\ir|q\(19))))) # (!\regfile|Mux51~6_combout\ & (\regfile|regs[26][12]~q\ & ((\ir|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux51~6_combout\,
	datab => \regfile|regs[26][12]~q\,
	datac => \regfile|regs[30][12]~q\,
	datad => \ir|q\(19),
	combout => \regfile|Mux51~7_combout\);

-- Location: LCCOMB_X43_Y35_N20
\regfile|Mux51~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux51~10_combout\ = (\ir|q\(17) & (((\ir|q\(16)) # (\regfile|Mux51~7_combout\)))) # (!\ir|q\(17) & (\regfile|Mux51~9_combout\ & (!\ir|q\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux51~9_combout\,
	datab => \ir|q\(17),
	datac => \ir|q\(16),
	datad => \regfile|Mux51~7_combout\,
	combout => \regfile|Mux51~10_combout\);

-- Location: LCCOMB_X43_Y31_N0
\regfile|Mux51~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux51~13_combout\ = (\ir|q\(16) & ((\regfile|Mux51~10_combout\ & (\regfile|Mux51~12_combout\)) # (!\regfile|Mux51~10_combout\ & ((\regfile|Mux51~5_combout\))))) # (!\ir|q\(16) & (((\regfile|Mux51~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(16),
	datab => \regfile|Mux51~12_combout\,
	datac => \regfile|Mux51~5_combout\,
	datad => \regfile|Mux51~10_combout\,
	combout => \regfile|Mux51~13_combout\);

-- Location: LCCOMB_X43_Y31_N18
\regfile|Mux51~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux51~18_combout\ = (\regfile|rd_data1[3]~2_combout\ & (((\regfile|rd_data1[3]~3_combout\) # (\regfile|Mux51~13_combout\)))) # (!\regfile|rd_data1[3]~2_combout\ & (\regfile|Mux51~17_combout\ & (!\regfile|rd_data1[3]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux51~17_combout\,
	datab => \regfile|rd_data1[3]~2_combout\,
	datac => \regfile|rd_data1[3]~3_combout\,
	datad => \regfile|Mux51~13_combout\,
	combout => \regfile|Mux51~18_combout\);

-- Location: LCCOMB_X43_Y31_N28
\regfile|Mux51~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux51~21_combout\ = (\regfile|rd_data1[3]~3_combout\ & ((\regfile|Mux51~18_combout\ & (\regfile|Mux51~20_combout\)) # (!\regfile|Mux51~18_combout\ & ((\regfile|Mux51~3_combout\))))) # (!\regfile|rd_data1[3]~3_combout\ & 
-- (((\regfile|Mux51~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux51~20_combout\,
	datab => \regfile|rd_data1[3]~3_combout\,
	datac => \regfile|Mux51~3_combout\,
	datad => \regfile|Mux51~18_combout\,
	combout => \regfile|Mux51~21_combout\);

-- Location: LCCOMB_X47_Y34_N20
\regfile|Mux51~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux51~22_combout\ = (\regfile|Mux51~21_combout\ & ((\regfile|rd_data1[3]~6_combout\) # ((\ir|q\(16)) # (\ir|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux51~21_combout\,
	datab => \regfile|rd_data1[3]~6_combout\,
	datac => \ir|q\(16),
	datad => \ir|q\(18),
	combout => \regfile|Mux51~22_combout\);

-- Location: FF_X47_Y34_N21
\regfile|rd_data1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|Mux51~22_combout\,
	ena => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rd_data1\(12));

-- Location: LCCOMB_X47_Y34_N14
\reg_b|q[12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_b|q[12]~feeder_combout\ = \regfile|rd_data1\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile|rd_data1\(12),
	combout => \reg_b|q[12]~feeder_combout\);

-- Location: FF_X47_Y34_N15
\reg_b|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_b|q[12]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_b|q\(12));

-- Location: LCCOMB_X47_Y33_N6
\mem_module|temp_data_out[11]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mem_module|temp_data_out\(11) = (GLOBAL(\MemRead~inputclkctrl_outclk\) & (\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(11))) # (!GLOBAL(\MemRead~inputclkctrl_outclk\) & ((\mem_module|temp_data_out\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	datac => \MemRead~inputclkctrl_outclk\,
	datad => \mem_module|temp_data_out\(11),
	combout => \mem_module|temp_data_out\(11));

-- Location: FF_X47_Y33_N7
\mem_data_reg|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem_module|temp_data_out\(11),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_data_reg|q\(11));

-- Location: LCCOMB_X47_Y33_N26
\regfile_writedata_mux|y[11]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile_writedata_mux|y[11]~14_combout\ = (\mem_data_reg|q\(11) & \MemToReg~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem_data_reg|q\(11),
	datac => \MemToReg~input_o\,
	combout => \regfile_writedata_mux|y[11]~14_combout\);

-- Location: FF_X44_Y29_N21
\regfile|regs[8][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[11]~14_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[8][11]~q\);

-- Location: LCCOMB_X44_Y29_N18
\regfile|regs[10][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[10][11]~feeder_combout\ = \regfile_writedata_mux|y[11]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[11]~14_combout\,
	combout => \regfile|regs[10][11]~feeder_combout\);

-- Location: FF_X44_Y29_N19
\regfile|regs[10][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[10][11]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[10][11]~q\);

-- Location: LCCOMB_X44_Y29_N20
\regfile|Mux52~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux52~12_combout\ = (\ir|q\(17) & ((\ir|q\(16)) # ((\regfile|regs[10][11]~q\)))) # (!\ir|q\(17) & (!\ir|q\(16) & (\regfile|regs[8][11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \ir|q\(16),
	datac => \regfile|regs[8][11]~q\,
	datad => \regfile|regs[10][11]~q\,
	combout => \regfile|Mux52~12_combout\);

-- Location: LCCOMB_X45_Y29_N8
\regfile|regs[9][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[9][11]~feeder_combout\ = \regfile_writedata_mux|y[11]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[11]~14_combout\,
	combout => \regfile|regs[9][11]~feeder_combout\);

-- Location: FF_X45_Y29_N9
\regfile|regs[9][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[9][11]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[9][11]~q\);

-- Location: FF_X45_Y29_N11
\regfile|regs[11][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[11]~14_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[11][11]~q\);

-- Location: LCCOMB_X45_Y29_N10
\regfile|Mux52~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux52~13_combout\ = (\regfile|Mux52~12_combout\ & (((\regfile|regs[11][11]~q\) # (!\ir|q\(16))))) # (!\regfile|Mux52~12_combout\ & (\regfile|regs[9][11]~q\ & ((\ir|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux52~12_combout\,
	datab => \regfile|regs[9][11]~q\,
	datac => \regfile|regs[11][11]~q\,
	datad => \ir|q\(16),
	combout => \regfile|Mux52~13_combout\);

-- Location: LCCOMB_X40_Y33_N24
\regfile|regs[2][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[2][11]~feeder_combout\ = \regfile_writedata_mux|y[11]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[11]~14_combout\,
	combout => \regfile|regs[2][11]~feeder_combout\);

-- Location: FF_X40_Y33_N25
\regfile|regs[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[2][11]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[2][11]~q\);

-- Location: FF_X37_Y33_N13
\regfile|regs[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[11]~14_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[1][11]~q\);

-- Location: LCCOMB_X37_Y33_N12
\regfile|Mux52~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux52~16_combout\ = (\regfile|rd_data1[3]~4_combout\ & (((\regfile|rd_data1[3]~5_combout\)))) # (!\regfile|rd_data1[3]~4_combout\ & ((\regfile|rd_data1[3]~5_combout\ & (\regfile|regs[2][11]~q\)) # (!\regfile|rd_data1[3]~5_combout\ & 
-- ((\regfile|regs[1][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rd_data1[3]~4_combout\,
	datab => \regfile|regs[2][11]~q\,
	datac => \regfile|regs[1][11]~q\,
	datad => \regfile|rd_data1[3]~5_combout\,
	combout => \regfile|Mux52~16_combout\);

-- Location: LCCOMB_X35_Y32_N0
\regfile|regs[5][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[5][11]~feeder_combout\ = \regfile_writedata_mux|y[11]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[11]~14_combout\,
	combout => \regfile|regs[5][11]~feeder_combout\);

-- Location: FF_X35_Y32_N1
\regfile|regs[5][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[5][11]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[5][11]~q\);

-- Location: FF_X35_Y33_N19
\regfile|regs[4][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[11]~14_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[4][11]~q\);

-- Location: LCCOMB_X35_Y33_N18
\regfile|Mux52~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux52~14_combout\ = (\ir|q\(16) & ((\regfile|regs[5][11]~q\) # ((\ir|q\(17))))) # (!\ir|q\(16) & (((\regfile|regs[4][11]~q\ & !\ir|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[5][11]~q\,
	datab => \ir|q\(16),
	datac => \regfile|regs[4][11]~q\,
	datad => \ir|q\(17),
	combout => \regfile|Mux52~14_combout\);

-- Location: FF_X38_Y31_N27
\regfile|regs[7][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[11]~14_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[7][11]~q\);

-- Location: LCCOMB_X35_Y33_N8
\regfile|regs[6][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[6][11]~feeder_combout\ = \regfile_writedata_mux|y[11]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[11]~14_combout\,
	combout => \regfile|regs[6][11]~feeder_combout\);

-- Location: FF_X35_Y33_N9
\regfile|regs[6][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[6][11]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[6][11]~q\);

-- Location: LCCOMB_X38_Y31_N26
\regfile|Mux52~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux52~15_combout\ = (\ir|q\(17) & ((\regfile|Mux52~14_combout\ & (\regfile|regs[7][11]~q\)) # (!\regfile|Mux52~14_combout\ & ((\regfile|regs[6][11]~q\))))) # (!\ir|q\(17) & (\regfile|Mux52~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \regfile|Mux52~14_combout\,
	datac => \regfile|regs[7][11]~q\,
	datad => \regfile|regs[6][11]~q\,
	combout => \regfile|Mux52~15_combout\);

-- Location: FF_X37_Y33_N31
\regfile|regs[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[11]~14_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[3][11]~q\);

-- Location: LCCOMB_X37_Y33_N30
\regfile|Mux52~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux52~17_combout\ = (\regfile|Mux52~16_combout\ & (((\regfile|regs[3][11]~q\) # (!\regfile|rd_data1[3]~4_combout\)))) # (!\regfile|Mux52~16_combout\ & (\regfile|Mux52~15_combout\ & ((\regfile|rd_data1[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux52~16_combout\,
	datab => \regfile|Mux52~15_combout\,
	datac => \regfile|regs[3][11]~q\,
	datad => \regfile|rd_data1[3]~4_combout\,
	combout => \regfile|Mux52~17_combout\);

-- Location: LCCOMB_X44_Y30_N14
\regfile|Mux52~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux52~18_combout\ = (\regfile|rd_data1[3]~3_combout\ & ((\regfile|Mux52~13_combout\) # ((\regfile|rd_data1[3]~2_combout\)))) # (!\regfile|rd_data1[3]~3_combout\ & (((\regfile|Mux52~17_combout\ & !\regfile|rd_data1[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux52~13_combout\,
	datab => \regfile|Mux52~17_combout\,
	datac => \regfile|rd_data1[3]~3_combout\,
	datad => \regfile|rd_data1[3]~2_combout\,
	combout => \regfile|Mux52~18_combout\);

-- Location: LCCOMB_X43_Y33_N12
\regfile|regs[26][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[26][11]~feeder_combout\ = \regfile_writedata_mux|y[11]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[11]~14_combout\,
	combout => \regfile|regs[26][11]~feeder_combout\);

-- Location: FF_X43_Y33_N13
\regfile|regs[26][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[26][11]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[26][11]~q\);

-- Location: FF_X42_Y35_N23
\regfile|regs[30][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[11]~14_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[30][11]~q\);

-- Location: LCCOMB_X45_Y35_N8
\regfile|regs[22][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[22][11]~feeder_combout\ = \regfile_writedata_mux|y[11]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[11]~14_combout\,
	combout => \regfile|regs[22][11]~feeder_combout\);

-- Location: FF_X45_Y35_N9
\regfile|regs[22][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[22][11]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[22][11]~q\);

-- Location: FF_X45_Y35_N27
\regfile|regs[18][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[11]~14_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[18][11]~q\);

-- Location: LCCOMB_X45_Y35_N26
\regfile|Mux52~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux52~2_combout\ = (\ir|q\(18) & ((\regfile|regs[22][11]~q\) # ((\ir|q\(19))))) # (!\ir|q\(18) & (((\regfile|regs[18][11]~q\ & !\ir|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[22][11]~q\,
	datab => \ir|q\(18),
	datac => \regfile|regs[18][11]~q\,
	datad => \ir|q\(19),
	combout => \regfile|Mux52~2_combout\);

-- Location: LCCOMB_X42_Y35_N22
\regfile|Mux52~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux52~3_combout\ = (\ir|q\(19) & ((\regfile|Mux52~2_combout\ & ((\regfile|regs[30][11]~q\))) # (!\regfile|Mux52~2_combout\ & (\regfile|regs[26][11]~q\)))) # (!\ir|q\(19) & (((\regfile|Mux52~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[26][11]~q\,
	datab => \ir|q\(19),
	datac => \regfile|regs[30][11]~q\,
	datad => \regfile|Mux52~2_combout\,
	combout => \regfile|Mux52~3_combout\);

-- Location: FF_X39_Y31_N19
\regfile|regs[19][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[11]~14_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[19][11]~q\);

-- Location: LCCOMB_X39_Y31_N0
\regfile|regs[23][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[23][11]~feeder_combout\ = \regfile_writedata_mux|y[11]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[11]~14_combout\,
	combout => \regfile|regs[23][11]~feeder_combout\);

-- Location: FF_X39_Y31_N1
\regfile|regs[23][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[23][11]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[23][11]~q\);

-- Location: LCCOMB_X39_Y31_N18
\regfile|Mux52~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux52~9_combout\ = (\ir|q\(18) & ((\ir|q\(19)) # ((\regfile|regs[23][11]~q\)))) # (!\ir|q\(18) & (!\ir|q\(19) & (\regfile|regs[19][11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \ir|q\(19),
	datac => \regfile|regs[19][11]~q\,
	datad => \regfile|regs[23][11]~q\,
	combout => \regfile|Mux52~9_combout\);

-- Location: LCCOMB_X40_Y31_N24
\regfile|regs[27][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[27][11]~feeder_combout\ = \regfile_writedata_mux|y[11]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[11]~14_combout\,
	combout => \regfile|regs[27][11]~feeder_combout\);

-- Location: FF_X40_Y31_N25
\regfile|regs[27][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[27][11]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[27][11]~q\);

-- Location: FF_X40_Y31_N27
\regfile|regs[31][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[11]~14_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[31][11]~q\);

-- Location: LCCOMB_X40_Y31_N26
\regfile|Mux52~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux52~10_combout\ = (\regfile|Mux52~9_combout\ & (((\regfile|regs[31][11]~q\) # (!\ir|q\(19))))) # (!\regfile|Mux52~9_combout\ & (\regfile|regs[27][11]~q\ & ((\ir|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux52~9_combout\,
	datab => \regfile|regs[27][11]~q\,
	datac => \regfile|regs[31][11]~q\,
	datad => \ir|q\(19),
	combout => \regfile|Mux52~10_combout\);

-- Location: LCCOMB_X42_Y32_N12
\regfile|regs[25][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[25][11]~feeder_combout\ = \regfile_writedata_mux|y[11]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[11]~14_combout\,
	combout => \regfile|regs[25][11]~feeder_combout\);

-- Location: FF_X42_Y32_N13
\regfile|regs[25][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[25][11]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[25][11]~q\);

-- Location: FF_X42_Y32_N7
\regfile|regs[17][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[11]~14_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[17][11]~q\);

-- Location: LCCOMB_X42_Y32_N6
\regfile|Mux52~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux52~4_combout\ = (\ir|q\(18) & (((\ir|q\(19))))) # (!\ir|q\(18) & ((\ir|q\(19) & (\regfile|regs[25][11]~q\)) # (!\ir|q\(19) & ((\regfile|regs[17][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[25][11]~q\,
	datab => \ir|q\(18),
	datac => \regfile|regs[17][11]~q\,
	datad => \ir|q\(19),
	combout => \regfile|Mux52~4_combout\);

-- Location: LCCOMB_X41_Y32_N0
\regfile|regs[21][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[21][11]~feeder_combout\ = \regfile_writedata_mux|y[11]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[11]~14_combout\,
	combout => \regfile|regs[21][11]~feeder_combout\);

-- Location: FF_X41_Y32_N1
\regfile|regs[21][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[21][11]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[21][11]~q\);

-- Location: FF_X41_Y32_N3
\regfile|regs[29][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[11]~14_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[29][11]~q\);

-- Location: LCCOMB_X41_Y32_N2
\regfile|Mux52~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux52~5_combout\ = (\regfile|Mux52~4_combout\ & (((\regfile|regs[29][11]~q\) # (!\ir|q\(18))))) # (!\regfile|Mux52~4_combout\ & (\regfile|regs[21][11]~q\ & ((\ir|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux52~4_combout\,
	datab => \regfile|regs[21][11]~q\,
	datac => \regfile|regs[29][11]~q\,
	datad => \ir|q\(18),
	combout => \regfile|Mux52~5_combout\);

-- Location: LCCOMB_X42_Y36_N8
\regfile|regs[24][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[24][11]~feeder_combout\ = \regfile_writedata_mux|y[11]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[11]~14_combout\,
	combout => \regfile|regs[24][11]~feeder_combout\);

-- Location: FF_X42_Y36_N9
\regfile|regs[24][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[24][11]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[24][11]~q\);

-- Location: FF_X42_Y36_N19
\regfile|regs[16][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[11]~14_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[16][11]~q\);

-- Location: LCCOMB_X42_Y36_N18
\regfile|Mux52~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux52~6_combout\ = (\ir|q\(18) & (((\ir|q\(19))))) # (!\ir|q\(18) & ((\ir|q\(19) & (\regfile|regs[24][11]~q\)) # (!\ir|q\(19) & ((\regfile|regs[16][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \regfile|regs[24][11]~q\,
	datac => \regfile|regs[16][11]~q\,
	datad => \ir|q\(19),
	combout => \regfile|Mux52~6_combout\);

-- Location: FF_X43_Y36_N7
\regfile|regs[28][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[11]~14_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[28][11]~q\);

-- Location: LCCOMB_X43_Y36_N12
\regfile|regs[20][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[20][11]~feeder_combout\ = \regfile_writedata_mux|y[11]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[11]~14_combout\,
	combout => \regfile|regs[20][11]~feeder_combout\);

-- Location: FF_X43_Y36_N13
\regfile|regs[20][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[20][11]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[20][11]~q\);

-- Location: LCCOMB_X43_Y36_N6
\regfile|Mux52~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux52~7_combout\ = (\ir|q\(18) & ((\regfile|Mux52~6_combout\ & (\regfile|regs[28][11]~q\)) # (!\regfile|Mux52~6_combout\ & ((\regfile|regs[20][11]~q\))))) # (!\ir|q\(18) & (\regfile|Mux52~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \regfile|Mux52~6_combout\,
	datac => \regfile|regs[28][11]~q\,
	datad => \regfile|regs[20][11]~q\,
	combout => \regfile|Mux52~7_combout\);

-- Location: LCCOMB_X44_Y34_N18
\regfile|Mux52~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux52~8_combout\ = (\ir|q\(17) & (((\ir|q\(16))))) # (!\ir|q\(17) & ((\ir|q\(16) & (\regfile|Mux52~5_combout\)) # (!\ir|q\(16) & ((\regfile|Mux52~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux52~5_combout\,
	datab => \regfile|Mux52~7_combout\,
	datac => \ir|q\(17),
	datad => \ir|q\(16),
	combout => \regfile|Mux52~8_combout\);

-- Location: LCCOMB_X44_Y34_N4
\regfile|Mux52~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux52~11_combout\ = (\ir|q\(17) & ((\regfile|Mux52~8_combout\ & ((\regfile|Mux52~10_combout\))) # (!\regfile|Mux52~8_combout\ & (\regfile|Mux52~3_combout\)))) # (!\ir|q\(17) & (((\regfile|Mux52~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux52~3_combout\,
	datab => \regfile|Mux52~10_combout\,
	datac => \ir|q\(17),
	datad => \regfile|Mux52~8_combout\,
	combout => \regfile|Mux52~11_combout\);

-- Location: LCCOMB_X43_Y33_N22
\regfile|regs[13][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[13][11]~feeder_combout\ = \regfile_writedata_mux|y[11]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[11]~14_combout\,
	combout => \regfile|regs[13][11]~feeder_combout\);

-- Location: FF_X43_Y33_N23
\regfile|regs[13][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[13][11]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[13][11]~q\);

-- Location: FF_X45_Y33_N15
\regfile|regs[12][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[11]~14_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[12][11]~q\);

-- Location: LCCOMB_X45_Y33_N14
\regfile|Mux52~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux52~19_combout\ = (\ir|q\(16) & ((\regfile|regs[13][11]~q\) # ((\ir|q\(17))))) # (!\ir|q\(16) & (((\regfile|regs[12][11]~q\ & !\ir|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[13][11]~q\,
	datab => \ir|q\(16),
	datac => \regfile|regs[12][11]~q\,
	datad => \ir|q\(17),
	combout => \regfile|Mux52~19_combout\);

-- Location: FF_X45_Y33_N29
\regfile|regs[14][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[11]~14_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[14][11]~q\);

-- Location: FF_X47_Y33_N27
\regfile|regs[15][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile_writedata_mux|y[11]~14_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[15][11]~q\);

-- Location: LCCOMB_X45_Y33_N28
\regfile|Mux52~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux52~20_combout\ = (\ir|q\(17) & ((\regfile|Mux52~19_combout\ & ((\regfile|regs[15][11]~q\))) # (!\regfile|Mux52~19_combout\ & (\regfile|regs[14][11]~q\)))) # (!\ir|q\(17) & (\regfile|Mux52~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \regfile|Mux52~19_combout\,
	datac => \regfile|regs[14][11]~q\,
	datad => \regfile|regs[15][11]~q\,
	combout => \regfile|Mux52~20_combout\);

-- Location: LCCOMB_X44_Y34_N22
\regfile|Mux52~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux52~21_combout\ = (\regfile|Mux52~18_combout\ & (((\regfile|Mux52~20_combout\)) # (!\regfile|rd_data1[3]~2_combout\))) # (!\regfile|Mux52~18_combout\ & (\regfile|rd_data1[3]~2_combout\ & (\regfile|Mux52~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux52~18_combout\,
	datab => \regfile|rd_data1[3]~2_combout\,
	datac => \regfile|Mux52~11_combout\,
	datad => \regfile|Mux52~20_combout\,
	combout => \regfile|Mux52~21_combout\);

-- Location: LCCOMB_X49_Y34_N8
\regfile|Mux52~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux52~22_combout\ = (\regfile|Mux52~21_combout\ & ((\ir|q\(16)) # ((\regfile|rd_data1[3]~6_combout\) # (\ir|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(16),
	datab => \regfile|rd_data1[3]~6_combout\,
	datac => \ir|q\(18),
	datad => \regfile|Mux52~21_combout\,
	combout => \regfile|Mux52~22_combout\);

-- Location: FF_X49_Y34_N9
\regfile|rd_data1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|Mux52~22_combout\,
	ena => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rd_data1\(11));

-- Location: LCCOMB_X49_Y34_N24
\reg_b|q[11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_b|q[11]~feeder_combout\ = \regfile|rd_data1\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile|rd_data1\(11),
	combout => \reg_b|q[11]~feeder_combout\);

-- Location: FF_X49_Y34_N25
\reg_b|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_b|q[11]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_b|q\(11));

-- Location: LCCOMB_X47_Y33_N28
\mem_module|temp_data_out[7]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mem_module|temp_data_out\(7) = (GLOBAL(\MemRead~inputclkctrl_outclk\) & (\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(7))) # (!GLOBAL(\MemRead~inputclkctrl_outclk\) & ((\mem_module|temp_data_out\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(7),
	datac => \MemRead~inputclkctrl_outclk\,
	datad => \mem_module|temp_data_out\(7),
	combout => \mem_module|temp_data_out\(7));

-- Location: FF_X47_Y33_N29
\mem_data_reg|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem_module|temp_data_out\(7),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_data_reg|q\(7));

-- Location: LCCOMB_X47_Y33_N2
\regfile_writedata_mux|y[7]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile_writedata_mux|y[7]~17_combout\ = (\MemToReg~input_o\ & \mem_data_reg|q\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemToReg~input_o\,
	datad => \mem_data_reg|q\(7),
	combout => \regfile_writedata_mux|y[7]~17_combout\);

-- Location: LCCOMB_X42_Y29_N22
\regfile|regs[10][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[10][7]~feeder_combout\ = \regfile_writedata_mux|y[7]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[7]~17_combout\,
	combout => \regfile|regs[10][7]~feeder_combout\);

-- Location: FF_X42_Y29_N23
\regfile|regs[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[10][7]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[10][7]~q\);

-- Location: LCCOMB_X40_Y29_N24
\regfile|regs[9][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[9][7]~feeder_combout\ = \regfile_writedata_mux|y[7]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[7]~17_combout\,
	combout => \regfile|regs[9][7]~feeder_combout\);

-- Location: FF_X40_Y29_N25
\regfile|regs[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[9][7]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[9][7]~q\);

-- Location: FF_X44_Y29_N27
\regfile|regs[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[7]~17_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[8][7]~q\);

-- Location: LCCOMB_X44_Y29_N26
\regfile|Mux56~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux56~2_combout\ = (\ir|q\(16) & ((\regfile|regs[9][7]~q\) # ((\ir|q\(17))))) # (!\ir|q\(16) & (((\regfile|regs[8][7]~q\ & !\ir|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[9][7]~q\,
	datab => \ir|q\(16),
	datac => \regfile|regs[8][7]~q\,
	datad => \ir|q\(17),
	combout => \regfile|Mux56~2_combout\);

-- Location: FF_X43_Y29_N3
\regfile|regs[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[7]~17_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[11][7]~q\);

-- Location: LCCOMB_X43_Y29_N2
\regfile|Mux56~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux56~3_combout\ = (\regfile|Mux56~2_combout\ & (((\regfile|regs[11][7]~q\) # (!\ir|q\(17))))) # (!\regfile|Mux56~2_combout\ & (\regfile|regs[10][7]~q\ & ((\ir|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[10][7]~q\,
	datab => \regfile|Mux56~2_combout\,
	datac => \regfile|regs[11][7]~q\,
	datad => \ir|q\(17),
	combout => \regfile|Mux56~3_combout\);

-- Location: LCCOMB_X36_Y33_N14
\regfile|regs[5][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[5][7]~feeder_combout\ = \regfile_writedata_mux|y[7]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[7]~17_combout\,
	combout => \regfile|regs[5][7]~feeder_combout\);

-- Location: FF_X36_Y33_N15
\regfile|regs[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[5][7]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[5][7]~q\);

-- Location: FF_X36_Y33_N9
\regfile|regs[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[7]~17_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[7][7]~q\);

-- Location: LCCOMB_X35_Y33_N20
\regfile|regs[6][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[6][7]~feeder_combout\ = \regfile_writedata_mux|y[7]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[7]~17_combout\,
	combout => \regfile|regs[6][7]~feeder_combout\);

-- Location: FF_X35_Y33_N21
\regfile|regs[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[6][7]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[6][7]~q\);

-- Location: FF_X35_Y33_N23
\regfile|regs[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[7]~17_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[4][7]~q\);

-- Location: LCCOMB_X35_Y33_N22
\regfile|Mux56~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux56~14_combout\ = (\ir|q\(16) & (((\ir|q\(17))))) # (!\ir|q\(16) & ((\ir|q\(17) & (\regfile|regs[6][7]~q\)) # (!\ir|q\(17) & ((\regfile|regs[4][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[6][7]~q\,
	datab => \ir|q\(16),
	datac => \regfile|regs[4][7]~q\,
	datad => \ir|q\(17),
	combout => \regfile|Mux56~14_combout\);

-- Location: LCCOMB_X36_Y33_N8
\regfile|Mux56~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux56~15_combout\ = (\ir|q\(16) & ((\regfile|Mux56~14_combout\ & ((\regfile|regs[7][7]~q\))) # (!\regfile|Mux56~14_combout\ & (\regfile|regs[5][7]~q\)))) # (!\ir|q\(16) & (((\regfile|Mux56~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(16),
	datab => \regfile|regs[5][7]~q\,
	datac => \regfile|regs[7][7]~q\,
	datad => \regfile|Mux56~14_combout\,
	combout => \regfile|Mux56~15_combout\);

-- Location: FF_X37_Y33_N25
\regfile|regs[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[7]~17_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[1][7]~q\);

-- Location: LCCOMB_X37_Y33_N24
\regfile|Mux56~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux56~16_combout\ = (\regfile|rd_data1[3]~5_combout\ & (((\regfile|rd_data1[3]~4_combout\)))) # (!\regfile|rd_data1[3]~5_combout\ & ((\regfile|rd_data1[3]~4_combout\ & (\regfile|Mux56~15_combout\)) # (!\regfile|rd_data1[3]~4_combout\ & 
-- ((\regfile|regs[1][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux56~15_combout\,
	datab => \regfile|rd_data1[3]~5_combout\,
	datac => \regfile|regs[1][7]~q\,
	datad => \regfile|rd_data1[3]~4_combout\,
	combout => \regfile|Mux56~16_combout\);

-- Location: FF_X39_Y33_N17
\regfile|regs[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[7]~17_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[3][7]~q\);

-- Location: LCCOMB_X40_Y33_N4
\regfile|regs[2][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[2][7]~feeder_combout\ = \regfile_writedata_mux|y[7]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[7]~17_combout\,
	combout => \regfile|regs[2][7]~feeder_combout\);

-- Location: FF_X40_Y33_N5
\regfile|regs[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[2][7]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[2][7]~q\);

-- Location: LCCOMB_X39_Y33_N16
\regfile|Mux56~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux56~17_combout\ = (\regfile|rd_data1[3]~5_combout\ & ((\regfile|Mux56~16_combout\ & (\regfile|regs[3][7]~q\)) # (!\regfile|Mux56~16_combout\ & ((\regfile|regs[2][7]~q\))))) # (!\regfile|rd_data1[3]~5_combout\ & (\regfile|Mux56~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rd_data1[3]~5_combout\,
	datab => \regfile|Mux56~16_combout\,
	datac => \regfile|regs[3][7]~q\,
	datad => \regfile|regs[2][7]~q\,
	combout => \regfile|Mux56~17_combout\);

-- Location: LCCOMB_X36_Y30_N0
\regfile|regs[27][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[27][7]~feeder_combout\ = \regfile_writedata_mux|y[7]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[7]~17_combout\,
	combout => \regfile|regs[27][7]~feeder_combout\);

-- Location: FF_X36_Y30_N1
\regfile|regs[27][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[27][7]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[27][7]~q\);

-- Location: FF_X35_Y30_N19
\regfile|regs[19][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[7]~17_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[19][7]~q\);

-- Location: LCCOMB_X35_Y30_N16
\regfile|regs[23][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[23][7]~feeder_combout\ = \regfile_writedata_mux|y[7]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[7]~17_combout\,
	combout => \regfile|regs[23][7]~feeder_combout\);

-- Location: FF_X35_Y30_N17
\regfile|regs[23][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[23][7]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[23][7]~q\);

-- Location: LCCOMB_X35_Y30_N18
\regfile|Mux56~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux56~11_combout\ = (\ir|q\(19) & (\ir|q\(18))) # (!\ir|q\(19) & ((\ir|q\(18) & ((\regfile|regs[23][7]~q\))) # (!\ir|q\(18) & (\regfile|regs[19][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(19),
	datab => \ir|q\(18),
	datac => \regfile|regs[19][7]~q\,
	datad => \regfile|regs[23][7]~q\,
	combout => \regfile|Mux56~11_combout\);

-- Location: FF_X36_Y30_N27
\regfile|regs[31][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[7]~17_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[31][7]~q\);

-- Location: LCCOMB_X36_Y30_N26
\regfile|Mux56~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux56~12_combout\ = (\regfile|Mux56~11_combout\ & (((\regfile|regs[31][7]~q\) # (!\ir|q\(19))))) # (!\regfile|Mux56~11_combout\ & (\regfile|regs[27][7]~q\ & ((\ir|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[27][7]~q\,
	datab => \regfile|Mux56~11_combout\,
	datac => \regfile|regs[31][7]~q\,
	datad => \ir|q\(19),
	combout => \regfile|Mux56~12_combout\);

-- Location: LCCOMB_X39_Y32_N24
\regfile|regs[21][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[21][7]~feeder_combout\ = \regfile_writedata_mux|y[7]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[7]~17_combout\,
	combout => \regfile|regs[21][7]~feeder_combout\);

-- Location: FF_X39_Y32_N25
\regfile|regs[21][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[21][7]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[21][7]~q\);

-- Location: FF_X39_Y32_N27
\regfile|regs[29][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[7]~17_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[29][7]~q\);

-- Location: FF_X38_Y32_N3
\regfile|regs[17][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[7]~17_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[17][7]~q\);

-- Location: LCCOMB_X38_Y32_N16
\regfile|regs[25][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[25][7]~feeder_combout\ = \regfile_writedata_mux|y[7]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[7]~17_combout\,
	combout => \regfile|regs[25][7]~feeder_combout\);

-- Location: FF_X38_Y32_N17
\regfile|regs[25][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[25][7]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[25][7]~q\);

-- Location: LCCOMB_X38_Y32_N2
\regfile|Mux56~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux56~4_combout\ = (\ir|q\(19) & ((\ir|q\(18)) # ((\regfile|regs[25][7]~q\)))) # (!\ir|q\(19) & (!\ir|q\(18) & (\regfile|regs[17][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(19),
	datab => \ir|q\(18),
	datac => \regfile|regs[17][7]~q\,
	datad => \regfile|regs[25][7]~q\,
	combout => \regfile|Mux56~4_combout\);

-- Location: LCCOMB_X39_Y32_N26
\regfile|Mux56~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux56~5_combout\ = (\ir|q\(18) & ((\regfile|Mux56~4_combout\ & ((\regfile|regs[29][7]~q\))) # (!\regfile|Mux56~4_combout\ & (\regfile|regs[21][7]~q\)))) # (!\ir|q\(18) & (((\regfile|Mux56~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \regfile|regs[21][7]~q\,
	datac => \regfile|regs[29][7]~q\,
	datad => \regfile|Mux56~4_combout\,
	combout => \regfile|Mux56~5_combout\);

-- Location: LCCOMB_X39_Y35_N24
\regfile|regs[20][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[20][7]~feeder_combout\ = \regfile_writedata_mux|y[7]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[7]~17_combout\,
	combout => \regfile|regs[20][7]~feeder_combout\);

-- Location: FF_X39_Y35_N25
\regfile|regs[20][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[20][7]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[20][7]~q\);

-- Location: FF_X39_Y35_N11
\regfile|regs[28][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[7]~17_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[28][7]~q\);

-- Location: FF_X40_Y35_N23
\regfile|regs[16][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[7]~17_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[16][7]~q\);

-- Location: LCCOMB_X40_Y35_N4
\regfile|regs[24][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[24][7]~feeder_combout\ = \regfile_writedata_mux|y[7]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[7]~17_combout\,
	combout => \regfile|regs[24][7]~feeder_combout\);

-- Location: FF_X40_Y35_N5
\regfile|regs[24][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[24][7]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[24][7]~q\);

-- Location: LCCOMB_X40_Y35_N22
\regfile|Mux56~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux56~8_combout\ = (\ir|q\(18) & (\ir|q\(19))) # (!\ir|q\(18) & ((\ir|q\(19) & ((\regfile|regs[24][7]~q\))) # (!\ir|q\(19) & (\regfile|regs[16][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \ir|q\(19),
	datac => \regfile|regs[16][7]~q\,
	datad => \regfile|regs[24][7]~q\,
	combout => \regfile|Mux56~8_combout\);

-- Location: LCCOMB_X39_Y35_N10
\regfile|Mux56~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux56~9_combout\ = (\ir|q\(18) & ((\regfile|Mux56~8_combout\ & ((\regfile|regs[28][7]~q\))) # (!\regfile|Mux56~8_combout\ & (\regfile|regs[20][7]~q\)))) # (!\ir|q\(18) & (((\regfile|Mux56~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \regfile|regs[20][7]~q\,
	datac => \regfile|regs[28][7]~q\,
	datad => \regfile|Mux56~8_combout\,
	combout => \regfile|Mux56~9_combout\);

-- Location: FF_X45_Y35_N15
\regfile|regs[18][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[7]~17_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[18][7]~q\);

-- Location: LCCOMB_X45_Y35_N20
\regfile|regs[22][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[22][7]~feeder_combout\ = \regfile_writedata_mux|y[7]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[7]~17_combout\,
	combout => \regfile|regs[22][7]~feeder_combout\);

-- Location: FF_X45_Y35_N21
\regfile|regs[22][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[22][7]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[22][7]~q\);

-- Location: LCCOMB_X45_Y35_N14
\regfile|Mux56~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux56~6_combout\ = (\ir|q\(19) & (\ir|q\(18))) # (!\ir|q\(19) & ((\ir|q\(18) & ((\regfile|regs[22][7]~q\))) # (!\ir|q\(18) & (\regfile|regs[18][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(19),
	datab => \ir|q\(18),
	datac => \regfile|regs[18][7]~q\,
	datad => \regfile|regs[22][7]~q\,
	combout => \regfile|Mux56~6_combout\);

-- Location: FF_X42_Y35_N15
\regfile|regs[30][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[7]~17_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[30][7]~q\);

-- Location: LCCOMB_X42_Y35_N12
\regfile|regs[26][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[26][7]~feeder_combout\ = \regfile_writedata_mux|y[7]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[7]~17_combout\,
	combout => \regfile|regs[26][7]~feeder_combout\);

-- Location: FF_X42_Y35_N13
\regfile|regs[26][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[26][7]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[26][7]~q\);

-- Location: LCCOMB_X42_Y35_N14
\regfile|Mux56~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux56~7_combout\ = (\regfile|Mux56~6_combout\ & (((\regfile|regs[30][7]~q\)) # (!\ir|q\(19)))) # (!\regfile|Mux56~6_combout\ & (\ir|q\(19) & ((\regfile|regs[26][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux56~6_combout\,
	datab => \ir|q\(19),
	datac => \regfile|regs[30][7]~q\,
	datad => \regfile|regs[26][7]~q\,
	combout => \regfile|Mux56~7_combout\);

-- Location: LCCOMB_X43_Y35_N12
\regfile|Mux56~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux56~10_combout\ = (\ir|q\(17) & (((\ir|q\(16)) # (\regfile|Mux56~7_combout\)))) # (!\ir|q\(17) & (\regfile|Mux56~9_combout\ & (!\ir|q\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux56~9_combout\,
	datab => \ir|q\(17),
	datac => \ir|q\(16),
	datad => \regfile|Mux56~7_combout\,
	combout => \regfile|Mux56~10_combout\);

-- Location: LCCOMB_X39_Y32_N12
\regfile|Mux56~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux56~13_combout\ = (\ir|q\(16) & ((\regfile|Mux56~10_combout\ & (\regfile|Mux56~12_combout\)) # (!\regfile|Mux56~10_combout\ & ((\regfile|Mux56~5_combout\))))) # (!\ir|q\(16) & (((\regfile|Mux56~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux56~12_combout\,
	datab => \ir|q\(16),
	datac => \regfile|Mux56~5_combout\,
	datad => \regfile|Mux56~10_combout\,
	combout => \regfile|Mux56~13_combout\);

-- Location: LCCOMB_X39_Y32_N30
\regfile|Mux56~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux56~18_combout\ = (\regfile|rd_data1[3]~3_combout\ & (((\regfile|rd_data1[3]~2_combout\)))) # (!\regfile|rd_data1[3]~3_combout\ & ((\regfile|rd_data1[3]~2_combout\ & ((\regfile|Mux56~13_combout\))) # (!\regfile|rd_data1[3]~2_combout\ & 
-- (\regfile|Mux56~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rd_data1[3]~3_combout\,
	datab => \regfile|Mux56~17_combout\,
	datac => \regfile|rd_data1[3]~2_combout\,
	datad => \regfile|Mux56~13_combout\,
	combout => \regfile|Mux56~18_combout\);

-- Location: FF_X47_Y33_N3
\regfile|regs[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile_writedata_mux|y[7]~17_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[15][7]~q\);

-- Location: FF_X43_Y34_N19
\regfile|regs[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[7]~17_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[13][7]~q\);

-- Location: FF_X41_Y34_N27
\regfile|regs[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[7]~17_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[12][7]~q\);

-- Location: LCCOMB_X41_Y34_N16
\regfile|regs[14][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[14][7]~feeder_combout\ = \regfile_writedata_mux|y[7]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[7]~17_combout\,
	combout => \regfile|regs[14][7]~feeder_combout\);

-- Location: FF_X41_Y34_N17
\regfile|regs[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[14][7]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[14][7]~q\);

-- Location: LCCOMB_X41_Y34_N26
\regfile|Mux56~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux56~19_combout\ = (\ir|q\(17) & ((\ir|q\(16)) # ((\regfile|regs[14][7]~q\)))) # (!\ir|q\(17) & (!\ir|q\(16) & (\regfile|regs[12][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \ir|q\(16),
	datac => \regfile|regs[12][7]~q\,
	datad => \regfile|regs[14][7]~q\,
	combout => \regfile|Mux56~19_combout\);

-- Location: LCCOMB_X43_Y34_N18
\regfile|Mux56~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux56~20_combout\ = (\ir|q\(16) & ((\regfile|Mux56~19_combout\ & (\regfile|regs[15][7]~q\)) # (!\regfile|Mux56~19_combout\ & ((\regfile|regs[13][7]~q\))))) # (!\ir|q\(16) & (((\regfile|Mux56~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(16),
	datab => \regfile|regs[15][7]~q\,
	datac => \regfile|regs[13][7]~q\,
	datad => \regfile|Mux56~19_combout\,
	combout => \regfile|Mux56~20_combout\);

-- Location: LCCOMB_X49_Y32_N0
\regfile|Mux56~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux56~21_combout\ = (\regfile|Mux56~18_combout\ & (((\regfile|Mux56~20_combout\) # (!\regfile|rd_data1[3]~3_combout\)))) # (!\regfile|Mux56~18_combout\ & (\regfile|Mux56~3_combout\ & (\regfile|rd_data1[3]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux56~3_combout\,
	datab => \regfile|Mux56~18_combout\,
	datac => \regfile|rd_data1[3]~3_combout\,
	datad => \regfile|Mux56~20_combout\,
	combout => \regfile|Mux56~21_combout\);

-- Location: LCCOMB_X49_Y34_N14
\regfile|Mux56~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux56~22_combout\ = (\regfile|Mux56~21_combout\ & ((\ir|q\(16)) # ((\regfile|rd_data1[3]~6_combout\) # (\ir|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(16),
	datab => \regfile|rd_data1[3]~6_combout\,
	datac => \ir|q\(18),
	datad => \regfile|Mux56~21_combout\,
	combout => \regfile|Mux56~22_combout\);

-- Location: FF_X49_Y34_N15
\regfile|rd_data1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|Mux56~22_combout\,
	ena => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rd_data1\(7));

-- Location: LCCOMB_X49_Y34_N28
\reg_b|q[7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_b|q[7]~feeder_combout\ = \regfile|rd_data1\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile|rd_data1\(7),
	combout => \reg_b|q[7]~feeder_combout\);

-- Location: FF_X49_Y34_N29
\reg_b|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_b|q[7]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_b|q\(7));

-- Location: LCCOMB_X47_Y33_N30
\mem_module|temp_data_out[20]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mem_module|temp_data_out\(20) = (GLOBAL(\MemRead~inputclkctrl_outclk\) & (\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(20))) # (!GLOBAL(\MemRead~inputclkctrl_outclk\) & ((\mem_module|temp_data_out\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(20),
	datac => \MemRead~inputclkctrl_outclk\,
	datad => \mem_module|temp_data_out\(20),
	combout => \mem_module|temp_data_out\(20));

-- Location: FF_X43_Y30_N29
\ir|q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem_module|temp_data_out\(20),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \IRWrite~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|q\(20));

-- Location: LCCOMB_X43_Y31_N4
\regfile|rd_data1[3]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|rd_data1[3]~3_combout\ = (\ir|q\(19) & !\ir|q\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(19),
	datad => \ir|q\(20),
	combout => \regfile|rd_data1[3]~3_combout\);

-- Location: LCCOMB_X52_Y34_N6
\mem_module|temp_data_out[6]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mem_module|temp_data_out\(6) = (GLOBAL(\MemRead~inputclkctrl_outclk\) & (\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(6))) # (!GLOBAL(\MemRead~inputclkctrl_outclk\) & ((\mem_module|temp_data_out\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(6),
	datac => \MemRead~inputclkctrl_outclk\,
	datad => \mem_module|temp_data_out\(6),
	combout => \mem_module|temp_data_out\(6));

-- Location: FF_X52_Y34_N7
\mem_data_reg|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem_module|temp_data_out\(6),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_data_reg|q\(6));

-- Location: LCCOMB_X47_Y33_N16
\regfile_writedata_mux|y[6]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile_writedata_mux|y[6]~16_combout\ = (\MemToReg~input_o\ & \mem_data_reg|q\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemToReg~input_o\,
	datad => \mem_data_reg|q\(6),
	combout => \regfile_writedata_mux|y[6]~16_combout\);

-- Location: FF_X36_Y31_N11
\regfile|regs[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[6]~16_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[1][6]~q\);

-- Location: LCCOMB_X35_Y33_N16
\regfile|regs[6][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[6][6]~feeder_combout\ = \regfile_writedata_mux|y[6]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[6]~16_combout\,
	combout => \regfile|regs[6][6]~feeder_combout\);

-- Location: FF_X35_Y33_N17
\regfile|regs[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[6][6]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[6][6]~q\);

-- Location: FF_X35_Y33_N11
\regfile|regs[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[6]~16_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[4][6]~q\);

-- Location: LCCOMB_X35_Y33_N10
\regfile|Mux57~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux57~14_combout\ = (\ir|q\(16) & (((\ir|q\(17))))) # (!\ir|q\(16) & ((\ir|q\(17) & (\regfile|regs[6][6]~q\)) # (!\ir|q\(17) & ((\regfile|regs[4][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[6][6]~q\,
	datab => \ir|q\(16),
	datac => \regfile|regs[4][6]~q\,
	datad => \ir|q\(17),
	combout => \regfile|Mux57~14_combout\);

-- Location: FF_X36_Y31_N25
\regfile|regs[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[6]~16_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[7][6]~q\);

-- Location: LCCOMB_X40_Y29_N22
\regfile|regs[5][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[5][6]~feeder_combout\ = \regfile_writedata_mux|y[6]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[6]~16_combout\,
	combout => \regfile|regs[5][6]~feeder_combout\);

-- Location: FF_X40_Y29_N23
\regfile|regs[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[5][6]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[5][6]~q\);

-- Location: LCCOMB_X36_Y31_N24
\regfile|Mux57~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux57~15_combout\ = (\regfile|Mux57~14_combout\ & (((\regfile|regs[7][6]~q\)) # (!\ir|q\(16)))) # (!\regfile|Mux57~14_combout\ & (\ir|q\(16) & ((\regfile|regs[5][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux57~14_combout\,
	datab => \ir|q\(16),
	datac => \regfile|regs[7][6]~q\,
	datad => \regfile|regs[5][6]~q\,
	combout => \regfile|Mux57~15_combout\);

-- Location: LCCOMB_X36_Y31_N10
\regfile|Mux57~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux57~16_combout\ = (\regfile|rd_data1[3]~5_combout\ & (\regfile|rd_data1[3]~4_combout\)) # (!\regfile|rd_data1[3]~5_combout\ & ((\regfile|rd_data1[3]~4_combout\ & ((\regfile|Mux57~15_combout\))) # (!\regfile|rd_data1[3]~4_combout\ & 
-- (\regfile|regs[1][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rd_data1[3]~5_combout\,
	datab => \regfile|rd_data1[3]~4_combout\,
	datac => \regfile|regs[1][6]~q\,
	datad => \regfile|Mux57~15_combout\,
	combout => \regfile|Mux57~16_combout\);

-- Location: FF_X37_Y31_N11
\regfile|regs[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[6]~16_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[3][6]~q\);

-- Location: LCCOMB_X37_Y31_N24
\regfile|regs[2][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[2][6]~feeder_combout\ = \regfile_writedata_mux|y[6]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[6]~16_combout\,
	combout => \regfile|regs[2][6]~feeder_combout\);

-- Location: FF_X37_Y31_N25
\regfile|regs[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[2][6]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[2][6]~q\);

-- Location: LCCOMB_X37_Y31_N10
\regfile|Mux57~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux57~17_combout\ = (\regfile|Mux57~16_combout\ & (((\regfile|regs[3][6]~q\)) # (!\regfile|rd_data1[3]~5_combout\))) # (!\regfile|Mux57~16_combout\ & (\regfile|rd_data1[3]~5_combout\ & ((\regfile|regs[2][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux57~16_combout\,
	datab => \regfile|rd_data1[3]~5_combout\,
	datac => \regfile|regs[3][6]~q\,
	datad => \regfile|regs[2][6]~q\,
	combout => \regfile|Mux57~17_combout\);

-- Location: LCCOMB_X35_Y30_N4
\regfile|regs[23][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[23][6]~feeder_combout\ = \regfile_writedata_mux|y[6]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[6]~16_combout\,
	combout => \regfile|regs[23][6]~feeder_combout\);

-- Location: FF_X35_Y30_N5
\regfile|regs[23][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[23][6]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[23][6]~q\);

-- Location: FF_X35_Y30_N7
\regfile|regs[19][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[6]~16_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[19][6]~q\);

-- Location: LCCOMB_X35_Y30_N6
\regfile|Mux57~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux57~11_combout\ = (\ir|q\(19) & (((\ir|q\(18))))) # (!\ir|q\(19) & ((\ir|q\(18) & (\regfile|regs[23][6]~q\)) # (!\ir|q\(18) & ((\regfile|regs[19][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(19),
	datab => \regfile|regs[23][6]~q\,
	datac => \regfile|regs[19][6]~q\,
	datad => \ir|q\(18),
	combout => \regfile|Mux57~11_combout\);

-- Location: LCCOMB_X40_Y31_N16
\regfile|regs[27][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[27][6]~feeder_combout\ = \regfile_writedata_mux|y[6]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[6]~16_combout\,
	combout => \regfile|regs[27][6]~feeder_combout\);

-- Location: FF_X40_Y31_N17
\regfile|regs[27][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[27][6]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[27][6]~q\);

-- Location: FF_X40_Y31_N3
\regfile|regs[31][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[6]~16_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[31][6]~q\);

-- Location: LCCOMB_X40_Y31_N2
\regfile|Mux57~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux57~12_combout\ = (\regfile|Mux57~11_combout\ & (((\regfile|regs[31][6]~q\) # (!\ir|q\(19))))) # (!\regfile|Mux57~11_combout\ & (\regfile|regs[27][6]~q\ & ((\ir|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux57~11_combout\,
	datab => \regfile|regs[27][6]~q\,
	datac => \regfile|regs[31][6]~q\,
	datad => \ir|q\(19),
	combout => \regfile|Mux57~12_combout\);

-- Location: FF_X45_Y35_N11
\regfile|regs[18][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[6]~16_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[18][6]~q\);

-- Location: LCCOMB_X45_Y35_N0
\regfile|regs[22][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[22][6]~feeder_combout\ = \regfile_writedata_mux|y[6]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[6]~16_combout\,
	combout => \regfile|regs[22][6]~feeder_combout\);

-- Location: FF_X45_Y35_N1
\regfile|regs[22][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[22][6]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[22][6]~q\);

-- Location: LCCOMB_X45_Y35_N10
\regfile|Mux57~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux57~6_combout\ = (\ir|q\(19) & (\ir|q\(18))) # (!\ir|q\(19) & ((\ir|q\(18) & ((\regfile|regs[22][6]~q\))) # (!\ir|q\(18) & (\regfile|regs[18][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(19),
	datab => \ir|q\(18),
	datac => \regfile|regs[18][6]~q\,
	datad => \regfile|regs[22][6]~q\,
	combout => \regfile|Mux57~6_combout\);

-- Location: FF_X42_Y35_N3
\regfile|regs[30][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[6]~16_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[30][6]~q\);

-- Location: LCCOMB_X42_Y35_N24
\regfile|regs[26][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[26][6]~feeder_combout\ = \regfile_writedata_mux|y[6]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[6]~16_combout\,
	combout => \regfile|regs[26][6]~feeder_combout\);

-- Location: FF_X42_Y35_N25
\regfile|regs[26][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[26][6]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[26][6]~q\);

-- Location: LCCOMB_X42_Y35_N2
\regfile|Mux57~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux57~7_combout\ = (\regfile|Mux57~6_combout\ & (((\regfile|regs[30][6]~q\)) # (!\ir|q\(19)))) # (!\regfile|Mux57~6_combout\ & (\ir|q\(19) & ((\regfile|regs[26][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux57~6_combout\,
	datab => \ir|q\(19),
	datac => \regfile|regs[30][6]~q\,
	datad => \regfile|regs[26][6]~q\,
	combout => \regfile|Mux57~7_combout\);

-- Location: FF_X42_Y36_N31
\regfile|regs[16][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[6]~16_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[16][6]~q\);

-- Location: LCCOMB_X42_Y36_N28
\regfile|regs[24][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[24][6]~feeder_combout\ = \regfile_writedata_mux|y[6]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[6]~16_combout\,
	combout => \regfile|regs[24][6]~feeder_combout\);

-- Location: FF_X42_Y36_N29
\regfile|regs[24][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[24][6]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[24][6]~q\);

-- Location: LCCOMB_X42_Y36_N30
\regfile|Mux57~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux57~8_combout\ = (\ir|q\(19) & ((\ir|q\(18)) # ((\regfile|regs[24][6]~q\)))) # (!\ir|q\(19) & (!\ir|q\(18) & (\regfile|regs[16][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(19),
	datab => \ir|q\(18),
	datac => \regfile|regs[16][6]~q\,
	datad => \regfile|regs[24][6]~q\,
	combout => \regfile|Mux57~8_combout\);

-- Location: FF_X43_Y36_N27
\regfile|regs[28][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[6]~16_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[28][6]~q\);

-- Location: LCCOMB_X43_Y36_N0
\regfile|regs[20][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[20][6]~feeder_combout\ = \regfile_writedata_mux|y[6]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[6]~16_combout\,
	combout => \regfile|regs[20][6]~feeder_combout\);

-- Location: FF_X43_Y36_N1
\regfile|regs[20][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[20][6]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[20][6]~q\);

-- Location: LCCOMB_X43_Y36_N26
\regfile|Mux57~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux57~9_combout\ = (\ir|q\(18) & ((\regfile|Mux57~8_combout\ & (\regfile|regs[28][6]~q\)) # (!\regfile|Mux57~8_combout\ & ((\regfile|regs[20][6]~q\))))) # (!\ir|q\(18) & (\regfile|Mux57~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \regfile|Mux57~8_combout\,
	datac => \regfile|regs[28][6]~q\,
	datad => \regfile|regs[20][6]~q\,
	combout => \regfile|Mux57~9_combout\);

-- Location: LCCOMB_X43_Y35_N2
\regfile|Mux57~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux57~10_combout\ = (\ir|q\(17) & ((\regfile|Mux57~7_combout\) # ((\ir|q\(16))))) # (!\ir|q\(17) & (((\regfile|Mux57~9_combout\ & !\ir|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux57~7_combout\,
	datab => \ir|q\(17),
	datac => \regfile|Mux57~9_combout\,
	datad => \ir|q\(16),
	combout => \regfile|Mux57~10_combout\);

-- Location: LCCOMB_X37_Y32_N24
\regfile|regs[21][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[21][6]~feeder_combout\ = \regfile_writedata_mux|y[6]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[6]~16_combout\,
	combout => \regfile|regs[21][6]~feeder_combout\);

-- Location: FF_X37_Y32_N25
\regfile|regs[21][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[21][6]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[21][6]~q\);

-- Location: FF_X39_Y32_N17
\regfile|regs[29][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[6]~16_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[29][6]~q\);

-- Location: LCCOMB_X42_Y32_N4
\regfile|regs[25][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[25][6]~feeder_combout\ = \regfile_writedata_mux|y[6]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[6]~16_combout\,
	combout => \regfile|regs[25][6]~feeder_combout\);

-- Location: FF_X42_Y32_N5
\regfile|regs[25][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[25][6]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[25][6]~q\);

-- Location: FF_X42_Y32_N31
\regfile|regs[17][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[6]~16_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[17][6]~q\);

-- Location: LCCOMB_X42_Y32_N30
\regfile|Mux57~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux57~4_combout\ = (\ir|q\(18) & (((\ir|q\(19))))) # (!\ir|q\(18) & ((\ir|q\(19) & (\regfile|regs[25][6]~q\)) # (!\ir|q\(19) & ((\regfile|regs[17][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \regfile|regs[25][6]~q\,
	datac => \regfile|regs[17][6]~q\,
	datad => \ir|q\(19),
	combout => \regfile|Mux57~4_combout\);

-- Location: LCCOMB_X39_Y32_N16
\regfile|Mux57~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux57~5_combout\ = (\ir|q\(18) & ((\regfile|Mux57~4_combout\ & ((\regfile|regs[29][6]~q\))) # (!\regfile|Mux57~4_combout\ & (\regfile|regs[21][6]~q\)))) # (!\ir|q\(18) & (((\regfile|Mux57~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \regfile|regs[21][6]~q\,
	datac => \regfile|regs[29][6]~q\,
	datad => \regfile|Mux57~4_combout\,
	combout => \regfile|Mux57~5_combout\);

-- Location: LCCOMB_X39_Y32_N18
\regfile|Mux57~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux57~13_combout\ = (\ir|q\(16) & ((\regfile|Mux57~10_combout\ & (\regfile|Mux57~12_combout\)) # (!\regfile|Mux57~10_combout\ & ((\regfile|Mux57~5_combout\))))) # (!\ir|q\(16) & (((\regfile|Mux57~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux57~12_combout\,
	datab => \ir|q\(16),
	datac => \regfile|Mux57~10_combout\,
	datad => \regfile|Mux57~5_combout\,
	combout => \regfile|Mux57~13_combout\);

-- Location: LCCOMB_X39_Y32_N28
\regfile|Mux57~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux57~18_combout\ = (\regfile|rd_data1[3]~3_combout\ & (((\regfile|rd_data1[3]~2_combout\)))) # (!\regfile|rd_data1[3]~3_combout\ & ((\regfile|rd_data1[3]~2_combout\ & ((\regfile|Mux57~13_combout\))) # (!\regfile|rd_data1[3]~2_combout\ & 
-- (\regfile|Mux57~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rd_data1[3]~3_combout\,
	datab => \regfile|Mux57~17_combout\,
	datac => \regfile|rd_data1[3]~2_combout\,
	datad => \regfile|Mux57~13_combout\,
	combout => \regfile|Mux57~18_combout\);

-- Location: FF_X41_Y29_N1
\regfile|regs[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[6]~16_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[8][6]~q\);

-- Location: LCCOMB_X40_Y29_N12
\regfile|regs[9][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[9][6]~feeder_combout\ = \regfile_writedata_mux|y[6]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[6]~16_combout\,
	combout => \regfile|regs[9][6]~feeder_combout\);

-- Location: FF_X40_Y29_N13
\regfile|regs[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[9][6]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[9][6]~q\);

-- Location: LCCOMB_X41_Y29_N0
\regfile|Mux57~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux57~2_combout\ = (\ir|q\(16) & ((\ir|q\(17)) # ((\regfile|regs[9][6]~q\)))) # (!\ir|q\(16) & (!\ir|q\(17) & (\regfile|regs[8][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(16),
	datab => \ir|q\(17),
	datac => \regfile|regs[8][6]~q\,
	datad => \regfile|regs[9][6]~q\,
	combout => \regfile|Mux57~2_combout\);

-- Location: FF_X41_Y29_N3
\regfile|regs[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[6]~16_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[11][6]~q\);

-- Location: LCCOMB_X42_Y29_N4
\regfile|regs[10][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[10][6]~feeder_combout\ = \regfile_writedata_mux|y[6]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[6]~16_combout\,
	combout => \regfile|regs[10][6]~feeder_combout\);

-- Location: FF_X42_Y29_N5
\regfile|regs[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[10][6]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[10][6]~q\);

-- Location: LCCOMB_X41_Y29_N2
\regfile|Mux57~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux57~3_combout\ = (\ir|q\(17) & ((\regfile|Mux57~2_combout\ & (\regfile|regs[11][6]~q\)) # (!\regfile|Mux57~2_combout\ & ((\regfile|regs[10][6]~q\))))) # (!\ir|q\(17) & (\regfile|Mux57~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \regfile|Mux57~2_combout\,
	datac => \regfile|regs[11][6]~q\,
	datad => \regfile|regs[10][6]~q\,
	combout => \regfile|Mux57~3_combout\);

-- Location: FF_X47_Y33_N17
\regfile|regs[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile_writedata_mux|y[6]~16_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[15][6]~q\);

-- Location: FF_X43_Y34_N1
\regfile|regs[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[6]~16_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[13][6]~q\);

-- Location: LCCOMB_X45_Y33_N8
\regfile|regs[14][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[14][6]~feeder_combout\ = \regfile_writedata_mux|y[6]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[6]~16_combout\,
	combout => \regfile|regs[14][6]~feeder_combout\);

-- Location: FF_X45_Y33_N9
\regfile|regs[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[14][6]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[14][6]~q\);

-- Location: FF_X45_Y33_N27
\regfile|regs[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[6]~16_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[12][6]~q\);

-- Location: LCCOMB_X45_Y33_N26
\regfile|Mux57~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux57~19_combout\ = (\ir|q\(17) & ((\regfile|regs[14][6]~q\) # ((\ir|q\(16))))) # (!\ir|q\(17) & (((\regfile|regs[12][6]~q\ & !\ir|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \regfile|regs[14][6]~q\,
	datac => \regfile|regs[12][6]~q\,
	datad => \ir|q\(16),
	combout => \regfile|Mux57~19_combout\);

-- Location: LCCOMB_X43_Y34_N0
\regfile|Mux57~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux57~20_combout\ = (\ir|q\(16) & ((\regfile|Mux57~19_combout\ & (\regfile|regs[15][6]~q\)) # (!\regfile|Mux57~19_combout\ & ((\regfile|regs[13][6]~q\))))) # (!\ir|q\(16) & (((\regfile|Mux57~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[15][6]~q\,
	datab => \ir|q\(16),
	datac => \regfile|regs[13][6]~q\,
	datad => \regfile|Mux57~19_combout\,
	combout => \regfile|Mux57~20_combout\);

-- Location: LCCOMB_X39_Y32_N22
\regfile|Mux57~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux57~21_combout\ = (\regfile|rd_data1[3]~3_combout\ & ((\regfile|Mux57~18_combout\ & ((\regfile|Mux57~20_combout\))) # (!\regfile|Mux57~18_combout\ & (\regfile|Mux57~3_combout\)))) # (!\regfile|rd_data1[3]~3_combout\ & 
-- (\regfile|Mux57~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rd_data1[3]~3_combout\,
	datab => \regfile|Mux57~18_combout\,
	datac => \regfile|Mux57~3_combout\,
	datad => \regfile|Mux57~20_combout\,
	combout => \regfile|Mux57~21_combout\);

-- Location: LCCOMB_X49_Y34_N18
\regfile|Mux57~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux57~22_combout\ = (\regfile|Mux57~21_combout\ & ((\ir|q\(16)) # ((\ir|q\(18)) # (\regfile|rd_data1[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(16),
	datab => \ir|q\(18),
	datac => \regfile|rd_data1[3]~6_combout\,
	datad => \regfile|Mux57~21_combout\,
	combout => \regfile|Mux57~22_combout\);

-- Location: FF_X49_Y34_N19
\regfile|rd_data1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|Mux57~22_combout\,
	ena => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rd_data1\(6));

-- Location: LCCOMB_X49_Y34_N6
\reg_b|q[6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_b|q[6]~feeder_combout\ = \regfile|rd_data1\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile|rd_data1\(6),
	combout => \reg_b|q[6]~feeder_combout\);

-- Location: FF_X49_Y34_N7
\reg_b|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_b|q[6]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_b|q\(6));

-- Location: LCCOMB_X50_Y33_N24
\mem_module|temp_data_out[5]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mem_module|temp_data_out\(5) = (GLOBAL(\MemRead~inputclkctrl_outclk\) & (\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(5))) # (!GLOBAL(\MemRead~inputclkctrl_outclk\) & ((\mem_module|temp_data_out\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(5),
	datac => \MemRead~inputclkctrl_outclk\,
	datad => \mem_module|temp_data_out\(5),
	combout => \mem_module|temp_data_out\(5));

-- Location: FF_X50_Y33_N25
\mem_data_reg|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem_module|temp_data_out\(5),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_data_reg|q\(5));

-- Location: LCCOMB_X47_Y33_N10
\regfile_writedata_mux|y[5]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile_writedata_mux|y[5]~10_combout\ = (\mem_data_reg|q\(5) & \MemToReg~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_data_reg|q\(5),
	datac => \MemToReg~input_o\,
	combout => \regfile_writedata_mux|y[5]~10_combout\);

-- Location: FF_X44_Y29_N7
\regfile|regs[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[5]~10_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[8][5]~q\);

-- Location: LCCOMB_X43_Y29_N14
\regfile|regs[9][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[9][5]~feeder_combout\ = \regfile_writedata_mux|y[5]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[5]~10_combout\,
	combout => \regfile|regs[9][5]~feeder_combout\);

-- Location: FF_X43_Y29_N15
\regfile|regs[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[9][5]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[9][5]~q\);

-- Location: LCCOMB_X44_Y29_N6
\regfile|Mux58~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux58~2_combout\ = (\ir|q\(17) & (\ir|q\(16))) # (!\ir|q\(17) & ((\ir|q\(16) & ((\regfile|regs[9][5]~q\))) # (!\ir|q\(16) & (\regfile|regs[8][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \ir|q\(16),
	datac => \regfile|regs[8][5]~q\,
	datad => \regfile|regs[9][5]~q\,
	combout => \regfile|Mux58~2_combout\);

-- Location: FF_X43_Y29_N17
\regfile|regs[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[5]~10_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[11][5]~q\);

-- Location: LCCOMB_X42_Y29_N8
\regfile|regs[10][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[10][5]~feeder_combout\ = \regfile_writedata_mux|y[5]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[5]~10_combout\,
	combout => \regfile|regs[10][5]~feeder_combout\);

-- Location: FF_X42_Y29_N9
\regfile|regs[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[10][5]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[10][5]~q\);

-- Location: LCCOMB_X43_Y29_N16
\regfile|Mux58~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux58~3_combout\ = (\regfile|Mux58~2_combout\ & (((\regfile|regs[11][5]~q\)) # (!\ir|q\(17)))) # (!\regfile|Mux58~2_combout\ & (\ir|q\(17) & ((\regfile|regs[10][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux58~2_combout\,
	datab => \ir|q\(17),
	datac => \regfile|regs[11][5]~q\,
	datad => \regfile|regs[10][5]~q\,
	combout => \regfile|Mux58~3_combout\);

-- Location: LCCOMB_X37_Y31_N12
\regfile|regs[2][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[2][5]~feeder_combout\ = \regfile_writedata_mux|y[5]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[5]~10_combout\,
	combout => \regfile|regs[2][5]~feeder_combout\);

-- Location: FF_X37_Y31_N13
\regfile|regs[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[2][5]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[2][5]~q\);

-- Location: FF_X37_Y31_N7
\regfile|regs[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[5]~10_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[3][5]~q\);

-- Location: FF_X36_Y31_N7
\regfile|regs[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[5]~10_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[1][5]~q\);

-- Location: LCCOMB_X35_Y31_N20
\regfile|regs[5][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[5][5]~feeder_combout\ = \regfile_writedata_mux|y[5]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[5]~10_combout\,
	combout => \regfile|regs[5][5]~feeder_combout\);

-- Location: FF_X35_Y31_N21
\regfile|regs[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[5][5]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[5][5]~q\);

-- Location: FF_X36_Y31_N13
\regfile|regs[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[5]~10_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[7][5]~q\);

-- Location: LCCOMB_X36_Y32_N8
\regfile|regs[6][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[6][5]~feeder_combout\ = \regfile_writedata_mux|y[5]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[5]~10_combout\,
	combout => \regfile|regs[6][5]~feeder_combout\);

-- Location: FF_X36_Y32_N9
\regfile|regs[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[6][5]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[6][5]~q\);

-- Location: FF_X35_Y31_N15
\regfile|regs[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[5]~10_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[4][5]~q\);

-- Location: LCCOMB_X35_Y31_N14
\regfile|Mux58~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux58~14_combout\ = (\ir|q\(17) & ((\regfile|regs[6][5]~q\) # ((\ir|q\(16))))) # (!\ir|q\(17) & (((\regfile|regs[4][5]~q\ & !\ir|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \regfile|regs[6][5]~q\,
	datac => \regfile|regs[4][5]~q\,
	datad => \ir|q\(16),
	combout => \regfile|Mux58~14_combout\);

-- Location: LCCOMB_X36_Y31_N12
\regfile|Mux58~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux58~15_combout\ = (\ir|q\(16) & ((\regfile|Mux58~14_combout\ & ((\regfile|regs[7][5]~q\))) # (!\regfile|Mux58~14_combout\ & (\regfile|regs[5][5]~q\)))) # (!\ir|q\(16) & (((\regfile|Mux58~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[5][5]~q\,
	datab => \ir|q\(16),
	datac => \regfile|regs[7][5]~q\,
	datad => \regfile|Mux58~14_combout\,
	combout => \regfile|Mux58~15_combout\);

-- Location: LCCOMB_X36_Y31_N6
\regfile|Mux58~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux58~16_combout\ = (\regfile|rd_data1[3]~5_combout\ & (\regfile|rd_data1[3]~4_combout\)) # (!\regfile|rd_data1[3]~5_combout\ & ((\regfile|rd_data1[3]~4_combout\ & ((\regfile|Mux58~15_combout\))) # (!\regfile|rd_data1[3]~4_combout\ & 
-- (\regfile|regs[1][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rd_data1[3]~5_combout\,
	datab => \regfile|rd_data1[3]~4_combout\,
	datac => \regfile|regs[1][5]~q\,
	datad => \regfile|Mux58~15_combout\,
	combout => \regfile|Mux58~16_combout\);

-- Location: LCCOMB_X37_Y31_N6
\regfile|Mux58~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux58~17_combout\ = (\regfile|rd_data1[3]~5_combout\ & ((\regfile|Mux58~16_combout\ & ((\regfile|regs[3][5]~q\))) # (!\regfile|Mux58~16_combout\ & (\regfile|regs[2][5]~q\)))) # (!\regfile|rd_data1[3]~5_combout\ & (((\regfile|Mux58~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[2][5]~q\,
	datab => \regfile|rd_data1[3]~5_combout\,
	datac => \regfile|regs[3][5]~q\,
	datad => \regfile|Mux58~16_combout\,
	combout => \regfile|Mux58~17_combout\);

-- Location: LCCOMB_X41_Y32_N12
\regfile|regs[21][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[21][5]~feeder_combout\ = \regfile_writedata_mux|y[5]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[5]~10_combout\,
	combout => \regfile|regs[21][5]~feeder_combout\);

-- Location: FF_X41_Y32_N13
\regfile|regs[21][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[21][5]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[21][5]~q\);

-- Location: LCCOMB_X42_Y32_N28
\regfile|regs[25][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[25][5]~feeder_combout\ = \regfile_writedata_mux|y[5]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[5]~10_combout\,
	combout => \regfile|regs[25][5]~feeder_combout\);

-- Location: FF_X42_Y32_N29
\regfile|regs[25][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[25][5]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[25][5]~q\);

-- Location: FF_X42_Y32_N23
\regfile|regs[17][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[5]~10_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[17][5]~q\);

-- Location: LCCOMB_X42_Y32_N22
\regfile|Mux58~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux58~4_combout\ = (\ir|q\(18) & (((\ir|q\(19))))) # (!\ir|q\(18) & ((\ir|q\(19) & (\regfile|regs[25][5]~q\)) # (!\ir|q\(19) & ((\regfile|regs[17][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \regfile|regs[25][5]~q\,
	datac => \regfile|regs[17][5]~q\,
	datad => \ir|q\(19),
	combout => \regfile|Mux58~4_combout\);

-- Location: FF_X41_Y32_N31
\regfile|regs[29][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[5]~10_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[29][5]~q\);

-- Location: LCCOMB_X41_Y32_N30
\regfile|Mux58~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux58~5_combout\ = (\regfile|Mux58~4_combout\ & (((\regfile|regs[29][5]~q\) # (!\ir|q\(18))))) # (!\regfile|Mux58~4_combout\ & (\regfile|regs[21][5]~q\ & ((\ir|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[21][5]~q\,
	datab => \regfile|Mux58~4_combout\,
	datac => \regfile|regs[29][5]~q\,
	datad => \ir|q\(18),
	combout => \regfile|Mux58~5_combout\);

-- Location: FF_X42_Y36_N3
\regfile|regs[16][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[5]~10_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[16][5]~q\);

-- Location: LCCOMB_X42_Y36_N16
\regfile|regs[24][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[24][5]~feeder_combout\ = \regfile_writedata_mux|y[5]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[5]~10_combout\,
	combout => \regfile|regs[24][5]~feeder_combout\);

-- Location: FF_X42_Y36_N17
\regfile|regs[24][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[24][5]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[24][5]~q\);

-- Location: LCCOMB_X42_Y36_N2
\regfile|Mux58~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux58~8_combout\ = (\ir|q\(19) & ((\ir|q\(18)) # ((\regfile|regs[24][5]~q\)))) # (!\ir|q\(19) & (!\ir|q\(18) & (\regfile|regs[16][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(19),
	datab => \ir|q\(18),
	datac => \regfile|regs[16][5]~q\,
	datad => \regfile|regs[24][5]~q\,
	combout => \regfile|Mux58~8_combout\);

-- Location: LCCOMB_X43_Y36_N4
\regfile|regs[20][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[20][5]~feeder_combout\ = \regfile_writedata_mux|y[5]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[5]~10_combout\,
	combout => \regfile|regs[20][5]~feeder_combout\);

-- Location: FF_X43_Y36_N5
\regfile|regs[20][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[20][5]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[20][5]~q\);

-- Location: FF_X43_Y36_N31
\regfile|regs[28][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[5]~10_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[28][5]~q\);

-- Location: LCCOMB_X43_Y36_N30
\regfile|Mux58~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux58~9_combout\ = (\regfile|Mux58~8_combout\ & (((\regfile|regs[28][5]~q\) # (!\ir|q\(18))))) # (!\regfile|Mux58~8_combout\ & (\regfile|regs[20][5]~q\ & ((\ir|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux58~8_combout\,
	datab => \regfile|regs[20][5]~q\,
	datac => \regfile|regs[28][5]~q\,
	datad => \ir|q\(18),
	combout => \regfile|Mux58~9_combout\);

-- Location: LCCOMB_X44_Y35_N4
\regfile|regs[26][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[26][5]~feeder_combout\ = \regfile_writedata_mux|y[5]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[5]~10_combout\,
	combout => \regfile|regs[26][5]~feeder_combout\);

-- Location: FF_X44_Y35_N5
\regfile|regs[26][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[26][5]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[26][5]~q\);

-- Location: FF_X44_Y35_N23
\regfile|regs[30][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[5]~10_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[30][5]~q\);

-- Location: LCCOMB_X46_Y32_N4
\regfile|regs[22][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[22][5]~feeder_combout\ = \regfile_writedata_mux|y[5]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[5]~10_combout\,
	combout => \regfile|regs[22][5]~feeder_combout\);

-- Location: FF_X46_Y32_N5
\regfile|regs[22][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[22][5]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[22][5]~q\);

-- Location: FF_X45_Y35_N29
\regfile|regs[18][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[5]~10_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[18][5]~q\);

-- Location: LCCOMB_X45_Y35_N28
\regfile|Mux58~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux58~6_combout\ = (\ir|q\(18) & ((\regfile|regs[22][5]~q\) # ((\ir|q\(19))))) # (!\ir|q\(18) & (((\regfile|regs[18][5]~q\ & !\ir|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[22][5]~q\,
	datab => \ir|q\(18),
	datac => \regfile|regs[18][5]~q\,
	datad => \ir|q\(19),
	combout => \regfile|Mux58~6_combout\);

-- Location: LCCOMB_X44_Y35_N22
\regfile|Mux58~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux58~7_combout\ = (\ir|q\(19) & ((\regfile|Mux58~6_combout\ & ((\regfile|regs[30][5]~q\))) # (!\regfile|Mux58~6_combout\ & (\regfile|regs[26][5]~q\)))) # (!\ir|q\(19) & (((\regfile|Mux58~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(19),
	datab => \regfile|regs[26][5]~q\,
	datac => \regfile|regs[30][5]~q\,
	datad => \regfile|Mux58~6_combout\,
	combout => \regfile|Mux58~7_combout\);

-- Location: LCCOMB_X43_Y35_N18
\regfile|Mux58~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux58~10_combout\ = (\ir|q\(17) & (((\ir|q\(16)) # (\regfile|Mux58~7_combout\)))) # (!\ir|q\(17) & (\regfile|Mux58~9_combout\ & (!\ir|q\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux58~9_combout\,
	datab => \ir|q\(17),
	datac => \ir|q\(16),
	datad => \regfile|Mux58~7_combout\,
	combout => \regfile|Mux58~10_combout\);

-- Location: FF_X39_Y31_N11
\regfile|regs[19][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[5]~10_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[19][5]~q\);

-- Location: LCCOMB_X39_Y31_N8
\regfile|regs[23][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[23][5]~feeder_combout\ = \regfile_writedata_mux|y[5]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[5]~10_combout\,
	combout => \regfile|regs[23][5]~feeder_combout\);

-- Location: FF_X39_Y31_N9
\regfile|regs[23][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[23][5]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[23][5]~q\);

-- Location: LCCOMB_X39_Y31_N10
\regfile|Mux58~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux58~11_combout\ = (\ir|q\(18) & ((\ir|q\(19)) # ((\regfile|regs[23][5]~q\)))) # (!\ir|q\(18) & (!\ir|q\(19) & (\regfile|regs[19][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \ir|q\(19),
	datac => \regfile|regs[19][5]~q\,
	datad => \regfile|regs[23][5]~q\,
	combout => \regfile|Mux58~11_combout\);

-- Location: LCCOMB_X40_Y31_N8
\regfile|regs[27][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[27][5]~feeder_combout\ = \regfile_writedata_mux|y[5]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[5]~10_combout\,
	combout => \regfile|regs[27][5]~feeder_combout\);

-- Location: FF_X40_Y31_N9
\regfile|regs[27][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[27][5]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[27][5]~q\);

-- Location: FF_X40_Y31_N11
\regfile|regs[31][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[5]~10_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[31][5]~q\);

-- Location: LCCOMB_X40_Y31_N10
\regfile|Mux58~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux58~12_combout\ = (\regfile|Mux58~11_combout\ & (((\regfile|regs[31][5]~q\) # (!\ir|q\(19))))) # (!\regfile|Mux58~11_combout\ & (\regfile|regs[27][5]~q\ & ((\ir|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux58~11_combout\,
	datab => \regfile|regs[27][5]~q\,
	datac => \regfile|regs[31][5]~q\,
	datad => \ir|q\(19),
	combout => \regfile|Mux58~12_combout\);

-- Location: LCCOMB_X43_Y31_N10
\regfile|Mux58~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux58~13_combout\ = (\ir|q\(16) & ((\regfile|Mux58~10_combout\ & ((\regfile|Mux58~12_combout\))) # (!\regfile|Mux58~10_combout\ & (\regfile|Mux58~5_combout\)))) # (!\ir|q\(16) & (((\regfile|Mux58~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(16),
	datab => \regfile|Mux58~5_combout\,
	datac => \regfile|Mux58~10_combout\,
	datad => \regfile|Mux58~12_combout\,
	combout => \regfile|Mux58~13_combout\);

-- Location: LCCOMB_X43_Y31_N20
\regfile|Mux58~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux58~18_combout\ = (\regfile|rd_data1[3]~2_combout\ & (((\regfile|rd_data1[3]~3_combout\) # (\regfile|Mux58~13_combout\)))) # (!\regfile|rd_data1[3]~2_combout\ & (\regfile|Mux58~17_combout\ & (!\regfile|rd_data1[3]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux58~17_combout\,
	datab => \regfile|rd_data1[3]~2_combout\,
	datac => \regfile|rd_data1[3]~3_combout\,
	datad => \regfile|Mux58~13_combout\,
	combout => \regfile|Mux58~18_combout\);

-- Location: FF_X46_Y33_N27
\regfile|regs[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[5]~10_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[12][5]~q\);

-- Location: LCCOMB_X46_Y33_N24
\regfile|regs[14][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[14][5]~feeder_combout\ = \regfile_writedata_mux|y[5]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[5]~10_combout\,
	combout => \regfile|regs[14][5]~feeder_combout\);

-- Location: FF_X46_Y33_N25
\regfile|regs[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[14][5]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[14][5]~q\);

-- Location: LCCOMB_X46_Y33_N26
\regfile|Mux58~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux58~19_combout\ = (\ir|q\(16) & (\ir|q\(17))) # (!\ir|q\(16) & ((\ir|q\(17) & ((\regfile|regs[14][5]~q\))) # (!\ir|q\(17) & (\regfile|regs[12][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(16),
	datab => \ir|q\(17),
	datac => \regfile|regs[12][5]~q\,
	datad => \regfile|regs[14][5]~q\,
	combout => \regfile|Mux58~19_combout\);

-- Location: FF_X43_Y33_N7
\regfile|regs[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[5]~10_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[13][5]~q\);

-- Location: FF_X47_Y33_N11
\regfile|regs[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile_writedata_mux|y[5]~10_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[15][5]~q\);

-- Location: LCCOMB_X43_Y33_N6
\regfile|Mux58~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux58~20_combout\ = (\ir|q\(16) & ((\regfile|Mux58~19_combout\ & ((\regfile|regs[15][5]~q\))) # (!\regfile|Mux58~19_combout\ & (\regfile|regs[13][5]~q\)))) # (!\ir|q\(16) & (\regfile|Mux58~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(16),
	datab => \regfile|Mux58~19_combout\,
	datac => \regfile|regs[13][5]~q\,
	datad => \regfile|regs[15][5]~q\,
	combout => \regfile|Mux58~20_combout\);

-- Location: LCCOMB_X43_Y31_N14
\regfile|Mux58~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux58~21_combout\ = (\regfile|Mux58~18_combout\ & (((\regfile|Mux58~20_combout\) # (!\regfile|rd_data1[3]~3_combout\)))) # (!\regfile|Mux58~18_combout\ & (\regfile|Mux58~3_combout\ & (\regfile|rd_data1[3]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux58~3_combout\,
	datab => \regfile|Mux58~18_combout\,
	datac => \regfile|rd_data1[3]~3_combout\,
	datad => \regfile|Mux58~20_combout\,
	combout => \regfile|Mux58~21_combout\);

-- Location: LCCOMB_X47_Y34_N16
\regfile|Mux58~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux58~22_combout\ = (\regfile|Mux58~21_combout\ & ((\regfile|rd_data1[3]~6_combout\) # ((\ir|q\(16)) # (\ir|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux58~21_combout\,
	datab => \regfile|rd_data1[3]~6_combout\,
	datac => \ir|q\(16),
	datad => \ir|q\(18),
	combout => \regfile|Mux58~22_combout\);

-- Location: FF_X47_Y34_N17
\regfile|rd_data1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|Mux58~22_combout\,
	ena => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rd_data1\(5));

-- Location: LCCOMB_X52_Y34_N18
\reg_b|q[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_b|q[5]~feeder_combout\ = \regfile|rd_data1\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile|rd_data1\(5),
	combout => \reg_b|q[5]~feeder_combout\);

-- Location: FF_X52_Y34_N19
\reg_b|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_b|q[5]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_b|q\(5));

-- Location: LCCOMB_X45_Y34_N24
\mem_module|temp_data_out[4]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mem_module|temp_data_out\(4) = (GLOBAL(\MemRead~inputclkctrl_outclk\) & (\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(4))) # (!GLOBAL(\MemRead~inputclkctrl_outclk\) & ((\mem_module|temp_data_out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(4),
	datac => \MemRead~inputclkctrl_outclk\,
	datad => \mem_module|temp_data_out\(4),
	combout => \mem_module|temp_data_out\(4));

-- Location: FF_X45_Y34_N25
\mem_data_reg|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem_module|temp_data_out\(4),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_data_reg|q\(4));

-- Location: LCCOMB_X45_Y34_N16
\regfile_writedata_mux|y[4]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile_writedata_mux|y[4]~4_combout\ = (\mem_data_reg|q\(4) & \MemToReg~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_data_reg|q\(4),
	datac => \MemToReg~input_o\,
	combout => \regfile_writedata_mux|y[4]~4_combout\);

-- Location: LCCOMB_X44_Y35_N12
\regfile|regs[26][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[26][4]~feeder_combout\ = \regfile_writedata_mux|y[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[4]~4_combout\,
	combout => \regfile|regs[26][4]~feeder_combout\);

-- Location: FF_X44_Y35_N13
\regfile|regs[26][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[26][4]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[26][4]~q\);

-- Location: LCCOMB_X46_Y32_N12
\regfile|regs[22][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[22][4]~feeder_combout\ = \regfile_writedata_mux|y[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[4]~4_combout\,
	combout => \regfile|regs[22][4]~feeder_combout\);

-- Location: FF_X46_Y32_N13
\regfile|regs[22][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[22][4]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[22][4]~q\);

-- Location: FF_X44_Y32_N9
\regfile|regs[18][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[4]~4_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[18][4]~q\);

-- Location: LCCOMB_X44_Y32_N8
\regfile|Mux59~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux59~2_combout\ = (\ir|q\(19) & (((\ir|q\(18))))) # (!\ir|q\(19) & ((\ir|q\(18) & (\regfile|regs[22][4]~q\)) # (!\ir|q\(18) & ((\regfile|regs[18][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[22][4]~q\,
	datab => \ir|q\(19),
	datac => \regfile|regs[18][4]~q\,
	datad => \ir|q\(18),
	combout => \regfile|Mux59~2_combout\);

-- Location: FF_X44_Y35_N31
\regfile|regs[30][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[4]~4_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[30][4]~q\);

-- Location: LCCOMB_X44_Y35_N30
\regfile|Mux59~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux59~3_combout\ = (\regfile|Mux59~2_combout\ & (((\regfile|regs[30][4]~q\) # (!\ir|q\(19))))) # (!\regfile|Mux59~2_combout\ & (\regfile|regs[26][4]~q\ & ((\ir|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[26][4]~q\,
	datab => \regfile|Mux59~2_combout\,
	datac => \regfile|regs[30][4]~q\,
	datad => \ir|q\(19),
	combout => \regfile|Mux59~3_combout\);

-- Location: FF_X44_Y31_N27
\regfile|regs[19][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[4]~4_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[19][4]~q\);

-- Location: LCCOMB_X44_Y31_N0
\regfile|regs[23][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[23][4]~feeder_combout\ = \regfile_writedata_mux|y[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[4]~4_combout\,
	combout => \regfile|regs[23][4]~feeder_combout\);

-- Location: FF_X44_Y31_N1
\regfile|regs[23][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[23][4]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[23][4]~q\);

-- Location: LCCOMB_X44_Y31_N26
\regfile|Mux59~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux59~9_combout\ = (\ir|q\(19) & (\ir|q\(18))) # (!\ir|q\(19) & ((\ir|q\(18) & ((\regfile|regs[23][4]~q\))) # (!\ir|q\(18) & (\regfile|regs[19][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(19),
	datab => \ir|q\(18),
	datac => \regfile|regs[19][4]~q\,
	datad => \regfile|regs[23][4]~q\,
	combout => \regfile|Mux59~9_combout\);

-- Location: LCCOMB_X45_Y32_N2
\regfile|regs[27][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[27][4]~feeder_combout\ = \regfile_writedata_mux|y[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[4]~4_combout\,
	combout => \regfile|regs[27][4]~feeder_combout\);

-- Location: FF_X45_Y32_N3
\regfile|regs[27][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[27][4]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[27][4]~q\);

-- Location: FF_X45_Y31_N31
\regfile|regs[31][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[4]~4_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[31][4]~q\);

-- Location: LCCOMB_X45_Y31_N30
\regfile|Mux59~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux59~10_combout\ = (\regfile|Mux59~9_combout\ & (((\regfile|regs[31][4]~q\) # (!\ir|q\(19))))) # (!\regfile|Mux59~9_combout\ & (\regfile|regs[27][4]~q\ & ((\ir|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux59~9_combout\,
	datab => \regfile|regs[27][4]~q\,
	datac => \regfile|regs[31][4]~q\,
	datad => \ir|q\(19),
	combout => \regfile|Mux59~10_combout\);

-- Location: LCCOMB_X43_Y32_N4
\regfile|regs[21][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[21][4]~feeder_combout\ = \regfile_writedata_mux|y[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[4]~4_combout\,
	combout => \regfile|regs[21][4]~feeder_combout\);

-- Location: FF_X43_Y32_N5
\regfile|regs[21][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[21][4]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[21][4]~q\);

-- Location: FF_X43_Y32_N7
\regfile|regs[29][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[4]~4_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[29][4]~q\);

-- Location: LCCOMB_X45_Y32_N8
\regfile|regs[25][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[25][4]~feeder_combout\ = \regfile_writedata_mux|y[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[4]~4_combout\,
	combout => \regfile|regs[25][4]~feeder_combout\);

-- Location: FF_X45_Y32_N9
\regfile|regs[25][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[25][4]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[25][4]~q\);

-- Location: FF_X44_Y32_N19
\regfile|regs[17][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[4]~4_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[17][4]~q\);

-- Location: LCCOMB_X44_Y32_N18
\regfile|Mux59~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux59~4_combout\ = (\ir|q\(19) & ((\regfile|regs[25][4]~q\) # ((\ir|q\(18))))) # (!\ir|q\(19) & (((\regfile|regs[17][4]~q\ & !\ir|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[25][4]~q\,
	datab => \ir|q\(19),
	datac => \regfile|regs[17][4]~q\,
	datad => \ir|q\(18),
	combout => \regfile|Mux59~4_combout\);

-- Location: LCCOMB_X43_Y32_N6
\regfile|Mux59~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux59~5_combout\ = (\ir|q\(18) & ((\regfile|Mux59~4_combout\ & ((\regfile|regs[29][4]~q\))) # (!\regfile|Mux59~4_combout\ & (\regfile|regs[21][4]~q\)))) # (!\ir|q\(18) & (((\regfile|Mux59~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \regfile|regs[21][4]~q\,
	datac => \regfile|regs[29][4]~q\,
	datad => \regfile|Mux59~4_combout\,
	combout => \regfile|Mux59~5_combout\);

-- Location: LCCOMB_X41_Y31_N4
\regfile|regs[20][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[20][4]~feeder_combout\ = \regfile_writedata_mux|y[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[4]~4_combout\,
	combout => \regfile|regs[20][4]~feeder_combout\);

-- Location: FF_X41_Y31_N5
\regfile|regs[20][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[20][4]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[20][4]~q\);

-- Location: FF_X41_Y31_N15
\regfile|regs[28][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[4]~4_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[28][4]~q\);

-- Location: LCCOMB_X42_Y31_N24
\regfile|regs[24][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[24][4]~feeder_combout\ = \regfile_writedata_mux|y[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[4]~4_combout\,
	combout => \regfile|regs[24][4]~feeder_combout\);

-- Location: FF_X42_Y31_N25
\regfile|regs[24][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[24][4]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[24][4]~q\);

-- Location: FF_X42_Y31_N19
\regfile|regs[16][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[4]~4_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[16][4]~q\);

-- Location: LCCOMB_X42_Y31_N18
\regfile|Mux59~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux59~6_combout\ = (\ir|q\(19) & ((\regfile|regs[24][4]~q\) # ((\ir|q\(18))))) # (!\ir|q\(19) & (((\regfile|regs[16][4]~q\ & !\ir|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[24][4]~q\,
	datab => \ir|q\(19),
	datac => \regfile|regs[16][4]~q\,
	datad => \ir|q\(18),
	combout => \regfile|Mux59~6_combout\);

-- Location: LCCOMB_X41_Y31_N14
\regfile|Mux59~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux59~7_combout\ = (\ir|q\(18) & ((\regfile|Mux59~6_combout\ & ((\regfile|regs[28][4]~q\))) # (!\regfile|Mux59~6_combout\ & (\regfile|regs[20][4]~q\)))) # (!\ir|q\(18) & (((\regfile|Mux59~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \regfile|regs[20][4]~q\,
	datac => \regfile|regs[28][4]~q\,
	datad => \regfile|Mux59~6_combout\,
	combout => \regfile|Mux59~7_combout\);

-- Location: LCCOMB_X44_Y34_N20
\regfile|Mux59~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux59~8_combout\ = (\ir|q\(17) & (((\ir|q\(16))))) # (!\ir|q\(17) & ((\ir|q\(16) & (\regfile|Mux59~5_combout\)) # (!\ir|q\(16) & ((\regfile|Mux59~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \regfile|Mux59~5_combout\,
	datac => \regfile|Mux59~7_combout\,
	datad => \ir|q\(16),
	combout => \regfile|Mux59~8_combout\);

-- Location: LCCOMB_X44_Y34_N6
\regfile|Mux59~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux59~11_combout\ = (\ir|q\(17) & ((\regfile|Mux59~8_combout\ & ((\regfile|Mux59~10_combout\))) # (!\regfile|Mux59~8_combout\ & (\regfile|Mux59~3_combout\)))) # (!\ir|q\(17) & (((\regfile|Mux59~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux59~3_combout\,
	datab => \ir|q\(17),
	datac => \regfile|Mux59~10_combout\,
	datad => \regfile|Mux59~8_combout\,
	combout => \regfile|Mux59~11_combout\);

-- Location: FF_X43_Y34_N3
\regfile|regs[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[4]~4_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[12][4]~q\);

-- Location: LCCOMB_X43_Y34_N16
\regfile|regs[13][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[13][4]~feeder_combout\ = \regfile_writedata_mux|y[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[4]~4_combout\,
	combout => \regfile|regs[13][4]~feeder_combout\);

-- Location: FF_X43_Y34_N17
\regfile|regs[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[13][4]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[13][4]~q\);

-- Location: LCCOMB_X43_Y34_N2
\regfile|Mux59~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux59~19_combout\ = (\ir|q\(17) & (\ir|q\(16))) # (!\ir|q\(17) & ((\ir|q\(16) & ((\regfile|regs[13][4]~q\))) # (!\ir|q\(16) & (\regfile|regs[12][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \ir|q\(16),
	datac => \regfile|regs[12][4]~q\,
	datad => \regfile|regs[13][4]~q\,
	combout => \regfile|Mux59~19_combout\);

-- Location: FF_X44_Y34_N27
\regfile|regs[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[4]~4_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[14][4]~q\);

-- Location: FF_X45_Y34_N17
\regfile|regs[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile_writedata_mux|y[4]~4_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[15][4]~q\);

-- Location: LCCOMB_X44_Y34_N26
\regfile|Mux59~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux59~20_combout\ = (\regfile|Mux59~19_combout\ & (((\regfile|regs[15][4]~q\)) # (!\ir|q\(17)))) # (!\regfile|Mux59~19_combout\ & (\ir|q\(17) & (\regfile|regs[14][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux59~19_combout\,
	datab => \ir|q\(17),
	datac => \regfile|regs[14][4]~q\,
	datad => \regfile|regs[15][4]~q\,
	combout => \regfile|Mux59~20_combout\);

-- Location: LCCOMB_X37_Y34_N18
\regfile|regs[2][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[2][4]~feeder_combout\ = \regfile_writedata_mux|y[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[4]~4_combout\,
	combout => \regfile|regs[2][4]~feeder_combout\);

-- Location: FF_X37_Y34_N19
\regfile|regs[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[2][4]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[2][4]~q\);

-- Location: FF_X37_Y33_N9
\regfile|regs[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[4]~4_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[1][4]~q\);

-- Location: LCCOMB_X37_Y33_N8
\regfile|Mux59~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux59~16_combout\ = (\regfile|rd_data1[3]~5_combout\ & ((\regfile|regs[2][4]~q\) # ((\regfile|rd_data1[3]~4_combout\)))) # (!\regfile|rd_data1[3]~5_combout\ & (((\regfile|regs[1][4]~q\ & !\regfile|rd_data1[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[2][4]~q\,
	datab => \regfile|rd_data1[3]~5_combout\,
	datac => \regfile|regs[1][4]~q\,
	datad => \regfile|rd_data1[3]~4_combout\,
	combout => \regfile|Mux59~16_combout\);

-- Location: LCCOMB_X38_Y34_N8
\regfile|regs[6][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[6][4]~feeder_combout\ = \regfile_writedata_mux|y[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[4]~4_combout\,
	combout => \regfile|regs[6][4]~feeder_combout\);

-- Location: FF_X38_Y34_N9
\regfile|regs[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[6][4]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[6][4]~q\);

-- Location: FF_X38_Y31_N11
\regfile|regs[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[4]~4_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[7][4]~q\);

-- Location: FF_X38_Y34_N11
\regfile|regs[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[4]~4_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[4][4]~q\);

-- Location: LCCOMB_X44_Y34_N24
\regfile|regs[5][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[5][4]~feeder_combout\ = \regfile_writedata_mux|y[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[4]~4_combout\,
	combout => \regfile|regs[5][4]~feeder_combout\);

-- Location: FF_X44_Y34_N25
\regfile|regs[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[5][4]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[5][4]~q\);

-- Location: LCCOMB_X38_Y34_N10
\regfile|Mux59~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux59~14_combout\ = (\ir|q\(16) & ((\ir|q\(17)) # ((\regfile|regs[5][4]~q\)))) # (!\ir|q\(16) & (!\ir|q\(17) & (\regfile|regs[4][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(16),
	datab => \ir|q\(17),
	datac => \regfile|regs[4][4]~q\,
	datad => \regfile|regs[5][4]~q\,
	combout => \regfile|Mux59~14_combout\);

-- Location: LCCOMB_X38_Y31_N10
\regfile|Mux59~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux59~15_combout\ = (\ir|q\(17) & ((\regfile|Mux59~14_combout\ & ((\regfile|regs[7][4]~q\))) # (!\regfile|Mux59~14_combout\ & (\regfile|regs[6][4]~q\)))) # (!\ir|q\(17) & (((\regfile|Mux59~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \regfile|regs[6][4]~q\,
	datac => \regfile|regs[7][4]~q\,
	datad => \regfile|Mux59~14_combout\,
	combout => \regfile|Mux59~15_combout\);

-- Location: FF_X37_Y33_N3
\regfile|regs[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[4]~4_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[3][4]~q\);

-- Location: LCCOMB_X37_Y33_N2
\regfile|Mux59~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux59~17_combout\ = (\regfile|Mux59~16_combout\ & (((\regfile|regs[3][4]~q\) # (!\regfile|rd_data1[3]~4_combout\)))) # (!\regfile|Mux59~16_combout\ & (\regfile|Mux59~15_combout\ & ((\regfile|rd_data1[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux59~16_combout\,
	datab => \regfile|Mux59~15_combout\,
	datac => \regfile|regs[3][4]~q\,
	datad => \regfile|rd_data1[3]~4_combout\,
	combout => \regfile|Mux59~17_combout\);

-- Location: LCCOMB_X46_Y30_N14
\regfile|regs[9][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[9][4]~feeder_combout\ = \regfile_writedata_mux|y[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[4]~4_combout\,
	combout => \regfile|regs[9][4]~feeder_combout\);

-- Location: FF_X46_Y30_N15
\regfile|regs[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[9][4]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[9][4]~q\);

-- Location: FF_X45_Y30_N7
\regfile|regs[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[4]~4_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[11][4]~q\);

-- Location: FF_X46_Y30_N25
\regfile|regs[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[4]~4_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[8][4]~q\);

-- Location: LCCOMB_X46_Y32_N30
\regfile|regs[10][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[10][4]~feeder_combout\ = \regfile_writedata_mux|y[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[4]~4_combout\,
	combout => \regfile|regs[10][4]~feeder_combout\);

-- Location: FF_X46_Y32_N31
\regfile|regs[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[10][4]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[10][4]~q\);

-- Location: LCCOMB_X46_Y30_N24
\regfile|Mux59~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux59~12_combout\ = (\ir|q\(17) & ((\ir|q\(16)) # ((\regfile|regs[10][4]~q\)))) # (!\ir|q\(17) & (!\ir|q\(16) & (\regfile|regs[8][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \ir|q\(16),
	datac => \regfile|regs[8][4]~q\,
	datad => \regfile|regs[10][4]~q\,
	combout => \regfile|Mux59~12_combout\);

-- Location: LCCOMB_X45_Y30_N6
\regfile|Mux59~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux59~13_combout\ = (\ir|q\(16) & ((\regfile|Mux59~12_combout\ & ((\regfile|regs[11][4]~q\))) # (!\regfile|Mux59~12_combout\ & (\regfile|regs[9][4]~q\)))) # (!\ir|q\(16) & (((\regfile|Mux59~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[9][4]~q\,
	datab => \ir|q\(16),
	datac => \regfile|regs[11][4]~q\,
	datad => \regfile|Mux59~12_combout\,
	combout => \regfile|Mux59~13_combout\);

-- Location: LCCOMB_X45_Y30_N24
\regfile|Mux59~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux59~18_combout\ = (\regfile|rd_data1[3]~3_combout\ & (((\regfile|rd_data1[3]~2_combout\) # (\regfile|Mux59~13_combout\)))) # (!\regfile|rd_data1[3]~3_combout\ & (\regfile|Mux59~17_combout\ & (!\regfile|rd_data1[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rd_data1[3]~3_combout\,
	datab => \regfile|Mux59~17_combout\,
	datac => \regfile|rd_data1[3]~2_combout\,
	datad => \regfile|Mux59~13_combout\,
	combout => \regfile|Mux59~18_combout\);

-- Location: LCCOMB_X44_Y34_N28
\regfile|Mux59~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux59~21_combout\ = (\regfile|rd_data1[3]~2_combout\ & ((\regfile|Mux59~18_combout\ & ((\regfile|Mux59~20_combout\))) # (!\regfile|Mux59~18_combout\ & (\regfile|Mux59~11_combout\)))) # (!\regfile|rd_data1[3]~2_combout\ & 
-- (((\regfile|Mux59~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux59~11_combout\,
	datab => \regfile|rd_data1[3]~2_combout\,
	datac => \regfile|Mux59~20_combout\,
	datad => \regfile|Mux59~18_combout\,
	combout => \regfile|Mux59~21_combout\);

-- Location: LCCOMB_X49_Y33_N20
\regfile|Mux59~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux59~22_combout\ = (\regfile|Mux59~21_combout\ & ((\regfile|rd_data1[3]~6_combout\) # ((\ir|q\(18)) # (\ir|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rd_data1[3]~6_combout\,
	datab => \regfile|Mux59~21_combout\,
	datac => \ir|q\(18),
	datad => \ir|q\(16),
	combout => \regfile|Mux59~22_combout\);

-- Location: FF_X49_Y33_N21
\regfile|rd_data1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|Mux59~22_combout\,
	ena => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rd_data1\(4));

-- Location: LCCOMB_X49_Y33_N26
\reg_b|q[4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_b|q[4]~feeder_combout\ = \regfile|rd_data1\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile|rd_data1\(4),
	combout => \reg_b|q[4]~feeder_combout\);

-- Location: FF_X49_Y33_N27
\reg_b|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_b|q[4]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_b|q\(4));

-- Location: LCCOMB_X45_Y34_N22
\mem_module|temp_data_out[17]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mem_module|temp_data_out\(17) = (GLOBAL(\MemRead~inputclkctrl_outclk\) & (\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(17))) # (!GLOBAL(\MemRead~inputclkctrl_outclk\) & ((\mem_module|temp_data_out\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(17),
	datac => \MemRead~inputclkctrl_outclk\,
	datad => \mem_module|temp_data_out\(17),
	combout => \mem_module|temp_data_out\(17));

-- Location: LCCOMB_X40_Y32_N16
\ir|q[17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ir|q[17]~feeder_combout\ = \mem_module|temp_data_out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mem_module|temp_data_out\(17),
	combout => \ir|q[17]~feeder_combout\);

-- Location: FF_X40_Y32_N17
\ir|q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ir|q[17]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \IRWrite~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|q\(17));

-- Location: LCCOMB_X45_Y34_N6
\mem_module|temp_data_out[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mem_module|temp_data_out\(3) = (GLOBAL(\MemRead~inputclkctrl_outclk\) & (\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(3))) # (!GLOBAL(\MemRead~inputclkctrl_outclk\) & ((\mem_module|temp_data_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(3),
	datac => \MemRead~inputclkctrl_outclk\,
	datad => \mem_module|temp_data_out\(3),
	combout => \mem_module|temp_data_out\(3));

-- Location: FF_X45_Y34_N7
\mem_data_reg|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem_module|temp_data_out\(3),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_data_reg|q\(3));

-- Location: LCCOMB_X45_Y34_N4
\regfile_writedata_mux|y[3]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile_writedata_mux|y[3]~3_combout\ = (\MemToReg~input_o\ & \mem_data_reg|q\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemToReg~input_o\,
	datad => \mem_data_reg|q\(3),
	combout => \regfile_writedata_mux|y[3]~3_combout\);

-- Location: FF_X46_Y30_N5
\regfile|regs[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[3]~3_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[8][3]~q\);

-- Location: LCCOMB_X46_Y30_N10
\regfile|regs[9][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[9][3]~feeder_combout\ = \regfile_writedata_mux|y[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[3]~3_combout\,
	combout => \regfile|regs[9][3]~feeder_combout\);

-- Location: FF_X46_Y30_N11
\regfile|regs[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[9][3]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[9][3]~q\);

-- Location: LCCOMB_X46_Y30_N4
\regfile|Mux60~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux60~2_combout\ = (\ir|q\(17) & (\ir|q\(16))) # (!\ir|q\(17) & ((\ir|q\(16) & ((\regfile|regs[9][3]~q\))) # (!\ir|q\(16) & (\regfile|regs[8][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \ir|q\(16),
	datac => \regfile|regs[8][3]~q\,
	datad => \regfile|regs[9][3]~q\,
	combout => \regfile|Mux60~2_combout\);

-- Location: FF_X45_Y30_N21
\regfile|regs[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[3]~3_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[11][3]~q\);

-- Location: LCCOMB_X46_Y32_N0
\regfile|regs[10][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[10][3]~feeder_combout\ = \regfile_writedata_mux|y[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[3]~3_combout\,
	combout => \regfile|regs[10][3]~feeder_combout\);

-- Location: FF_X46_Y32_N1
\regfile|regs[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[10][3]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[10][3]~q\);

-- Location: LCCOMB_X45_Y30_N20
\regfile|Mux60~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux60~3_combout\ = (\regfile|Mux60~2_combout\ & (((\regfile|regs[11][3]~q\)) # (!\ir|q\(17)))) # (!\regfile|Mux60~2_combout\ & (\ir|q\(17) & ((\regfile|regs[10][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux60~2_combout\,
	datab => \ir|q\(17),
	datac => \regfile|regs[11][3]~q\,
	datad => \regfile|regs[10][3]~q\,
	combout => \regfile|Mux60~3_combout\);

-- Location: LCCOMB_X45_Y32_N22
\regfile|regs[27][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[27][3]~feeder_combout\ = \regfile_writedata_mux|y[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[3]~3_combout\,
	combout => \regfile|regs[27][3]~feeder_combout\);

-- Location: FF_X45_Y32_N23
\regfile|regs[27][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[27][3]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[27][3]~q\);

-- Location: FF_X44_Y31_N7
\regfile|regs[19][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[3]~3_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[19][3]~q\);

-- Location: LCCOMB_X44_Y31_N4
\regfile|regs[23][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[23][3]~feeder_combout\ = \regfile_writedata_mux|y[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[3]~3_combout\,
	combout => \regfile|regs[23][3]~feeder_combout\);

-- Location: FF_X44_Y31_N5
\regfile|regs[23][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[23][3]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[23][3]~q\);

-- Location: LCCOMB_X44_Y31_N6
\regfile|Mux60~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux60~11_combout\ = (\ir|q\(19) & (\ir|q\(18))) # (!\ir|q\(19) & ((\ir|q\(18) & ((\regfile|regs[23][3]~q\))) # (!\ir|q\(18) & (\regfile|regs[19][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(19),
	datab => \ir|q\(18),
	datac => \regfile|regs[19][3]~q\,
	datad => \regfile|regs[23][3]~q\,
	combout => \regfile|Mux60~11_combout\);

-- Location: FF_X45_Y31_N21
\regfile|regs[31][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[3]~3_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[31][3]~q\);

-- Location: LCCOMB_X45_Y31_N20
\regfile|Mux60~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux60~12_combout\ = (\regfile|Mux60~11_combout\ & (((\regfile|regs[31][3]~q\) # (!\ir|q\(19))))) # (!\regfile|Mux60~11_combout\ & (\regfile|regs[27][3]~q\ & ((\ir|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[27][3]~q\,
	datab => \regfile|Mux60~11_combout\,
	datac => \regfile|regs[31][3]~q\,
	datad => \ir|q\(19),
	combout => \regfile|Mux60~12_combout\);

-- Location: LCCOMB_X43_Y32_N8
\regfile|regs[21][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[21][3]~feeder_combout\ = \regfile_writedata_mux|y[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[3]~3_combout\,
	combout => \regfile|regs[21][3]~feeder_combout\);

-- Location: FF_X43_Y32_N9
\regfile|regs[21][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[21][3]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[21][3]~q\);

-- Location: FF_X43_Y32_N19
\regfile|regs[29][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[3]~3_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[29][3]~q\);

-- Location: FF_X44_Y32_N29
\regfile|regs[17][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[3]~3_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[17][3]~q\);

-- Location: LCCOMB_X45_Y32_N20
\regfile|regs[25][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[25][3]~feeder_combout\ = \regfile_writedata_mux|y[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[3]~3_combout\,
	combout => \regfile|regs[25][3]~feeder_combout\);

-- Location: FF_X45_Y32_N21
\regfile|regs[25][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[25][3]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[25][3]~q\);

-- Location: LCCOMB_X44_Y32_N28
\regfile|Mux60~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux60~4_combout\ = (\ir|q\(18) & (\ir|q\(19))) # (!\ir|q\(18) & ((\ir|q\(19) & ((\regfile|regs[25][3]~q\))) # (!\ir|q\(19) & (\regfile|regs[17][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \ir|q\(19),
	datac => \regfile|regs[17][3]~q\,
	datad => \regfile|regs[25][3]~q\,
	combout => \regfile|Mux60~4_combout\);

-- Location: LCCOMB_X43_Y32_N18
\regfile|Mux60~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux60~5_combout\ = (\ir|q\(18) & ((\regfile|Mux60~4_combout\ & ((\regfile|regs[29][3]~q\))) # (!\regfile|Mux60~4_combout\ & (\regfile|regs[21][3]~q\)))) # (!\ir|q\(18) & (((\regfile|Mux60~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \regfile|regs[21][3]~q\,
	datac => \regfile|regs[29][3]~q\,
	datad => \regfile|Mux60~4_combout\,
	combout => \regfile|Mux60~5_combout\);

-- Location: FF_X44_Y32_N23
\regfile|regs[18][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[3]~3_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[18][3]~q\);

-- Location: LCCOMB_X46_Y32_N10
\regfile|regs[22][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[22][3]~feeder_combout\ = \regfile_writedata_mux|y[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[3]~3_combout\,
	combout => \regfile|regs[22][3]~feeder_combout\);

-- Location: FF_X46_Y32_N11
\regfile|regs[22][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[22][3]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[22][3]~q\);

-- Location: LCCOMB_X44_Y32_N22
\regfile|Mux60~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux60~6_combout\ = (\ir|q\(18) & ((\ir|q\(19)) # ((\regfile|regs[22][3]~q\)))) # (!\ir|q\(18) & (!\ir|q\(19) & (\regfile|regs[18][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \ir|q\(19),
	datac => \regfile|regs[18][3]~q\,
	datad => \regfile|regs[22][3]~q\,
	combout => \regfile|Mux60~6_combout\);

-- Location: FF_X44_Y35_N3
\regfile|regs[30][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[3]~3_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[30][3]~q\);

-- Location: LCCOMB_X44_Y35_N24
\regfile|regs[26][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[26][3]~feeder_combout\ = \regfile_writedata_mux|y[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[3]~3_combout\,
	combout => \regfile|regs[26][3]~feeder_combout\);

-- Location: FF_X44_Y35_N25
\regfile|regs[26][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[26][3]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[26][3]~q\);

-- Location: LCCOMB_X44_Y35_N2
\regfile|Mux60~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux60~7_combout\ = (\ir|q\(19) & ((\regfile|Mux60~6_combout\ & (\regfile|regs[30][3]~q\)) # (!\regfile|Mux60~6_combout\ & ((\regfile|regs[26][3]~q\))))) # (!\ir|q\(19) & (\regfile|Mux60~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(19),
	datab => \regfile|Mux60~6_combout\,
	datac => \regfile|regs[30][3]~q\,
	datad => \regfile|regs[26][3]~q\,
	combout => \regfile|Mux60~7_combout\);

-- Location: LCCOMB_X41_Y31_N8
\regfile|regs[20][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[20][3]~feeder_combout\ = \regfile_writedata_mux|y[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[3]~3_combout\,
	combout => \regfile|regs[20][3]~feeder_combout\);

-- Location: FF_X41_Y31_N9
\regfile|regs[20][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[20][3]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[20][3]~q\);

-- Location: FF_X41_Y31_N19
\regfile|regs[28][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[3]~3_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[28][3]~q\);

-- Location: LCCOMB_X42_Y31_N20
\regfile|regs[24][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[24][3]~feeder_combout\ = \regfile_writedata_mux|y[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[3]~3_combout\,
	combout => \regfile|regs[24][3]~feeder_combout\);

-- Location: FF_X42_Y31_N21
\regfile|regs[24][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[24][3]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[24][3]~q\);

-- Location: FF_X42_Y31_N7
\regfile|regs[16][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[3]~3_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[16][3]~q\);

-- Location: LCCOMB_X42_Y31_N6
\regfile|Mux60~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux60~8_combout\ = (\ir|q\(19) & ((\regfile|regs[24][3]~q\) # ((\ir|q\(18))))) # (!\ir|q\(19) & (((\regfile|regs[16][3]~q\ & !\ir|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[24][3]~q\,
	datab => \ir|q\(19),
	datac => \regfile|regs[16][3]~q\,
	datad => \ir|q\(18),
	combout => \regfile|Mux60~8_combout\);

-- Location: LCCOMB_X41_Y31_N18
\regfile|Mux60~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux60~9_combout\ = (\ir|q\(18) & ((\regfile|Mux60~8_combout\ & ((\regfile|regs[28][3]~q\))) # (!\regfile|Mux60~8_combout\ & (\regfile|regs[20][3]~q\)))) # (!\ir|q\(18) & (((\regfile|Mux60~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \regfile|regs[20][3]~q\,
	datac => \regfile|regs[28][3]~q\,
	datad => \regfile|Mux60~8_combout\,
	combout => \regfile|Mux60~9_combout\);

-- Location: LCCOMB_X43_Y35_N28
\regfile|Mux60~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux60~10_combout\ = (\ir|q\(17) & ((\regfile|Mux60~7_combout\) # ((\ir|q\(16))))) # (!\ir|q\(17) & (((!\ir|q\(16) & \regfile|Mux60~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux60~7_combout\,
	datab => \ir|q\(17),
	datac => \ir|q\(16),
	datad => \regfile|Mux60~9_combout\,
	combout => \regfile|Mux60~10_combout\);

-- Location: LCCOMB_X43_Y35_N22
\regfile|Mux60~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux60~13_combout\ = (\ir|q\(16) & ((\regfile|Mux60~10_combout\ & (\regfile|Mux60~12_combout\)) # (!\regfile|Mux60~10_combout\ & ((\regfile|Mux60~5_combout\))))) # (!\ir|q\(16) & (((\regfile|Mux60~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux60~12_combout\,
	datab => \ir|q\(16),
	datac => \regfile|Mux60~5_combout\,
	datad => \regfile|Mux60~10_combout\,
	combout => \regfile|Mux60~13_combout\);

-- Location: LCCOMB_X36_Y34_N8
\regfile|regs[2][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[2][3]~feeder_combout\ = \regfile_writedata_mux|y[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[3]~3_combout\,
	combout => \regfile|regs[2][3]~feeder_combout\);

-- Location: FF_X36_Y34_N9
\regfile|regs[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[2][3]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[2][3]~q\);

-- Location: LCCOMB_X44_Y34_N16
\regfile|regs[5][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[5][3]~feeder_combout\ = \regfile_writedata_mux|y[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[3]~3_combout\,
	combout => \regfile|regs[5][3]~feeder_combout\);

-- Location: FF_X44_Y34_N17
\regfile|regs[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[5][3]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[5][3]~q\);

-- Location: FF_X36_Y32_N11
\regfile|regs[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[3]~3_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[7][3]~q\);

-- Location: FF_X38_Y34_N23
\regfile|regs[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[3]~3_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[4][3]~q\);

-- Location: LCCOMB_X38_Y34_N12
\regfile|regs[6][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[6][3]~feeder_combout\ = \regfile_writedata_mux|y[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[3]~3_combout\,
	combout => \regfile|regs[6][3]~feeder_combout\);

-- Location: FF_X38_Y34_N13
\regfile|regs[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[6][3]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[6][3]~q\);

-- Location: LCCOMB_X38_Y34_N22
\regfile|Mux60~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux60~14_combout\ = (\ir|q\(16) & (\ir|q\(17))) # (!\ir|q\(16) & ((\ir|q\(17) & ((\regfile|regs[6][3]~q\))) # (!\ir|q\(17) & (\regfile|regs[4][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(16),
	datab => \ir|q\(17),
	datac => \regfile|regs[4][3]~q\,
	datad => \regfile|regs[6][3]~q\,
	combout => \regfile|Mux60~14_combout\);

-- Location: LCCOMB_X36_Y32_N10
\regfile|Mux60~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux60~15_combout\ = (\ir|q\(16) & ((\regfile|Mux60~14_combout\ & ((\regfile|regs[7][3]~q\))) # (!\regfile|Mux60~14_combout\ & (\regfile|regs[5][3]~q\)))) # (!\ir|q\(16) & (((\regfile|Mux60~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[5][3]~q\,
	datab => \ir|q\(16),
	datac => \regfile|regs[7][3]~q\,
	datad => \regfile|Mux60~14_combout\,
	combout => \regfile|Mux60~15_combout\);

-- Location: FF_X38_Y33_N1
\regfile|regs[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[3]~3_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[1][3]~q\);

-- Location: LCCOMB_X38_Y33_N0
\regfile|Mux60~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux60~16_combout\ = (\regfile|rd_data1[3]~4_combout\ & ((\regfile|Mux60~15_combout\) # ((\regfile|rd_data1[3]~5_combout\)))) # (!\regfile|rd_data1[3]~4_combout\ & (((\regfile|regs[1][3]~q\ & !\regfile|rd_data1[3]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rd_data1[3]~4_combout\,
	datab => \regfile|Mux60~15_combout\,
	datac => \regfile|regs[1][3]~q\,
	datad => \regfile|rd_data1[3]~5_combout\,
	combout => \regfile|Mux60~16_combout\);

-- Location: FF_X38_Y33_N27
\regfile|regs[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[3]~3_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[3][3]~q\);

-- Location: LCCOMB_X38_Y33_N26
\regfile|Mux60~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux60~17_combout\ = (\regfile|Mux60~16_combout\ & (((\regfile|regs[3][3]~q\) # (!\regfile|rd_data1[3]~5_combout\)))) # (!\regfile|Mux60~16_combout\ & (\regfile|regs[2][3]~q\ & ((\regfile|rd_data1[3]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[2][3]~q\,
	datab => \regfile|Mux60~16_combout\,
	datac => \regfile|regs[3][3]~q\,
	datad => \regfile|rd_data1[3]~5_combout\,
	combout => \regfile|Mux60~17_combout\);

-- Location: LCCOMB_X38_Y33_N20
\regfile|Mux60~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux60~18_combout\ = (\regfile|rd_data1[3]~3_combout\ & (((\regfile|rd_data1[3]~2_combout\)))) # (!\regfile|rd_data1[3]~3_combout\ & ((\regfile|rd_data1[3]~2_combout\ & (\regfile|Mux60~13_combout\)) # (!\regfile|rd_data1[3]~2_combout\ & 
-- ((\regfile|Mux60~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux60~13_combout\,
	datab => \regfile|rd_data1[3]~3_combout\,
	datac => \regfile|Mux60~17_combout\,
	datad => \regfile|rd_data1[3]~2_combout\,
	combout => \regfile|Mux60~18_combout\);

-- Location: FF_X45_Y34_N5
\regfile|regs[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile_writedata_mux|y[3]~3_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[15][3]~q\);

-- Location: LCCOMB_X44_Y34_N10
\regfile|regs[14][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[14][3]~feeder_combout\ = \regfile_writedata_mux|y[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[3]~3_combout\,
	combout => \regfile|regs[14][3]~feeder_combout\);

-- Location: FF_X44_Y34_N11
\regfile|regs[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[14][3]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[14][3]~q\);

-- Location: FF_X43_Y34_N31
\regfile|regs[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[3]~3_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[12][3]~q\);

-- Location: LCCOMB_X43_Y34_N30
\regfile|Mux60~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux60~19_combout\ = (\ir|q\(17) & ((\regfile|regs[14][3]~q\) # ((\ir|q\(16))))) # (!\ir|q\(17) & (((\regfile|regs[12][3]~q\ & !\ir|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \regfile|regs[14][3]~q\,
	datac => \regfile|regs[12][3]~q\,
	datad => \ir|q\(16),
	combout => \regfile|Mux60~19_combout\);

-- Location: FF_X43_Y34_N29
\regfile|regs[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[3]~3_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[13][3]~q\);

-- Location: LCCOMB_X43_Y34_N28
\regfile|Mux60~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux60~20_combout\ = (\regfile|Mux60~19_combout\ & ((\regfile|regs[15][3]~q\) # ((!\ir|q\(16))))) # (!\regfile|Mux60~19_combout\ & (((\regfile|regs[13][3]~q\ & \ir|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[15][3]~q\,
	datab => \regfile|Mux60~19_combout\,
	datac => \regfile|regs[13][3]~q\,
	datad => \ir|q\(16),
	combout => \regfile|Mux60~20_combout\);

-- Location: LCCOMB_X38_Y33_N14
\regfile|Mux60~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux60~21_combout\ = (\regfile|Mux60~18_combout\ & (((\regfile|Mux60~20_combout\) # (!\regfile|rd_data1[3]~3_combout\)))) # (!\regfile|Mux60~18_combout\ & (\regfile|Mux60~3_combout\ & (\regfile|rd_data1[3]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux60~3_combout\,
	datab => \regfile|Mux60~18_combout\,
	datac => \regfile|rd_data1[3]~3_combout\,
	datad => \regfile|Mux60~20_combout\,
	combout => \regfile|Mux60~21_combout\);

-- Location: LCCOMB_X49_Y33_N8
\regfile|Mux60~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux60~22_combout\ = (\regfile|Mux60~21_combout\ & ((\regfile|rd_data1[3]~6_combout\) # ((\ir|q\(18)) # (\ir|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rd_data1[3]~6_combout\,
	datab => \regfile|Mux60~21_combout\,
	datac => \ir|q\(18),
	datad => \ir|q\(16),
	combout => \regfile|Mux60~22_combout\);

-- Location: FF_X49_Y33_N9
\regfile|rd_data1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|Mux60~22_combout\,
	ena => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rd_data1\(3));

-- Location: LCCOMB_X49_Y33_N30
\reg_b|q[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_b|q[3]~feeder_combout\ = \regfile|rd_data1\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile|rd_data1\(3),
	combout => \reg_b|q[3]~feeder_combout\);

-- Location: FF_X49_Y33_N31
\reg_b|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_b|q[3]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_b|q\(3));

-- Location: LCCOMB_X45_Y34_N12
\mem_module|temp_data_out[18]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mem_module|temp_data_out\(18) = (GLOBAL(\MemRead~inputclkctrl_outclk\) & (\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(18))) # (!GLOBAL(\MemRead~inputclkctrl_outclk\) & ((\mem_module|temp_data_out\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(18),
	datac => \MemRead~inputclkctrl_outclk\,
	datad => \mem_module|temp_data_out\(18),
	combout => \mem_module|temp_data_out\(18));

-- Location: FF_X43_Y30_N3
\ir|q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem_module|temp_data_out\(18),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \IRWrite~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|q\(18));

-- Location: LCCOMB_X45_Y34_N26
\mem_module|temp_data_out[2]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mem_module|temp_data_out\(2) = (GLOBAL(\MemRead~inputclkctrl_outclk\) & (\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(2))) # (!GLOBAL(\MemRead~inputclkctrl_outclk\) & ((\mem_module|temp_data_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(2),
	datac => \mem_module|temp_data_out\(2),
	datad => \MemRead~inputclkctrl_outclk\,
	combout => \mem_module|temp_data_out\(2));

-- Location: FF_X45_Y34_N27
\mem_data_reg|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem_module|temp_data_out\(2),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_data_reg|q\(2));

-- Location: LCCOMB_X45_Y34_N0
\regfile_writedata_mux|y[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile_writedata_mux|y[2]~2_combout\ = (\MemToReg~input_o\ & \mem_data_reg|q\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemToReg~input_o\,
	datad => \mem_data_reg|q\(2),
	combout => \regfile_writedata_mux|y[2]~2_combout\);

-- Location: FF_X44_Y31_N11
\regfile|regs[19][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[2]~2_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[19][2]~q\);

-- Location: LCCOMB_X44_Y31_N8
\regfile|regs[23][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[23][2]~feeder_combout\ = \regfile_writedata_mux|y[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[2]~2_combout\,
	combout => \regfile|regs[23][2]~feeder_combout\);

-- Location: FF_X44_Y31_N9
\regfile|regs[23][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[23][2]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[23][2]~q\);

-- Location: LCCOMB_X44_Y31_N10
\regfile|Mux61~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux61~9_combout\ = (\ir|q\(19) & (\ir|q\(18))) # (!\ir|q\(19) & ((\ir|q\(18) & ((\regfile|regs[23][2]~q\))) # (!\ir|q\(18) & (\regfile|regs[19][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(19),
	datab => \ir|q\(18),
	datac => \regfile|regs[19][2]~q\,
	datad => \regfile|regs[23][2]~q\,
	combout => \regfile|Mux61~9_combout\);

-- Location: FF_X40_Y33_N19
\regfile|regs[31][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[2]~2_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[31][2]~q\);

-- Location: LCCOMB_X45_Y32_N26
\regfile|regs[27][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[27][2]~feeder_combout\ = \regfile_writedata_mux|y[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[2]~2_combout\,
	combout => \regfile|regs[27][2]~feeder_combout\);

-- Location: FF_X45_Y32_N27
\regfile|regs[27][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[27][2]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[27][2]~q\);

-- Location: LCCOMB_X40_Y33_N18
\regfile|Mux61~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux61~10_combout\ = (\regfile|Mux61~9_combout\ & (((\regfile|regs[31][2]~q\)) # (!\ir|q\(19)))) # (!\regfile|Mux61~9_combout\ & (\ir|q\(19) & ((\regfile|regs[27][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux61~9_combout\,
	datab => \ir|q\(19),
	datac => \regfile|regs[31][2]~q\,
	datad => \regfile|regs[27][2]~q\,
	combout => \regfile|Mux61~10_combout\);

-- Location: LCCOMB_X41_Y31_N20
\regfile|regs[20][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[20][2]~feeder_combout\ = \regfile_writedata_mux|y[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[2]~2_combout\,
	combout => \regfile|regs[20][2]~feeder_combout\);

-- Location: FF_X41_Y31_N21
\regfile|regs[20][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[20][2]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[20][2]~q\);

-- Location: FF_X41_Y31_N31
\regfile|regs[28][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[2]~2_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[28][2]~q\);

-- Location: LCCOMB_X42_Y31_N16
\regfile|regs[24][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[24][2]~feeder_combout\ = \regfile_writedata_mux|y[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[2]~2_combout\,
	combout => \regfile|regs[24][2]~feeder_combout\);

-- Location: FF_X42_Y31_N17
\regfile|regs[24][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[24][2]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[24][2]~q\);

-- Location: FF_X42_Y31_N3
\regfile|regs[16][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[2]~2_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[16][2]~q\);

-- Location: LCCOMB_X42_Y31_N2
\regfile|Mux61~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux61~6_combout\ = (\ir|q\(19) & ((\regfile|regs[24][2]~q\) # ((\ir|q\(18))))) # (!\ir|q\(19) & (((\regfile|regs[16][2]~q\ & !\ir|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[24][2]~q\,
	datab => \ir|q\(19),
	datac => \regfile|regs[16][2]~q\,
	datad => \ir|q\(18),
	combout => \regfile|Mux61~6_combout\);

-- Location: LCCOMB_X41_Y31_N30
\regfile|Mux61~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux61~7_combout\ = (\ir|q\(18) & ((\regfile|Mux61~6_combout\ & ((\regfile|regs[28][2]~q\))) # (!\regfile|Mux61~6_combout\ & (\regfile|regs[20][2]~q\)))) # (!\ir|q\(18) & (((\regfile|Mux61~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \regfile|regs[20][2]~q\,
	datac => \regfile|regs[28][2]~q\,
	datad => \regfile|Mux61~6_combout\,
	combout => \regfile|Mux61~7_combout\);

-- Location: FF_X44_Y32_N11
\regfile|regs[17][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[2]~2_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[17][2]~q\);

-- Location: LCCOMB_X45_Y32_N0
\regfile|regs[25][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[25][2]~feeder_combout\ = \regfile_writedata_mux|y[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[2]~2_combout\,
	combout => \regfile|regs[25][2]~feeder_combout\);

-- Location: FF_X45_Y32_N1
\regfile|regs[25][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[25][2]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[25][2]~q\);

-- Location: LCCOMB_X44_Y32_N10
\regfile|Mux61~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux61~4_combout\ = (\ir|q\(18) & (\ir|q\(19))) # (!\ir|q\(18) & ((\ir|q\(19) & ((\regfile|regs[25][2]~q\))) # (!\ir|q\(19) & (\regfile|regs[17][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \ir|q\(19),
	datac => \regfile|regs[17][2]~q\,
	datad => \regfile|regs[25][2]~q\,
	combout => \regfile|Mux61~4_combout\);

-- Location: FF_X43_Y32_N15
\regfile|regs[29][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[2]~2_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[29][2]~q\);

-- Location: LCCOMB_X43_Y32_N12
\regfile|regs[21][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[21][2]~feeder_combout\ = \regfile_writedata_mux|y[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[2]~2_combout\,
	combout => \regfile|regs[21][2]~feeder_combout\);

-- Location: FF_X43_Y32_N13
\regfile|regs[21][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[21][2]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[21][2]~q\);

-- Location: LCCOMB_X43_Y32_N14
\regfile|Mux61~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux61~5_combout\ = (\ir|q\(18) & ((\regfile|Mux61~4_combout\ & (\regfile|regs[29][2]~q\)) # (!\regfile|Mux61~4_combout\ & ((\regfile|regs[21][2]~q\))))) # (!\ir|q\(18) & (\regfile|Mux61~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \regfile|Mux61~4_combout\,
	datac => \regfile|regs[29][2]~q\,
	datad => \regfile|regs[21][2]~q\,
	combout => \regfile|Mux61~5_combout\);

-- Location: LCCOMB_X44_Y33_N16
\regfile|Mux61~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux61~8_combout\ = (\ir|q\(17) & (((\ir|q\(16))))) # (!\ir|q\(17) & ((\ir|q\(16) & ((\regfile|Mux61~5_combout\))) # (!\ir|q\(16) & (\regfile|Mux61~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \regfile|Mux61~7_combout\,
	datac => \ir|q\(16),
	datad => \regfile|Mux61~5_combout\,
	combout => \regfile|Mux61~8_combout\);

-- Location: LCCOMB_X46_Y32_N20
\regfile|regs[22][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[22][2]~feeder_combout\ = \regfile_writedata_mux|y[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[2]~2_combout\,
	combout => \regfile|regs[22][2]~feeder_combout\);

-- Location: FF_X46_Y32_N21
\regfile|regs[22][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[22][2]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[22][2]~q\);

-- Location: FF_X44_Y32_N25
\regfile|regs[18][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[2]~2_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[18][2]~q\);

-- Location: LCCOMB_X44_Y32_N24
\regfile|Mux61~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux61~2_combout\ = (\ir|q\(19) & (((\ir|q\(18))))) # (!\ir|q\(19) & ((\ir|q\(18) & (\regfile|regs[22][2]~q\)) # (!\ir|q\(18) & ((\regfile|regs[18][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[22][2]~q\,
	datab => \ir|q\(19),
	datac => \regfile|regs[18][2]~q\,
	datad => \ir|q\(18),
	combout => \regfile|Mux61~2_combout\);

-- Location: FF_X44_Y33_N7
\regfile|regs[30][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[2]~2_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[30][2]~q\);

-- Location: LCCOMB_X44_Y33_N12
\regfile|regs[26][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[26][2]~feeder_combout\ = \regfile_writedata_mux|y[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[2]~2_combout\,
	combout => \regfile|regs[26][2]~feeder_combout\);

-- Location: FF_X44_Y33_N13
\regfile|regs[26][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[26][2]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[26][2]~q\);

-- Location: LCCOMB_X44_Y33_N6
\regfile|Mux61~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux61~3_combout\ = (\regfile|Mux61~2_combout\ & (((\regfile|regs[30][2]~q\)) # (!\ir|q\(19)))) # (!\regfile|Mux61~2_combout\ & (\ir|q\(19) & ((\regfile|regs[26][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux61~2_combout\,
	datab => \ir|q\(19),
	datac => \regfile|regs[30][2]~q\,
	datad => \regfile|regs[26][2]~q\,
	combout => \regfile|Mux61~3_combout\);

-- Location: LCCOMB_X44_Y33_N26
\regfile|Mux61~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux61~11_combout\ = (\regfile|Mux61~8_combout\ & ((\regfile|Mux61~10_combout\) # ((!\ir|q\(17))))) # (!\regfile|Mux61~8_combout\ & (((\ir|q\(17) & \regfile|Mux61~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux61~10_combout\,
	datab => \regfile|Mux61~8_combout\,
	datac => \ir|q\(17),
	datad => \regfile|Mux61~3_combout\,
	combout => \regfile|Mux61~11_combout\);

-- Location: LCCOMB_X38_Y34_N16
\regfile|regs[6][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[6][2]~feeder_combout\ = \regfile_writedata_mux|y[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[2]~2_combout\,
	combout => \regfile|regs[6][2]~feeder_combout\);

-- Location: FF_X38_Y34_N17
\regfile|regs[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[6][2]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[6][2]~q\);

-- Location: FF_X38_Y34_N27
\regfile|regs[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[2]~2_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[4][2]~q\);

-- Location: LCCOMB_X44_Y34_N12
\regfile|regs[5][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[5][2]~feeder_combout\ = \regfile_writedata_mux|y[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[2]~2_combout\,
	combout => \regfile|regs[5][2]~feeder_combout\);

-- Location: FF_X44_Y34_N13
\regfile|regs[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[5][2]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[5][2]~q\);

-- Location: LCCOMB_X38_Y34_N26
\regfile|Mux61~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux61~14_combout\ = (\ir|q\(16) & ((\ir|q\(17)) # ((\regfile|regs[5][2]~q\)))) # (!\ir|q\(16) & (!\ir|q\(17) & (\regfile|regs[4][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(16),
	datab => \ir|q\(17),
	datac => \regfile|regs[4][2]~q\,
	datad => \regfile|regs[5][2]~q\,
	combout => \regfile|Mux61~14_combout\);

-- Location: FF_X38_Y31_N9
\regfile|regs[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[2]~2_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[7][2]~q\);

-- Location: LCCOMB_X38_Y31_N8
\regfile|Mux61~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux61~15_combout\ = (\regfile|Mux61~14_combout\ & (((\regfile|regs[7][2]~q\) # (!\ir|q\(17))))) # (!\regfile|Mux61~14_combout\ & (\regfile|regs[6][2]~q\ & ((\ir|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[6][2]~q\,
	datab => \regfile|Mux61~14_combout\,
	datac => \regfile|regs[7][2]~q\,
	datad => \ir|q\(17),
	combout => \regfile|Mux61~15_combout\);

-- Location: LCCOMB_X37_Y34_N24
\regfile|regs[2][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[2][2]~feeder_combout\ = \regfile_writedata_mux|y[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[2]~2_combout\,
	combout => \regfile|regs[2][2]~feeder_combout\);

-- Location: FF_X37_Y34_N25
\regfile|regs[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[2][2]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[2][2]~q\);

-- Location: FF_X37_Y33_N5
\regfile|regs[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[2]~2_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[1][2]~q\);

-- Location: LCCOMB_X37_Y33_N4
\regfile|Mux61~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux61~16_combout\ = (\regfile|rd_data1[3]~5_combout\ & ((\regfile|regs[2][2]~q\) # ((\regfile|rd_data1[3]~4_combout\)))) # (!\regfile|rd_data1[3]~5_combout\ & (((\regfile|regs[1][2]~q\ & !\regfile|rd_data1[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[2][2]~q\,
	datab => \regfile|rd_data1[3]~5_combout\,
	datac => \regfile|regs[1][2]~q\,
	datad => \regfile|rd_data1[3]~4_combout\,
	combout => \regfile|Mux61~16_combout\);

-- Location: FF_X37_Y33_N15
\regfile|regs[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[2]~2_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[3][2]~q\);

-- Location: LCCOMB_X37_Y33_N14
\regfile|Mux61~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux61~17_combout\ = (\regfile|Mux61~16_combout\ & (((\regfile|regs[3][2]~q\) # (!\regfile|rd_data1[3]~4_combout\)))) # (!\regfile|Mux61~16_combout\ & (\regfile|Mux61~15_combout\ & ((\regfile|rd_data1[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux61~15_combout\,
	datab => \regfile|Mux61~16_combout\,
	datac => \regfile|regs[3][2]~q\,
	datad => \regfile|rd_data1[3]~4_combout\,
	combout => \regfile|Mux61~17_combout\);

-- Location: LCCOMB_X45_Y29_N24
\regfile|regs[9][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[9][2]~feeder_combout\ = \regfile_writedata_mux|y[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[2]~2_combout\,
	combout => \regfile|regs[9][2]~feeder_combout\);

-- Location: FF_X45_Y29_N25
\regfile|regs[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[9][2]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[9][2]~q\);

-- Location: FF_X45_Y29_N27
\regfile|regs[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[2]~2_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[11][2]~q\);

-- Location: FF_X46_Y30_N9
\regfile|regs[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[2]~2_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[8][2]~q\);

-- Location: LCCOMB_X46_Y32_N6
\regfile|regs[10][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[10][2]~feeder_combout\ = \regfile_writedata_mux|y[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[2]~2_combout\,
	combout => \regfile|regs[10][2]~feeder_combout\);

-- Location: FF_X46_Y32_N7
\regfile|regs[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[10][2]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[10][2]~q\);

-- Location: LCCOMB_X46_Y30_N8
\regfile|Mux61~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux61~12_combout\ = (\ir|q\(17) & ((\ir|q\(16)) # ((\regfile|regs[10][2]~q\)))) # (!\ir|q\(17) & (!\ir|q\(16) & (\regfile|regs[8][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \ir|q\(16),
	datac => \regfile|regs[8][2]~q\,
	datad => \regfile|regs[10][2]~q\,
	combout => \regfile|Mux61~12_combout\);

-- Location: LCCOMB_X45_Y29_N26
\regfile|Mux61~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux61~13_combout\ = (\ir|q\(16) & ((\regfile|Mux61~12_combout\ & ((\regfile|regs[11][2]~q\))) # (!\regfile|Mux61~12_combout\ & (\regfile|regs[9][2]~q\)))) # (!\ir|q\(16) & (((\regfile|Mux61~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(16),
	datab => \regfile|regs[9][2]~q\,
	datac => \regfile|regs[11][2]~q\,
	datad => \regfile|Mux61~12_combout\,
	combout => \regfile|Mux61~13_combout\);

-- Location: LCCOMB_X44_Y30_N20
\regfile|Mux61~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux61~18_combout\ = (\regfile|rd_data1[3]~3_combout\ & (((\regfile|Mux61~13_combout\) # (\regfile|rd_data1[3]~2_combout\)))) # (!\regfile|rd_data1[3]~3_combout\ & (\regfile|Mux61~17_combout\ & ((!\regfile|rd_data1[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux61~17_combout\,
	datab => \regfile|rd_data1[3]~3_combout\,
	datac => \regfile|Mux61~13_combout\,
	datad => \regfile|rd_data1[3]~2_combout\,
	combout => \regfile|Mux61~18_combout\);

-- Location: FF_X45_Y34_N1
\regfile|regs[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile_writedata_mux|y[2]~2_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[15][2]~q\);

-- Location: FF_X44_Y34_N31
\regfile|regs[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[2]~2_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[14][2]~q\);

-- Location: LCCOMB_X43_Y34_N8
\regfile|regs[13][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[13][2]~feeder_combout\ = \regfile_writedata_mux|y[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[2]~2_combout\,
	combout => \regfile|regs[13][2]~feeder_combout\);

-- Location: FF_X43_Y34_N9
\regfile|regs[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[13][2]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[13][2]~q\);

-- Location: FF_X43_Y34_N11
\regfile|regs[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[2]~2_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[12][2]~q\);

-- Location: LCCOMB_X43_Y34_N10
\regfile|Mux61~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux61~19_combout\ = (\ir|q\(17) & (((\ir|q\(16))))) # (!\ir|q\(17) & ((\ir|q\(16) & (\regfile|regs[13][2]~q\)) # (!\ir|q\(16) & ((\regfile|regs[12][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \regfile|regs[13][2]~q\,
	datac => \regfile|regs[12][2]~q\,
	datad => \ir|q\(16),
	combout => \regfile|Mux61~19_combout\);

-- Location: LCCOMB_X44_Y34_N30
\regfile|Mux61~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux61~20_combout\ = (\ir|q\(17) & ((\regfile|Mux61~19_combout\ & (\regfile|regs[15][2]~q\)) # (!\regfile|Mux61~19_combout\ & ((\regfile|regs[14][2]~q\))))) # (!\ir|q\(17) & (((\regfile|Mux61~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \regfile|regs[15][2]~q\,
	datac => \regfile|regs[14][2]~q\,
	datad => \regfile|Mux61~19_combout\,
	combout => \regfile|Mux61~20_combout\);

-- Location: LCCOMB_X44_Y33_N4
\regfile|Mux61~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux61~21_combout\ = (\regfile|Mux61~18_combout\ & (((\regfile|Mux61~20_combout\) # (!\regfile|rd_data1[3]~2_combout\)))) # (!\regfile|Mux61~18_combout\ & (\regfile|Mux61~11_combout\ & ((\regfile|rd_data1[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux61~11_combout\,
	datab => \regfile|Mux61~18_combout\,
	datac => \regfile|Mux61~20_combout\,
	datad => \regfile|rd_data1[3]~2_combout\,
	combout => \regfile|Mux61~21_combout\);

-- Location: LCCOMB_X49_Y33_N4
\regfile|Mux61~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux61~22_combout\ = (\regfile|Mux61~21_combout\ & ((\ir|q\(16)) # ((\ir|q\(18)) # (\regfile|rd_data1[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(16),
	datab => \ir|q\(18),
	datac => \regfile|rd_data1[3]~6_combout\,
	datad => \regfile|Mux61~21_combout\,
	combout => \regfile|Mux61~22_combout\);

-- Location: FF_X49_Y33_N5
\regfile|rd_data1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|Mux61~22_combout\,
	ena => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rd_data1\(2));

-- Location: LCCOMB_X49_Y33_N2
\reg_b|q[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_b|q[2]~feeder_combout\ = \regfile|rd_data1\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile|rd_data1\(2),
	combout => \reg_b|q[2]~feeder_combout\);

-- Location: FF_X49_Y33_N3
\reg_b|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_b|q[2]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_b|q\(2));

-- Location: LCCOMB_X45_Y34_N10
\mem_module|temp_data_out[19]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mem_module|temp_data_out\(19) = (GLOBAL(\MemRead~inputclkctrl_outclk\) & (\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(19))) # (!GLOBAL(\MemRead~inputclkctrl_outclk\) & ((\mem_module|temp_data_out\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(19),
	datac => \MemRead~inputclkctrl_outclk\,
	datad => \mem_module|temp_data_out\(19),
	combout => \mem_module|temp_data_out\(19));

-- Location: FF_X43_Y30_N25
\ir|q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem_module|temp_data_out\(19),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \IRWrite~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|q\(19));

-- Location: LCCOMB_X43_Y31_N30
\regfile|rd_data1[3]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|rd_data1[3]~6_combout\ = (\ir|q\(19)) # ((\ir|q\(20)) # ((!\ir|q\(18) & \ir|q\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(19),
	datab => \ir|q\(20),
	datac => \ir|q\(18),
	datad => \ir|q\(17),
	combout => \regfile|rd_data1[3]~6_combout\);

-- Location: LCCOMB_X45_Y34_N14
\mem_module|temp_data_out[1]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mem_module|temp_data_out\(1) = (GLOBAL(\MemRead~inputclkctrl_outclk\) & ((\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(1)))) # (!GLOBAL(\MemRead~inputclkctrl_outclk\) & (\mem_module|temp_data_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemRead~inputclkctrl_outclk\,
	datac => \mem_module|temp_data_out\(1),
	datad => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(1),
	combout => \mem_module|temp_data_out\(1));

-- Location: FF_X45_Y34_N15
\mem_data_reg|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem_module|temp_data_out\(1),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_data_reg|q\(1));

-- Location: LCCOMB_X45_Y34_N28
\regfile_writedata_mux|y[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile_writedata_mux|y[1]~1_combout\ = (\MemToReg~input_o\ & \mem_data_reg|q\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemToReg~input_o\,
	datad => \mem_data_reg|q\(1),
	combout => \regfile_writedata_mux|y[1]~1_combout\);

-- Location: FF_X46_Y30_N31
\regfile|regs[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[1]~1_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[8][1]~q\);

-- Location: LCCOMB_X46_Y30_N28
\regfile|regs[9][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[9][1]~feeder_combout\ = \regfile_writedata_mux|y[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[1]~1_combout\,
	combout => \regfile|regs[9][1]~feeder_combout\);

-- Location: FF_X46_Y30_N29
\regfile|regs[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[9][1]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[9][1]~q\);

-- Location: LCCOMB_X46_Y30_N30
\regfile|Mux62~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux62~2_combout\ = (\ir|q\(17) & (\ir|q\(16))) # (!\ir|q\(17) & ((\ir|q\(16) & ((\regfile|regs[9][1]~q\))) # (!\ir|q\(16) & (\regfile|regs[8][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \ir|q\(16),
	datac => \regfile|regs[8][1]~q\,
	datad => \regfile|regs[9][1]~q\,
	combout => \regfile|Mux62~2_combout\);

-- Location: FF_X43_Y29_N9
\regfile|regs[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[1]~1_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[11][1]~q\);

-- Location: LCCOMB_X46_Y32_N24
\regfile|regs[10][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[10][1]~feeder_combout\ = \regfile_writedata_mux|y[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[1]~1_combout\,
	combout => \regfile|regs[10][1]~feeder_combout\);

-- Location: FF_X46_Y32_N25
\regfile|regs[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[10][1]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[10][1]~q\);

-- Location: LCCOMB_X43_Y29_N8
\regfile|Mux62~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux62~3_combout\ = (\regfile|Mux62~2_combout\ & (((\regfile|regs[11][1]~q\)) # (!\ir|q\(17)))) # (!\regfile|Mux62~2_combout\ & (\ir|q\(17) & ((\regfile|regs[10][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux62~2_combout\,
	datab => \ir|q\(17),
	datac => \regfile|regs[11][1]~q\,
	datad => \regfile|regs[10][1]~q\,
	combout => \regfile|Mux62~3_combout\);

-- Location: FF_X43_Y34_N7
\regfile|regs[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[1]~1_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[12][1]~q\);

-- Location: LCCOMB_X44_Y34_N2
\regfile|regs[14][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[14][1]~feeder_combout\ = \regfile_writedata_mux|y[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[1]~1_combout\,
	combout => \regfile|regs[14][1]~feeder_combout\);

-- Location: FF_X44_Y34_N3
\regfile|regs[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[14][1]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[14][1]~q\);

-- Location: LCCOMB_X43_Y34_N6
\regfile|Mux62~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux62~19_combout\ = (\ir|q\(17) & ((\ir|q\(16)) # ((\regfile|regs[14][1]~q\)))) # (!\ir|q\(17) & (!\ir|q\(16) & (\regfile|regs[12][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \ir|q\(16),
	datac => \regfile|regs[12][1]~q\,
	datad => \regfile|regs[14][1]~q\,
	combout => \regfile|Mux62~19_combout\);

-- Location: FF_X43_Y34_N21
\regfile|regs[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[1]~1_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[13][1]~q\);

-- Location: FF_X45_Y34_N29
\regfile|regs[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile_writedata_mux|y[1]~1_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[15][1]~q\);

-- Location: LCCOMB_X43_Y34_N20
\regfile|Mux62~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux62~20_combout\ = (\regfile|Mux62~19_combout\ & (((\regfile|regs[15][1]~q\)) # (!\ir|q\(16)))) # (!\regfile|Mux62~19_combout\ & (\ir|q\(16) & (\regfile|regs[13][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux62~19_combout\,
	datab => \ir|q\(16),
	datac => \regfile|regs[13][1]~q\,
	datad => \regfile|regs[15][1]~q\,
	combout => \regfile|Mux62~20_combout\);

-- Location: LCCOMB_X44_Y30_N10
\regfile|regs[21][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[21][1]~feeder_combout\ = \regfile_writedata_mux|y[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[1]~1_combout\,
	combout => \regfile|regs[21][1]~feeder_combout\);

-- Location: FF_X44_Y30_N11
\regfile|regs[21][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[21][1]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[21][1]~q\);

-- Location: FF_X44_Y30_N13
\regfile|regs[29][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[1]~1_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[29][1]~q\);

-- Location: FF_X44_Y32_N21
\regfile|regs[17][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[1]~1_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[17][1]~q\);

-- Location: LCCOMB_X45_Y32_N4
\regfile|regs[25][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[25][1]~feeder_combout\ = \regfile_writedata_mux|y[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[1]~1_combout\,
	combout => \regfile|regs[25][1]~feeder_combout\);

-- Location: FF_X45_Y32_N5
\regfile|regs[25][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[25][1]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[25][1]~q\);

-- Location: LCCOMB_X44_Y32_N20
\regfile|Mux62~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux62~4_combout\ = (\ir|q\(18) & (\ir|q\(19))) # (!\ir|q\(18) & ((\ir|q\(19) & ((\regfile|regs[25][1]~q\))) # (!\ir|q\(19) & (\regfile|regs[17][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \ir|q\(19),
	datac => \regfile|regs[17][1]~q\,
	datad => \regfile|regs[25][1]~q\,
	combout => \regfile|Mux62~4_combout\);

-- Location: LCCOMB_X44_Y30_N12
\regfile|Mux62~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux62~5_combout\ = (\ir|q\(18) & ((\regfile|Mux62~4_combout\ & ((\regfile|regs[29][1]~q\))) # (!\regfile|Mux62~4_combout\ & (\regfile|regs[21][1]~q\)))) # (!\ir|q\(18) & (((\regfile|Mux62~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[21][1]~q\,
	datab => \ir|q\(18),
	datac => \regfile|regs[29][1]~q\,
	datad => \regfile|Mux62~4_combout\,
	combout => \regfile|Mux62~5_combout\);

-- Location: LCCOMB_X42_Y31_N4
\regfile|regs[24][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[24][1]~feeder_combout\ = \regfile_writedata_mux|y[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[1]~1_combout\,
	combout => \regfile|regs[24][1]~feeder_combout\);

-- Location: FF_X42_Y31_N5
\regfile|regs[24][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[24][1]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[24][1]~q\);

-- Location: FF_X42_Y31_N31
\regfile|regs[16][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[1]~1_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[16][1]~q\);

-- Location: LCCOMB_X42_Y31_N30
\regfile|Mux62~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux62~8_combout\ = (\ir|q\(19) & ((\regfile|regs[24][1]~q\) # ((\ir|q\(18))))) # (!\ir|q\(19) & (((\regfile|regs[16][1]~q\ & !\ir|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(19),
	datab => \regfile|regs[24][1]~q\,
	datac => \regfile|regs[16][1]~q\,
	datad => \ir|q\(18),
	combout => \regfile|Mux62~8_combout\);

-- Location: LCCOMB_X41_Y31_N16
\regfile|regs[20][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[20][1]~feeder_combout\ = \regfile_writedata_mux|y[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[1]~1_combout\,
	combout => \regfile|regs[20][1]~feeder_combout\);

-- Location: FF_X41_Y31_N17
\regfile|regs[20][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[20][1]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[20][1]~q\);

-- Location: FF_X41_Y31_N27
\regfile|regs[28][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[1]~1_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[28][1]~q\);

-- Location: LCCOMB_X41_Y31_N26
\regfile|Mux62~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux62~9_combout\ = (\regfile|Mux62~8_combout\ & (((\regfile|regs[28][1]~q\) # (!\ir|q\(18))))) # (!\regfile|Mux62~8_combout\ & (\regfile|regs[20][1]~q\ & ((\ir|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux62~8_combout\,
	datab => \regfile|regs[20][1]~q\,
	datac => \regfile|regs[28][1]~q\,
	datad => \ir|q\(18),
	combout => \regfile|Mux62~9_combout\);

-- Location: FF_X44_Y32_N31
\regfile|regs[18][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[1]~1_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[18][1]~q\);

-- Location: LCCOMB_X46_Y32_N26
\regfile|regs[22][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[22][1]~feeder_combout\ = \regfile_writedata_mux|y[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[1]~1_combout\,
	combout => \regfile|regs[22][1]~feeder_combout\);

-- Location: FF_X46_Y32_N27
\regfile|regs[22][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[22][1]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[22][1]~q\);

-- Location: LCCOMB_X44_Y32_N30
\regfile|Mux62~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux62~6_combout\ = (\ir|q\(18) & ((\ir|q\(19)) # ((\regfile|regs[22][1]~q\)))) # (!\ir|q\(18) & (!\ir|q\(19) & (\regfile|regs[18][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \ir|q\(19),
	datac => \regfile|regs[18][1]~q\,
	datad => \regfile|regs[22][1]~q\,
	combout => \regfile|Mux62~6_combout\);

-- Location: FF_X44_Y33_N19
\regfile|regs[30][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[1]~1_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[30][1]~q\);

-- Location: LCCOMB_X44_Y33_N24
\regfile|regs[26][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[26][1]~feeder_combout\ = \regfile_writedata_mux|y[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[1]~1_combout\,
	combout => \regfile|regs[26][1]~feeder_combout\);

-- Location: FF_X44_Y33_N25
\regfile|regs[26][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[26][1]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[26][1]~q\);

-- Location: LCCOMB_X44_Y33_N18
\regfile|Mux62~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux62~7_combout\ = (\ir|q\(19) & ((\regfile|Mux62~6_combout\ & (\regfile|regs[30][1]~q\)) # (!\regfile|Mux62~6_combout\ & ((\regfile|regs[26][1]~q\))))) # (!\ir|q\(19) & (\regfile|Mux62~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(19),
	datab => \regfile|Mux62~6_combout\,
	datac => \regfile|regs[30][1]~q\,
	datad => \regfile|regs[26][1]~q\,
	combout => \regfile|Mux62~7_combout\);

-- Location: LCCOMB_X43_Y35_N10
\regfile|Mux62~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux62~10_combout\ = (\ir|q\(17) & (((\ir|q\(16)) # (\regfile|Mux62~7_combout\)))) # (!\ir|q\(17) & (\regfile|Mux62~9_combout\ & (!\ir|q\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux62~9_combout\,
	datab => \ir|q\(17),
	datac => \ir|q\(16),
	datad => \regfile|Mux62~7_combout\,
	combout => \regfile|Mux62~10_combout\);

-- Location: LCCOMB_X45_Y32_N30
\regfile|regs[27][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[27][1]~feeder_combout\ = \regfile_writedata_mux|y[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[1]~1_combout\,
	combout => \regfile|regs[27][1]~feeder_combout\);

-- Location: FF_X45_Y32_N31
\regfile|regs[27][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[27][1]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[27][1]~q\);

-- Location: FF_X45_Y31_N27
\regfile|regs[31][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[1]~1_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[31][1]~q\);

-- Location: FF_X44_Y31_N15
\regfile|regs[19][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[1]~1_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[19][1]~q\);

-- Location: LCCOMB_X44_Y31_N12
\regfile|regs[23][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[23][1]~feeder_combout\ = \regfile_writedata_mux|y[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[1]~1_combout\,
	combout => \regfile|regs[23][1]~feeder_combout\);

-- Location: FF_X44_Y31_N13
\regfile|regs[23][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[23][1]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[23][1]~q\);

-- Location: LCCOMB_X44_Y31_N14
\regfile|Mux62~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux62~11_combout\ = (\ir|q\(19) & (\ir|q\(18))) # (!\ir|q\(19) & ((\ir|q\(18) & ((\regfile|regs[23][1]~q\))) # (!\ir|q\(18) & (\regfile|regs[19][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(19),
	datab => \ir|q\(18),
	datac => \regfile|regs[19][1]~q\,
	datad => \regfile|regs[23][1]~q\,
	combout => \regfile|Mux62~11_combout\);

-- Location: LCCOMB_X45_Y31_N26
\regfile|Mux62~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux62~12_combout\ = (\ir|q\(19) & ((\regfile|Mux62~11_combout\ & ((\regfile|regs[31][1]~q\))) # (!\regfile|Mux62~11_combout\ & (\regfile|regs[27][1]~q\)))) # (!\ir|q\(19) & (((\regfile|Mux62~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[27][1]~q\,
	datab => \ir|q\(19),
	datac => \regfile|regs[31][1]~q\,
	datad => \regfile|Mux62~11_combout\,
	combout => \regfile|Mux62~12_combout\);

-- Location: LCCOMB_X44_Y30_N30
\regfile|Mux62~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux62~13_combout\ = (\regfile|Mux62~10_combout\ & (((\regfile|Mux62~12_combout\) # (!\ir|q\(16))))) # (!\regfile|Mux62~10_combout\ & (\regfile|Mux62~5_combout\ & (\ir|q\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux62~5_combout\,
	datab => \regfile|Mux62~10_combout\,
	datac => \ir|q\(16),
	datad => \regfile|Mux62~12_combout\,
	combout => \regfile|Mux62~13_combout\);

-- Location: LCCOMB_X40_Y33_N8
\regfile|regs[2][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[2][1]~feeder_combout\ = \regfile_writedata_mux|y[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[1]~1_combout\,
	combout => \regfile|regs[2][1]~feeder_combout\);

-- Location: FF_X40_Y33_N9
\regfile|regs[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[2][1]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[2][1]~q\);

-- Location: LCCOMB_X44_Y34_N8
\regfile|regs[5][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[5][1]~feeder_combout\ = \regfile_writedata_mux|y[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[1]~1_combout\,
	combout => \regfile|regs[5][1]~feeder_combout\);

-- Location: FF_X44_Y34_N9
\regfile|regs[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[5][1]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[5][1]~q\);

-- Location: FF_X36_Y32_N25
\regfile|regs[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[1]~1_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[7][1]~q\);

-- Location: FF_X38_Y34_N7
\regfile|regs[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[1]~1_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[4][1]~q\);

-- Location: LCCOMB_X38_Y34_N28
\regfile|regs[6][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[6][1]~feeder_combout\ = \regfile_writedata_mux|y[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[1]~1_combout\,
	combout => \regfile|regs[6][1]~feeder_combout\);

-- Location: FF_X38_Y34_N29
\regfile|regs[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[6][1]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[6][1]~q\);

-- Location: LCCOMB_X38_Y34_N6
\regfile|Mux62~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux62~14_combout\ = (\ir|q\(16) & (\ir|q\(17))) # (!\ir|q\(16) & ((\ir|q\(17) & ((\regfile|regs[6][1]~q\))) # (!\ir|q\(17) & (\regfile|regs[4][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(16),
	datab => \ir|q\(17),
	datac => \regfile|regs[4][1]~q\,
	datad => \regfile|regs[6][1]~q\,
	combout => \regfile|Mux62~14_combout\);

-- Location: LCCOMB_X36_Y32_N24
\regfile|Mux62~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux62~15_combout\ = (\ir|q\(16) & ((\regfile|Mux62~14_combout\ & ((\regfile|regs[7][1]~q\))) # (!\regfile|Mux62~14_combout\ & (\regfile|regs[5][1]~q\)))) # (!\ir|q\(16) & (((\regfile|Mux62~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[5][1]~q\,
	datab => \ir|q\(16),
	datac => \regfile|regs[7][1]~q\,
	datad => \regfile|Mux62~14_combout\,
	combout => \regfile|Mux62~15_combout\);

-- Location: FF_X37_Y33_N1
\regfile|regs[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[1]~1_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[1][1]~q\);

-- Location: LCCOMB_X37_Y33_N0
\regfile|Mux62~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux62~16_combout\ = (\regfile|rd_data1[3]~5_combout\ & (((\regfile|rd_data1[3]~4_combout\)))) # (!\regfile|rd_data1[3]~5_combout\ & ((\regfile|rd_data1[3]~4_combout\ & (\regfile|Mux62~15_combout\)) # (!\regfile|rd_data1[3]~4_combout\ & 
-- ((\regfile|regs[1][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux62~15_combout\,
	datab => \regfile|rd_data1[3]~5_combout\,
	datac => \regfile|regs[1][1]~q\,
	datad => \regfile|rd_data1[3]~4_combout\,
	combout => \regfile|Mux62~16_combout\);

-- Location: FF_X37_Y33_N19
\regfile|regs[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[1]~1_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[3][1]~q\);

-- Location: LCCOMB_X37_Y33_N18
\regfile|Mux62~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux62~17_combout\ = (\regfile|Mux62~16_combout\ & (((\regfile|regs[3][1]~q\) # (!\regfile|rd_data1[3]~5_combout\)))) # (!\regfile|Mux62~16_combout\ & (\regfile|regs[2][1]~q\ & ((\regfile|rd_data1[3]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[2][1]~q\,
	datab => \regfile|Mux62~16_combout\,
	datac => \regfile|regs[3][1]~q\,
	datad => \regfile|rd_data1[3]~5_combout\,
	combout => \regfile|Mux62~17_combout\);

-- Location: LCCOMB_X44_Y30_N24
\regfile|Mux62~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux62~18_combout\ = (\regfile|rd_data1[3]~3_combout\ & (((\regfile|rd_data1[3]~2_combout\)))) # (!\regfile|rd_data1[3]~3_combout\ & ((\regfile|rd_data1[3]~2_combout\ & (\regfile|Mux62~13_combout\)) # (!\regfile|rd_data1[3]~2_combout\ & 
-- ((\regfile|Mux62~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux62~13_combout\,
	datab => \regfile|Mux62~17_combout\,
	datac => \regfile|rd_data1[3]~3_combout\,
	datad => \regfile|rd_data1[3]~2_combout\,
	combout => \regfile|Mux62~18_combout\);

-- Location: LCCOMB_X44_Y30_N18
\regfile|Mux62~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux62~21_combout\ = (\regfile|rd_data1[3]~3_combout\ & ((\regfile|Mux62~18_combout\ & ((\regfile|Mux62~20_combout\))) # (!\regfile|Mux62~18_combout\ & (\regfile|Mux62~3_combout\)))) # (!\regfile|rd_data1[3]~3_combout\ & 
-- (((\regfile|Mux62~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux62~3_combout\,
	datab => \regfile|rd_data1[3]~3_combout\,
	datac => \regfile|Mux62~20_combout\,
	datad => \regfile|Mux62~18_combout\,
	combout => \regfile|Mux62~21_combout\);

-- Location: LCCOMB_X49_Y33_N24
\regfile|Mux62~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux62~22_combout\ = (\regfile|Mux62~21_combout\ & ((\regfile|rd_data1[3]~6_combout\) # ((\ir|q\(18)) # (\ir|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rd_data1[3]~6_combout\,
	datab => \regfile|Mux62~21_combout\,
	datac => \ir|q\(18),
	datad => \ir|q\(16),
	combout => \regfile|Mux62~22_combout\);

-- Location: FF_X49_Y33_N25
\regfile|rd_data1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|Mux62~22_combout\,
	ena => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rd_data1\(1));

-- Location: LCCOMB_X49_Y33_N28
\reg_b|q[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_b|q[1]~feeder_combout\ = \regfile|rd_data1\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile|rd_data1\(1),
	combout => \reg_b|q[1]~feeder_combout\);

-- Location: FF_X49_Y33_N29
\reg_b|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_b|q[1]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_b|q\(1));

-- Location: LCCOMB_X49_Y35_N0
\mem_module|temp_data_out[16]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mem_module|temp_data_out\(16) = (GLOBAL(\MemRead~inputclkctrl_outclk\) & (\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(16))) # (!GLOBAL(\MemRead~inputclkctrl_outclk\) & ((\mem_module|temp_data_out\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(16),
	datac => \MemRead~inputclkctrl_outclk\,
	datad => \mem_module|temp_data_out\(16),
	combout => \mem_module|temp_data_out\(16));

-- Location: LCCOMB_X43_Y35_N8
\ir|q[16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ir|q[16]~feeder_combout\ = \mem_module|temp_data_out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem_module|temp_data_out\(16),
	combout => \ir|q[16]~feeder_combout\);

-- Location: FF_X43_Y35_N9
\ir|q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ir|q[16]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \IRWrite~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|q\(16));

-- Location: LCCOMB_X45_Y34_N2
\mem_module|temp_data_out[0]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mem_module|temp_data_out\(0) = (GLOBAL(\MemRead~inputclkctrl_outclk\) & (\mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(0))) # (!GLOBAL(\MemRead~inputclkctrl_outclk\) & ((\mem_module|temp_data_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_a\(0),
	datac => \MemRead~inputclkctrl_outclk\,
	datad => \mem_module|temp_data_out\(0),
	combout => \mem_module|temp_data_out\(0));

-- Location: FF_X45_Y34_N3
\mem_data_reg|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem_module|temp_data_out\(0),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_data_reg|q\(0));

-- Location: LCCOMB_X45_Y34_N8
\regfile_writedata_mux|y[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile_writedata_mux|y[0]~0_combout\ = (\mem_data_reg|q\(0) & \MemToReg~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_data_reg|q\(0),
	datac => \MemToReg~input_o\,
	combout => \regfile_writedata_mux|y[0]~0_combout\);

-- Location: FF_X40_Y30_N17
\regfile|regs[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[0]~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[1][0]~q\);

-- Location: LCCOMB_X41_Y30_N26
\regfile|regs[2][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[2][0]~feeder_combout\ = \regfile_writedata_mux|y[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[0]~0_combout\,
	combout => \regfile|regs[2][0]~feeder_combout\);

-- Location: FF_X41_Y30_N27
\regfile|regs[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[2][0]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[2][0]~q\);

-- Location: LCCOMB_X40_Y30_N16
\regfile|Mux63~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux63~16_combout\ = (\regfile|rd_data1[3]~4_combout\ & (\regfile|rd_data1[3]~5_combout\)) # (!\regfile|rd_data1[3]~4_combout\ & ((\regfile|rd_data1[3]~5_combout\ & ((\regfile|regs[2][0]~q\))) # (!\regfile|rd_data1[3]~5_combout\ & 
-- (\regfile|regs[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rd_data1[3]~4_combout\,
	datab => \regfile|rd_data1[3]~5_combout\,
	datac => \regfile|regs[1][0]~q\,
	datad => \regfile|regs[2][0]~q\,
	combout => \regfile|Mux63~16_combout\);

-- Location: FF_X40_Y30_N19
\regfile|regs[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[0]~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[3][0]~q\);

-- Location: LCCOMB_X38_Y34_N0
\regfile|regs[6][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[6][0]~feeder_combout\ = \regfile_writedata_mux|y[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[0]~0_combout\,
	combout => \regfile|regs[6][0]~feeder_combout\);

-- Location: FF_X38_Y34_N1
\regfile|regs[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[6][0]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[6][0]~q\);

-- Location: FF_X40_Y34_N19
\regfile|regs[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[0]~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[7][0]~q\);

-- Location: FF_X38_Y34_N19
\regfile|regs[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[0]~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[4][0]~q\);

-- Location: LCCOMB_X40_Y34_N0
\regfile|regs[5][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[5][0]~feeder_combout\ = \regfile_writedata_mux|y[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[0]~0_combout\,
	combout => \regfile|regs[5][0]~feeder_combout\);

-- Location: FF_X40_Y34_N1
\regfile|regs[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[5][0]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[5][0]~q\);

-- Location: LCCOMB_X38_Y34_N18
\regfile|Mux63~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux63~14_combout\ = (\ir|q\(16) & ((\ir|q\(17)) # ((\regfile|regs[5][0]~q\)))) # (!\ir|q\(16) & (!\ir|q\(17) & (\regfile|regs[4][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(16),
	datab => \ir|q\(17),
	datac => \regfile|regs[4][0]~q\,
	datad => \regfile|regs[5][0]~q\,
	combout => \regfile|Mux63~14_combout\);

-- Location: LCCOMB_X40_Y34_N18
\regfile|Mux63~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux63~15_combout\ = (\ir|q\(17) & ((\regfile|Mux63~14_combout\ & ((\regfile|regs[7][0]~q\))) # (!\regfile|Mux63~14_combout\ & (\regfile|regs[6][0]~q\)))) # (!\ir|q\(17) & (((\regfile|Mux63~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|regs[6][0]~q\,
	datab => \ir|q\(17),
	datac => \regfile|regs[7][0]~q\,
	datad => \regfile|Mux63~14_combout\,
	combout => \regfile|Mux63~15_combout\);

-- Location: LCCOMB_X40_Y30_N18
\regfile|Mux63~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux63~17_combout\ = (\regfile|rd_data1[3]~4_combout\ & ((\regfile|Mux63~16_combout\ & (\regfile|regs[3][0]~q\)) # (!\regfile|Mux63~16_combout\ & ((\regfile|Mux63~15_combout\))))) # (!\regfile|rd_data1[3]~4_combout\ & (\regfile|Mux63~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rd_data1[3]~4_combout\,
	datab => \regfile|Mux63~16_combout\,
	datac => \regfile|regs[3][0]~q\,
	datad => \regfile|Mux63~15_combout\,
	combout => \regfile|Mux63~17_combout\);

-- Location: LCCOMB_X46_Y30_N0
\regfile|regs[9][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[9][0]~feeder_combout\ = \regfile_writedata_mux|y[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[0]~0_combout\,
	combout => \regfile|regs[9][0]~feeder_combout\);

-- Location: FF_X46_Y30_N1
\regfile|regs[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[9][0]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[9][0]~q\);

-- Location: FF_X45_Y30_N27
\regfile|regs[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[0]~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[11][0]~q\);

-- Location: FF_X46_Y30_N19
\regfile|regs[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[0]~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[8][0]~q\);

-- Location: LCCOMB_X45_Y30_N8
\regfile|regs[10][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[10][0]~feeder_combout\ = \regfile_writedata_mux|y[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[0]~0_combout\,
	combout => \regfile|regs[10][0]~feeder_combout\);

-- Location: FF_X45_Y30_N9
\regfile|regs[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[10][0]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[10][0]~q\);

-- Location: LCCOMB_X46_Y30_N18
\regfile|Mux63~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux63~12_combout\ = (\ir|q\(17) & ((\ir|q\(16)) # ((\regfile|regs[10][0]~q\)))) # (!\ir|q\(17) & (!\ir|q\(16) & (\regfile|regs[8][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \ir|q\(16),
	datac => \regfile|regs[8][0]~q\,
	datad => \regfile|regs[10][0]~q\,
	combout => \regfile|Mux63~12_combout\);

-- Location: LCCOMB_X45_Y30_N26
\regfile|Mux63~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux63~13_combout\ = (\ir|q\(16) & ((\regfile|Mux63~12_combout\ & ((\regfile|regs[11][0]~q\))) # (!\regfile|Mux63~12_combout\ & (\regfile|regs[9][0]~q\)))) # (!\ir|q\(16) & (((\regfile|Mux63~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(16),
	datab => \regfile|regs[9][0]~q\,
	datac => \regfile|regs[11][0]~q\,
	datad => \regfile|Mux63~12_combout\,
	combout => \regfile|Mux63~13_combout\);

-- Location: LCCOMB_X44_Y30_N8
\regfile|Mux63~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux63~18_combout\ = (\regfile|rd_data1[3]~2_combout\ & (((\regfile|rd_data1[3]~3_combout\)))) # (!\regfile|rd_data1[3]~2_combout\ & ((\regfile|rd_data1[3]~3_combout\ & ((\regfile|Mux63~13_combout\))) # (!\regfile|rd_data1[3]~3_combout\ & 
-- (\regfile|Mux63~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux63~17_combout\,
	datab => \regfile|rd_data1[3]~2_combout\,
	datac => \regfile|rd_data1[3]~3_combout\,
	datad => \regfile|Mux63~13_combout\,
	combout => \regfile|Mux63~18_combout\);

-- Location: FF_X45_Y34_N9
\regfile|regs[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile_writedata_mux|y[0]~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[15][0]~q\);

-- Location: FF_X45_Y33_N25
\regfile|regs[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[0]~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[14][0]~q\);

-- Location: FF_X43_Y34_N27
\regfile|regs[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[0]~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[12][0]~q\);

-- Location: LCCOMB_X43_Y34_N24
\regfile|regs[13][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[13][0]~feeder_combout\ = \regfile_writedata_mux|y[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[0]~0_combout\,
	combout => \regfile|regs[13][0]~feeder_combout\);

-- Location: FF_X43_Y34_N25
\regfile|regs[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[13][0]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[13][0]~q\);

-- Location: LCCOMB_X43_Y34_N26
\regfile|Mux63~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux63~19_combout\ = (\ir|q\(17) & (\ir|q\(16))) # (!\ir|q\(17) & ((\ir|q\(16) & ((\regfile|regs[13][0]~q\))) # (!\ir|q\(16) & (\regfile|regs[12][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \ir|q\(16),
	datac => \regfile|regs[12][0]~q\,
	datad => \regfile|regs[13][0]~q\,
	combout => \regfile|Mux63~19_combout\);

-- Location: LCCOMB_X45_Y33_N24
\regfile|Mux63~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux63~20_combout\ = (\ir|q\(17) & ((\regfile|Mux63~19_combout\ & (\regfile|regs[15][0]~q\)) # (!\regfile|Mux63~19_combout\ & ((\regfile|regs[14][0]~q\))))) # (!\ir|q\(17) & (((\regfile|Mux63~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \regfile|regs[15][0]~q\,
	datac => \regfile|regs[14][0]~q\,
	datad => \regfile|Mux63~19_combout\,
	combout => \regfile|Mux63~20_combout\);

-- Location: FF_X44_Y32_N1
\regfile|regs[18][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[0]~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[18][0]~q\);

-- Location: LCCOMB_X41_Y30_N0
\regfile|regs[22][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[22][0]~feeder_combout\ = \regfile_writedata_mux|y[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[0]~0_combout\,
	combout => \regfile|regs[22][0]~feeder_combout\);

-- Location: FF_X41_Y30_N1
\regfile|regs[22][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[22][0]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[22][0]~q\);

-- Location: LCCOMB_X44_Y32_N0
\regfile|Mux63~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux63~2_combout\ = (\ir|q\(18) & ((\ir|q\(19)) # ((\regfile|regs[22][0]~q\)))) # (!\ir|q\(18) & (!\ir|q\(19) & (\regfile|regs[18][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \ir|q\(19),
	datac => \regfile|regs[18][0]~q\,
	datad => \regfile|regs[22][0]~q\,
	combout => \regfile|Mux63~2_combout\);

-- Location: FF_X44_Y33_N11
\regfile|regs[30][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[0]~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[30][0]~q\);

-- Location: LCCOMB_X44_Y33_N0
\regfile|regs[26][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[26][0]~feeder_combout\ = \regfile_writedata_mux|y[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile_writedata_mux|y[0]~0_combout\,
	combout => \regfile|regs[26][0]~feeder_combout\);

-- Location: FF_X44_Y33_N1
\regfile|regs[26][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[26][0]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[26][0]~q\);

-- Location: LCCOMB_X44_Y33_N10
\regfile|Mux63~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux63~3_combout\ = (\ir|q\(19) & ((\regfile|Mux63~2_combout\ & (\regfile|regs[30][0]~q\)) # (!\regfile|Mux63~2_combout\ & ((\regfile|regs[26][0]~q\))))) # (!\ir|q\(19) & (\regfile|Mux63~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(19),
	datab => \regfile|Mux63~2_combout\,
	datac => \regfile|regs[30][0]~q\,
	datad => \regfile|regs[26][0]~q\,
	combout => \regfile|Mux63~3_combout\);

-- Location: FF_X44_Y32_N3
\regfile|regs[17][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[0]~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[17][0]~q\);

-- Location: LCCOMB_X45_Y32_N24
\regfile|regs[25][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[25][0]~feeder_combout\ = \regfile_writedata_mux|y[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[0]~0_combout\,
	combout => \regfile|regs[25][0]~feeder_combout\);

-- Location: FF_X45_Y32_N25
\regfile|regs[25][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[25][0]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[25][0]~q\);

-- Location: LCCOMB_X44_Y32_N2
\regfile|Mux63~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux63~4_combout\ = (\ir|q\(18) & (\ir|q\(19))) # (!\ir|q\(18) & ((\ir|q\(19) & ((\regfile|regs[25][0]~q\))) # (!\ir|q\(19) & (\regfile|regs[17][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(18),
	datab => \ir|q\(19),
	datac => \regfile|regs[17][0]~q\,
	datad => \regfile|regs[25][0]~q\,
	combout => \regfile|Mux63~4_combout\);

-- Location: LCCOMB_X43_Y32_N24
\regfile|regs[21][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[21][0]~feeder_combout\ = \regfile_writedata_mux|y[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[0]~0_combout\,
	combout => \regfile|regs[21][0]~feeder_combout\);

-- Location: FF_X43_Y32_N25
\regfile|regs[21][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[21][0]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[21][0]~q\);

-- Location: FF_X43_Y32_N3
\regfile|regs[29][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[0]~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[29][0]~q\);

-- Location: LCCOMB_X43_Y32_N2
\regfile|Mux63~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux63~5_combout\ = (\regfile|Mux63~4_combout\ & (((\regfile|regs[29][0]~q\) # (!\ir|q\(18))))) # (!\regfile|Mux63~4_combout\ & (\regfile|regs[21][0]~q\ & ((\ir|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux63~4_combout\,
	datab => \regfile|regs[21][0]~q\,
	datac => \regfile|regs[29][0]~q\,
	datad => \ir|q\(18),
	combout => \regfile|Mux63~5_combout\);

-- Location: FF_X42_Y31_N27
\regfile|regs[16][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[0]~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[16][0]~q\);

-- Location: FF_X43_Y31_N17
\regfile|regs[20][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[0]~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[20][0]~q\);

-- Location: LCCOMB_X42_Y31_N26
\regfile|Mux63~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux63~6_combout\ = (\ir|q\(19) & (\ir|q\(18))) # (!\ir|q\(19) & ((\ir|q\(18) & ((\regfile|regs[20][0]~q\))) # (!\ir|q\(18) & (\regfile|regs[16][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(19),
	datab => \ir|q\(18),
	datac => \regfile|regs[16][0]~q\,
	datad => \regfile|regs[20][0]~q\,
	combout => \regfile|Mux63~6_combout\);

-- Location: LCCOMB_X42_Y31_N8
\regfile|regs[24][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[24][0]~feeder_combout\ = \regfile_writedata_mux|y[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[0]~0_combout\,
	combout => \regfile|regs[24][0]~feeder_combout\);

-- Location: FF_X42_Y31_N9
\regfile|regs[24][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[24][0]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[24][0]~q\);

-- Location: FF_X43_Y31_N3
\regfile|regs[28][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[0]~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[28][0]~q\);

-- Location: LCCOMB_X43_Y31_N2
\regfile|Mux63~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux63~7_combout\ = (\regfile|Mux63~6_combout\ & (((\regfile|regs[28][0]~q\) # (!\ir|q\(19))))) # (!\regfile|Mux63~6_combout\ & (\regfile|regs[24][0]~q\ & ((\ir|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux63~6_combout\,
	datab => \regfile|regs[24][0]~q\,
	datac => \regfile|regs[28][0]~q\,
	datad => \ir|q\(19),
	combout => \regfile|Mux63~7_combout\);

-- Location: LCCOMB_X44_Y33_N28
\regfile|Mux63~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux63~8_combout\ = (\ir|q\(17) & (((\ir|q\(16))))) # (!\ir|q\(17) & ((\ir|q\(16) & (\regfile|Mux63~5_combout\)) # (!\ir|q\(16) & ((\regfile|Mux63~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(17),
	datab => \regfile|Mux63~5_combout\,
	datac => \ir|q\(16),
	datad => \regfile|Mux63~7_combout\,
	combout => \regfile|Mux63~8_combout\);

-- Location: FF_X44_Y31_N3
\regfile|regs[19][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[0]~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[19][0]~q\);

-- Location: LCCOMB_X44_Y31_N24
\regfile|regs[23][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[23][0]~feeder_combout\ = \regfile_writedata_mux|y[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[0]~0_combout\,
	combout => \regfile|regs[23][0]~feeder_combout\);

-- Location: FF_X44_Y31_N25
\regfile|regs[23][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[23][0]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[23][0]~q\);

-- Location: LCCOMB_X44_Y31_N2
\regfile|Mux63~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux63~9_combout\ = (\ir|q\(19) & (\ir|q\(18))) # (!\ir|q\(19) & ((\ir|q\(18) & ((\regfile|regs[23][0]~q\))) # (!\ir|q\(18) & (\regfile|regs[19][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(19),
	datab => \ir|q\(18),
	datac => \regfile|regs[19][0]~q\,
	datad => \regfile|regs[23][0]~q\,
	combout => \regfile|Mux63~9_combout\);

-- Location: LCCOMB_X45_Y32_N10
\regfile|regs[27][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|regs[27][0]~feeder_combout\ = \regfile_writedata_mux|y[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regfile_writedata_mux|y[0]~0_combout\,
	combout => \regfile|regs[27][0]~feeder_combout\);

-- Location: FF_X45_Y32_N11
\regfile|regs[27][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|regs[27][0]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[27][0]~q\);

-- Location: FF_X45_Y31_N17
\regfile|regs[31][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \regfile_writedata_mux|y[0]~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|regs[31][0]~q\);

-- Location: LCCOMB_X45_Y31_N16
\regfile|Mux63~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux63~10_combout\ = (\regfile|Mux63~9_combout\ & (((\regfile|regs[31][0]~q\) # (!\ir|q\(19))))) # (!\regfile|Mux63~9_combout\ & (\regfile|regs[27][0]~q\ & ((\ir|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux63~9_combout\,
	datab => \regfile|regs[27][0]~q\,
	datac => \regfile|regs[31][0]~q\,
	datad => \ir|q\(19),
	combout => \regfile|Mux63~10_combout\);

-- Location: LCCOMB_X44_Y33_N22
\regfile|Mux63~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux63~11_combout\ = (\regfile|Mux63~8_combout\ & (((\regfile|Mux63~10_combout\) # (!\ir|q\(17))))) # (!\regfile|Mux63~8_combout\ & (\regfile|Mux63~3_combout\ & (\ir|q\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|Mux63~3_combout\,
	datab => \regfile|Mux63~8_combout\,
	datac => \ir|q\(17),
	datad => \regfile|Mux63~10_combout\,
	combout => \regfile|Mux63~11_combout\);

-- Location: LCCOMB_X49_Y33_N6
\regfile|Mux63~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux63~21_combout\ = (\regfile|rd_data1[3]~2_combout\ & ((\regfile|Mux63~18_combout\ & (\regfile|Mux63~20_combout\)) # (!\regfile|Mux63~18_combout\ & ((\regfile|Mux63~11_combout\))))) # (!\regfile|rd_data1[3]~2_combout\ & 
-- (\regfile|Mux63~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile|rd_data1[3]~2_combout\,
	datab => \regfile|Mux63~18_combout\,
	datac => \regfile|Mux63~20_combout\,
	datad => \regfile|Mux63~11_combout\,
	combout => \regfile|Mux63~21_combout\);

-- Location: LCCOMB_X49_Y33_N18
\regfile|Mux63~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regfile|Mux63~22_combout\ = (\regfile|Mux63~21_combout\ & ((\ir|q\(16)) # ((\ir|q\(18)) # (\regfile|rd_data1[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|q\(16),
	datab => \ir|q\(18),
	datac => \regfile|rd_data1[3]~6_combout\,
	datad => \regfile|Mux63~21_combout\,
	combout => \regfile|Mux63~22_combout\);

-- Location: FF_X49_Y33_N19
\regfile|rd_data1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regfile|Mux63~22_combout\,
	ena => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regfile|rd_data1\(0));

-- Location: LCCOMB_X49_Y33_N0
\reg_b|q[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_b|q[0]~feeder_combout\ = \regfile|rd_data1\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regfile|rd_data1\(0),
	combout => \reg_b|q[0]~feeder_combout\);

-- Location: FF_X49_Y33_N1
\reg_b|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_b|q[0]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_b|q\(0));

-- Location: LCCOMB_X54_Y34_N0
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datab => \mem_module|RAM_inst|altsyncram_component|auto_generated|altsyncram1|q_b\(0),
	datad => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1),
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout\);

-- Location: FF_X54_Y34_N1
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout\,
	ena => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0));

-- Location: LCCOMB_X50_Y38_N4
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q\,
	datac => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\,
	datad => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0),
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout\);

-- Location: LCCOMB_X50_Y38_N22
\mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(0),
	datac => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	combout => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout\);

-- Location: LCCOMB_X50_Y40_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\);

-- Location: LCCOMB_X50_Y40_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\);

-- Location: FF_X50_Y40_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(3));

-- Location: LCCOMB_X50_Y40_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\);

-- Location: FF_X50_Y40_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(2));

-- Location: LCCOMB_X50_Y40_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\);

-- Location: FF_X50_Y40_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(1));

-- Location: LCCOMB_X50_Y40_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\);

-- Location: FF_X50_Y40_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(0));

-- Location: LCCOMB_X49_Y41_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datad => VCC,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~6\);

-- Location: LCCOMB_X50_Y40_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\);

-- Location: LCCOMB_X49_Y41_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12\);

-- Location: LCCOMB_X49_Y41_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14\);

-- Location: LCCOMB_X50_Y40_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~8_combout\);

-- Location: FF_X49_Y41_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~7_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3));

-- Location: LCCOMB_X49_Y41_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout\);

-- Location: FF_X49_Y41_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~7_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4));

-- Location: LCCOMB_X49_Y41_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout\);

-- Location: LCCOMB_X50_Y41_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout\);

-- Location: LCCOMB_X49_Y40_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~7_combout\);

-- Location: FF_X49_Y41_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~7_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0));

-- Location: LCCOMB_X49_Y41_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~6\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10\);

-- Location: FF_X49_Y41_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~7_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1));

-- Location: FF_X49_Y41_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~7_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2));

-- Location: LCCOMB_X49_Y41_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout\);

-- Location: LCCOMB_X49_Y41_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout\);

-- Location: LCCOMB_X50_Y41_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout\);

-- Location: LCCOMB_X47_Y41_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout\);

-- Location: LCCOMB_X51_Y39_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\);

-- Location: LCCOMB_X51_Y39_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\);

-- Location: FF_X47_Y41_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3));

-- Location: LCCOMB_X47_Y41_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout\);

-- Location: FF_X47_Y41_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2));

-- Location: LCCOMB_X47_Y41_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout\);

-- Location: FF_X47_Y41_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1));

-- Location: LCCOMB_X47_Y41_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout\);

-- Location: FF_X47_Y41_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(0));

-- Location: LCCOMB_X50_Y41_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout\);

-- Location: LCCOMB_X51_Y39_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\);

-- Location: FF_X50_Y41_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(0));

-- Location: LCCOMB_X50_Y41_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8_combout\);

-- Location: LCCOMB_X50_Y41_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~9_combout\);

-- Location: LCCOMB_X50_Y41_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~9_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout\);

-- Location: LCCOMB_X50_Y41_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout\);

-- Location: FF_X50_Y41_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(1));

-- Location: LCCOMB_X49_Y41_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout\);

-- Location: LCCOMB_X50_Y41_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout\);

-- Location: LCCOMB_X50_Y41_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~9_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout\);

-- Location: LCCOMB_X49_Y41_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout\);

-- Location: LCCOMB_X49_Y41_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout\);

-- Location: LCCOMB_X49_Y41_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout\);

-- Location: LCCOMB_X49_Y41_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout\);

-- Location: LCCOMB_X50_Y41_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout\);

-- Location: FF_X50_Y41_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(2));

-- Location: LCCOMB_X50_Y41_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~9_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout\);

-- Location: LCCOMB_X49_Y41_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17_combout\);

-- Location: LCCOMB_X49_Y41_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18_combout\);

-- Location: LCCOMB_X50_Y41_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19_combout\);

-- Location: LCCOMB_X50_Y41_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout\);

-- Location: FF_X50_Y41_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(3));

-- Location: LCCOMB_X50_Y41_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~9_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout\);

-- Location: LCCOMB_X50_Y40_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\);

-- Location: LCCOMB_X50_Y40_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\);

-- Location: FF_X50_Y41_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(3));

-- Location: FF_X50_Y41_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(3),
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(2));

-- Location: FF_X50_Y41_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(2),
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(1));

-- Location: FF_X50_Y41_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(1),
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(0));

-- Location: LCCOMB_X50_Y40_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout\);

-- Location: LCCOMB_X49_Y40_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	datad => VCC,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12\);

-- Location: LCCOMB_X49_Y40_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17\);

-- Location: LCCOMB_X49_Y40_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19\);

-- Location: LCCOMB_X49_Y40_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout\);

-- Location: FF_X49_Y40_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3));

-- Location: LCCOMB_X49_Y40_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout\);

-- Location: FF_X49_Y40_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4));

-- Location: LCCOMB_X49_Y40_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout\);

-- Location: LCCOMB_X50_Y40_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout\);

-- Location: FF_X49_Y40_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0));

-- Location: LCCOMB_X49_Y40_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15\);

-- Location: FF_X49_Y40_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1));

-- Location: FF_X49_Y40_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2));

-- Location: LCCOMB_X49_Y40_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout\);

-- Location: LCCOMB_X49_Y40_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout\);

-- Location: LCCOMB_X49_Y40_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout\);

-- Location: LCCOMB_X49_Y40_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout\);

-- Location: LCCOMB_X50_Y40_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12_combout\);

-- Location: FF_X49_Y40_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(3));

-- Location: LCCOMB_X49_Y40_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout\);

-- Location: FF_X49_Y40_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(2));

-- Location: LCCOMB_X49_Y40_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout\);

-- Location: FF_X49_Y40_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(1));

-- Location: LCCOMB_X49_Y40_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout\);

-- Location: LCCOMB_X49_Y40_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout\);

-- Location: FF_X49_Y40_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(0));

-- Location: LCCOMB_X50_Y38_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout\);

-- Location: LCCOMB_X50_Y38_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_module|RAM_inst|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout\);

-- Location: LCCOMB_X50_Y40_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout\);

-- Location: LCCOMB_X47_Y41_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\);

-- Location: FF_X47_Y41_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\);

-- Location: LCCOMB_X50_Y40_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout\);

-- Location: LCCOMB_X51_Y39_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout\);

-- Location: LCCOMB_X50_Y40_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout\);

-- Location: LCCOMB_X50_Y40_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout\);

-- Location: FF_X50_Y40_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\);

-- Location: FF_X50_Y38_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q\);

-- Location: FF_X50_Y38_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\);

-- Location: LCCOMB_X62_Y23_N0
\auto_hub|~GND\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
;

-- Location: LCCOMB_X50_Y41_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout\);

-- Location: LCCOMB_X47_Y40_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout\);

-- Location: IOIBUF_X78_Y21_N1
\JumpAndLink~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_JumpAndLink,
	o => \JumpAndLink~input_o\);

-- Location: IOIBUF_X34_Y39_N8
\IsSigned~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IsSigned,
	o => \IsSigned~input_o\);

-- Location: IOIBUF_X26_Y0_N15
\ALUOp[0]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ALUOp(0),
	o => \ALUOp[0]~input_o\);

-- Location: IOIBUF_X51_Y54_N15
\ALUOp[1]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ALUOp(1),
	o => \ALUOp[1]~input_o\);

-- Location: IOIBUF_X78_Y15_N1
\IorD~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IorD,
	o => \IorD~input_o\);

-- Location: IOIBUF_X0_Y25_N1
\inport1_in[10]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inport1_in(10),
	o => \inport1_in[10]~input_o\);

-- Location: IOIBUF_X78_Y40_N22
\inport1_en~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inport1_en,
	o => \inport1_en~input_o\);

-- Location: IOIBUF_X62_Y0_N22
\inport0_in[10]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inport0_in(10),
	o => \inport0_in[10]~input_o\);

-- Location: IOIBUF_X74_Y54_N1
\inport0_en~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inport0_en,
	o => \inport0_en~input_o\);

-- Location: IOIBUF_X58_Y0_N22
\inport1_in[9]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inport1_in(9),
	o => \inport1_in[9]~input_o\);

-- Location: IOIBUF_X78_Y31_N15
\inport0_in[9]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inport0_in(9),
	o => \inport0_in[9]~input_o\);

-- Location: IOIBUF_X78_Y15_N8
\inport1_in[8]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inport1_in(8),
	o => \inport1_in[8]~input_o\);

-- Location: IOIBUF_X78_Y17_N8
\inport0_in[8]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inport0_in(8),
	o => \inport0_in[8]~input_o\);

-- Location: IOIBUF_X0_Y12_N1
\inport1_in[7]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inport1_in(7),
	o => \inport1_in[7]~input_o\);

-- Location: IOIBUF_X54_Y0_N29
\inport0_in[7]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inport0_in(7),
	o => \inport0_in[7]~input_o\);

-- Location: IOIBUF_X31_Y39_N29
\inport1_in[6]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inport1_in(6),
	o => \inport1_in[6]~input_o\);

-- Location: IOIBUF_X78_Y30_N1
\inport0_in[6]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inport0_in(6),
	o => \inport0_in[6]~input_o\);

-- Location: IOIBUF_X78_Y41_N1
\inport1_in[20]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inport1_in(20),
	o => \inport1_in[20]~input_o\);

-- Location: IOIBUF_X49_Y0_N22
\inport0_in[20]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inport0_in(20),
	o => \inport0_in[20]~input_o\);

-- Location: IOIBUF_X20_Y0_N29
\inport1_in[19]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inport1_in(19),
	o => \inport1_in[19]~input_o\);

-- Location: IOIBUF_X29_Y0_N15
\inport0_in[19]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inport0_in(19),
	o => \inport0_in[19]~input_o\);

-- Location: IOIBUF_X40_Y0_N22
\inport1_in[18]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inport1_in(18),
	o => \inport1_in[18]~input_o\);

-- Location: IOIBUF_X0_Y30_N8
\inport0_in[18]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inport0_in(18),
	o => \inport0_in[18]~input_o\);

-- Location: IOIBUF_X26_Y0_N1
\inport1_in[17]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inport1_in(17),
	o => \inport1_in[17]~input_o\);

-- Location: IOIBUF_X0_Y26_N22
\inport0_in[17]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inport0_in(17),
	o => \inport0_in[17]~input_o\);

-- Location: IOIBUF_X34_Y39_N1
\inport1_in[16]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inport1_in(16),
	o => \inport1_in[16]~input_o\);

-- Location: IOIBUF_X40_Y0_N1
\inport0_in[16]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inport0_in(16),
	o => \inport0_in[16]~input_o\);

-- Location: IOIBUF_X69_Y54_N22
\inport1_in[0]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inport1_in(0),
	o => \inport1_in[0]~input_o\);

-- Location: IOIBUF_X54_Y0_N8
\inport0_in[0]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inport0_in(0),
	o => \inport0_in[0]~input_o\);

-- Location: IOIBUF_X24_Y39_N15
\inport1_in[15]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inport1_in(15),
	o => \inport1_in[15]~input_o\);

-- Location: IOIBUF_X78_Y18_N15
\inport0_in[15]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inport0_in(15),
	o => \inport0_in[15]~input_o\);

-- Location: IOIBUF_X22_Y39_N15
\inport1_in[14]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inport1_in(14),
	o => \inport1_in[14]~input_o\);

-- Location: IOIBUF_X0_Y23_N8
\inport0_in[14]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inport0_in(14),
	o => \inport0_in[14]~input_o\);

-- Location: IOIBUF_X78_Y35_N1
\inport1_in[13]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inport1_in(13),
	o => \inport1_in[13]~input_o\);

-- Location: IOIBUF_X22_Y39_N22
\inport0_in[13]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inport0_in(13),
	o => \inport0_in[13]~input_o\);

-- Location: IOIBUF_X78_Y34_N1
\inport1_in[12]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inport1_in(12),
	o => \inport1_in[12]~input_o\);

-- Location: IOIBUF_X49_Y54_N29
\inport0_in[12]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inport0_in(12),
	o => \inport0_in[12]~input_o\);

-- Location: IOIBUF_X24_Y39_N1
\inport1_in[11]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inport1_in(11),
	o => \inport1_in[11]~input_o\);

-- Location: IOIBUF_X78_Y31_N8
\inport0_in[11]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inport0_in(11),
	o => \inport0_in[11]~input_o\);

-- Location: IOIBUF_X31_Y39_N8
\inport1_in[25]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inport1_in(25),
	o => \inport1_in[25]~input_o\);

-- Location: IOIBUF_X78_Y44_N15
\inport0_in[25]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inport0_in(25),
	o => \inport0_in[25]~input_o\);

-- Location: IOIBUF_X78_Y36_N1
\inport1_in[24]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inport1_in(24),
	o => \inport1_in[24]~input_o\);

-- Location: IOIBUF_X78_Y29_N1
\inport0_in[24]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inport0_in(24),
	o => \inport0_in[24]~input_o\);

-- Location: IOIBUF_X54_Y0_N22
\inport1_in[23]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inport1_in(23),
	o => \inport1_in[23]~input_o\);

-- Location: IOIBUF_X29_Y39_N1
\inport0_in[23]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inport0_in(23),
	o => \inport0_in[23]~input_o\);

-- Location: IOIBUF_X0_Y16_N1
\inport1_in[22]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inport1_in(22),
	o => \inport1_in[22]~input_o\);

-- Location: IOIBUF_X22_Y0_N1
\inport0_in[22]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inport0_in(22),
	o => \inport0_in[22]~input_o\);

-- Location: IOIBUF_X20_Y39_N15
\inport1_in[21]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inport1_in(21),
	o => \inport1_in[21]~input_o\);

-- Location: IOIBUF_X58_Y0_N15
\inport0_in[21]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inport0_in(21),
	o => \inport0_in[21]~input_o\);

-- Location: IOIBUF_X58_Y54_N15
\inport1_in[1]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inport1_in(1),
	o => \inport1_in[1]~input_o\);

-- Location: IOIBUF_X0_Y13_N22
\inport0_in[1]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inport0_in(1),
	o => \inport0_in[1]~input_o\);

-- Location: IOIBUF_X46_Y54_N15
\inport1_in[2]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inport1_in(2),
	o => \inport1_in[2]~input_o\);

-- Location: IOIBUF_X74_Y54_N8
\inport0_in[2]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inport0_in(2),
	o => \inport0_in[2]~input_o\);

-- Location: IOIBUF_X0_Y30_N1
\inport1_in[3]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inport1_in(3),
	o => \inport1_in[3]~input_o\);

-- Location: IOIBUF_X69_Y54_N29
\inport0_in[3]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inport0_in(3),
	o => \inport0_in[3]~input_o\);

-- Location: IOIBUF_X78_Y17_N22
\inport1_in[4]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inport1_in(4),
	o => \inport1_in[4]~input_o\);

-- Location: IOIBUF_X66_Y54_N15
\inport0_in[4]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inport0_in(4),
	o => \inport0_in[4]~input_o\);

-- Location: IOIBUF_X62_Y54_N29
\inport1_in[5]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inport1_in(5),
	o => \inport1_in[5]~input_o\);

-- Location: IOIBUF_X78_Y42_N1
\inport0_in[5]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inport0_in(5),
	o => \inport0_in[5]~input_o\);

-- Location: IOIBUF_X0_Y18_N8
\inport1_in[26]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inport1_in(26),
	o => \inport1_in[26]~input_o\);

-- Location: IOIBUF_X38_Y0_N22
\inport0_in[26]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inport0_in(26),
	o => \inport0_in[26]~input_o\);

-- Location: IOIBUF_X16_Y0_N29
\inport1_in[27]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inport1_in(27),
	o => \inport1_in[27]~input_o\);

-- Location: IOIBUF_X69_Y0_N22
\inport0_in[27]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inport0_in(27),
	o => \inport0_in[27]~input_o\);

-- Location: IOIBUF_X56_Y0_N15
\inport1_in[28]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inport1_in(28),
	o => \inport1_in[28]~input_o\);

-- Location: IOIBUF_X0_Y16_N8
\inport0_in[28]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inport0_in(28),
	o => \inport0_in[28]~input_o\);

-- Location: IOIBUF_X26_Y0_N8
\inport1_in[29]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inport1_in(29),
	o => \inport1_in[29]~input_o\);

-- Location: IOIBUF_X29_Y0_N29
\inport0_in[29]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inport0_in(29),
	o => \inport0_in[29]~input_o\);

-- Location: IOIBUF_X0_Y35_N8
\inport1_in[30]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inport1_in(30),
	o => \inport1_in[30]~input_o\);

-- Location: IOIBUF_X56_Y0_N22
\inport0_in[30]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inport0_in(30),
	o => \inport0_in[30]~input_o\);

-- Location: IOIBUF_X54_Y54_N15
\inport1_in[31]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inport1_in(31),
	o => \inport1_in[31]~input_o\);

-- Location: IOIBUF_X24_Y39_N29
\inport0_in[31]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inport0_in(31),
	o => \inport0_in[31]~input_o\);

-- Location: IOIBUF_X31_Y39_N1
\ALUSrcA~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ALUSrcA,
	o => \ALUSrcA~input_o\);

-- Location: IOIBUF_X0_Y29_N1
\ALUSrcB[0]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ALUSrcB(0),
	o => \ALUSrcB[0]~input_o\);

-- Location: IOIBUF_X60_Y54_N15
\ALUSrcB[1]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ALUSrcB(1),
	o => \ALUSrcB[1]~input_o\);

-- Location: IOIBUF_X78_Y3_N22
\PCSource[0]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PCSource(0),
	o => \PCSource[0]~input_o\);

-- Location: IOIBUF_X0_Y3_N8
\PCSource[1]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PCSource(1),
	o => \PCSource[1]~input_o\);

-- Location: IOIBUF_X0_Y16_N22
\PCWriteCond~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PCWriteCond,
	o => \PCWriteCond~input_o\);

-- Location: IOIBUF_X56_Y54_N15
\PCWrite~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PCWrite,
	o => \PCWrite~input_o\);

-- Location: UNVM_X0_Y40_N40
\~QUARTUS_CREATED_UNVM~\ : fiftyfivenm_unvm
-- pragma translate_off
GENERIC MAP (
	addr_range1_end_addr => -1,
	addr_range1_offset => -1,
	addr_range2_end_addr => -1,
	addr_range2_offset => -1,
	addr_range3_offset => -1,
	is_compressed_image => "false",
	is_dual_boot => "false",
	is_eram_skip => "false",
	max_ufm_valid_addr => -1,
	max_valid_addr => -1,
	min_ufm_valid_addr => -1,
	min_valid_addr => -1,
	part_name => "quartus_created_unvm",
	reserve_block => "true")
-- pragma translate_on
PORT MAP (
	nosc_ena => \~QUARTUS_CREATED_GND~I_combout\,
	xe_ye => \~QUARTUS_CREATED_GND~I_combout\,
	se => \~QUARTUS_CREATED_GND~I_combout\,
	busy => \~QUARTUS_CREATED_UNVM~~busy\);

-- Location: ADCBLOCK_X43_Y52_N0
\~QUARTUS_CREATED_ADC1~\ : fiftyfivenm_adcblock
-- pragma translate_off
GENERIC MAP (
	analog_input_pin_mask => 0,
	clkdiv => 1,
	device_partname_fivechar_prefix => "none",
	is_this_first_or_second_adc => 1,
	prescalar => 0,
	pwd => 1,
	refsel => 0,
	reserve_block => "true",
	testbits => 66,
	tsclkdiv => 1,
	tsclksel => 0)
-- pragma translate_on
PORT MAP (
	soc => \~QUARTUS_CREATED_GND~I_combout\,
	usr_pwd => VCC,
	tsen => \~QUARTUS_CREATED_GND~I_combout\,
	chsel => \~QUARTUS_CREATED_ADC1~_CHSEL_bus\,
	eoc => \~QUARTUS_CREATED_ADC1~~eoc\);

-- Location: ADCBLOCK_X43_Y51_N0
\~QUARTUS_CREATED_ADC2~\ : fiftyfivenm_adcblock
-- pragma translate_off
GENERIC MAP (
	analog_input_pin_mask => 0,
	clkdiv => 1,
	device_partname_fivechar_prefix => "none",
	is_this_first_or_second_adc => 2,
	prescalar => 0,
	pwd => 1,
	refsel => 0,
	reserve_block => "true",
	testbits => 66,
	tsclkdiv => 1,
	tsclksel => 0)
-- pragma translate_on
PORT MAP (
	soc => \~QUARTUS_CREATED_GND~I_combout\,
	usr_pwd => VCC,
	tsen => \~QUARTUS_CREATED_GND~I_combout\,
	chsel => \~QUARTUS_CREATED_ADC2~_CHSEL_bus\,
	eoc => \~QUARTUS_CREATED_ADC2~~eoc\);
END structure;


