<root><simulation><result_generated_time />2023-05-16 18:18:04<layer><layer_spec />{'B': 1, 'K': 128, 'C': 128, 'OY': 75, 'OX': 75, 'IY': 75, 'IX': 75, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />92160000<total_data_size_element />{'W': 16384, 'I': 720000, 'O': 720000}<total_data_reuse />{'W': 5625, 'I': 128.0, 'O': 128}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />30/48</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />5040</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [64, 1, 1], 'I': [120, 1, 1], 'O': [120, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 15)], []], [[('K', 2)], [('C', 8), ('K', 4)]], [], []]<I />[[[('K', 2)], [('K', 4)]], [[('OY', 15)], [('C', 8)]], [], []]<O />[[[], [('C', 8)]], [[('OY', 15), ('K', 2)], [('K', 4)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 5), ('C', 4)], [('K', 4), ('K', 4), ('OX', 15), ('OY', 5), ('C', 4)], []]<I />[[('OX', 5), ('C', 4), ('K', 4), ('K', 4)], [('OX', 15), ('OY', 5), ('C', 4)], []]<O />[[('OX', 5), ('C', 4)], [('K', 4), ('K', 4), ('OX', 15), ('OY', 5), ('C', 4)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [15.0, 5, 75, 1], 'I': [8.0, 16.0, 1.0, 1.0], 'O': [8.0, 4, 4, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [32, 131072, 131072], 'I': [160, 5760000, 5760000], 'O': [40, 5760000, 5760000], 'O_partial': [40, 5760000, 0], 'O_final': [0, 0, 5760000]}<actual_mem_utilization_individual />{'W': [0.06, 0.0, 0.0], 'I': [0.31, 0.17, 0.0], 'O': [0.08, 0.17, 0.0]}<actual_mem_utilization_shared />{'W': [0.06, 0.35, 0.0], 'I': [0.31, 0.35, 0.0], 'O': [0.08, 0.35, 0.0]}<effective_mem_size_bit />{'W': [8, 32768, 131072], 'I': [160, 1440000, 5760000], 'O': [40, 5760000, 5760000], 'O_partial': [40, 5760000, 0], 'O_final': [0, 0, 5760000]}<total_unit_count />{'W': [960, 64, 1, 1], 'I': [960, 120, 1, 1], 'O': [960, 120, 1, 1]}<unique_unit_count />{'W': [64, 64, 1, 1], 'I': [120, 120, 1, 1], 'O': [120, 120, 1, 1]}<duplicate_unit_count />{'W': [15.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[1228800, 1228800], [1228800, 16384], [16384, 0]]<I />[[11520000, 720000], [720000, 720000], [720000, 0]]<O />[[(10800000, 11520000), (2880000, 2160000)], [(2160000, 2880000), (720000, 0)], [(0, 720000), (0, 0)]]<O_partial />[[(10800000, 11520000), (2880000, 2160000)], [(2160000, 2880000), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (720000, 0)], [(0, 720000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[153600, 153600], [19200, 256], [64, 0]]<I />[[1440000, 90000], [11250, 11250], [2812, 0]]<O />[[(1350000, 1440000), (360000, 270000)], [(33750, 45000), (11250, 0)], [(0, 2812), (0, 0)]]<O_partial />[([1350000, 1440000], [360000, 270000]), ([33750, 45000], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [11250, 0]), ([0, 2812], [0, 0])]</mem_access_count_word><mac_count><active />92160000<idle />6144000</mac_count></basic_info><energy><total_energy />201791552.4<mem_energy_breakdown><W />[107.6, 2045.1, 85.2]<I />[516.7, 2229.6, 3745.8]<O />[1198.0, 8918.4, 3745.8]</mem_energy_breakdown><MAC_energy><active_MAC />201461760.0<idle_MAC />307200.0<total />201768960.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.8371<utilization_without_data_loading />0.9375<utilization_spatial />0.9375<utilization_temporal_with_data_loading />0.8929<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />107510<latency_cycle_without_data_loading />96000<ideal_computing_cycle />96000<data_loading><load_cycle_total />11510<load_cycle_individual />{'W': [4, 256, 0], 'I': [38, 11250, 0]}<load_cycle_combined />{'W': 256, 'I': 11250}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-95999], [-95980, -76784], [-96000, -96000]], 'I': [[-95999], [-95082, -84318], [-96000, -96000]], 'O': [[-96000], [-91200, -52800], [-84750, -93188]]}<mem_stall_cycle_shared />{'W': [[-95999], [-95980, 0], [0, 0]], 'I': [[-95999], [-95082, 0], [0, 0]], 'O': [[-96000], [-91200, -52800], [-84750, -93188]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [32, 131072, 131072], 'I': [160, 5760000, 5760000], 'O': [40, 5760000, 5760000], 'O_partial': [40, 5760000, 0], 'O_final': [0, 0, 5760000]}<data_size_each_level_total />{'W': [2048, 131072, 131072], 'I': [19200, 5760000, 5760000], 'O': [4800, 5760000, 5760000]}<loop_cycles_each_level />{'W': [20, 96000, 96000], 'I': [320, 96000, 96000], 'O': [20, 96000, 96000]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [16, 1, 1], 'O': [4, 4, 1]}<req_aver_mem_bw />{'W': [[8.0, 1.6], [102.4, 1.4], [1.4, 1.4]], 'I': [[8.0, 0.5], [60.0, 60.0], [60.0, 60.0]], 'O': [[8.0, 2.0], [240.0, 60.0], [60.0, 60.0]]}<req_inst_mem_bw />{'W': [[8.0, 1.6], [102.4, 1.4], [1.4, 1.4]], 'I': [[8.0, 8.0], [960.0, 60.0], [60.0, 60.0]], 'O': [[8.0, 8.0], [960.0, 240.0], [240.0, 60.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 1.6], [102.4, 1.4], [1.4, 0]], 'I': [[8.0, 0.5], [60.0, 60.0], [60.0, 0]], 'O': [[8.0, 2.0], [240.0, 60.0], [60.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 1.6], [462.4, 301.4], [61.4, 60.0]], 'I': [[8.0, 0.5], [462.4, 301.4], [61.4, 60.0]], 'O': [[8.0, 2.0], [462.4, 301.4], [61.4, 60.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 96000], [20, 20, 4800], [96000, 96000, 1]], 'I': [[1, 1, 96000], [320, 320, 300], [96000, 96000, 1]], 'O': [[1, 1, 96000], [20, 20, 4800], [96000, 96000, 1]]}<trans_time_real />{'W': [[0, 1, 96000], [[0, 20, 4800], [4, 20, 4800]], [[256, 96000, 1], [64, 96000, 1]]], 'I': [[0, 1, 96000], [[2, 320, 300], [38, 320, 300]], [[11250, 96000, 1], [2812, 96000, 1]]], 'O': [[0, 1, 96000], [[1, 20, 4800], [9, 20, 4800]], [[11250, 96000, 1], [2812, 96000, 1]]]}<single_stall_cycle />{'W': [[-1], [-20, -16], [-95744, -95936]], 'I': [[-1], [-318, -282], [-84750, -93188]], 'O': [[-1], [-19, -11], [-84750, -93188]]}<single_stall_count />{'W': [95999, 4799, 0], 'I': [95999, 299, 0], 'O': [96000, 4800, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [11250, 0]}, 1: {'W': [19196, 0], 'I': [11362, 0], 'O': [43200, 11250]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-96000, -96000], [-84750, -96000]], 1: [[-22242, -96000], [-52800, -84750]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.5<mem_area />120.5<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0</simulation></root>