read -sv run_verilog_mid/adder_32b_20_54_1945afeacab9df0cfffb5ed932d8a450.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_20_54_1945afeacab9df0cfffb5ed932d8a450_yosys.v
