Analysis & Synthesis report for gomoku
Tue Jan 06 16:36:07 2026
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: keypad_onepress_cdc:u_key_onepress
 13. Parameter Settings for Inferred Entity Instance: vga_display:u_vga|lpm_divide:Mod0
 14. Parameter Settings for Inferred Entity Instance: vga_display:u_vga|lpm_divide:Mod1
 15. Parameter Settings for Inferred Entity Instance: vga_display:u_vga|lpm_divide:Div0
 16. Parameter Settings for Inferred Entity Instance: vga_display:u_vga|lpm_divide:Div1
 17. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 18. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 19. Port Connectivity Checks: "freqDiv:u_freqDiv"
 20. Post-Synthesis Netlist Statistics for Top Partition
 21. Elapsed Time Per Partition
 22. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jan 06 16:36:07 2026       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; gomoku                                      ;
; Top-level Entity Name              ; gomoku                                      ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 4,450                                       ;
;     Total combinational functions  ; 4,163                                       ;
;     Dedicated logic registers      ; 708                                         ;
; Total registers                    ; 708                                         ;
; Total pins                         ; 63                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; gomoku             ; gomoku             ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-12        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                   ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                               ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+
; gomoku.v                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/sd048/Downloads/FinalProj_last/gomoku.v                           ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc      ;         ;
; db/lpm_divide_mll.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/sd048/Downloads/FinalProj_last/db/lpm_divide_mll.tdf              ;         ;
; db/sign_div_unsign_llh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/sd048/Downloads/FinalProj_last/db/sign_div_unsign_llh.tdf         ;         ;
; db/alt_u_div_khe.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/sd048/Downloads/FinalProj_last/db/alt_u_div_khe.tdf               ;         ;
; db/add_sub_t3c.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/sd048/Downloads/FinalProj_last/db/add_sub_t3c.tdf                 ;         ;
; db/add_sub_u3c.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/sd048/Downloads/FinalProj_last/db/add_sub_u3c.tdf                 ;         ;
; db/lpm_divide_jtl.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/sd048/Downloads/FinalProj_last/db/lpm_divide_jtl.tdf              ;         ;
; db/lpm_divide_bkl.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/sd048/Downloads/FinalProj_last/db/lpm_divide_bkl.tdf              ;         ;
; db/sign_div_unsign_akh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/sd048/Downloads/FinalProj_last/db/sign_div_unsign_akh.tdf         ;         ;
; db/alt_u_div_uee.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/sd048/Downloads/FinalProj_last/db/alt_u_div_uee.tdf               ;         ;
; db/lpm_divide_8sl.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/sd048/Downloads/FinalProj_last/db/lpm_divide_8sl.tdf              ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 4,450     ;
;                                             ;           ;
; Total combinational functions               ; 4163      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 2326      ;
;     -- 3 input functions                    ; 1126      ;
;     -- <=2 input functions                  ; 711       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 3886      ;
;     -- arithmetic mode                      ; 277       ;
;                                             ;           ;
; Total registers                             ; 708       ;
;     -- Dedicated logic registers            ; 708       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 63        ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; rst~input ;
; Maximum fan-out                             ; 708       ;
; Total fan-out                               ; 16698     ;
; Average fan-out                             ; 3.34      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                       ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |gomoku                                   ; 4163 (10)           ; 708 (3)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 63   ; 0            ; 0          ; |gomoku                                                                                                                   ; gomoku              ; work         ;
;    |board_mem:u_board_mem|                ; 881 (881)           ; 512 (512)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |gomoku|board_mem:u_board_mem                                                                                             ; board_mem           ; work         ;
;    |checkPad:u_checkPad|                  ; 27 (27)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |gomoku|checkPad:u_checkPad                                                                                               ; checkPad            ; work         ;
;    |dotmatrix_check:u_dot1|               ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |gomoku|dotmatrix_check:u_dot1                                                                                            ; dotmatrix_check     ; work         ;
;    |dotmatrix_winner:u_dot2|              ; 16 (16)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |gomoku|dotmatrix_winner:u_dot2                                                                                           ; dotmatrix_winner    ; work         ;
;    |freqDiv:u_freqDiv|                    ; 89 (89)             ; 67 (67)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |gomoku|freqDiv:u_freqDiv                                                                                                 ; freqDiv             ; work         ;
;    |game_fsm:u_game_fsm|                  ; 42 (42)             ; 28 (28)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |gomoku|game_fsm:u_game_fsm                                                                                               ; game_fsm            ; work         ;
;    |keypad_onepress_cdc:u_key_onepress|   ; 10 (10)             ; 25 (25)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |gomoku|keypad_onepress_cdc:u_key_onepress                                                                                ; keypad_onepress_cdc ; work         ;
;    |lpm_divide:Div0|                      ; 44 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |gomoku|lpm_divide:Div0                                                                                                   ; lpm_divide          ; work         ;
;       |lpm_divide_8sl:auto_generated|     ; 44 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |gomoku|lpm_divide:Div0|lpm_divide_8sl:auto_generated                                                                     ; lpm_divide_8sl      ; work         ;
;          |sign_div_unsign_akh:divider|    ; 44 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |gomoku|lpm_divide:Div0|lpm_divide_8sl:auto_generated|sign_div_unsign_akh:divider                                         ; sign_div_unsign_akh ; work         ;
;             |alt_u_div_uee:divider|       ; 44 (44)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |gomoku|lpm_divide:Div0|lpm_divide_8sl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_uee:divider                   ; alt_u_div_uee       ; work         ;
;    |lpm_divide:Mod0|                      ; 49 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |gomoku|lpm_divide:Mod0                                                                                                   ; lpm_divide          ; work         ;
;       |lpm_divide_bkl:auto_generated|     ; 49 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |gomoku|lpm_divide:Mod0|lpm_divide_bkl:auto_generated                                                                     ; lpm_divide_bkl      ; work         ;
;          |sign_div_unsign_akh:divider|    ; 49 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |gomoku|lpm_divide:Mod0|lpm_divide_bkl:auto_generated|sign_div_unsign_akh:divider                                         ; sign_div_unsign_akh ; work         ;
;             |alt_u_div_uee:divider|       ; 49 (49)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |gomoku|lpm_divide:Mod0|lpm_divide_bkl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_uee:divider                   ; alt_u_div_uee       ; work         ;
;    |sevenseg_digit:u_7seg0|               ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |gomoku|sevenseg_digit:u_7seg0                                                                                            ; sevenseg_digit      ; work         ;
;    |sevenseg_digit:u_7seg1|               ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |gomoku|sevenseg_digit:u_7seg1                                                                                            ; sevenseg_digit      ; work         ;
;    |turn_timer:u_turn_timer|              ; 57 (57)             ; 40 (40)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |gomoku|turn_timer:u_turn_timer                                                                                           ; turn_timer          ; work         ;
;    |vga_display:u_vga|                    ; 766 (418)           ; 22 (22)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |gomoku|vga_display:u_vga                                                                                                 ; vga_display         ; work         ;
;       |lpm_divide:Div0|                   ; 83 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |gomoku|vga_display:u_vga|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_jtl:auto_generated|  ; 83 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |gomoku|vga_display:u_vga|lpm_divide:Div0|lpm_divide_jtl:auto_generated                                                   ; lpm_divide_jtl      ; work         ;
;             |sign_div_unsign_llh:divider| ; 83 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |gomoku|vga_display:u_vga|lpm_divide:Div0|lpm_divide_jtl:auto_generated|sign_div_unsign_llh:divider                       ; sign_div_unsign_llh ; work         ;
;                |alt_u_div_khe:divider|    ; 83 (83)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |gomoku|vga_display:u_vga|lpm_divide:Div0|lpm_divide_jtl:auto_generated|sign_div_unsign_llh:divider|alt_u_div_khe:divider ; alt_u_div_khe       ; work         ;
;       |lpm_divide:Div1|                   ; 84 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |gomoku|vga_display:u_vga|lpm_divide:Div1                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_jtl:auto_generated|  ; 84 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |gomoku|vga_display:u_vga|lpm_divide:Div1|lpm_divide_jtl:auto_generated                                                   ; lpm_divide_jtl      ; work         ;
;             |sign_div_unsign_llh:divider| ; 84 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |gomoku|vga_display:u_vga|lpm_divide:Div1|lpm_divide_jtl:auto_generated|sign_div_unsign_llh:divider                       ; sign_div_unsign_llh ; work         ;
;                |alt_u_div_khe:divider|    ; 84 (84)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |gomoku|vga_display:u_vga|lpm_divide:Div1|lpm_divide_jtl:auto_generated|sign_div_unsign_llh:divider|alt_u_div_khe:divider ; alt_u_div_khe       ; work         ;
;       |lpm_divide:Mod0|                   ; 90 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |gomoku|vga_display:u_vga|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_mll:auto_generated|  ; 90 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |gomoku|vga_display:u_vga|lpm_divide:Mod0|lpm_divide_mll:auto_generated                                                   ; lpm_divide_mll      ; work         ;
;             |sign_div_unsign_llh:divider| ; 90 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |gomoku|vga_display:u_vga|lpm_divide:Mod0|lpm_divide_mll:auto_generated|sign_div_unsign_llh:divider                       ; sign_div_unsign_llh ; work         ;
;                |alt_u_div_khe:divider|    ; 90 (90)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |gomoku|vga_display:u_vga|lpm_divide:Mod0|lpm_divide_mll:auto_generated|sign_div_unsign_llh:divider|alt_u_div_khe:divider ; alt_u_div_khe       ; work         ;
;       |lpm_divide:Mod1|                   ; 91 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |gomoku|vga_display:u_vga|lpm_divide:Mod1                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_mll:auto_generated|  ; 91 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |gomoku|vga_display:u_vga|lpm_divide:Mod1|lpm_divide_mll:auto_generated                                                   ; lpm_divide_mll      ; work         ;
;             |sign_div_unsign_llh:divider| ; 91 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |gomoku|vga_display:u_vga|lpm_divide:Mod1|lpm_divide_mll:auto_generated|sign_div_unsign_llh:divider                       ; sign_div_unsign_llh ; work         ;
;                |alt_u_div_khe:divider|    ; 91 (91)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |gomoku|vga_display:u_vga|lpm_divide:Mod1|lpm_divide_mll:auto_generated|sign_div_unsign_llh:divider|alt_u_div_khe:divider ; alt_u_div_khe       ; work         ;
;    |win_checker:u_win|                    ; 2152 (2152)         ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |gomoku|win_checker:u_win                                                                                                 ; win_checker         ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                         ;
+----------------------------------------+---------------------------------------------------+
; Register name                          ; Reason for Removal                                ;
+----------------------------------------+---------------------------------------------------+
; game_fsm:u_game_fsm|place_en           ; Merged with game_fsm:u_game_fsm|pending_win_check ;
; freqDiv:u_freqDiv|cnt_vga[0..31]       ; Stuck at GND due to stuck port data_in            ;
; game_fsm:u_game_fsm|current_player[0]  ; Merged with game_fsm:u_game_fsm|current_player[1] ;
; Total Number of Removed Registers = 34 ;                                                   ;
+----------------------------------------+---------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 708   ;
; Number of registers using Synchronous Clear  ; 97    ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 708   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 597   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; turn_timer:u_turn_timer|sec_left[0]     ; 5       ;
; turn_timer:u_turn_timer|sec_left[6]     ; 6       ;
; turn_timer:u_turn_timer|sec_left[5]     ; 8       ;
; turn_timer:u_turn_timer|sec_left[1]     ; 6       ;
; vga_display:u_vga|VGA_HS                ; 1       ;
; vga_display:u_vga|VGA_VS                ; 1       ;
; checkPad:u_checkPad|keypadRow[1]        ; 6       ;
; checkPad:u_checkPad|keypadRow[2]        ; 6       ;
; checkPad:u_checkPad|keypadRow[3]        ; 2       ;
; game_fsm:u_game_fsm|btn0_prev           ; 1       ;
; Total number of inverted registers = 10 ;         ;
+-----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 0 LEs                ; 6 LEs                  ; Yes        ; |gomoku|game_fsm:u_game_fsm|cursor_row[2]              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 0 LEs                ; 6 LEs                  ; Yes        ; |gomoku|game_fsm:u_game_fsm|cursor_col[1]              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |gomoku|turn_timer:u_turn_timer|sec_left[2]            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |gomoku|game_fsm:u_game_fsm|place_result[1]            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |gomoku|turn_timer:u_turn_timer|count[6]               ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |gomoku|keypad_onepress_cdc:u_key_onepress|miss_cnt[0] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |gomoku|turn_timer:u_turn_timer|sec_left[0]            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |gomoku|dotmatrix_check:u_dot1|pattern[3]              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |gomoku|win_checker:u_win|Mux318                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |gomoku|win_checker:u_win|Mux33                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |gomoku|win_checker:u_win|Mux33                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |gomoku|win_checker:u_win|Mux13                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |gomoku|win_checker:u_win|Mux62                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |gomoku|win_checker:u_win|Mux68                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |gomoku|win_checker:u_win|count                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |gomoku|win_checker:u_win|stop                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |gomoku|win_checker:u_win|count                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |gomoku|win_checker:u_win|count                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |gomoku|win_checker:u_win|stop                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |gomoku|win_checker:u_win|stop                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |gomoku|win_checker:u_win|count                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |gomoku|win_checker:u_win|stop                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |gomoku|win_checker:u_win|count                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |gomoku|win_checker:u_win|count                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |gomoku|win_checker:u_win|count                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |gomoku|win_checker:u_win|count                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |gomoku|win_checker:u_win|count                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |gomoku|win_checker:u_win|stop                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |gomoku|win_checker:u_win|count                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |gomoku|win_checker:u_win|count                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |gomoku|vga_display:u_vga|VGA_R[1]                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |gomoku|win_checker:u_win|Mux44                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |gomoku|win_checker:u_win|Mux37                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |gomoku|win_checker:u_win|Mux33                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |gomoku|win_checker:u_win|Mux33                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |gomoku|win_checker:u_win|Mux33                        ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |gomoku|win_checker:u_win|Mux263                       ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |gomoku|win_checker:u_win|Mux127                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |gomoku|win_checker:u_win|Mux216                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |gomoku|win_checker:u_win|Mux76                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |gomoku|win_checker:u_win|Mux67                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |gomoku|win_checker:u_win|Mux55                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |gomoku|vga_display:u_vga|VGA_G[0]                     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |gomoku|win_checker:u_win|Mux361                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |gomoku|win_checker:u_win|Mux497                       ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |gomoku|win_checker:u_win|Mux284                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |gomoku|win_checker:u_win|Mux284                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |gomoku|win_checker:u_win|Mux284                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |gomoku|win_checker:u_win|Mux149                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |gomoku|win_checker:u_win|Mux148                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |gomoku|win_checker:u_win|Mux217                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |gomoku|win_checker:u_win|Mux217                       ;
; 6:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; No         ; |gomoku|win_checker:u_win|Mux531                       ;
; 6:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; No         ; |gomoku|win_checker:u_win|Mux42                        ;
; 5:1                ; 6 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |gomoku|win_checker:u_win|Mux38                        ;
; 5:1                ; 6 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |gomoku|win_checker:u_win|Mux46                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |gomoku|win_checker:u_win|Mux285                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |gomoku|win_checker:u_win|Mux285                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |gomoku|win_checker:u_win|Mux149                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |gomoku|win_checker:u_win|Mux149                       ;
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |gomoku|win_checker:u_win|Mux251                       ;
; 11:1               ; 4 bits    ; 28 LEs        ; 24 LEs               ; 4 LEs                  ; No         ; |gomoku|dotmatrix_winner:u_dot2|pattern[5]             ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |gomoku|win_checker:u_win|Mux284                       ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |gomoku|win_checker:u_win|Mux148                       ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |gomoku|win_checker:u_win|Mux216                       ;
; 10:1               ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |gomoku|win_checker:u_win|Mux428                       ;
; 10:1               ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |gomoku|win_checker:u_win|Mux325                       ;
; 12:1               ; 16 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; No         ; |gomoku|win_checker:u_win|Mux115                       ;
; 12:1               ; 16 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; No         ; |gomoku|win_checker:u_win|Mux250                       ;
; 20:1               ; 8 bits    ; 104 LEs       ; 96 LEs               ; 8 LEs                  ; No         ; |gomoku|win_checker:u_win|Mux182                       ;
; 20:1               ; 8 bits    ; 104 LEs       ; 96 LEs               ; 8 LEs                  ; No         ; |gomoku|win_checker:u_win|Mux318                       ;
; 256:1              ; 2 bits    ; 340 LEs       ; 340 LEs              ; 0 LEs                  ; No         ; |gomoku|vga_display:u_vga|Mux33                        ;
; 256:1              ; 2 bits    ; 340 LEs       ; 340 LEs              ; 0 LEs                  ; No         ; |gomoku|board_mem:u_board_mem|Mux33                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: keypad_onepress_cdc:u_key_onepress ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; RELEASE_TH     ; 110   ; Unsigned Binary                                        ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_display:u_vga|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                  ;
; LPM_WIDTHD             ; 5              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_mll ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_display:u_vga|lpm_divide:Mod1 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                  ;
; LPM_WIDTHD             ; 5              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_mll ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_display:u_vga|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                  ;
; LPM_WIDTHD             ; 5              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_jtl ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_display:u_vga|lpm_divide:Div1 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                  ;
; LPM_WIDTHD             ; 5              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_jtl ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_bkl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_8sl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "freqDiv:u_freqDiv"                                                                      ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; clk_7seg ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 63                          ;
; cycloneiii_ff         ; 708                         ;
;     CLR               ; 46                          ;
;     CLR SCLR          ; 65                          ;
;     ENA CLR           ; 557                         ;
;     ENA CLR SCLR      ; 32                          ;
;     ENA CLR SLD       ; 8                           ;
; cycloneiii_lcell_comb ; 4186                        ;
;     arith             ; 277                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 152                         ;
;         3 data inputs ; 124                         ;
;     normal            ; 3909                        ;
;         0 data inputs ; 41                          ;
;         1 data inputs ; 299                         ;
;         2 data inputs ; 241                         ;
;         3 data inputs ; 1002                        ;
;         4 data inputs ; 2326                        ;
;                       ;                             ;
; Max LUT depth         ; 28.10                       ;
; Average LUT depth     ; 16.50                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Jan 06 16:35:50 2026
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off gomoku -c gomoku
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Warning (12090): Entity "freqDiv" obtained from "gomoku.v" instead of from Quartus Prime megafunction library File: C:/Users/sd048/Downloads/FinalProj_last/gomoku.v Line: 358
Info (12021): Found 12 design units, including 12 entities, in source file gomoku.v
    Info (12023): Found entity 1: gomoku File: C:/Users/sd048/Downloads/FinalProj_last/gomoku.v Line: 23
    Info (12023): Found entity 2: checkPad File: C:/Users/sd048/Downloads/FinalProj_last/gomoku.v Line: 288
    Info (12023): Found entity 3: freqDiv File: C:/Users/sd048/Downloads/FinalProj_last/gomoku.v Line: 358
    Info (12023): Found entity 4: game_fsm File: C:/Users/sd048/Downloads/FinalProj_last/gomoku.v Line: 426
    Info (12023): Found entity 5: board_mem File: C:/Users/sd048/Downloads/FinalProj_last/gomoku.v Line: 559
    Info (12023): Found entity 6: win_checker File: C:/Users/sd048/Downloads/FinalProj_last/gomoku.v Line: 603
    Info (12023): Found entity 7: vga_display File: C:/Users/sd048/Downloads/FinalProj_last/gomoku.v Line: 695
    Info (12023): Found entity 8: dotmatrix_check File: C:/Users/sd048/Downloads/FinalProj_last/gomoku.v Line: 858
    Info (12023): Found entity 9: dotmatrix_winner File: C:/Users/sd048/Downloads/FinalProj_last/gomoku.v Line: 904
    Info (12023): Found entity 10: sevenseg_digit File: C:/Users/sd048/Downloads/FinalProj_last/gomoku.v Line: 952
    Info (12023): Found entity 11: turn_timer File: C:/Users/sd048/Downloads/FinalProj_last/gomoku.v Line: 983
    Info (12023): Found entity 12: keypad_onepress_cdc File: C:/Users/sd048/Downloads/FinalProj_last/gomoku.v Line: 1042
Info (12127): Elaborating entity "gomoku" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at gomoku.v(199): truncated value with size 7 to match size of target (4) File: C:/Users/sd048/Downloads/FinalProj_last/gomoku.v Line: 199
Warning (10230): Verilog HDL assignment warning at gomoku.v(200): truncated value with size 7 to match size of target (4) File: C:/Users/sd048/Downloads/FinalProj_last/gomoku.v Line: 200
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "board_snapshot" into its bus
Info (12128): Elaborating entity "freqDiv" for hierarchy "freqDiv:u_freqDiv" File: C:/Users/sd048/Downloads/FinalProj_last/gomoku.v Line: 122
Info (12128): Elaborating entity "checkPad" for hierarchy "checkPad:u_checkPad" File: C:/Users/sd048/Downloads/FinalProj_last/gomoku.v Line: 134
Info (12128): Elaborating entity "keypad_onepress_cdc" for hierarchy "keypad_onepress_cdc:u_key_onepress" File: C:/Users/sd048/Downloads/FinalProj_last/gomoku.v Line: 151
Info (12128): Elaborating entity "game_fsm" for hierarchy "game_fsm:u_game_fsm" File: C:/Users/sd048/Downloads/FinalProj_last/gomoku.v Line: 178
Info (12128): Elaborating entity "turn_timer" for hierarchy "turn_timer:u_turn_timer" File: C:/Users/sd048/Downloads/FinalProj_last/gomoku.v Line: 190
Info (12128): Elaborating entity "sevenseg_digit" for hierarchy "sevenseg_digit:u_7seg0" File: C:/Users/sd048/Downloads/FinalProj_last/gomoku.v Line: 202
Info (12128): Elaborating entity "board_mem" for hierarchy "board_mem:u_board_mem" File: C:/Users/sd048/Downloads/FinalProj_last/gomoku.v Line: 217
Warning (10240): Verilog HDL Always Construct warning at gomoku.v(574): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: C:/Users/sd048/Downloads/FinalProj_last/gomoku.v Line: 574
Warning (10240): Verilog HDL Always Construct warning at gomoku.v(574): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct File: C:/Users/sd048/Downloads/FinalProj_last/gomoku.v Line: 574
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "board" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "board" into its bus
Info (12128): Elaborating entity "win_checker" for hierarchy "win_checker:u_win" File: C:/Users/sd048/Downloads/FinalProj_last/gomoku.v Line: 228
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "board" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "board" into its bus
Info (12128): Elaborating entity "vga_display" for hierarchy "vga_display:u_vga" File: C:/Users/sd048/Downloads/FinalProj_last/gomoku.v Line: 245
Warning (10230): Verilog HDL assignment warning at gomoku.v(753): truncated value with size 32 to match size of target (10) File: C:/Users/sd048/Downloads/FinalProj_last/gomoku.v Line: 753
Warning (10230): Verilog HDL assignment warning at gomoku.v(754): truncated value with size 32 to match size of target (10) File: C:/Users/sd048/Downloads/FinalProj_last/gomoku.v Line: 754
Warning (10230): Verilog HDL assignment warning at gomoku.v(756): truncated value with size 32 to match size of target (4) File: C:/Users/sd048/Downloads/FinalProj_last/gomoku.v Line: 756
Warning (10230): Verilog HDL assignment warning at gomoku.v(757): truncated value with size 32 to match size of target (4) File: C:/Users/sd048/Downloads/FinalProj_last/gomoku.v Line: 757
Warning (10230): Verilog HDL assignment warning at gomoku.v(759): truncated value with size 32 to match size of target (6) File: C:/Users/sd048/Downloads/FinalProj_last/gomoku.v Line: 759
Warning (10230): Verilog HDL assignment warning at gomoku.v(760): truncated value with size 32 to match size of target (6) File: C:/Users/sd048/Downloads/FinalProj_last/gomoku.v Line: 760
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "board" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "board" into its bus
Info (12128): Elaborating entity "dotmatrix_check" for hierarchy "dotmatrix_check:u_dot1" File: C:/Users/sd048/Downloads/FinalProj_last/gomoku.v Line: 266
Info (12128): Elaborating entity "dotmatrix_winner" for hierarchy "dotmatrix_winner:u_dot2" File: C:/Users/sd048/Downloads/FinalProj_last/gomoku.v Line: 273
Info (278001): Inferred 6 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_display:u_vga|Mod0" File: C:/Users/sd048/Downloads/FinalProj_last/gomoku.v Line: 759
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_display:u_vga|Mod1" File: C:/Users/sd048/Downloads/FinalProj_last/gomoku.v Line: 760
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_display:u_vga|Div0" File: C:/Users/sd048/Downloads/FinalProj_last/gomoku.v Line: 756
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_display:u_vga|Div1" File: C:/Users/sd048/Downloads/FinalProj_last/gomoku.v Line: 757
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0" File: C:/Users/sd048/Downloads/FinalProj_last/gomoku.v Line: 200
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0" File: C:/Users/sd048/Downloads/FinalProj_last/gomoku.v Line: 199
Info (12130): Elaborated megafunction instantiation "vga_display:u_vga|lpm_divide:Mod0" File: C:/Users/sd048/Downloads/FinalProj_last/gomoku.v Line: 759
Info (12133): Instantiated megafunction "vga_display:u_vga|lpm_divide:Mod0" with the following parameter: File: C:/Users/sd048/Downloads/FinalProj_last/gomoku.v Line: 759
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_mll.tdf
    Info (12023): Found entity 1: lpm_divide_mll File: C:/Users/sd048/Downloads/FinalProj_last/db/lpm_divide_mll.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf
    Info (12023): Found entity 1: sign_div_unsign_llh File: C:/Users/sd048/Downloads/FinalProj_last/db/sign_div_unsign_llh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_khe.tdf
    Info (12023): Found entity 1: alt_u_div_khe File: C:/Users/sd048/Downloads/FinalProj_last/db/alt_u_div_khe.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: C:/Users/sd048/Downloads/FinalProj_last/db/add_sub_t3c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: C:/Users/sd048/Downloads/FinalProj_last/db/add_sub_u3c.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "vga_display:u_vga|lpm_divide:Div0" File: C:/Users/sd048/Downloads/FinalProj_last/gomoku.v Line: 756
Info (12133): Instantiated megafunction "vga_display:u_vga|lpm_divide:Div0" with the following parameter: File: C:/Users/sd048/Downloads/FinalProj_last/gomoku.v Line: 756
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_jtl.tdf
    Info (12023): Found entity 1: lpm_divide_jtl File: C:/Users/sd048/Downloads/FinalProj_last/db/lpm_divide_jtl.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod0" File: C:/Users/sd048/Downloads/FinalProj_last/gomoku.v Line: 200
Info (12133): Instantiated megafunction "lpm_divide:Mod0" with the following parameter: File: C:/Users/sd048/Downloads/FinalProj_last/gomoku.v Line: 200
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_bkl.tdf
    Info (12023): Found entity 1: lpm_divide_bkl File: C:/Users/sd048/Downloads/FinalProj_last/db/lpm_divide_bkl.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf
    Info (12023): Found entity 1: sign_div_unsign_akh File: C:/Users/sd048/Downloads/FinalProj_last/db/sign_div_unsign_akh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_uee.tdf
    Info (12023): Found entity 1: alt_u_div_uee File: C:/Users/sd048/Downloads/FinalProj_last/db/alt_u_div_uee.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div0" File: C:/Users/sd048/Downloads/FinalProj_last/gomoku.v Line: 199
Info (12133): Instantiated megafunction "lpm_divide:Div0" with the following parameter: File: C:/Users/sd048/Downloads/FinalProj_last/gomoku.v Line: 199
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_8sl.tdf
    Info (12023): Found entity 1: lpm_divide_8sl File: C:/Users/sd048/Downloads/FinalProj_last/db/lpm_divide_8sl.tdf Line: 24
Info (13000): Registers with preset signals will power-up high File: C:/Users/sd048/Downloads/FinalProj_last/gomoku.v Line: 705
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "vga_display:u_vga|lpm_divide:Div1|lpm_divide_jtl:auto_generated|sign_div_unsign_llh:divider|alt_u_div_khe:divider|add_sub_5_result_int[0]~12" File: C:/Users/sd048/Downloads/FinalProj_last/db/alt_u_div_khe.tdf Line: 51
    Info (17048): Logic cell "vga_display:u_vga|lpm_divide:Div0|lpm_divide_jtl:auto_generated|sign_div_unsign_llh:divider|alt_u_div_khe:divider|add_sub_4_result_int[0]~10" File: C:/Users/sd048/Downloads/FinalProj_last/db/alt_u_div_khe.tdf Line: 46
    Info (17048): Logic cell "vga_display:u_vga|lpm_divide:Mod0|lpm_divide_mll:auto_generated|sign_div_unsign_llh:divider|alt_u_div_khe:divider|add_sub_4_result_int[0]~10" File: C:/Users/sd048/Downloads/FinalProj_last/db/alt_u_div_khe.tdf Line: 46
    Info (17048): Logic cell "vga_display:u_vga|lpm_divide:Mod1|lpm_divide_mll:auto_generated|sign_div_unsign_llh:divider|alt_u_div_khe:divider|add_sub_5_result_int[0]~12" File: C:/Users/sd048/Downloads/FinalProj_last/db/alt_u_div_khe.tdf Line: 51
    Info (17048): Logic cell "lpm_divide:Mod0|lpm_divide_bkl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_uee:divider|add_sub_6_result_int[0]~0" File: C:/Users/sd048/Downloads/FinalProj_last/db/alt_u_div_uee.tdf Line: 56
    Info (17048): Logic cell "lpm_divide:Mod0|lpm_divide_bkl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_uee:divider|add_sub_5_result_int[0]~10" File: C:/Users/sd048/Downloads/FinalProj_last/db/alt_u_div_uee.tdf Line: 51
    Info (17048): Logic cell "lpm_divide:Div0|lpm_divide_8sl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_uee:divider|add_sub_5_result_int[0]~10" File: C:/Users/sd048/Downloads/FinalProj_last/db/alt_u_div_uee.tdf Line: 51
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4514 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 56 output pins
    Info (21061): Implemented 4451 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 4885 megabytes
    Info: Processing ended: Tue Jan 06 16:36:07 2026
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:26


