<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
rc: 1 (means success: 0)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p724.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p724.sv</a>
defines: 
time_elapsed: 2.100s
ram usage: 39684 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp190ng2ue/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p724.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p724.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p724.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p724.sv:1</a>: No timescale set for &#34;top&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p724.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p724.sv:5</a>: No timescale set for &#34;m&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p724.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p724.sv:5</a>: Compile module &#34;work@m&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p724.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p724.sv:1</a>: Compile module &#34;work@top&#34;.

[ERR:UH0701] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p724.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p724.sv:26</a>: Unsupported statement &#34;&lt;n&lt;&gt; u&lt;298&gt; t&lt;Concurrent_assertion_statement&gt; p&lt;299&gt; c&lt;297&gt; l&lt;26&gt;&gt; C1: cover property(e)
&#34;.

[ERR:UH0701] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p724.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p724.sv:26</a>: Unsupported statement &#34;&lt;n&lt;C1&gt; u&lt;263&gt; t&lt;StringConst&gt; p&lt;301&gt; s&lt;300&gt; l&lt;26&gt;&gt; C1: cover property(e)
&#34;.

[ERR:UH0701] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p724.sv.html#l-38" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p724.sv:38</a>: Unsupported statement &#34;&lt;n&lt;&gt; u&lt;387&gt; t&lt;Concurrent_assertion_statement&gt; p&lt;388&gt; c&lt;386&gt; l&lt;38&gt;&gt; C2: cover property(f)
&#34;.

[ERR:UH0701] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p724.sv.html#l-38" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p724.sv:38</a>: Unsupported statement &#34;&lt;n&lt;C2&gt; u&lt;352&gt; t&lt;StringConst&gt; p&lt;390&gt; s&lt;389&gt; l&lt;38&gt;&gt; C2: cover property(f)
&#34;.

[ERR:UH0701] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p724.sv.html#l-47" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p724.sv:47</a>: Unsupported statement &#34;&lt;n&lt;&gt; u&lt;477&gt; t&lt;Concurrent_assertion_statement&gt; p&lt;478&gt; c&lt;476&gt; l&lt;47&gt;&gt; C3: cover property(f)
&#34;.

[ERR:UH0701] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p724.sv.html#l-47" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p724.sv:47</a>: Unsupported statement &#34;&lt;n&lt;C3&gt; u&lt;442&gt; t&lt;StringConst&gt; p&lt;480&gt; s&lt;479&gt; l&lt;47&gt;&gt; C3: cover property(f)
&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p724.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p724.sv:1</a>: Top level module &#34;work@top&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 6
[WARNING] : 2
[   NOTE] : 5
+ cat /tmpfs/tmp/tmp190ng2ue/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_top
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp190ng2ue/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp190ng2ue/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@top)
 |vpiName:work@top
 |uhdmallPackages:
 \_package: builtin, parent:work@top
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@m, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p724.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p724.sv</a>, line:5, parent:work@top
   |vpiDefName:work@m
   |vpiFullName:work@m
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_named_begin: (B1), line:9
       |vpiName:B1
       |vpiFullName:work@m.B1
       |vpiStmt:
       \_immediate_assert: , line:10, parent:B1
         |vpiExpr:
         \_ref_obj: (a), line:10
           |vpiName:a
           |vpiFullName:work@m.B1.a
       |vpiStmt:
       \_immediate_assert: (A1), line:11, parent:B1
         |vpiName:A1
         |vpiExpr:
         \_ref_obj: (a), line:11, parent:A1
           |vpiName:a
           |vpiFullName:work@m.B1.A1.a
         |vpiStmt:
         \_begin: , line:12, parent:A1
           |vpiFullName:work@m.B1.A1
           |vpiStmt:
           \_assign_stmt: 
             |vpiLhs:
             \_bit_var: (d), line:13
               |vpiName:d
               |vpiFullName:work@m.B1.A1.d
           |vpiStmt:
           \_assignment: , line:14
             |vpiOpType:82
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (d), line:14
               |vpiName:d
               |vpiFullName:work@m.B1.A1.d
             |vpiRhs:
             \_operation: , line:14
               |vpiOpType:30
               |vpiOperand:
               \_ref_obj: (a), line:14
                 |vpiName:a
                 |vpiFullName:work@m.B1.A1.a
               |vpiOperand:
               \_ref_obj: (b), line:14
                 |vpiName:b
                 |vpiFullName:work@m.B1.A1.b
         |vpiElseStmt:
         \_named_begin: (B2), line:17, parent:A1
           |vpiName:B2
           |vpiFullName:work@m.B1.A1.B2
           |vpiStmt:
           \_assign_stmt: , parent:B2
             |vpiLhs:
             \_bit_var: (d), line:18
               |vpiName:d
               |vpiFullName:work@m.B1.A1.B2.d
           |vpiStmt:
           \_assignment: , line:19, parent:B2
             |vpiOpType:82
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (d), line:19
               |vpiName:d
               |vpiFullName:work@m.B1.A1.B2.d
             |vpiRhs:
             \_operation: , line:19
               |vpiOpType:30
               |vpiOperand:
               \_ref_obj: (a), line:19
                 |vpiName:a
                 |vpiFullName:work@m.B1.A1.B2.a
               |vpiOperand:
               \_ref_obj: (b), line:19
                 |vpiName:b
                 |vpiFullName:work@m.B1.A1.B2.b
   |vpiProcess:
   \_always: , line:24
     |vpiAlwaysType:3
     |vpiStmt:
     \_event_control: , line:24
       |vpiCondition:
       \_operation: , line:24
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clk), line:24
           |vpiName:clk
           |vpiFullName:work@m.clk
       |vpiStmt:
       \_begin: , line:24
         |vpiFullName:work@m
         |vpiStmt:
         \_assignment: , line:25
           |vpiOpType:82
           |vpiLhs:
           \_ref_obj: (e), line:25
             |vpiName:e
             |vpiFullName:work@m.e
           |vpiRhs:
           \_operation: , line:25
             |vpiOpType:26
             |vpiOperand:
             \_ref_obj: (a), line:25
               |vpiName:a
               |vpiFullName:work@m.a
             |vpiOperand:
             \_ref_obj: (c), line:25
               |vpiName:c
               |vpiFullName:work@m.c
   |vpiProcess:
   \_always: , line:34
     |vpiAlwaysType:3
     |vpiStmt:
     \_event_control: , line:34
       |vpiCondition:
       \_operation: , line:34
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clk), line:34
           |vpiName:clk
           |vpiFullName:work@m.clk
       |vpiStmt:
       \_begin: , line:34
         |vpiFullName:work@m
         |vpiStmt:
         \_assign_stmt: 
           |vpiLhs:
           \_logic_var: (f), line:36
             |vpiName:f
             |vpiFullName:work@m.f
             |vpiConstantVariable:1
         |vpiStmt:
         \_assignment: , line:37
           |vpiOpType:82
           |vpiLhs:
           \_ref_obj: (f), line:37
             |vpiName:f
             |vpiFullName:work@m.f
           |vpiRhs:
           \_operation: , line:37
             |vpiOpType:26
             |vpiOperand:
             \_ref_obj: (a), line:37
               |vpiName:a
               |vpiFullName:work@m.a
             |vpiOperand:
             \_ref_obj: (c), line:37
               |vpiName:c
               |vpiFullName:work@m.c
   |vpiProcess:
   \_always: , line:44
     |vpiAlwaysType:3
     |vpiStmt:
     \_event_control: , line:44
       |vpiCondition:
       \_operation: , line:44
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clk), line:44
           |vpiName:clk
           |vpiFullName:work@m.clk
       |vpiStmt:
       \_named_begin: (B2), line:44
         |vpiName:B2
         |vpiFullName:work@m.B2
         |vpiStmt:
         \_assign_stmt: , parent:B2
           |vpiLhs:
           \_logic_var: (f), line:45
             |vpiName:f
             |vpiFullName:work@m.B2.f
             |vpiConstantVariable:1
         |vpiStmt:
         \_assignment: , line:46, parent:B2
           |vpiOpType:82
           |vpiLhs:
           \_ref_obj: (f), line:46
             |vpiName:f
             |vpiFullName:work@m.B2.f
           |vpiRhs:
           \_operation: , line:46
             |vpiOpType:26
             |vpiOperand:
             \_ref_obj: (a), line:46
               |vpiName:a
               |vpiFullName:work@m.B2.a
             |vpiOperand:
             \_ref_obj: (c), line:46
               |vpiName:c
               |vpiFullName:work@m.B2.c
   |vpiPort:
   \_port: (clk), line:5
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:5
         |vpiName:clk
         |vpiFullName:work@m.clk
         |vpiNetType:36
   |vpiPort:
   \_port: (a), line:5
     |vpiName:a
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a), line:5
         |vpiName:a
         |vpiFullName:work@m.a
   |vpiPort:
   \_port: (b), line:5
     |vpiName:b
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (b), line:5
         |vpiName:b
         |vpiFullName:work@m.b
   |vpiPort:
   \_port: (c), line:5
     |vpiName:c
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (c), line:5
         |vpiName:c
         |vpiFullName:work@m.c
   |vpiNet:
   \_logic_net: (clk), line:5
   |vpiNet:
   \_logic_net: (a), line:5
   |vpiNet:
   \_logic_net: (b), line:5
   |vpiNet:
   \_logic_net: (c), line:5
   |vpiNet:
   \_logic_net: (e), line:23
     |vpiName:e
     |vpiFullName:work@m.e
     |vpiNetType:36
 |uhdmallModules:
 \_module: work@top, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p724.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p724.sv</a>, line:1, parent:work@top
   |vpiDefName:work@top
   |vpiFullName:work@top
   |vpiNet:
   \_logic_net: (clk), line:2
     |vpiName:clk
     |vpiFullName:work@top.clk
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (x), line:2
     |vpiName:x
     |vpiFullName:work@top.x
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (y), line:2
     |vpiName:y
     |vpiFullName:work@top.y
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (z), line:2
     |vpiName:z
     |vpiFullName:work@top.z
     |vpiNetType:36
 |uhdmtopModules:
 \_module: work@top (work@top), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p724.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p724.sv</a>, line:1
   |vpiDefName:work@top
   |vpiName:work@top
   |vpiModule:
   \_module: work@m (m_i), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p724.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p724.sv</a>, line:3, parent:work@top
     |vpiDefName:work@m
     |vpiName:m_i
     |vpiFullName:work@top.m_i
     |vpiPort:
     \_port: (clk), line:5, parent:m_i
       |vpiName:clk
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (clk)
         |vpiName:clk
         |vpiActual:
         \_logic_net: (clk), line:2, parent:work@top
           |vpiName:clk
           |vpiFullName:work@top.clk
           |vpiNetType:36
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (clk), line:5, parent:m_i
           |vpiName:clk
           |vpiFullName:work@top.m_i.clk
           |vpiNetType:36
     |vpiPort:
     \_port: (a), line:5, parent:m_i
       |vpiName:a
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (x)
         |vpiName:x
         |vpiActual:
         \_logic_net: (x), line:2, parent:work@top
           |vpiName:x
           |vpiFullName:work@top.x
           |vpiNetType:36
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (a), line:5, parent:m_i
           |vpiName:a
           |vpiFullName:work@top.m_i.a
     |vpiPort:
     \_port: (b), line:5, parent:m_i
       |vpiName:b
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (y)
         |vpiName:y
         |vpiActual:
         \_logic_net: (y), line:2, parent:work@top
           |vpiName:y
           |vpiFullName:work@top.y
           |vpiNetType:36
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (b), line:5, parent:m_i
           |vpiName:b
           |vpiFullName:work@top.m_i.b
     |vpiPort:
     \_port: (c), line:5, parent:m_i
       |vpiName:c
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (z)
         |vpiName:z
         |vpiActual:
         \_logic_net: (z), line:2, parent:work@top
           |vpiName:z
           |vpiFullName:work@top.z
           |vpiNetType:36
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (c), line:5, parent:m_i
           |vpiName:c
           |vpiFullName:work@top.m_i.c
     |vpiNet:
     \_logic_net: (clk), line:5, parent:m_i
     |vpiNet:
     \_logic_net: (a), line:5, parent:m_i
     |vpiNet:
     \_logic_net: (b), line:5, parent:m_i
     |vpiNet:
     \_logic_net: (c), line:5, parent:m_i
     |vpiNet:
     \_logic_net: (e), line:23, parent:m_i
       |vpiName:e
       |vpiFullName:work@top.m_i.e
       |vpiNetType:36
     |vpiInstance:
     \_module: work@top (work@top), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p724.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p724.sv</a>, line:1
   |vpiNet:
   \_logic_net: (clk), line:2, parent:work@top
   |vpiNet:
   \_logic_net: (x), line:2, parent:work@top
   |vpiNet:
   \_logic_net: (y), line:2, parent:work@top
   |vpiNet:
   \_logic_net: (z), line:2, parent:work@top
Object: \work_top of type 3000
Object: \work_top of type 32
Object: \m_i of type 32
Object: \clk of type 44
Object: \a of type 44
Object: \b of type 44
Object: \c of type 44
Object: \clk of type 36
Object: \a of type 36
Object: \b of type 36
Object: \c of type 36
Object: \e of type 36
Object: \clk of type 36
Object: \x of type 36
Object: \y of type 36
Object: \z of type 36
Object: \work_m of type 32
Object: \clk of type 44
Object: \a of type 44
Object: \b of type 44
Object: \c of type 44
Object:  of type 24
Object: \B1 of type 33
Object:  of type 665
ERROR: Encountered unhandled object type: 665

</pre>
</body>