

================================================================
== Vivado HLS Report for 'rgb2yuv'
================================================================
* Date:           Wed Jan 22 13:12:15 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        float_test
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-fsgd2104-3-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    ?|    ?|    ?|    ?| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+-----+-----+-----+-----+---------+
        |                         |                      |  Latency  |  Interval | Pipeline|
        |         Instance        |        Module        | min | max | min | max |   Type  |
        +-------------------------+----------------------+-----+-----+-----+-----+---------+
        |Loop_2_proc_U0           |Loop_2_proc           |    ?|    ?|    ?|    ?|   none  |
        |Loop_1_proc_U0           |Loop_1_proc           |    ?|    ?|    ?|    ?|   none  |
        |Loop_3_proc_U0           |Loop_3_proc           |    ?|    ?|    ?|    ?|   none  |
        |Block_arrayctor_loop_U0  |Block_arrayctor_loop  |    0|    0|    0|    0|   none  |
        +-------------------------+----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+---------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+-----------------+---------+-------+---------+---------+-----+
|DSP              |        -|      -|        -|        -|    -|
|Expression       |        -|      -|        0|       30|    -|
|FIFO             |        0|      -|      525|     4611|    -|
|Instance         |       30|    144|    42345|   277671|    -|
|Memory           |        -|      -|        -|        -|    -|
|Multiplexer      |        -|      -|        -|       36|    -|
|Register         |        -|      -|        6|        -|    -|
+-----------------+---------+-------+---------+---------+-----+
|Total            |       30|    144|    42876|   282348|    0|
+-----------------+---------+-------+---------+---------+-----+
|Available        |     4320|   6840|  2364480|  1182240|  960|
+-----------------+---------+-------+---------+---------+-----+
|Utilization (%)  |    ~0   |      2|        1|       23|    0|
+-----------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+-----------------------+---------+-------+-------+--------+
    |         Instance        |         Module        | BRAM_18K| DSP48E|   FF  |   LUT  |
    +-------------------------+-----------------------+---------+-------+-------+--------+
    |Block_arrayctor_loop_U0  |Block_arrayctor_loop   |        0|      0|      3|     187|
    |Loop_1_proc_U0           |Loop_1_proc            |        0|      0|   1891|     828|
    |Loop_2_proc_U0           |Loop_2_proc            |        0|    144|  36843|  273726|
    |Loop_3_proc_U0           |Loop_3_proc            |        0|      0|   1891|     857|
    |rgb2yuv_control_s_axi_U  |rgb2yuv_control_s_axi  |        0|      0|    302|     488|
    |rgb2yuv_gmem_m_axi_U     |rgb2yuv_gmem_m_axi     |       30|      0|   1415|    1585|
    +-------------------------+-----------------------+---------+-------+-------+--------+
    |Total                    |                       |       30|    144|  42345|  277671|
    +-------------------------+-----------------------+---------+-------+-------+--------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------+---------+---+----+------+-----+---------+
    |       Name      | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +-----------------+---------+---+----+------+-----+---------+
    |b_V_c_U          |        0|  5|  44|     2|   32|       64|
    |g_V_c_U          |        0|  5|  44|     2|   32|       64|
    |input_b_0_V_U    |        0|  5|  44|     2|   32|       64|
    |input_b_10_V_U   |        0|  5|  44|     2|   32|       64|
    |input_b_11_V_U   |        0|  5|  44|     2|   32|       64|
    |input_b_12_V_U   |        0|  5|  44|     2|   32|       64|
    |input_b_13_V_U   |        0|  5|  44|     2|   32|       64|
    |input_b_14_V_U   |        0|  5|  44|     2|   32|       64|
    |input_b_15_V_U   |        0|  5|  44|     2|   32|       64|
    |input_b_1_V_U    |        0|  5|  44|     2|   32|       64|
    |input_b_2_V_U    |        0|  5|  44|     2|   32|       64|
    |input_b_3_V_U    |        0|  5|  44|     2|   32|       64|
    |input_b_4_V_U    |        0|  5|  44|     2|   32|       64|
    |input_b_5_V_U    |        0|  5|  44|     2|   32|       64|
    |input_b_6_V_U    |        0|  5|  44|     2|   32|       64|
    |input_b_7_V_U    |        0|  5|  44|     2|   32|       64|
    |input_b_8_V_U    |        0|  5|  44|     2|   32|       64|
    |input_b_9_V_U    |        0|  5|  44|     2|   32|       64|
    |input_g_0_V_U    |        0|  5|  44|     2|   32|       64|
    |input_g_10_V_U   |        0|  5|  44|     2|   32|       64|
    |input_g_11_V_U   |        0|  5|  44|     2|   32|       64|
    |input_g_12_V_U   |        0|  5|  44|     2|   32|       64|
    |input_g_13_V_U   |        0|  5|  44|     2|   32|       64|
    |input_g_14_V_U   |        0|  5|  44|     2|   32|       64|
    |input_g_15_V_U   |        0|  5|  44|     2|   32|       64|
    |input_g_1_V_U    |        0|  5|  44|     2|   32|       64|
    |input_g_2_V_U    |        0|  5|  44|     2|   32|       64|
    |input_g_3_V_U    |        0|  5|  44|     2|   32|       64|
    |input_g_4_V_U    |        0|  5|  44|     2|   32|       64|
    |input_g_5_V_U    |        0|  5|  44|     2|   32|       64|
    |input_g_6_V_U    |        0|  5|  44|     2|   32|       64|
    |input_g_7_V_U    |        0|  5|  44|     2|   32|       64|
    |input_g_8_V_U    |        0|  5|  44|     2|   32|       64|
    |input_g_9_V_U    |        0|  5|  44|     2|   32|       64|
    |input_r_0_V_U    |        0|  5|  44|     2|   32|       64|
    |input_r_10_V_U   |        0|  5|  44|     2|   32|       64|
    |input_r_11_V_U   |        0|  5|  44|     2|   32|       64|
    |input_r_12_V_U   |        0|  5|  44|     2|   32|       64|
    |input_r_13_V_U   |        0|  5|  44|     2|   32|       64|
    |input_r_14_V_U   |        0|  5|  44|     2|   32|       64|
    |input_r_15_V_U   |        0|  5|  44|     2|   32|       64|
    |input_r_1_V_U    |        0|  5|  44|     2|   32|       64|
    |input_r_2_V_U    |        0|  5|  44|     2|   32|       64|
    |input_r_3_V_U    |        0|  5|  44|     2|   32|       64|
    |input_r_4_V_U    |        0|  5|  44|     2|   32|       64|
    |input_r_5_V_U    |        0|  5|  44|     2|   32|       64|
    |input_r_6_V_U    |        0|  5|  44|     2|   32|       64|
    |input_r_7_V_U    |        0|  5|  44|     2|   32|       64|
    |input_r_8_V_U    |        0|  5|  44|     2|   32|       64|
    |input_r_9_V_U    |        0|  5|  44|     2|   32|       64|
    |output_u_0_V_U   |        0|  5|  44|     2|   32|       64|
    |output_u_10_V_U  |        0|  5|  44|     2|   32|       64|
    |output_u_11_V_U  |        0|  5|  44|     2|   32|       64|
    |output_u_12_V_U  |        0|  5|  44|     2|   32|       64|
    |output_u_13_V_U  |        0|  5|  44|     2|   32|       64|
    |output_u_14_V_U  |        0|  5|  44|     2|   32|       64|
    |output_u_15_V_U  |        0|  5|  44|     2|   32|       64|
    |output_u_1_V_U   |        0|  5|  44|     2|   32|       64|
    |output_u_2_V_U   |        0|  5|  44|     2|   32|       64|
    |output_u_3_V_U   |        0|  5|  44|     2|   32|       64|
    |output_u_4_V_U   |        0|  5|  44|     2|   32|       64|
    |output_u_5_V_U   |        0|  5|  44|     2|   32|       64|
    |output_u_6_V_U   |        0|  5|  44|     2|   32|       64|
    |output_u_7_V_U   |        0|  5|  44|     2|   32|       64|
    |output_u_8_V_U   |        0|  5|  44|     2|   32|       64|
    |output_u_9_V_U   |        0|  5|  44|     2|   32|       64|
    |output_v_0_V_U   |        0|  5|  44|     2|   32|       64|
    |output_v_10_V_U  |        0|  5|  44|     2|   32|       64|
    |output_v_11_V_U  |        0|  5|  44|     2|   32|       64|
    |output_v_12_V_U  |        0|  5|  44|     2|   32|       64|
    |output_v_13_V_U  |        0|  5|  44|     2|   32|       64|
    |output_v_14_V_U  |        0|  5|  44|     2|   32|       64|
    |output_v_15_V_U  |        0|  5|  44|     2|   32|       64|
    |output_v_1_V_U   |        0|  5|  44|     2|   32|       64|
    |output_v_2_V_U   |        0|  5|  44|     2|   32|       64|
    |output_v_3_V_U   |        0|  5|  44|     2|   32|       64|
    |output_v_4_V_U   |        0|  5|  44|     2|   32|       64|
    |output_v_5_V_U   |        0|  5|  44|     2|   32|       64|
    |output_v_6_V_U   |        0|  5|  44|     2|   32|       64|
    |output_v_7_V_U   |        0|  5|  44|     2|   32|       64|
    |output_v_8_V_U   |        0|  5|  44|     2|   32|       64|
    |output_v_9_V_U   |        0|  5|  44|     2|   32|       64|
    |output_y_0_V_U   |        0|  5|  44|     2|   32|       64|
    |output_y_10_V_U  |        0|  5|  44|     2|   32|       64|
    |output_y_11_V_U  |        0|  5|  44|     2|   32|       64|
    |output_y_12_V_U  |        0|  5|  44|     2|   32|       64|
    |output_y_13_V_U  |        0|  5|  44|     2|   32|       64|
    |output_y_14_V_U  |        0|  5|  44|     2|   32|       64|
    |output_y_15_V_U  |        0|  5|  44|     2|   32|       64|
    |output_y_1_V_U   |        0|  5|  44|     2|   32|       64|
    |output_y_2_V_U   |        0|  5|  44|     2|   32|       64|
    |output_y_3_V_U   |        0|  5|  44|     2|   32|       64|
    |output_y_4_V_U   |        0|  5|  44|     2|   32|       64|
    |output_y_5_V_U   |        0|  5|  44|     2|   32|       64|
    |output_y_6_V_U   |        0|  5|  44|     2|   32|       64|
    |output_y_7_V_U   |        0|  5|  44|     2|   32|       64|
    |output_y_8_V_U   |        0|  5|  44|     2|   32|       64|
    |output_y_9_V_U   |        0|  5|  44|     2|   32|       64|
    |r_V_c_U          |        0|  5|  44|     2|   32|       64|
    |tmp_loc_c4757_U  |        0|  5|  41|     2|   29|       58|
    |tmp_loc_c4758_U  |        0|  5|  41|     2|   29|       58|
    |tmp_loc_c_U      |        0|  5|  41|     2|   29|       58|
    |u_V_c_U          |        0|  5|  44|     4|   32|      128|
    |v_V_c_U          |        0|  5|  44|     4|   32|      128|
    |y_V_c_U          |        0|  5|  44|     4|   32|      128|
    +-----------------+---------+---+----+------+-----+---------+
    |Total            |        0|525|4611|   216| 3351|     6894|
    +-----------------+---------+---+----+------+-----+---------+

    * Expression: 
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |               Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |Block_arrayctor_loop_U0_ap_ready_count    |     +    |      0|  0|   9|           2|           1|
    |Loop_1_proc_U0_ap_ready_count             |     +    |      0|  0|   9|           2|           1|
    |Block_arrayctor_loop_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |Loop_1_proc_U0_ap_start                   |    and   |      0|  0|   2|           1|           1|
    |ap_idle                                   |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                             |    and   |      0|  0|   2|           1|           1|
    |ap_sync_Block_arrayctor_loop_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_Loop_1_proc_U0_ap_ready           |    or    |      0|  0|   2|           1|           1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                     |          |      0|  0|  30|          10|           8|
    +------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Block_arrayctor_loop_U0_ap_ready_count        |   9|          2|    2|          4|
    |Loop_1_proc_U0_ap_ready_count                 |   9|          2|    2|          4|
    |ap_sync_reg_Block_arrayctor_loop_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_Loop_1_proc_U0_ap_ready           |   9|          2|    1|          2|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         |  36|          8|    6|         12|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+---+----+-----+-----------+
    |                     Name                     | FF| LUT| Bits| Const Bits|
    +----------------------------------------------+---+----+-----+-----------+
    |Block_arrayctor_loop_U0_ap_ready_count        |  2|   0|    2|          0|
    |Loop_1_proc_U0_ap_ready_count                 |  2|   0|    2|          0|
    |ap_sync_reg_Block_arrayctor_loop_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_Loop_1_proc_U0_ap_ready           |  1|   0|    1|          0|
    +----------------------------------------------+---+----+-----+-----------+
    |Total                                         |  6|   0|    6|          0|
    +----------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWADDR   |  in |    7|    s_axi   |    control   |    scalar    |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control   |    scalar    |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARADDR   |  in |    7|    s_axi   |    control   |    scalar    |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control   |    scalar    |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control   |    scalar    |
|ap_clk                 |  in |    1| ap_ctrl_hs |    rgb2yuv   | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |    rgb2yuv   | return value |
|interrupt              | out |    1| ap_ctrl_hs |    rgb2yuv   | return value |
|m_axi_gmem_AWVALID     | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREADY     |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWADDR      | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWID        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLEN       | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWSIZE      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWBURST     | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLOCK      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWCACHE     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWPROT      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWQOS       | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREGION    | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWUSER      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WVALID      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WREADY      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WDATA       | out |  512|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WSTRB       | out |   64|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WLAST       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WID         | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WUSER       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARVALID     | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREADY     |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARADDR      | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARID        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLEN       | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARSIZE      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARBURST     | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLOCK      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARCACHE     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARPROT      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARQOS       | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREGION    | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARUSER      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RVALID      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RREADY      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RDATA       |  in |  512|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RLAST       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RID         |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RUSER       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RRESP       |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BVALID      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BREADY      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BRESP       |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BID         |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BUSER       |  in |    1|    m_axi   |     gmem     |    pointer   |
+-----------------------+-----+-----+------------+--------------+--------------+

