From d38bac52a486af7bcf68652875ada6d0d0103b90 Mon Sep 17 00:00:00 2001
From: Alex Dorchak <halfdome@fluke.com>
Date: Wed, 28 Jun 2017 10:10:52 -0700
Subject: [PATCH 70/70] Nighthawk device tree syntax fix.27

---
 arch/arm/boot/dts/Nighthawk_soc.dts | 19 ++++++++++++++++---
 1 file changed, 16 insertions(+), 3 deletions(-)

diff --git a/arch/arm/boot/dts/Nighthawk_soc.dts b/arch/arm/boot/dts/Nighthawk_soc.dts
index e9d1c31..9b58af8d 100644
--- a/arch/arm/boot/dts/Nighthawk_soc.dts
+++ b/arch/arm/boot/dts/Nighthawk_soc.dts
@@ -44,14 +44,26 @@
 			clock-frequency = <60000000>;	/* 60.00 MHz */
 			clock-output-names = "Nighthawk_FPGA_IO_HPS_CLK-clk";
 		}; //end Nighthawk_FPGA_IO_HPS_CLK (Nighthawk_FPGA_IO_HPS_CLK)
-
+        
+        cfg_s2f_usr0_clk: cfg_s2f_usr0_clk {
+            compatible = "altr,socfpga-perip-clk";
+            reg = <0x0000005c>;
+            clocks = <&main_pll>;
+            #clock-cells = <0>;
+        }; //end cfg_s2f_usr0_clk (cfg_s2f_usr0_clk)
+
+        h2f_user0_clock: h2f_user0_clock {
+            compatible = "altr,socfpga-gate-clk";
+            clocks = <&cfg_s2f_usr0_clk>;
+            #clock-cells = <0>;
+            clk-gate = <0x00000060 0x00000009>;
+         }; //end h2f_user0_clock (h2f_user0_clock)
 	}; //end clocks
 
     hps_emac_interface_splitter_0: splitter@0x100050000 {
         compatible = "altr,splitter-15.1", "altr,emac-splitter-1.0";
         reg = <0x00050000 0x00000008>;
-        clocks = < &clk_0 >;
-        status = "okay";
+        clocks = < &h2f_user0_clock >;
     }; //end splitter@0x100050000 (hps_emac_interface_splitter_0)
 };
 
@@ -72,6 +84,7 @@
     tx-fifo-depth = <4096>;	/* embeddedsw.dts.params.tx-fifo-depth type NUMBER */
 	rx-fifo-depth = <4096>;	/* embeddedsw.dts.params.rx-fifo-depth type NUMBER */
     altr,emac-splitter = <&hps_emac_interface_splitter_0>;	/* appended from boardinfo */
+    status = "okay";
 };
 
 &gmac1 {
-- 
1.8.4.5

