<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › include › asm › mmu_context.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>mmu_context.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Switch a MMU context.</span>
<span class="cm"> *</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 1996, 1997, 1998, 1999 by Ralf Baechle</span>
<span class="cm"> * Copyright (C) 1999 Silicon Graphics, Inc.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef _ASM_MMU_CONTEXT_H</span>
<span class="cp">#define _ASM_MMU_CONTEXT_H</span>

<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;linux/sched.h&gt;</span>
<span class="cp">#include &lt;linux/smp.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;asm/cacheflush.h&gt;</span>
<span class="cp">#include &lt;asm/hazards.h&gt;</span>
<span class="cp">#include &lt;asm/tlbflush.h&gt;</span>
<span class="cp">#ifdef CONFIG_MIPS_MT_SMTC</span>
<span class="cp">#include &lt;asm/mipsmtregs.h&gt;</span>
<span class="cp">#include &lt;asm/smtc.h&gt;</span>
<span class="cp">#endif </span><span class="cm">/* SMTC */</span><span class="cp"></span>
<span class="cp">#include &lt;asm-generic/mm_hooks.h&gt;</span>

<span class="cp">#ifdef CONFIG_MIPS_PGD_C0_CONTEXT</span>

<span class="cp">#define TLBMISS_HANDLER_SETUP_PGD(pgd)				\</span>
<span class="cp">	tlbmiss_handler_setup_pgd((unsigned long)(pgd))</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">tlbmiss_handler_setup_pgd</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pgd</span><span class="p">);</span>

<span class="cp">#define TLBMISS_HANDLER_SETUP()						\</span>
<span class="cp">	do {								\</span>
<span class="cp">		TLBMISS_HANDLER_SETUP_PGD(swapper_pg_dir);		\</span>
<span class="cp">		write_c0_xcontext((unsigned long) smp_processor_id() &lt;&lt; 51); \</span>
<span class="cp">	} while (0)</span>

<span class="cp">#else </span><span class="cm">/* CONFIG_MIPS_PGD_C0_CONTEXT: using  pgd_current*/</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * For the fast tlb miss handlers, we keep a per cpu array of pointers</span>
<span class="cm"> * to the current pgd for each processor. Also, the proc. id is stuffed</span>
<span class="cm"> * into the context register.</span>
<span class="cm"> */</span>
<span class="k">extern</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pgd_current</span><span class="p">[];</span>

<span class="cp">#define TLBMISS_HANDLER_SETUP_PGD(pgd) \</span>
<span class="cp">	pgd_current[smp_processor_id()] = (unsigned long)(pgd)</span>

<span class="cp">#ifdef CONFIG_32BIT</span>
<span class="cp">#define TLBMISS_HANDLER_SETUP()						\</span>
<span class="cp">	write_c0_context((unsigned long) smp_processor_id() &lt;&lt; 25);	\</span>
<span class="cp">	back_to_back_c0_hazard();					\</span>
<span class="cp">	TLBMISS_HANDLER_SETUP_PGD(swapper_pg_dir)</span>
<span class="cp">#endif</span>
<span class="cp">#ifdef CONFIG_64BIT</span>
<span class="cp">#define TLBMISS_HANDLER_SETUP()						\</span>
<span class="cp">	write_c0_context((unsigned long) smp_processor_id() &lt;&lt; 26);	\</span>
<span class="cp">	back_to_back_c0_hazard();					\</span>
<span class="cp">	TLBMISS_HANDLER_SETUP_PGD(swapper_pg_dir)</span>
<span class="cp">#endif</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_MIPS_PGD_C0_CONTEXT*/</span><span class="cp"></span>
<span class="cp">#if defined(CONFIG_CPU_R3000) || defined(CONFIG_CPU_TX39XX)</span>

<span class="cp">#define ASID_INC	0x40</span>
<span class="cp">#define ASID_MASK	0xfc0</span>

<span class="cp">#elif defined(CONFIG_CPU_R8000)</span>

<span class="cp">#define ASID_INC	0x10</span>
<span class="cp">#define ASID_MASK	0xff0</span>

<span class="cp">#elif defined(CONFIG_CPU_RM9000)</span>

<span class="cp">#define ASID_INC	0x1</span>
<span class="cp">#define ASID_MASK	0xfff</span>

<span class="cm">/* SMTC/34K debug hack - but maybe we&#39;ll keep it */</span>
<span class="cp">#elif defined(CONFIG_MIPS_MT_SMTC)</span>

<span class="cp">#define ASID_INC	0x1</span>
<span class="k">extern</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">smtc_asid_mask</span><span class="p">;</span>
<span class="cp">#define ASID_MASK	(smtc_asid_mask)</span>
<span class="cp">#define	HW_ASID_MASK	0xff</span>
<span class="cm">/* End SMTC/34K debug hack */</span>
<span class="cp">#else </span><span class="cm">/* FIXME: not correct for R6000 */</span><span class="cp"></span>

<span class="cp">#define ASID_INC	0x1</span>
<span class="cp">#define ASID_MASK	0xff</span>

<span class="cp">#endif</span>

<span class="cp">#define cpu_context(cpu, mm)	((mm)-&gt;context.asid[cpu])</span>
<span class="cp">#define cpu_asid(cpu, mm)	(cpu_context((cpu), (mm)) &amp; ASID_MASK)</span>
<span class="cp">#define asid_cache(cpu)		(cpu_data[cpu].asid_cache)</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">enter_lazy_tlb</span><span class="p">(</span><span class="k">struct</span> <span class="n">mm_struct</span> <span class="o">*</span><span class="n">mm</span><span class="p">,</span> <span class="k">struct</span> <span class="n">task_struct</span> <span class="o">*</span><span class="n">tsk</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> *  All unused by hardware upper bits will be considered</span>
<span class="cm"> *  as a software asid extension.</span>
<span class="cm"> */</span>
<span class="cp">#define ASID_VERSION_MASK  ((unsigned long)~(ASID_MASK|(ASID_MASK-1)))</span>
<span class="cp">#define ASID_FIRST_VERSION ((unsigned long)(~ASID_VERSION_MASK) + 1)</span>

<span class="cp">#ifndef CONFIG_MIPS_MT_SMTC</span>
<span class="cm">/* Normal, classic MIPS get_new_mmu_context */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span>
<span class="nf">get_new_mmu_context</span><span class="p">(</span><span class="k">struct</span> <span class="n">mm_struct</span> <span class="o">*</span><span class="n">mm</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">asid</span> <span class="o">=</span> <span class="n">asid_cache</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span> <span class="p">((</span><span class="n">asid</span> <span class="o">+=</span> <span class="n">ASID_INC</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">ASID_MASK</span><span class="p">)</span> <span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cpu_has_vtag_icache</span><span class="p">)</span>
			<span class="n">flush_icache_all</span><span class="p">();</span>
		<span class="n">local_flush_tlb_all</span><span class="p">();</span>	<span class="cm">/* start new asid cycle */</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">asid</span><span class="p">)</span>		<span class="cm">/* fix version if needed */</span>
			<span class="n">asid</span> <span class="o">=</span> <span class="n">ASID_FIRST_VERSION</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">cpu_context</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">mm</span><span class="p">)</span> <span class="o">=</span> <span class="n">asid_cache</span><span class="p">(</span><span class="n">cpu</span><span class="p">)</span> <span class="o">=</span> <span class="n">asid</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#else </span><span class="cm">/* CONFIG_MIPS_MT_SMTC */</span><span class="cp"></span>

<span class="cp">#define get_new_mmu_context(mm, cpu) smtc_get_new_mmu_context((mm), (cpu))</span>

<span class="cp">#endif </span><span class="cm">/* CONFIG_MIPS_MT_SMTC */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * Initialize the context related info for a new mm_struct</span>
<span class="cm"> * instance.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span>
<span class="nf">init_new_context</span><span class="p">(</span><span class="k">struct</span> <span class="n">task_struct</span> <span class="o">*</span><span class="n">tsk</span><span class="p">,</span> <span class="k">struct</span> <span class="n">mm_struct</span> <span class="o">*</span><span class="n">mm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">for_each_online_cpu</span><span class="p">(</span><span class="n">i</span><span class="p">)</span>
		<span class="n">cpu_context</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">mm</span><span class="p">)</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">switch_mm</span><span class="p">(</span><span class="k">struct</span> <span class="n">mm_struct</span> <span class="o">*</span><span class="n">prev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">mm_struct</span> <span class="o">*</span><span class="n">next</span><span class="p">,</span>
                             <span class="k">struct</span> <span class="n">task_struct</span> <span class="o">*</span><span class="n">tsk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span> <span class="o">=</span> <span class="n">smp_processor_id</span><span class="p">();</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
<span class="cp">#ifdef CONFIG_MIPS_MT_SMTC</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">oldasid</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mtflags</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">mytlb</span> <span class="o">=</span> <span class="p">(</span><span class="n">smtc_status</span> <span class="o">&amp;</span> <span class="n">SMTC_TLB_SHARED</span><span class="p">)</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span> <span class="n">cpu_data</span><span class="p">[</span><span class="n">cpu</span><span class="p">].</span><span class="n">vpe_id</span><span class="p">;</span>
	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="n">mtflags</span> <span class="o">=</span> <span class="n">dvpe</span><span class="p">();</span>
<span class="cp">#else </span><span class="cm">/* Not SMTC */</span><span class="cp"></span>
	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_MIPS_MT_SMTC */</span><span class="cp"></span>

	<span class="cm">/* Check if our ASID is of an older version and thus invalid */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">cpu_context</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">next</span><span class="p">)</span> <span class="o">^</span> <span class="n">asid_cache</span><span class="p">(</span><span class="n">cpu</span><span class="p">))</span> <span class="o">&amp;</span> <span class="n">ASID_VERSION_MASK</span><span class="p">)</span>
		<span class="n">get_new_mmu_context</span><span class="p">(</span><span class="n">next</span><span class="p">,</span> <span class="n">cpu</span><span class="p">);</span>
<span class="cp">#ifdef CONFIG_MIPS_MT_SMTC</span>
	<span class="cm">/*</span>
<span class="cm">	 * If the EntryHi ASID being replaced happens to be</span>
<span class="cm">	 * the value flagged at ASID recycling time as having</span>
<span class="cm">	 * an extended life, clear the bit showing it being</span>
<span class="cm">	 * in use by this &quot;CPU&quot;, and if that&#39;s the last bit,</span>
<span class="cm">	 * free up the ASID value for use and flush any old</span>
<span class="cm">	 * instances of it from the TLB.</span>
<span class="cm">	 */</span>
	<span class="n">oldasid</span> <span class="o">=</span> <span class="p">(</span><span class="n">read_c0_entryhi</span><span class="p">()</span> <span class="o">&amp;</span> <span class="n">ASID_MASK</span><span class="p">);</span>
	<span class="k">if</span><span class="p">(</span><span class="n">smtc_live_asid</span><span class="p">[</span><span class="n">mytlb</span><span class="p">][</span><span class="n">oldasid</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">smtc_live_asid</span><span class="p">[</span><span class="n">mytlb</span><span class="p">][</span><span class="n">oldasid</span><span class="p">]</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mh">0x1</span> <span class="o">&lt;&lt;</span> <span class="n">cpu</span><span class="p">);</span>
		<span class="k">if</span><span class="p">(</span><span class="n">smtc_live_asid</span><span class="p">[</span><span class="n">mytlb</span><span class="p">][</span><span class="n">oldasid</span><span class="p">]</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="n">smtc_flush_tlb_asid</span><span class="p">(</span><span class="n">oldasid</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="cm">/*</span>
<span class="cm">	 * Tread softly on EntryHi, and so long as we support</span>
<span class="cm">	 * having ASID_MASK smaller than the hardware maximum,</span>
<span class="cm">	 * make sure no &quot;soft&quot; bits become &quot;hard&quot;...</span>
<span class="cm">	 */</span>
	<span class="n">write_c0_entryhi</span><span class="p">((</span><span class="n">read_c0_entryhi</span><span class="p">()</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">HW_ASID_MASK</span><span class="p">)</span> <span class="o">|</span>
			 <span class="n">cpu_asid</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">next</span><span class="p">));</span>
	<span class="n">ehb</span><span class="p">();</span> <span class="cm">/* Make sure it propagates to TCStatus */</span>
	<span class="n">evpe</span><span class="p">(</span><span class="n">mtflags</span><span class="p">);</span>
<span class="cp">#else</span>
	<span class="n">write_c0_entryhi</span><span class="p">(</span><span class="n">cpu_asid</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">next</span><span class="p">));</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_MIPS_MT_SMTC */</span><span class="cp"></span>
	<span class="n">TLBMISS_HANDLER_SETUP_PGD</span><span class="p">(</span><span class="n">next</span><span class="o">-&gt;</span><span class="n">pgd</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Mark current-&gt;active_mm as not &quot;active&quot; anymore.</span>
<span class="cm">	 * We don&#39;t want to mislead possible IPI tlb flush routines.</span>
<span class="cm">	 */</span>
	<span class="n">cpumask_clear_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">mm_cpumask</span><span class="p">(</span><span class="n">prev</span><span class="p">));</span>
	<span class="n">cpumask_set_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">mm_cpumask</span><span class="p">(</span><span class="n">next</span><span class="p">));</span>

	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Destroy context related info for an mm_struct that is about</span>
<span class="cm"> * to be put to rest.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">destroy_context</span><span class="p">(</span><span class="k">struct</span> <span class="n">mm_struct</span> <span class="o">*</span><span class="n">mm</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>

<span class="cp">#define deactivate_mm(tsk, mm)	do { } while (0)</span>

<span class="cm">/*</span>
<span class="cm"> * After we have set current-&gt;mm to a new value, this activates</span>
<span class="cm"> * the context for the new mm so we see the new mappings.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span>
<span class="nf">activate_mm</span><span class="p">(</span><span class="k">struct</span> <span class="n">mm_struct</span> <span class="o">*</span><span class="n">prev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">mm_struct</span> <span class="o">*</span><span class="n">next</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span> <span class="o">=</span> <span class="n">smp_processor_id</span><span class="p">();</span>

<span class="cp">#ifdef CONFIG_MIPS_MT_SMTC</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">oldasid</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mtflags</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">mytlb</span> <span class="o">=</span> <span class="p">(</span><span class="n">smtc_status</span> <span class="o">&amp;</span> <span class="n">SMTC_TLB_SHARED</span><span class="p">)</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span> <span class="n">cpu_data</span><span class="p">[</span><span class="n">cpu</span><span class="p">].</span><span class="n">vpe_id</span><span class="p">;</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_MIPS_MT_SMTC */</span><span class="cp"></span>

	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>

	<span class="cm">/* Unconditionally get a new ASID.  */</span>
	<span class="n">get_new_mmu_context</span><span class="p">(</span><span class="n">next</span><span class="p">,</span> <span class="n">cpu</span><span class="p">);</span>

<span class="cp">#ifdef CONFIG_MIPS_MT_SMTC</span>
	<span class="cm">/* See comments for similar code above */</span>
	<span class="n">mtflags</span> <span class="o">=</span> <span class="n">dvpe</span><span class="p">();</span>
	<span class="n">oldasid</span> <span class="o">=</span> <span class="n">read_c0_entryhi</span><span class="p">()</span> <span class="o">&amp;</span> <span class="n">ASID_MASK</span><span class="p">;</span>
	<span class="k">if</span><span class="p">(</span><span class="n">smtc_live_asid</span><span class="p">[</span><span class="n">mytlb</span><span class="p">][</span><span class="n">oldasid</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">smtc_live_asid</span><span class="p">[</span><span class="n">mytlb</span><span class="p">][</span><span class="n">oldasid</span><span class="p">]</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mh">0x1</span> <span class="o">&lt;&lt;</span> <span class="n">cpu</span><span class="p">);</span>
		<span class="k">if</span><span class="p">(</span><span class="n">smtc_live_asid</span><span class="p">[</span><span class="n">mytlb</span><span class="p">][</span><span class="n">oldasid</span><span class="p">]</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			 <span class="n">smtc_flush_tlb_asid</span><span class="p">(</span><span class="n">oldasid</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="cm">/* See comments for similar code above */</span>
	<span class="n">write_c0_entryhi</span><span class="p">((</span><span class="n">read_c0_entryhi</span><span class="p">()</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">HW_ASID_MASK</span><span class="p">)</span> <span class="o">|</span>
	                 <span class="n">cpu_asid</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">next</span><span class="p">));</span>
	<span class="n">ehb</span><span class="p">();</span> <span class="cm">/* Make sure it propagates to TCStatus */</span>
	<span class="n">evpe</span><span class="p">(</span><span class="n">mtflags</span><span class="p">);</span>
<span class="cp">#else</span>
	<span class="n">write_c0_entryhi</span><span class="p">(</span><span class="n">cpu_asid</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">next</span><span class="p">));</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_MIPS_MT_SMTC */</span><span class="cp"></span>
	<span class="n">TLBMISS_HANDLER_SETUP_PGD</span><span class="p">(</span><span class="n">next</span><span class="o">-&gt;</span><span class="n">pgd</span><span class="p">);</span>

	<span class="cm">/* mark mmu ownership change */</span>
	<span class="n">cpumask_clear_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">mm_cpumask</span><span class="p">(</span><span class="n">prev</span><span class="p">));</span>
	<span class="n">cpumask_set_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">mm_cpumask</span><span class="p">(</span><span class="n">next</span><span class="p">));</span>

	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * If mm is currently active_mm, we can&#39;t really drop it.  Instead,</span>
<span class="cm"> * we will get a new one for it.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span>
<span class="nf">drop_mmu_context</span><span class="p">(</span><span class="k">struct</span> <span class="n">mm_struct</span> <span class="o">*</span><span class="n">mm</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
<span class="cp">#ifdef CONFIG_MIPS_MT_SMTC</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">oldasid</span><span class="p">;</span>
	<span class="cm">/* Can&#39;t use spinlock because called from TLB flush within DVPE */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">prevvpe</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">mytlb</span> <span class="o">=</span> <span class="p">(</span><span class="n">smtc_status</span> <span class="o">&amp;</span> <span class="n">SMTC_TLB_SHARED</span><span class="p">)</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span> <span class="n">cpu_data</span><span class="p">[</span><span class="n">cpu</span><span class="p">].</span><span class="n">vpe_id</span><span class="p">;</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_MIPS_MT_SMTC */</span><span class="cp"></span>

	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cpumask_test_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">mm_cpumask</span><span class="p">(</span><span class="n">mm</span><span class="p">)))</span>  <span class="p">{</span>
		<span class="n">get_new_mmu_context</span><span class="p">(</span><span class="n">mm</span><span class="p">,</span> <span class="n">cpu</span><span class="p">);</span>
<span class="cp">#ifdef CONFIG_MIPS_MT_SMTC</span>
		<span class="cm">/* See comments for similar code above */</span>
		<span class="n">prevvpe</span> <span class="o">=</span> <span class="n">dvpe</span><span class="p">();</span>
		<span class="n">oldasid</span> <span class="o">=</span> <span class="p">(</span><span class="n">read_c0_entryhi</span><span class="p">()</span> <span class="o">&amp;</span> <span class="n">ASID_MASK</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">smtc_live_asid</span><span class="p">[</span><span class="n">mytlb</span><span class="p">][</span><span class="n">oldasid</span><span class="p">])</span> <span class="p">{</span>
			<span class="n">smtc_live_asid</span><span class="p">[</span><span class="n">mytlb</span><span class="p">][</span><span class="n">oldasid</span><span class="p">]</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mh">0x1</span> <span class="o">&lt;&lt;</span> <span class="n">cpu</span><span class="p">);</span>
			<span class="k">if</span><span class="p">(</span><span class="n">smtc_live_asid</span><span class="p">[</span><span class="n">mytlb</span><span class="p">][</span><span class="n">oldasid</span><span class="p">]</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
				<span class="n">smtc_flush_tlb_asid</span><span class="p">(</span><span class="n">oldasid</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="cm">/* See comments for similar code above */</span>
		<span class="n">write_c0_entryhi</span><span class="p">((</span><span class="n">read_c0_entryhi</span><span class="p">()</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">HW_ASID_MASK</span><span class="p">)</span>
				<span class="o">|</span> <span class="n">cpu_asid</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">mm</span><span class="p">));</span>
		<span class="n">ehb</span><span class="p">();</span> <span class="cm">/* Make sure it propagates to TCStatus */</span>
		<span class="n">evpe</span><span class="p">(</span><span class="n">prevvpe</span><span class="p">);</span>
<span class="cp">#else </span><span class="cm">/* not CONFIG_MIPS_MT_SMTC */</span><span class="cp"></span>
		<span class="n">write_c0_entryhi</span><span class="p">(</span><span class="n">cpu_asid</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">mm</span><span class="p">));</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_MIPS_MT_SMTC */</span><span class="cp"></span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* will get a new context next time */</span>
<span class="cp">#ifndef CONFIG_MIPS_MT_SMTC</span>
		<span class="n">cpu_context</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">mm</span><span class="p">)</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="cp">#else </span><span class="cm">/* SMTC */</span><span class="cp"></span>
		<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

		<span class="cm">/* SMTC shares the TLB (and ASIDs) across VPEs */</span>
		<span class="n">for_each_online_cpu</span><span class="p">(</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
		    <span class="k">if</span><span class="p">((</span><span class="n">smtc_status</span> <span class="o">&amp;</span> <span class="n">SMTC_TLB_SHARED</span><span class="p">)</span>
		    <span class="o">||</span> <span class="p">(</span><span class="n">cpu_data</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">vpe_id</span> <span class="o">==</span> <span class="n">cpu_data</span><span class="p">[</span><span class="n">cpu</span><span class="p">].</span><span class="n">vpe_id</span><span class="p">))</span>
			<span class="n">cpu_context</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">mm</span><span class="p">)</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_MIPS_MT_SMTC */</span><span class="cp"></span>
	<span class="p">}</span>
	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#endif </span><span class="cm">/* _ASM_MMU_CONTEXT_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
