<dec f='llvm/llvm/lib/Target/RISCV/RISCVISelDAGToDAG.h' l='43' type='bool llvm::RISCVDAGToDAGISel::SelectInlineAsmMemoryOperand(const llvm::SDValue &amp; Op, unsigned int ConstraintID, std::vector&lt;SDValue&gt; &amp; OutOps)'/>
<inh f='llvm/llvm/include/llvm/CodeGen/SelectionDAGISel.h' l='91' c='_ZN4llvm16SelectionDAGISel28SelectInlineAsmMemoryOperandERKNS_7SDValueEjRSt6vectorIS1_SaIS1_EE'/>
<def f='llvm/llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp' l='782' ll='798' type='bool llvm::RISCVDAGToDAGISel::SelectInlineAsmMemoryOperand(const llvm::SDValue &amp; Op, unsigned int ConstraintID, std::vector&lt;SDValue&gt; &amp; OutOps)'/>
