INFO-FLOW: Workspace /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1 opened at Thu Jan 06 19:32:00 KST 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute     source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu200-fsgd2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/sumin/tools/Xilinx/Vivado/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/sumin/tools/Xilinx/Vivado/Vivado/2020.1/data:/home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/data
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/sumin/tools/Xilinx/Vivado/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 0.51 sec.
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       ap_family_info -name virtexuplus -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute         config_chip_info -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.54 sec.
Execute     ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute     config_chip_info -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -default_slave_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 0.62 sec.
Execute   set_part xcu200-fsgd2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/sumin/tools/Xilinx/Vivado/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/sumin/tools/Xilinx/Vivado/Vivado/2020.1/data:/home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/data
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     ap_family_info -name virtexuplus -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute       config_chip_info -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -speed medium 
Execute     add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute       get_default_platform 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute   source ./Systolic_Array_PCNN_based/solution1/directives.tcl 
Execute     set_directive_top -name coreConv coreConv 
INFO-FLOW: Setting directive 'TOP' name=coreConv 
Execute     set_directive_top -name Conv_sysarr Conv_sysarr 
INFO-FLOW: Setting directive 'TOP' name=coreConv 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
WARNING: [HLS 200-40] Skipped source file 'conv_sysarr.back'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp as C++
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv_sysarr_fifo.cpp.diag.yml -fno-limit-debug-info -gcc-toolchain /home/sumin/tools/Xilinx/Vivado/Vivado/2020.1/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot/39 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_fifo.pp.0.cpp > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv_sysarr_fifo.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv_sysarr_fifo.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0 seconds per iteration
Execute       set_directive_top Conv_sysarr_dbbuf -name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=coreConv 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=coreConv 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=coreConv 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_fifo.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/.systemc_flag -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_fifo.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_fifo.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/all.directive.json -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_fifo.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_fifo.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_fifo.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_fifo.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_fifo.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_fifo.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_fifo.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_fifo.pp.0.cpp.err.log 
Execute       clang_tidy -errorcheck xilinx-top-parameters /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_fifo.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_fifo.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-top-parameters -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_fifo.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_fifo.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_fifo.pp.0.cpp.err.log 
Execute       clang_tidy -errorcheck xilinx-array-stream-check /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_fifo.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_fifo.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-array-stream-check -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_fifo.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_fifo.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_fifo.pp.0.cpp.err.log 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv_sysarr_fifo.pp.0.cpp.diag.yml /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_fifo.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv_sysarr_fifo.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv_sysarr_fifo.pp.0.cpp.err.log 
Execute       clang_tidy -errorcheck xilinx-warn-mayneed-no-ctor-attribute /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_fifo.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_fifo.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_fifo.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_fifo.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_fifo.pp.0.cpp.err.log 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv_sysarr_fifo.pragma.2.cpp.diag.yml -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_fifo.pragma.2.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_fifo.bc > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv_sysarr_fifo.pragma.2.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv_sysarr_fifo.pragma.2.cpp.err.log 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp as C++
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv_sysarr_dbbuf.cpp.diag.yml -fno-limit-debug-info -gcc-toolchain /home/sumin/tools/Xilinx/Vivado/Vivado/2020.1/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot/39 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.pp.0.cpp > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv_sysarr_dbbuf.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv_sysarr_dbbuf.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0 seconds per iteration
Execute       set_directive_top Conv_sysarr_dbbuf -name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=coreConv 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=coreConv 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=coreConv 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/.systemc_flag -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.25 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/all.directive.json -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.37 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.29 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_dbbuf.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_dbbuf.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_dbbuf.pp.0.cpp.err.log 
Command         ap_eval done; 0.47 sec.
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 0.52 sec.
Execute       clang_tidy -errorcheck xilinx-top-parameters /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_dbbuf.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-top-parameters -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_dbbuf.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_dbbuf.pp.0.cpp.err.log 
Command         ap_eval done; 0.24 sec.
Command       clang_tidy done; 0.24 sec.
Execute       clang_tidy -errorcheck xilinx-array-stream-check /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_dbbuf.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-array-stream-check -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_dbbuf.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_dbbuf.pp.0.cpp.err.log 
Command         ap_eval done; 0.24 sec.
Command       clang_tidy done; 0.24 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv_sysarr_dbbuf.pp.0.cpp.diag.yml /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv_sysarr_dbbuf.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv_sysarr_dbbuf.pp.0.cpp.err.log 
Command       ap_eval done; 0.23 sec.
Execute       clang_tidy -errorcheck xilinx-warn-mayneed-no-ctor-attribute /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_dbbuf.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_dbbuf.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_dbbuf.pp.0.cpp.err.log 
Command         ap_eval done; 0.29 sec.
Command       clang_tidy done; 0.29 sec.
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv_sysarr_dbbuf.pragma.2.cpp.diag.yml -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.pragma.2.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.bc > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv_sysarr_dbbuf.pragma.2.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv_sysarr_dbbuf.pragma.2.cpp.err.log 
Command       ap_eval done; 0.25 sec.
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv_sysarr.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling Systolic_Array_PCNN_based/conv_sysarr.cpp as C++
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv_sysarr.cpp.diag.yml -fno-limit-debug-info -gcc-toolchain /home/sumin/tools/Xilinx/Vivado/Vivado/2020.1/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E Systolic_Array_PCNN_based/conv_sysarr.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot/39 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr.pp.0.cpp > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv_sysarr.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv_sysarr.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0 seconds per iteration
Execute       set_directive_top Conv_sysarr_dbbuf -name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=coreConv 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=coreConv 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=coreConv 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/.systemc_flag -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.25 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/all.directive.json -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.4 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.29 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr.pp.0.cpp.err.log 
Command         ap_eval done; 0.48 sec.
Command       clang_tidy done; 0.53 sec.
Execute       clang_tidy -errorcheck xilinx-top-parameters /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-top-parameters -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr.pp.0.cpp.err.log 
Command         ap_eval done; 0.25 sec.
Command       clang_tidy done; 0.25 sec.
Execute       clang_tidy -errorcheck xilinx-array-stream-check /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-array-stream-check -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr.pp.0.cpp.err.log 
Command         ap_eval done; 0.24 sec.
Command       clang_tidy done; 0.24 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv_sysarr.pp.0.cpp.diag.yml /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv_sysarr.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv_sysarr.pp.0.cpp.err.log 
Command       ap_eval done; 0.24 sec.
Execute       clang_tidy -errorcheck xilinx-warn-mayneed-no-ctor-attribute /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr.pp.0.cpp.err.log 
Command         ap_eval done; 0.29 sec.
Command       clang_tidy done; 0.29 sec.
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv_sysarr.pragma.2.cpp.diag.yml -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr.pragma.2.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr.bc > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv_sysarr.pragma.2.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv_sysarr.pragma.2.cpp.err.log 
Command       ap_eval done; 0.25 sec.
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv1d.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling Systolic_Array_PCNN_based/conv1d.cpp as C++
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv1d.cpp.diag.yml -fno-limit-debug-info -gcc-toolchain /home/sumin/tools/Xilinx/Vivado/Vivado/2020.1/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E Systolic_Array_PCNN_based/conv1d.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot/39 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv1d.pp.0.cpp > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv1d.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv1d.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0 seconds per iteration
Execute       set_directive_top Conv_sysarr_dbbuf -name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=coreConv 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=coreConv 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=coreConv 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv1d.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/.systemc_flag -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv1d.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.24 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv1d.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/all.directive.json -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv1d.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.24 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv1d.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv1d.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.28 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv1d.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv1d.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv1d.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv1d.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv1d.pp.0.cpp.err.log 
Command         ap_eval done; 0.45 sec.
Command       clang_tidy done; 0.49 sec.
Execute       clang_tidy -errorcheck xilinx-top-parameters /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv1d.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv1d.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-top-parameters -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv1d.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv1d.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv1d.pp.0.cpp.err.log 
Command         ap_eval done; 0.24 sec.
Command       clang_tidy done; 0.24 sec.
Execute       clang_tidy -errorcheck xilinx-array-stream-check /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv1d.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv1d.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-array-stream-check -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv1d.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv1d.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv1d.pp.0.cpp.err.log 
Command         ap_eval done; 0.25 sec.
Command       clang_tidy done; 0.25 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv1d.pp.0.cpp.diag.yml /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv1d.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv1d.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv1d.pp.0.cpp.err.log 
Command       ap_eval done; 0.23 sec.
Execute       clang_tidy -errorcheck xilinx-warn-mayneed-no-ctor-attribute /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv1d.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv1d.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv1d.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv1d.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv1d.pp.0.cpp.err.log 
Command         ap_eval done; 0.3 sec.
Command       clang_tidy done; 0.3 sec.
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv1d.pragma.2.cpp.diag.yml -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv1d.pragma.2.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv1d.bc > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv1d.pragma.2.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv1d.pragma.2.cpp.err.log 
Command       ap_eval done; 0.25 sec.
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling Systolic_Array_PCNN_based/conv.cpp as C++
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv.cpp.diag.yml -fno-limit-debug-info -gcc-toolchain /home/sumin/tools/Xilinx/Vivado/Vivado/2020.1/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E Systolic_Array_PCNN_based/conv.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot/39 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv.pp.0.cpp > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0 seconds per iteration
Execute       set_directive_top Conv_sysarr_dbbuf -name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=coreConv 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=coreConv 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=coreConv 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/.systemc_flag -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.24 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/all.directive.json -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.37 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.28 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv.pp.0.cpp.err.log 
Command         ap_eval done; 0.51 sec.
Command       clang_tidy done; 0.59 sec.
Execute       clang_tidy -errorcheck xilinx-top-parameters /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-top-parameters -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv.pp.0.cpp.err.log 
Command         ap_eval done; 0.24 sec.
Command       clang_tidy done; 0.24 sec.
Execute       clang_tidy -errorcheck xilinx-array-stream-check /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-array-stream-check -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv.pp.0.cpp.err.log 
Command         ap_eval done; 0.25 sec.
Command       clang_tidy done; 0.25 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv.pp.0.cpp.diag.yml /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv.pp.0.cpp.err.log 
Command       ap_eval done; 0.24 sec.
Execute       clang_tidy -errorcheck xilinx-warn-mayneed-no-ctor-attribute /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv.pp.0.cpp.err.log 
Command         ap_eval done; 0.29 sec.
Command       clang_tidy done; 0.29 sec.
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv.pragma.2.cpp.diag.yml -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv.pragma.2.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv.bc > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv.pragma.2.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv.pragma.2.cpp.err.log 
Command       ap_eval done; 0.25 sec.
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_fifo.g.bc" "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.g.bc" "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr.g.bc" "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv1d.g.bc" "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv.g.bc"  
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_fifo.g.bc /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.g.bc /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr.g.bc /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv1d.g.bc /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv.g.bc -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.0.bc > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=.* -pass-remarks-output=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/lib/libhlsm_39.bc /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/lib/libhlsm_39.bc /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/lib/libhlsmc++_39.bc -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 1.32 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.32 sec.
Execute       run_link_or_opt -opt -out /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=Conv_sysarr_dbbuf -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=.* -pass-remarks-output=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=Conv_sysarr_dbbuf -reflow-float-conversion -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.44 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.44 sec.
Execute       run_link_or_opt -out /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/lib/libfloatconversion_39.bc -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=Conv_sysarr_dbbuf 
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=.* -pass-remarks-output=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=Conv_sysarr_dbbuf -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_interface 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -fhls -mllvm -hls-top-function-name=Conv_sysarr_dbbuf -mllvm -hls-db-dir -mllvm /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db -emit-llvm -c -mllvm -hls-bitcode-version=3.1 -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/top-io-fe.xml -mllvm -pass-remarks=supported-subset -mllvm -reflow-enable-interface-default-setting=false -mllvm -reflow-enable-slave-interface-default-setting=false -mllvm -gen-kernel-xml=false -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -x ir /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.lto.bc > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 0.31 sec.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv_sysarr_dbbuf(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:52:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'Conv_sysarr_dbbuf(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:205:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv_sysarr_dbbuf(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:77:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv_sysarr_dbbuf(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:73:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv_sysarr_dbbuf(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:54:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv_sysarr_dbbuf(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:69:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv_sysarr_dbbuf(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:64:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv_sysarr_dbbuf(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:60:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv_sysarr_dbbuf(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:56:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_110_13' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:110:27) in function 'Conv_sysarr_dbbuf' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:110:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_112_14' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:112:21) in function 'Conv_sysarr_dbbuf' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:112:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_112_14' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:112:21) in function 'Conv_sysarr_dbbuf' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:112:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_112_14' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:112:21) in function 'Conv_sysarr_dbbuf' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:112:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_112_14' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:112:21) in function 'Conv_sysarr_dbbuf' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:112:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_141_19' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141:28) in function 'Conv_sysarr_dbbuf' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_151_20' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151:28) in function 'Conv_sysarr_dbbuf' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_153_21' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:153:21) in function 'Conv_sysarr_dbbuf' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:153:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_153_21' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:153:21) in function 'Conv_sysarr_dbbuf' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:153:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_153_21' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:153:21) in function 'Conv_sysarr_dbbuf' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:153:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_153_21' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:153:21) in function 'Conv_sysarr_dbbuf' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:153:21)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv_sysarr_dbbuf(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv_sysarr_dbbuf(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv_sysarr_dbbuf(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv_sysarr_dbbuf(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv_sysarr_dbbuf(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv_sysarr_dbbuf(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv_sysarr_dbbuf(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv_sysarr_dbbuf(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:13:0)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 27224 ; free virtual = 59785
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 27224 ; free virtual = 59785
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top Conv_sysarr_dbbuf -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.0.bc -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 27215 ; free virtual = 59777
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.1.bc -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 27208 ; free virtual = 59771
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.1.bc to /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.o.1.bc -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:68) in function 'Conv_sysarr_dbbuf' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_2' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:72) in function 'Conv_sysarr_dbbuf' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_3' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:76) in function 'Conv_sysarr_dbbuf' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_10' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90) in function 'Conv_sysarr_dbbuf' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_124_17' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124) in function 'Conv_sysarr_dbbuf' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_139_18' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) in function 'Conv_sysarr_dbbuf' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_203_24' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:203) in function 'Conv_sysarr_dbbuf' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:18) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26) in dimension 2 completely.
INFO: [XFORM 203-102] Partitioning array 'data_l1.0' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'data_l1.1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'data_l1.2' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'data_l1.3' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25) in dimension 2 automatically.
Command         transform done; 0.24 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139:36) to (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:179:13) in function 'Conv_sysarr_dbbuf'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:164:16) to (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:179:13) in function 'Conv_sysarr_dbbuf'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:164:16) to (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:179:13) in function 'Conv_sysarr_dbbuf'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:164:16) to (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:179:13) in function 'Conv_sysarr_dbbuf'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv_sysarr_dbbuf' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:11)...3 expression(s) balanced.
Command         transform done; 0.16 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 27173 ; free virtual = 59737
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.o.2.bc -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_89_9' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89:33) in function 'Conv_sysarr_dbbuf'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_88_8' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:88:32) in function 'Conv_sysarr_dbbuf' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_123_16' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:123:37) in function 'Conv_sysarr_dbbuf'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_121_15' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:121:36) in function 'Conv_sysarr_dbbuf'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_102_12' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102:35) in function 'Conv_sysarr_dbbuf' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_100_11' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100:34) in function 'Conv_sysarr_dbbuf'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_82_5' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82:29) in function 'Conv_sysarr_dbbuf' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_81_4' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81:28) in function 'Conv_sysarr_dbbuf'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_202_23' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:50:11) in function 'Conv_sysarr_dbbuf'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_201_22' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:50:11) in function 'Conv_sysarr_dbbuf'.
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:187:38)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:70:14)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74:16)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:78:14)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:128:44)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:94:21)
Command         transform done; 0.41 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 27171 ; free virtual = 59736
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.97 sec.
Command     elaborate done; 17.65 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'Conv_sysarr_dbbuf' ...
Execute       ap_set_top_model Conv_sysarr_dbbuf 
Execute       get_model_list Conv_sysarr_dbbuf -filter all-wo-channel -topdown 
Execute       preproc_iomode -model Conv_sysarr_dbbuf 
Execute       get_model_list Conv_sysarr_dbbuf -filter all-wo-channel 
INFO-FLOW: Model list for configure: Conv_sysarr_dbbuf
INFO-FLOW: Configuring Module : Conv_sysarr_dbbuf ...
Execute       set_default_model Conv_sysarr_dbbuf 
Execute       apply_spec_resource_limit Conv_sysarr_dbbuf 
INFO-FLOW: Model list for preprocess: Conv_sysarr_dbbuf
INFO-FLOW: Preprocessing Module: Conv_sysarr_dbbuf ...
Execute       set_default_model Conv_sysarr_dbbuf 
Execute       cdfg_preprocess -model Conv_sysarr_dbbuf 
Execute       rtl_gen_preprocess Conv_sysarr_dbbuf 
INFO-FLOW: Model list for synthesis: Conv_sysarr_dbbuf
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv_sysarr_dbbuf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Conv_sysarr_dbbuf 
Execute       schedule -model Conv_sysarr_dbbuf 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln89) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3341_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2333_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1325_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul136) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul136_mid1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln177) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln146_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln146_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln146) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln177_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln177_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln177_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln177_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln177_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln177_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln177_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln177_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln177_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln177_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln177_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln177_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln169) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln177_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln169_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln177_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln169_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln177_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln201) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln201_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_89_9_VITIS_LOOP_90_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_121_15_VITIS_LOOP_123_16_VITIS_LOOP_124_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_139_18'.
WARNING: [HLS 200-880] The II Violation in module 'Conv_sysarr_dbbuf' (Loop: VITIS_LOOP_139_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_2_write_ln187', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:187) of variable 'add_ln175_3', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 and 'store' operation ('output_l1_0_addr_1_write_ln187', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:187) of variable 'add_ln175_3', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26.
WARNING: [HLS 200-880] The II Violation in module 'Conv_sysarr_dbbuf' (Loop: VITIS_LOOP_139_18): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln187', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:187) of variable 'add_ln175_3', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 and 'store' operation ('output_l1_0_addr_1_write_ln187', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:187) of variable 'add_ln175_3', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26.
WARNING: [HLS 200-880] The II Violation in module 'Conv_sysarr_dbbuf' (Loop: VITIS_LOOP_139_18): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_5_write_ln187', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:187) of variable 'add_ln175_3', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 and 'store' operation ('output_l1_0_addr_1_write_ln187', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:187) of variable 'add_ln175_3', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 48.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_201_22_VITIS_LOOP_202_23_VITIS_LOOP_203_24'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.43 sec.
INFO: [HLS 200-111]  Elapsed time: 18.86 seconds; current allocated memory: 145.805 MB.
Execute       syn_report -verbosereport -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.24 sec.
Execute       db_write -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.sched.adb -f 
INFO-FLOW: Finish scheduling Conv_sysarr_dbbuf.
Execute       set_default_model Conv_sysarr_dbbuf 
Execute       bind -model Conv_sysarr_dbbuf 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 150.452 MB.
Execute       syn_report -verbosereport -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.33 sec.
Execute       db_write -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.bind.adb -f 
INFO-FLOW: Finish binding Conv_sysarr_dbbuf.
Execute       get_model_list Conv_sysarr_dbbuf -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Conv_sysarr_dbbuf 
INFO-FLOW: Model list for RTL generation: Conv_sysarr_dbbuf
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv_sysarr_dbbuf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Conv_sysarr_dbbuf -top_prefix  -sub_prefix Conv_sysarr_dbbuf_ -mg_file /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv_sysarr_dbbuf/bias_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv_sysarr_dbbuf/weight_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv_sysarr_dbbuf/data_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv_sysarr_dbbuf/conv_out_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Conv_sysarr_dbbuf' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_8ns_8ns_11ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_8ns_8ns_11s_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_9s_9s_8ns_8ns_9_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_9s_9ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_9ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_9s_8ns_9_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_32ns_32_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_6ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_6ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_11_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_9_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_9s_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11s_11s_11_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11s_8ns_11_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_8ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_6ns_18ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_464_8_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_32s_8ns_9_36_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32s_8ns_8_36_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_sysarr_dbbuf'.
Command       create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 157.758 MB.
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.rtl_wrap.cfg.tcl 
Execute       gen_rtl Conv_sysarr_dbbuf -istop -style xilinx -f -lang vhdl -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/vhdl/Conv_sysarr_dbbuf 
Command       gen_rtl done; 0.13 sec.
Execute       gen_rtl Conv_sysarr_dbbuf -istop -style xilinx -f -lang vlog -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/verilog/Conv_sysarr_dbbuf 
Execute       syn_report -csynth -model Conv_sysarr_dbbuf -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/report/Conv_sysarr_dbbuf_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Conv_sysarr_dbbuf -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/report/Conv_sysarr_dbbuf_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Conv_sysarr_dbbuf -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.41 sec.
Execute       db_write -model Conv_sysarr_dbbuf -f -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.adb 
Command       db_write done; 0.18 sec.
Execute       gen_tb_info Conv_sysarr_dbbuf -p /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf 
Execute       export_constraint_db -f -tool general -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.constraint.tcl 
Execute       syn_report -designview -model Conv_sysarr_dbbuf -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.design.xml 
Command       syn_report done; 0.12 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model Conv_sysarr_dbbuf -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model Conv_sysarr_dbbuf -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks Conv_sysarr_dbbuf 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain Conv_sysarr_dbbuf 
INFO-FLOW: Model list for RTL component generation: Conv_sysarr_dbbuf
INFO-FLOW: Handling components in module [Conv_sysarr_dbbuf] ... 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.compgen.tcl 
INFO-FLOW: Found component Conv_sysarr_dbbuf_mul_8ns_8ns_16_1_1.
INFO-FLOW: Append model Conv_sysarr_dbbuf_mul_8ns_8ns_16_1_1
INFO-FLOW: Found component Conv_sysarr_dbbuf_mul_8ns_8ns_11_1_1.
INFO-FLOW: Append model Conv_sysarr_dbbuf_mul_8ns_8ns_11_1_1
INFO-FLOW: Found component Conv_sysarr_dbbuf_mul_6ns_6ns_12_1_1.
INFO-FLOW: Append model Conv_sysarr_dbbuf_mul_6ns_6ns_12_1_1
INFO-FLOW: Found component Conv_sysarr_dbbuf_mul_8ns_6ns_9_1_1.
INFO-FLOW: Append model Conv_sysarr_dbbuf_mul_8ns_6ns_9_1_1
INFO-FLOW: Found component Conv_sysarr_dbbuf_mul_8ns_9s_9_1_1.
INFO-FLOW: Append model Conv_sysarr_dbbuf_mul_8ns_9s_9_1_1
INFO-FLOW: Found component Conv_sysarr_dbbuf_mux_464_8_1_1.
INFO-FLOW: Append model Conv_sysarr_dbbuf_mux_464_8_1_1
INFO-FLOW: Found component Conv_sysarr_dbbuf_mul_8ns_8ns_9_1_1.
INFO-FLOW: Append model Conv_sysarr_dbbuf_mul_8ns_8ns_9_1_1
INFO-FLOW: Found component Conv_sysarr_dbbuf_udiv_32s_8ns_9_36_1.
INFO-FLOW: Append model Conv_sysarr_dbbuf_udiv_32s_8ns_9_36_1
INFO-FLOW: Found component Conv_sysarr_dbbuf_urem_32s_8ns_8_36_1.
INFO-FLOW: Append model Conv_sysarr_dbbuf_urem_32s_8ns_8_36_1
INFO-FLOW: Found component Conv_sysarr_dbbuf_mux_42_32_1_1.
INFO-FLOW: Append model Conv_sysarr_dbbuf_mux_42_32_1_1
INFO-FLOW: Found component Conv_sysarr_dbbuf_mul_mul_16ns_16ns_32_4_1.
INFO-FLOW: Append model Conv_sysarr_dbbuf_mul_mul_16ns_16ns_32_4_1
INFO-FLOW: Found component Conv_sysarr_dbbuf_mul_mul_16ns_8ns_24_4_1.
INFO-FLOW: Append model Conv_sysarr_dbbuf_mul_mul_16ns_8ns_24_4_1
INFO-FLOW: Found component Conv_sysarr_dbbuf_mul_mul_6ns_18ns_24_4_1.
INFO-FLOW: Append model Conv_sysarr_dbbuf_mul_mul_6ns_18ns_24_4_1
INFO-FLOW: Found component Conv_sysarr_dbbuf_mul_mul_11s_11s_11_4_1.
INFO-FLOW: Append model Conv_sysarr_dbbuf_mul_mul_11s_11s_11_4_1
INFO-FLOW: Found component Conv_sysarr_dbbuf_mac_muladd_8ns_8ns_9ns_9_4_1.
INFO-FLOW: Append model Conv_sysarr_dbbuf_mac_muladd_8ns_8ns_9ns_9_4_1
INFO-FLOW: Found component Conv_sysarr_dbbuf_mul_mul_11s_8ns_11_4_1.
INFO-FLOW: Append model Conv_sysarr_dbbuf_mul_mul_11s_8ns_11_4_1
INFO-FLOW: Found component Conv_sysarr_dbbuf_ama_addmuladd_8ns_8ns_8ns_11s_11_4_1.
INFO-FLOW: Append model Conv_sysarr_dbbuf_ama_addmuladd_8ns_8ns_8ns_11s_11_4_1
INFO-FLOW: Found component Conv_sysarr_dbbuf_ama_addmuladd_8ns_8ns_8ns_11ns_11_4_1.
INFO-FLOW: Append model Conv_sysarr_dbbuf_ama_addmuladd_8ns_8ns_8ns_11ns_11_4_1
INFO-FLOW: Found component Conv_sysarr_dbbuf_mac_muladd_8s_8s_32ns_32_4_1.
INFO-FLOW: Append model Conv_sysarr_dbbuf_mac_muladd_8s_8s_32ns_32_4_1
INFO-FLOW: Found component Conv_sysarr_dbbuf_mac_muladd_8ns_9s_8ns_9_4_1.
INFO-FLOW: Append model Conv_sysarr_dbbuf_mac_muladd_8ns_9s_8ns_9_4_1
INFO-FLOW: Found component Conv_sysarr_dbbuf_ama_addmuladd_9s_9s_8ns_8ns_9_4_1.
INFO-FLOW: Append model Conv_sysarr_dbbuf_ama_addmuladd_9s_9s_8ns_8ns_9_4_1
INFO-FLOW: Found component Conv_sysarr_dbbuf_mac_muladd_6ns_9s_9ns_9_4_1.
INFO-FLOW: Append model Conv_sysarr_dbbuf_mac_muladd_6ns_9s_9ns_9_4_1
INFO-FLOW: Found component Conv_sysarr_dbbuf_bias_l2_0.
INFO-FLOW: Append model Conv_sysarr_dbbuf_bias_l2_0
INFO-FLOW: Found component Conv_sysarr_dbbuf_weight_l2_0.
INFO-FLOW: Append model Conv_sysarr_dbbuf_weight_l2_0
INFO-FLOW: Found component Conv_sysarr_dbbuf_output_l1_0.
INFO-FLOW: Append model Conv_sysarr_dbbuf_output_l1_0
INFO-FLOW: Found component Conv_sysarr_dbbuf_output_l1_1.
INFO-FLOW: Append model Conv_sysarr_dbbuf_output_l1_1
INFO-FLOW: Found component Conv_sysarr_dbbuf_output_l1_2.
INFO-FLOW: Append model Conv_sysarr_dbbuf_output_l1_2
INFO-FLOW: Append model Conv_sysarr_dbbuf
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: Conv_sysarr_dbbuf_mul_8ns_8ns_16_1_1 Conv_sysarr_dbbuf_mul_8ns_8ns_11_1_1 Conv_sysarr_dbbuf_mul_6ns_6ns_12_1_1 Conv_sysarr_dbbuf_mul_8ns_6ns_9_1_1 Conv_sysarr_dbbuf_mul_8ns_9s_9_1_1 Conv_sysarr_dbbuf_mux_464_8_1_1 Conv_sysarr_dbbuf_mul_8ns_8ns_9_1_1 Conv_sysarr_dbbuf_udiv_32s_8ns_9_36_1 Conv_sysarr_dbbuf_urem_32s_8ns_8_36_1 Conv_sysarr_dbbuf_mux_42_32_1_1 Conv_sysarr_dbbuf_mul_mul_16ns_16ns_32_4_1 Conv_sysarr_dbbuf_mul_mul_16ns_8ns_24_4_1 Conv_sysarr_dbbuf_mul_mul_6ns_18ns_24_4_1 Conv_sysarr_dbbuf_mul_mul_11s_11s_11_4_1 Conv_sysarr_dbbuf_mac_muladd_8ns_8ns_9ns_9_4_1 Conv_sysarr_dbbuf_mul_mul_11s_8ns_11_4_1 Conv_sysarr_dbbuf_ama_addmuladd_8ns_8ns_8ns_11s_11_4_1 Conv_sysarr_dbbuf_ama_addmuladd_8ns_8ns_8ns_11ns_11_4_1 Conv_sysarr_dbbuf_mac_muladd_8s_8s_32ns_32_4_1 Conv_sysarr_dbbuf_mac_muladd_8ns_9s_8ns_9_4_1 Conv_sysarr_dbbuf_ama_addmuladd_9s_9s_8ns_8ns_9_4_1 Conv_sysarr_dbbuf_mac_muladd_6ns_9s_9ns_9_4_1 Conv_sysarr_dbbuf_bias_l2_0 Conv_sysarr_dbbuf_weight_l2_0 Conv_sysarr_dbbuf_output_l1_0 Conv_sysarr_dbbuf_output_l1_1 Conv_sysarr_dbbuf_output_l1_2 Conv_sysarr_dbbuf
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_mul_8ns_8ns_16_1_1
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_mul_8ns_8ns_11_1_1
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_mul_6ns_6ns_12_1_1
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_mul_8ns_6ns_9_1_1
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_mul_8ns_9s_9_1_1
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_mux_464_8_1_1
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_mul_8ns_8ns_9_1_1
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_udiv_32s_8ns_9_36_1
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_urem_32s_8ns_8_36_1
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_mux_42_32_1_1
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_mul_mul_16ns_16ns_32_4_1
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_mul_mul_16ns_8ns_24_4_1
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_mul_mul_6ns_18ns_24_4_1
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_mul_mul_11s_11s_11_4_1
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_mac_muladd_8ns_8ns_9ns_9_4_1
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_mul_mul_11s_8ns_11_4_1
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_ama_addmuladd_8ns_8ns_8ns_11s_11_4_1
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_ama_addmuladd_8ns_8ns_8ns_11ns_11_4_1
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_mac_muladd_8s_8s_32ns_32_4_1
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_mac_muladd_8ns_9s_8ns_9_4_1
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_ama_addmuladd_9s_9s_8ns_8ns_9_4_1
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_mac_muladd_6ns_9s_9ns_9_4_1
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_bias_l2_0
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_weight_l2_0
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_output_l1_0
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_output_l1_1
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_output_l1_2
INFO-FLOW: To file: write model Conv_sysarr_dbbuf
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): Conv_sysarr_dbbuf
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.compgen.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Conv_sysarr_dbbuf_mul_8ns_8ns_16_1_1_Multiplier_0'
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Conv_sysarr_dbbuf_mul_8ns_8ns_11_1_1_Multiplier_1'
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Conv_sysarr_dbbuf_mul_6ns_6ns_12_1_1_Multiplier_2'
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Conv_sysarr_dbbuf_mul_8ns_6ns_9_1_1_Multiplier_3'
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Conv_sysarr_dbbuf_mul_8ns_9s_9_1_1_Multiplier_4'
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Conv_sysarr_dbbuf_mul_8ns_8ns_9_1_1_Multiplier_5'
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Conv_sysarr_dbbuf_udiv_32s_8ns_9_36_1_div'
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Conv_sysarr_dbbuf_urem_32s_8ns_8_36_1_div'
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO: [RTMG 210-278] Implementing memory 'Conv_sysarr_dbbuf_bias_l2_0_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Conv_sysarr_dbbuf_weight_l2_0_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Conv_sysarr_dbbuf_output_l1_0_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Conv_sysarr_dbbuf_output_l1_1_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Conv_sysarr_dbbuf_output_l1_2_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Command       ap_source done; 0.26 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=Conv_sysarr_dbbuf xml_exists=0
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.rtl_wrap.cfg.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.rtl_wrap.cfg.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.rtl_wrap.cfg.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.compgen.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.compgen.tcl 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.constraint.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=10
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=28 #gSsdmPorts=10
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.rtl_wrap.cfg.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.constraint.tcl 
Execute       sc_get_clocks Conv_sysarr_dbbuf 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 27119 ; free virtual = 59700
INFO: [VHDL 208-304] Generating VHDL RTL for Conv_sysarr_dbbuf.
INFO: [VLOG 209-307] Generating Verilog RTL for Conv_sysarr_dbbuf.
Execute       syn_report -model Conv_sysarr_dbbuf -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 192.83 MHz
Command     autosyn done; 3.1 sec.
Command   csynth_design done; 20.76 sec.
Command ap_source done; 21.41 sec.
Execute cleanup_all 
