
*** Running vivado
    with args -log design_1_axis_subset_converter_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axis_subset_converter_0_0.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_axis_subset_converter_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1077.824 ; gain = 19.852
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_axis_subset_converter_0_0, cache-ID = 4e19718528ebd744.
INFO: [Common 17-206] Exiting Vivado at Wed Nov  4 16:35:08 2020...

*** Running vivado
    with args -log design_1_axis_subset_converter_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axis_subset_converter_0_0.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_axis_subset_converter_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/course_s3_hls_2cg/hls/overlaystream'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/course_s3_hls_2cg/vivado/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/xilinx_2020.1/Vivado/2020.1/data/ip'.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_axis_subset_converter_0_0, cache-ID = 4e19718528ebd744.
INFO: [Common 17-206] Exiting Vivado at Fri Nov  6 16:42:51 2020...
