

================================================================
== Vivado HLS Report for 'dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_s'
================================================================
* Date:           Wed Feb 21 03:47:14 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.797 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1| 5.000 ns | 5.000 ns |    1|    1|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      5|        -|        -|     -|
|Expression           |        -|      -|        0|       92|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       33|     -|
|Register             |        -|      -|       39|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      5|       39|      125|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-----------------------------------------+------------------------------------+-----------+
    |                 Instance                |               Module               | Expression|
    +-----------------------------------------+------------------------------------+-----------+
    |myproject_mul_mul_17ns_12ns_28_1_1_U242  |myproject_mul_mul_17ns_12ns_28_1_1  |  i0 * i1  |
    |myproject_mul_mul_17ns_12ns_28_1_1_U244  |myproject_mul_mul_17ns_12ns_28_1_1  |  i0 * i1  |
    |myproject_mul_mul_17ns_12s_28_1_1_U241   |myproject_mul_mul_17ns_12s_28_1_1   |  i0 * i1  |
    |myproject_mul_mul_17ns_13s_28_1_1_U240   |myproject_mul_mul_17ns_13s_28_1_1   |  i0 * i1  |
    |myproject_mul_mul_17ns_13s_28_1_1_U243   |myproject_mul_mul_17ns_13s_28_1_1   |  i0 * i1  |
    +-----------------------------------------+------------------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln703_1_fu_143_p2  |     +    |      0|  0|  18|          18|          18|
    |add_ln703_2_fu_86_p2   |     +    |      0|  0|  18|          18|           7|
    |add_ln703_3_fu_92_p2   |     +    |      0|  0|  18|          18|          18|
    |add_ln703_4_fu_149_p2  |     +    |      0|  0|  18|          18|          18|
    |add_ln703_fu_137_p2    |     +    |      0|  0|  18|          18|          18|
    |ap_block_state1        |    or    |      0|  0|   2|           1|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0|  92|          91|          80|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  15|          3|    1|          3|
    |ap_done    |   9|          2|    1|          2|
    |ap_return  |   9|          2|   18|         36|
    +-----------+----+-----------+-----+-----------+
    |Total      |  33|          7|   20|         41|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |add_ln703_3_reg_189  |  18|   0|   18|          0|
    |ap_CS_fsm            |   2|   0|    2|          0|
    |ap_done_reg          |   1|   0|    1|          0|
    |ap_return_preg       |  18|   0|   18|          0|
    +---------------------+----+----+-----+-----------+
    |Total                |  39|   0|   39|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                                Source Object                                |    C Type    |
+---------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config5> | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config5> | return value |
|ap_start       |  in |    1| ap_ctrl_hs | dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config5> | return value |
|ap_done        | out |    1| ap_ctrl_hs | dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config5> | return value |
|ap_continue    |  in |    1| ap_ctrl_hs | dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config5> | return value |
|ap_idle        | out |    1| ap_ctrl_hs | dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config5> | return value |
|ap_ready       | out |    1| ap_ctrl_hs | dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config5> | return value |
|ap_return      | out |   18| ap_ctrl_hs | dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config5> | return value |
|data_0_V_read  |  in |   17|   ap_none  |                                data_0_V_read                                |    scalar    |
|data_1_V_read  |  in |   17|   ap_none  |                                data_1_V_read                                |    scalar    |
|data_2_V_read  |  in |   17|   ap_none  |                                data_2_V_read                                |    scalar    |
|data_3_V_read  |  in |   17|   ap_none  |                                data_3_V_read                                |    scalar    |
|data_4_V_read  |  in |   17|   ap_none  |                                data_4_V_read                                |    scalar    |
+---------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+

