#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Feb 17 11:37:52 2021
# Process ID: 39710
# Current directory: /home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.runs/impl_1
# Command line: vivado -log top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: /home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.runs/impl_1/top.vdi
# Journal file: /home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: link_design -top top -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'blue[0]'. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'blue[1]'. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'blue[2]'. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'blue[3]'. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'blue[4]'. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'blue[5]'. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'blue[6]'. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'blue[7]'. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'green[0]'. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'green[1]'. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'green[2]'. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'green[3]'. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'green[4]'. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'green[5]'. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'green[6]'. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'green[7]'. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'red[0]'. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'red[1]'. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'red[2]'. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'red[3]'. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'red[4]'. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'red[5]'. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'red[6]'. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'red[7]'. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'row[0]'. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'row[1]'. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'row[2]'. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'row[3]'. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'row[4]'. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'row[5]'. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'row[6]'. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'row[7]'. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1620.961 ; gain = 0.000 ; free physical = 7556 ; free virtual = 13140
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

5 Infos, 40 Warnings, 40 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1624.961 ; gain = 279.590 ; free physical = 7518 ; free virtual = 13102
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1700.992 ; gain = 76.031 ; free physical = 7325 ; free virtual = 12944

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 23d70dcfc

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2140.555 ; gain = 439.562 ; free physical = 6675 ; free virtual = 12317

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 23d70dcfc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2217.555 ; gain = 0.000 ; free physical = 6605 ; free virtual = 12247
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 23d70dcfc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2217.555 ; gain = 0.000 ; free physical = 6605 ; free virtual = 12247
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 23d70dcfc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2217.555 ; gain = 0.000 ; free physical = 6605 ; free virtual = 12247
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 23d70dcfc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2217.555 ; gain = 0.000 ; free physical = 6605 ; free virtual = 12247
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 23d70dcfc

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2217.555 ; gain = 0.000 ; free physical = 6605 ; free virtual = 12247
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 23d70dcfc

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2217.555 ; gain = 0.000 ; free physical = 6605 ; free virtual = 12247
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2217.555 ; gain = 0.000 ; free physical = 6605 ; free virtual = 12247
Ending Logic Optimization Task | Checksum: 23d70dcfc

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2217.555 ; gain = 0.000 ; free physical = 6605 ; free virtual = 12247

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 23d70dcfc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2217.555 ; gain = 0.000 ; free physical = 6604 ; free virtual = 12246

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 23d70dcfc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2217.555 ; gain = 0.000 ; free physical = 6604 ; free virtual = 12246

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2217.555 ; gain = 0.000 ; free physical = 6604 ; free virtual = 12246
Ending Netlist Obfuscation Task | Checksum: 23d70dcfc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2217.555 ; gain = 0.000 ; free physical = 6604 ; free virtual = 12246
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 40 Warnings, 40 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2217.555 ; gain = 592.594 ; free physical = 6604 ; free virtual = 12246
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2217.555 ; gain = 0.000 ; free physical = 6604 ; free virtual = 12246
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2249.570 ; gain = 0.000 ; free physical = 6601 ; free virtual = 12245
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2249.570 ; gain = 0.000 ; free physical = 6601 ; free virtual = 12244
INFO: [Common 17-1381] The checkpoint '/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2289.590 ; gain = 0.000 ; free physical = 6570 ; free virtual = 12211
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 18d09f8f9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2289.590 ; gain = 0.000 ; free physical = 6570 ; free virtual = 12211
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2289.590 ; gain = 0.000 ; free physical = 6570 ; free virtual = 12211

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e7194ff8

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2289.590 ; gain = 0.000 ; free physical = 6556 ; free virtual = 12198

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 12de8b08d

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2315.219 ; gain = 25.629 ; free physical = 6569 ; free virtual = 12210

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 12de8b08d

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2315.219 ; gain = 25.629 ; free physical = 6569 ; free virtual = 12210
Phase 1 Placer Initialization | Checksum: 12de8b08d

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2315.219 ; gain = 25.629 ; free physical = 6569 ; free virtual = 12210

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1b5681c10

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2315.219 ; gain = 25.629 ; free physical = 6568 ; free virtual = 12209

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2323.223 ; gain = 0.000 ; free physical = 6561 ; free virtual = 12203

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1779548f7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2323.223 ; gain = 33.633 ; free physical = 6561 ; free virtual = 12203
Phase 2 Global Placement | Checksum: 191ae9671

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2323.223 ; gain = 33.633 ; free physical = 6561 ; free virtual = 12203

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 191ae9671

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2323.223 ; gain = 33.633 ; free physical = 6561 ; free virtual = 12203

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 129e141d1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2323.223 ; gain = 33.633 ; free physical = 6561 ; free virtual = 12203

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14e133952

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2323.223 ; gain = 33.633 ; free physical = 6561 ; free virtual = 12203

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1acc496e9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2323.223 ; gain = 33.633 ; free physical = 6561 ; free virtual = 12203

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: f982df28

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2323.223 ; gain = 33.633 ; free physical = 6560 ; free virtual = 12201

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: d439b441

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2323.223 ; gain = 33.633 ; free physical = 6560 ; free virtual = 12201

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1758b0c98

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2323.223 ; gain = 33.633 ; free physical = 6560 ; free virtual = 12201
Phase 3 Detail Placement | Checksum: 1758b0c98

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2323.223 ; gain = 33.633 ; free physical = 6560 ; free virtual = 12201

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 13025e9c4

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 13025e9c4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2323.223 ; gain = 33.633 ; free physical = 6560 ; free virtual = 12202
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.385. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: ef214295

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2323.223 ; gain = 33.633 ; free physical = 6560 ; free virtual = 12202
Phase 4.1 Post Commit Optimization | Checksum: ef214295

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2323.223 ; gain = 33.633 ; free physical = 6560 ; free virtual = 12202

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: ef214295

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2323.223 ; gain = 33.633 ; free physical = 6560 ; free virtual = 12202

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: ef214295

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2323.223 ; gain = 33.633 ; free physical = 6560 ; free virtual = 12202

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2323.223 ; gain = 0.000 ; free physical = 6560 ; free virtual = 12202
Phase 4.4 Final Placement Cleanup | Checksum: c2f9248d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2323.223 ; gain = 33.633 ; free physical = 6560 ; free virtual = 12202
Phase 4 Post Placement Optimization and Clean-Up | Checksum: c2f9248d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2323.223 ; gain = 33.633 ; free physical = 6560 ; free virtual = 12202
Ending Placer Task | Checksum: 2dada23c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2323.223 ; gain = 33.633 ; free physical = 6563 ; free virtual = 12205
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 40 Warnings, 40 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2323.223 ; gain = 0.000 ; free physical = 6565 ; free virtual = 12206
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2323.223 ; gain = 0.000 ; free physical = 6563 ; free virtual = 12207
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2323.223 ; gain = 0.000 ; free physical = 6562 ; free virtual = 12205
INFO: [Common 17-1381] The checkpoint '/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2323.223 ; gain = 0.000 ; free physical = 6553 ; free virtual = 12195
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2323.223 ; gain = 0.000 ; free physical = 6561 ; free virtual = 12203
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 15d58653 ConstDB: 0 ShapeSum: 17d81be9 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 147299bbe

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2343.211 ; gain = 19.988 ; free physical = 7331 ; free virtual = 12906
Post Restoration Checksum: NetGraph: 928201f2 NumContArr: b4a799cc Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 147299bbe

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2363.207 ; gain = 39.984 ; free physical = 7304 ; free virtual = 12879

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 147299bbe

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2391.207 ; gain = 67.984 ; free physical = 7274 ; free virtual = 12849

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 147299bbe

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2391.207 ; gain = 67.984 ; free physical = 7274 ; free virtual = 12849
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1be384aa4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2403.230 ; gain = 80.008 ; free physical = 7266 ; free virtual = 12841
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.250  | TNS=0.000  | WHS=-0.067 | THS=-0.151 |

Phase 2 Router Initialization | Checksum: 17712b9f4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2403.230 ; gain = 80.008 ; free physical = 7266 ; free virtual = 12841

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 136075fa2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2406.234 ; gain = 83.012 ; free physical = 7267 ; free virtual = 12843

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.214  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1e652b26

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2406.234 ; gain = 83.012 ; free physical = 7267 ; free virtual = 12843
Phase 4 Rip-up And Reroute | Checksum: 1e652b26

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2406.234 ; gain = 83.012 ; free physical = 7267 ; free virtual = 12843

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: a422b02c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2406.234 ; gain = 83.012 ; free physical = 7267 ; free virtual = 12843
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.190  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: a422b02c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2406.234 ; gain = 83.012 ; free physical = 7267 ; free virtual = 12843

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: a422b02c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2406.234 ; gain = 83.012 ; free physical = 7267 ; free virtual = 12843
Phase 5 Delay and Skew Optimization | Checksum: a422b02c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2406.234 ; gain = 83.012 ; free physical = 7267 ; free virtual = 12843

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: c1e2d9e2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2406.234 ; gain = 83.012 ; free physical = 7267 ; free virtual = 12843
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.190  | TNS=0.000  | WHS=0.217  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 53d9bebd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2406.234 ; gain = 83.012 ; free physical = 7267 ; free virtual = 12843
Phase 6 Post Hold Fix | Checksum: 53d9bebd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2406.234 ; gain = 83.012 ; free physical = 7267 ; free virtual = 12843

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00717905 %
  Global Horizontal Routing Utilization  = 0.00275735 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 663e8757

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2406.234 ; gain = 83.012 ; free physical = 7267 ; free virtual = 12843

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 663e8757

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2406.234 ; gain = 83.012 ; free physical = 7267 ; free virtual = 12842

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: b468db0c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2406.234 ; gain = 83.012 ; free physical = 7267 ; free virtual = 12842

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.190  | TNS=0.000  | WHS=0.217  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: b468db0c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2406.234 ; gain = 83.012 ; free physical = 7267 ; free virtual = 12842
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2406.234 ; gain = 83.012 ; free physical = 7298 ; free virtual = 12873

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 40 Warnings, 40 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2406.234 ; gain = 83.012 ; free physical = 7298 ; free virtual = 12873
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2406.234 ; gain = 0.000 ; free physical = 7298 ; free virtual = 12873
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2406.234 ; gain = 0.000 ; free physical = 7297 ; free virtual = 12874
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2406.234 ; gain = 0.000 ; free physical = 7296 ; free virtual = 12873
INFO: [Common 17-1381] The checkpoint '/home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/sebastian/Desktop/Git/EmbeddedSystems/Lab1/Lab1.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
80 Infos, 40 Warnings, 40 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
99 Infos, 41 Warnings, 40 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2741.809 ; gain = 213.465 ; free physical = 7269 ; free virtual = 12847
INFO: [Common 17-206] Exiting Vivado at Wed Feb 17 11:38:49 2021...
