

================================================================
== Vivado HLS Report for 'DCT_MAT_Multiply2'
================================================================
* Date:           Wed Oct 28 17:34:08 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        dct
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.41|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  802|  802|  802|  802|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |               |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row          |  144|  144|        18|          -|          -|     8|    no    |
        | + RowCaching  |   16|   16|         2|          -|          -|     8|    no    |
        |- Col          |  656|  656|        82|          -|          -|     8|    no    |
        | + Product     |   80|   80|        10|          -|          -|     8|    no    |
        +---------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     40|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    711|
|Memory           |        0|      -|      64|      4|
|Multiplexer      |        -|      -|       -|     61|
|Register         |        -|      -|     119|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|     531|    816|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------------+----------------------------------+---------+-------+-----+-----+
    |               Instance              |              Module              | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------------+----------------------------------+---------+-------+-----+-----+
    |DCT_fadd_32ns_32ns_32_5_full_dsp_U6  |DCT_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |DCT_fmul_32ns_32ns_32_4_max_dsp_U7   |DCT_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    +-------------------------------------+----------------------------------+---------+-------+-----+-----+
    |Total                                |                                  |        0|      5|  348|  711|
    +-------------------------------------+----------------------------------+---------+-------+-----+-----+

    * Memory: 
    +----------------+--------------------------------+---------+----+----+------+-----+------+-------------+
    |     Memory     |             Module             | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------+--------------------------------+---------+----+----+------+-----+------+-------------+
    |A_cached_row_U  |DCT_MAT_Multiply2_A_cached_row  |        0|  64|   4|     8|   32|     1|          256|
    +----------------+--------------------------------+---------+----+----+------+-----+------+-------------+
    |Total           |                                |        0|  64|   4|     8|   32|     1|          256|
    +----------------+--------------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |j_1_fu_235_p2        |     +    |      0|  0|   4|           4|           1|
    |k_2_fu_204_p2        |     +    |      0|  0|   4|           4|           1|
    |k_3_fu_251_p2        |     +    |      0|  0|   4|           4|           1|
    |p_addr1_fu_214_p2    |     +    |      0|  0|   8|           8|           8|
    |p_addr3_fu_274_p2    |     +    |      0|  0|   8|           8|           8|
    |tmp_1_fu_180_p2      |     +    |      0|  0|   4|           4|           1|
    |exitcond1_fu_229_p2  |   icmp   |      0|  0|   2|           4|           5|
    |exitcond2_fu_198_p2  |   icmp   |      0|  0|   2|           4|           5|
    |exitcond3_fu_174_p2  |   icmp   |      0|  0|   2|           4|           5|
    |exitcond_fu_245_p2   |   icmp   |      0|  0|   2|           4|           5|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  40|          48|          40|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |A_cached_row_address0  |   3|          3|    3|          9|
    |ap_NS_fsm              |  10|         16|    1|         16|
    |i_reg_103              |   4|          2|    4|          8|
    |j_reg_126              |   4|          2|    4|          8|
    |k_1_reg_138            |   4|          2|    4|          8|
    |k_reg_114              |   4|          2|    4|          8|
    |temp_reg_149           |  32|          2|   32|         64|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  61|         29|   52|        121|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |  15|   0|   15|          0|
    |i_reg_103             |   4|   0|    4|          0|
    |j_1_reg_326           |   4|   0|    4|          0|
    |j_reg_126             |   4|   0|    4|          0|
    |k_1_reg_138           |   4|   0|    4|          0|
    |k_2_reg_313           |   4|   0|    4|          0|
    |k_3_reg_339           |   4|   0|    4|          0|
    |k_reg_114             |   4|   0|    4|          0|
    |p_addr_cast_reg_305   |   4|   0|    8|          4|
    |temp_reg_149          |  32|   0|   32|          0|
    |tmp_1_reg_300         |   4|   0|    4|          0|
    |tmp_4_reg_364         |  32|   0|   32|          0|
    |tmp_trn_cast_reg_331  |   4|   0|    8|          4|
    +----------------------+----+----+-----+-----------+
    |Total                 | 119|   0|  127|          8|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+-------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+------------+-----+-----+------------+-------------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | DCT_MAT_Multiply2 | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | DCT_MAT_Multiply2 | return value |
|ap_start    |  in |    1| ap_ctrl_hs | DCT_MAT_Multiply2 | return value |
|ap_done     | out |    1| ap_ctrl_hs | DCT_MAT_Multiply2 | return value |
|ap_idle     | out |    1| ap_ctrl_hs | DCT_MAT_Multiply2 | return value |
|ap_ready    | out |    1| ap_ctrl_hs | DCT_MAT_Multiply2 | return value |
|A_address0  | out |    6|  ap_memory |         A         |     array    |
|A_ce0       | out |    1|  ap_memory |         A         |     array    |
|A_q0        |  in |   32|  ap_memory |         A         |     array    |
|B_address0  | out |    6|  ap_memory |         B         |     array    |
|B_ce0       | out |    1|  ap_memory |         B         |     array    |
|B_q0        |  in |   32|  ap_memory |         B         |     array    |
|C_address0  | out |    6|  ap_memory |         C         |     array    |
|C_ce0       | out |    1|  ap_memory |         C         |     array    |
|C_we0       | out |    1|  ap_memory |         C         |     array    |
|C_d0        | out |   32|  ap_memory |         C         |     array    |
+------------+-----+-----+------------+-------------------+--------------+

