INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlink/VivadoProject/multiCycleCPU/multiCycleCPU.srcs/sources_1/new/changeState.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module changeState
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlink/VivadoProject/multiCycleCPU/multiCycleCPU.srcs/sources_1/new/controlSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlSign
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlink/VivadoProject/multiCycleCPU/multiCycleCPU.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlink/VivadoProject/multiCycleCPU/multiCycleCPU.srcs/sources_1/new/signZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signZeroExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlink/VivadoProject/multiCycleCPU/multiCycleCPU.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
WARNING: [VRFC 10-756] identifier memory is used before its declaration [E:/Xlink/VivadoProject/multiCycleCPU/multiCycleCPU.srcs/sources_1/new/dataMemory.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlink/VivadoProject/multiCycleCPU/multiCycleCPU.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlink/VivadoProject/multiCycleCPU/multiCycleCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlink/VivadoProject/multiCycleCPU/multiCycleCPU.srcs/sources_1/new/mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlink/VivadoProject/multiCycleCPU/multiCycleCPU.srcs/sources_1/new/registerFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlink/VivadoProject/multiCycleCPU/multiCycleCPU.srcs/sources_1/new/mux3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlink/VivadoProject/multiCycleCPU/multiCycleCPU.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlink/VivadoProject/multiCycleCPU/multiCycleCPU.srcs/sources_1/new/instructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
WARNING: [VRFC 10-1315] redeclaration of ansi port instruction is not allowed [E:/Xlink/VivadoProject/multiCycleCPU/multiCycleCPU.srcs/sources_1/new/instructionMemory.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlink/VivadoProject/multiCycleCPU/multiCycleCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlink/VivadoProject/multiCycleCPU/multiCycleCPU.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlink/VivadoProject/multiCycleCPU/multiCycleCPU.srcs/sources_1/new/multiCycleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiCycleCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlink/VivadoProject/multiCycleCPU/multiCycleCPU.srcs/sim_1/new/CPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlink/VivadoProject/multiCycleCPU/multiCycleCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
