# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
# Name: Mohanram Gunasekar
# Registration no: 23006082
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 
## Procedure
## Program:
![Screenshot 2023-07-20 093758](https://github.com/MohanramGunasekar/Experiment--02-Implementation-of-combinational-logic-/assets/139841812/b1d13246-994e-4edc-bd02-84be81e897a5)

## RTL realization
![Screenshot 2023-07-20 084849](https://github.com/MohanramGunasekar/Experiment--02-Implementation-of-combinational-logic-/assets/139841812/c0584c6d-765a-4202-ab3b-3501eebd8a90)

## Output waveform:
![image](https://github.com/MohanramGunasekar/Experiment--02-Implementation-of-combinational-logic-/assets/139841812/d479ef80-3fda-455c-b03b-7cc43a44fd5f)


## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
