/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [14:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [12:0] celloutsig_0_14z;
  wire [6:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [13:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [16:0] celloutsig_0_22z;
  wire [5:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire [7:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [42:0] celloutsig_0_30z;
  wire [10:0] celloutsig_0_31z;
  wire celloutsig_0_34z;
  wire [14:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [10:0] celloutsig_0_56z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [9:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [51:0] celloutsig_1_14z;
  wire [15:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [12:0] celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire [24:0] celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = celloutsig_0_3z ? celloutsig_0_4z : celloutsig_0_2z;
  assign celloutsig_1_1z = in_data[184] ? celloutsig_1_0z : in_data[103];
  assign celloutsig_0_1z = celloutsig_0_0z ? in_data[21] : celloutsig_0_0z;
  assign celloutsig_0_17z = celloutsig_0_6z ? celloutsig_0_0z : celloutsig_0_6z;
  assign celloutsig_0_24z = celloutsig_0_20z[11] ? celloutsig_0_10z : celloutsig_0_15z[2];
  assign celloutsig_0_25z = celloutsig_0_11z[5] ? celloutsig_0_17z : celloutsig_0_18z[2];
  assign celloutsig_0_4z = ~celloutsig_0_0z;
  assign celloutsig_1_2z = ~celloutsig_1_1z;
  assign celloutsig_0_9z = ~celloutsig_0_1z;
  assign celloutsig_0_10z = ~celloutsig_0_7z[0];
  assign celloutsig_0_38z = celloutsig_0_37z[6] | celloutsig_0_7z[4];
  assign celloutsig_0_39z = celloutsig_0_1z | celloutsig_0_5z;
  assign celloutsig_0_40z = celloutsig_0_34z | celloutsig_0_12z;
  assign celloutsig_1_3z = celloutsig_1_1z | in_data[175];
  assign celloutsig_1_6z = celloutsig_1_1z | in_data[176];
  assign celloutsig_0_12z = celloutsig_0_2z | celloutsig_0_9z;
  assign celloutsig_0_0z = ~(in_data[39] ^ in_data[70]);
  assign celloutsig_0_8z = ~(celloutsig_0_0z ^ celloutsig_0_1z);
  assign celloutsig_0_16z = ~(in_data[20] ^ celloutsig_0_13z);
  assign celloutsig_0_2z = ~(in_data[78] ^ celloutsig_0_1z);
  reg [5:0] _21_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _21_ <= 6'h00;
    else _21_ <= { celloutsig_0_14z[3:0], celloutsig_0_39z, celloutsig_0_3z };
  assign out_data[5:0] = _21_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _00_ <= 4'h0;
    else _00_ <= celloutsig_0_7z[7:4];
  assign celloutsig_1_4z = { in_data[110:102], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } / { 1'h1, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_14z = { celloutsig_0_11z[11:4], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_5z } / { 1'h1, in_data[5:0], celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_6z };
  assign celloutsig_0_34z = celloutsig_0_22z[4:2] <= { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[137:135] <= in_data[170:168];
  assign celloutsig_0_26z = celloutsig_0_7z <= { celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_17z, _00_ };
  assign celloutsig_1_19z = celloutsig_1_4z[8:2] && { celloutsig_1_14z[43:42], celloutsig_1_10z[4:3], celloutsig_1_7z[2], celloutsig_1_10z[1:0] };
  assign celloutsig_0_13z = celloutsig_0_1z & ~(celloutsig_0_4z);
  assign celloutsig_0_21z = _00_[0] & ~(celloutsig_0_18z[2]);
  assign celloutsig_0_37z = { celloutsig_0_15z[3:2], celloutsig_0_10z, celloutsig_0_31z, celloutsig_0_24z } % { 1'h1, celloutsig_0_11z[13:0] };
  assign celloutsig_0_7z = { celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_6z } % { 1'h1, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_1_14z = in_data[176:125] % { 1'h1, in_data[150:100] };
  assign celloutsig_0_11z = { in_data[58:56], celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_3z } % { 1'h1, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_9z };
  assign celloutsig_1_18z = celloutsig_1_14z[35] ? { celloutsig_1_14z[13:0], 1'h1, celloutsig_1_11z } : { in_data[144:137], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_7z };
  assign celloutsig_0_15z[6:1] = celloutsig_0_11z[0] ? { in_data[76:74], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_13z } : in_data[64:59];
  assign celloutsig_0_3z = | in_data[72:58];
  assign celloutsig_0_48z = | { celloutsig_0_11z[12:3], celloutsig_0_9z, celloutsig_0_40z };
  assign celloutsig_1_11z = | { celloutsig_1_8z[14], celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_0_28z = | { celloutsig_0_8z, celloutsig_0_18z, celloutsig_0_0z };
  assign celloutsig_0_6z = ~^ in_data[46:43];
  assign celloutsig_1_7z = { celloutsig_1_4z[7:4], celloutsig_1_0z, celloutsig_1_0z } << celloutsig_1_5z[6:1];
  assign celloutsig_0_20z = { celloutsig_0_14z[9:8], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_10z, _00_, celloutsig_0_13z, celloutsig_0_4z } << { celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_16z, _00_, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_0z };
  assign celloutsig_1_5z = in_data[147:140] - in_data[136:129];
  assign celloutsig_1_8z = { in_data[175:152], celloutsig_1_1z } - { in_data[123:100], celloutsig_1_2z };
  assign celloutsig_0_18z = celloutsig_0_15z[4:2] - { celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_29z = { celloutsig_0_14z[10:9], celloutsig_0_26z, celloutsig_0_18z, celloutsig_0_9z, celloutsig_0_28z } - { celloutsig_0_22z[9:6], celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_31z = celloutsig_0_30z[21:11] - { celloutsig_0_22z[3:2], celloutsig_0_2z, celloutsig_0_29z };
  assign celloutsig_0_56z = { celloutsig_0_20z[12:4], celloutsig_0_25z, celloutsig_0_38z } ~^ { celloutsig_0_37z[5:1], celloutsig_0_48z, celloutsig_0_10z, celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_24z, celloutsig_0_2z };
  assign celloutsig_0_22z = { in_data[70:57], celloutsig_0_18z } ~^ { in_data[35:28], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_23z = { _00_[3:1], celloutsig_0_10z, celloutsig_0_21z, celloutsig_0_13z } ~^ { celloutsig_0_7z[5:1], celloutsig_0_3z };
  assign celloutsig_0_30z = { celloutsig_0_11z[14:10], celloutsig_0_23z, _00_, _00_, celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_2z } ~^ { celloutsig_0_14z[12:1], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_25z, celloutsig_0_6z, celloutsig_0_16z };
  assign { celloutsig_1_10z[4:3], celloutsig_1_10z[1:0] } = { celloutsig_1_7z[4:3], celloutsig_1_7z[1:0] } ~^ { celloutsig_1_7z[2:1], celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_15z[0] = celloutsig_0_3z;
  assign celloutsig_1_10z[2] = celloutsig_1_7z[2];
  assign { out_data[143:128], out_data[96], out_data[42:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_56z };
endmodule
