# digital-vlsi-rtl-to-gatelevel
RTL design of a digital averaging module, followed by synthesis under timing constraints and post-synthesis gate-level simulation to validate functional and timing correctness.
