# simplified-RC4

Auhtors: tpacini, AndreaGiuliani-Git

Date: 2022-07-04


## SCOPE
VLSI design of a simplified RC4 stream cipher with a RTL written in SystemVerilog. Physical implementation in a Cyclone V family device, FPGA - 5CGXFC9D6F27C7.

## USED TOOLS
Quartus Prime Lite

Modelsim 20.1.1

Cyclone V device library

## FILES

The `generate_tv.py` file contains all the code used to generate test values to assess the correctness of our implementation.
