

@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 2097 clock pin(s) of sequential element(s)
0 instances converted, 2097 sequential instances remain driven by gated/generated clocks

=================================================================================== Gated/Generated Clocks ===================================================================================
Clock Tree ID     Driving Element                   Drive Element Type     Fanout     Sample Instance                              Explanation                                                
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       MSS.CCC_0.CCC_INST                CCC                    2090       MSS.root_sb_MSS_0.MSS_ADLIB_INST             No gated clock conversion method for cell cell:work.MSS_010
@K:CKID0002       MSS.FABOSC_0.I_RCOSC_25_50MHZ     RCOSC_25_50MHZ         7          MSS.CORERESETP_0.sdif0_areset_n_rcosc_q1     No gated clock conversion method for cell cell:ACG4.SLE    
==============================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

