

================================================================
== Vivado HLS Report for 'sandbox'
================================================================
* Date:           Fri Mar 25 13:39:05 2016

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.67|      5.68|        0.83|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+----------+
    |     Latency     |     Interval    | Pipeline |
    |   min  |   max  |   min  |   max  |   Type   |
    +--------+--------+--------+--------+----------+
    |  309763|  309763|  309764|  309764| dataflow |
    +--------+--------+--------+--------+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+---------+--------------+-------------+
|         RTL Ports         | Dir | Bits| Protocol| Source Object|    C Type   |
+---------------------------+-----+-----+---------+--------------+-------------+
|s_axi_CONTROL_BUS_AWVALID  |  in |    1|  s_axi  |  CONTROL_BUS | return void |
|s_axi_CONTROL_BUS_AWREADY  | out |    1|  s_axi  |  CONTROL_BUS | return void |
|s_axi_CONTROL_BUS_AWADDR   |  in |    6|  s_axi  |  CONTROL_BUS | return void |
|s_axi_CONTROL_BUS_WVALID   |  in |    1|  s_axi  |  CONTROL_BUS | return void |
|s_axi_CONTROL_BUS_WREADY   | out |    1|  s_axi  |  CONTROL_BUS | return void |
|s_axi_CONTROL_BUS_WDATA    |  in |   32|  s_axi  |  CONTROL_BUS | return void |
|s_axi_CONTROL_BUS_WSTRB    |  in |    4|  s_axi  |  CONTROL_BUS | return void |
|s_axi_CONTROL_BUS_ARVALID  |  in |    1|  s_axi  |  CONTROL_BUS | return void |
|s_axi_CONTROL_BUS_ARREADY  | out |    1|  s_axi  |  CONTROL_BUS | return void |
|s_axi_CONTROL_BUS_ARADDR   |  in |    6|  s_axi  |  CONTROL_BUS | return void |
|s_axi_CONTROL_BUS_RVALID   | out |    1|  s_axi  |  CONTROL_BUS | return void |
|s_axi_CONTROL_BUS_RREADY   |  in |    1|  s_axi  |  CONTROL_BUS | return void |
|s_axi_CONTROL_BUS_RDATA    | out |   32|  s_axi  |  CONTROL_BUS | return void |
|s_axi_CONTROL_BUS_RRESP    | out |    2|  s_axi  |  CONTROL_BUS | return void |
|s_axi_CONTROL_BUS_BVALID   | out |    1|  s_axi  |  CONTROL_BUS | return void |
|s_axi_CONTROL_BUS_BREADY   |  in |    1|  s_axi  |  CONTROL_BUS | return void |
|s_axi_CONTROL_BUS_BRESP    | out |    2|  s_axi  |  CONTROL_BUS | return void |
+---------------------------+-----+-----+---------+--------------+-------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
* FSM state operations: 

 <State 1>: 2.94ns
ST_1: result_channel [1/1] 0.00ns
codeRepl:0  %result_channel = alloca i32, align 4

ST_1: src_data_stream_0_V [1/1] 0.00ns
codeRepl:19  %src_data_stream_0_V = alloca i8, align 1

ST_1: src_data_stream_1_V [1/1] 0.00ns
codeRepl:21  %src_data_stream_1_V = alloca i8, align 1

ST_1: stg_8 [2/2] 2.94ns
codeRepl:28  call fastcc void @"sandbox_AXIvideo2Mat<16, 640, 480, 16>"(i32* %result_channel, i16* %INPUT_STREAM_V_data_V, i2* %INPUT_STREAM_V_keep_V, i2* %INPUT_STREAM_V_strb_V, i1* %INPUT_STREAM_V_user_V, i1* %INPUT_STREAM_V_last_V, i1* %INPUT_STREAM_V_id_V, i1* %INPUT_STREAM_V_dest_V, i8* %src_data_stream_0_V, i8* %src_data_stream_1_V)


 <State 2>: 0.00ns
ST_2: stg_9 [1/2] 0.00ns
codeRepl:28  call fastcc void @"sandbox_AXIvideo2Mat<16, 640, 480, 16>"(i32* %result_channel, i16* %INPUT_STREAM_V_data_V, i2* %INPUT_STREAM_V_keep_V, i2* %INPUT_STREAM_V_strb_V, i1* %INPUT_STREAM_V_user_V, i1* %INPUT_STREAM_V_last_V, i1* %INPUT_STREAM_V_id_V, i1* %INPUT_STREAM_V_dest_V, i8* %src_data_stream_0_V, i8* %src_data_stream_1_V)


 <State 3>: 0.00ns
ST_3: stg_10 [2/2] 0.00ns
codeRepl:29  call fastcc void @sandbox_Block__proc(i32* %result_channel, i16* %OUTPUT_STREAM_V_data_V, i2* %OUTPUT_STREAM_V_keep_V, i2* %OUTPUT_STREAM_V_strb_V, i1* %OUTPUT_STREAM_V_user_V, i1* %OUTPUT_STREAM_V_last_V, i1* %OUTPUT_STREAM_V_id_V, i1* %OUTPUT_STREAM_V_dest_V)


 <State 4>: 1.70ns
ST_4: stg_11 [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str1807) nounwind

ST_4: stg_12 [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i16* %INPUT_STREAM_V_data_V), !map !7

ST_4: stg_13 [1/1] 0.00ns
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(i2* %INPUT_STREAM_V_keep_V), !map !11

ST_4: stg_14 [1/1] 0.00ns
codeRepl:4  call void (...)* @_ssdm_op_SpecBitsMap(i2* %INPUT_STREAM_V_strb_V), !map !15

ST_4: stg_15 [1/1] 0.00ns
codeRepl:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_V_user_V), !map !19

ST_4: stg_16 [1/1] 0.00ns
codeRepl:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_V_last_V), !map !23

ST_4: stg_17 [1/1] 0.00ns
codeRepl:7  call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_V_id_V), !map !27

ST_4: stg_18 [1/1] 0.00ns
codeRepl:8  call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_V_dest_V), !map !31

ST_4: stg_19 [1/1] 0.00ns
codeRepl:9  call void (...)* @_ssdm_op_SpecBitsMap(i16* %OUTPUT_STREAM_V_data_V), !map !35

ST_4: stg_20 [1/1] 0.00ns
codeRepl:10  call void (...)* @_ssdm_op_SpecBitsMap(i2* %OUTPUT_STREAM_V_keep_V), !map !39

ST_4: stg_21 [1/1] 0.00ns
codeRepl:11  call void (...)* @_ssdm_op_SpecBitsMap(i2* %OUTPUT_STREAM_V_strb_V), !map !43

ST_4: stg_22 [1/1] 0.00ns
codeRepl:12  call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_STREAM_V_user_V), !map !47

ST_4: stg_23 [1/1] 0.00ns
codeRepl:13  call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_STREAM_V_last_V), !map !51

ST_4: stg_24 [1/1] 0.00ns
codeRepl:14  call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_STREAM_V_id_V), !map !55

ST_4: stg_25 [1/1] 0.00ns
codeRepl:15  call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_STREAM_V_dest_V), !map !59

ST_4: stg_26 [1/1] 0.00ns
codeRepl:16  call void (...)* @_ssdm_op_SpecBitsMap(i32 %rows), !map !63

ST_4: stg_27 [1/1] 0.00ns
codeRepl:17  call void (...)* @_ssdm_op_SpecBitsMap(i32 %cols), !map !69

ST_4: stg_28 [1/1] 0.00ns
codeRepl:18  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @str) nounwind

ST_4: stg_29 [1/1] 0.00ns
codeRepl:20  call void (...)* @_ssdm_op_SpecInterface(i8* %src_data_stream_0_V, [8 x i8]* @str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str2, [1 x i8]* @str2, [8 x i8]* @str1)

ST_4: stg_30 [1/1] 0.00ns
codeRepl:22  call void (...)* @_ssdm_op_SpecInterface(i8* %src_data_stream_1_V, [8 x i8]* @str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str4, [1 x i8]* @str4, [8 x i8]* @str3)

ST_4: stg_31 [1/1] 0.00ns
codeRepl:23  call void (...)* @_ssdm_op_SpecInterface(i16* %INPUT_STREAM_V_data_V, i2* %INPUT_STREAM_V_keep_V, i2* %INPUT_STREAM_V_strb_V, i1* %INPUT_STREAM_V_user_V, i1* %INPUT_STREAM_V_last_V, i1* %INPUT_STREAM_V_id_V, i1* %INPUT_STREAM_V_dest_V, [5 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [13 x i8]* @p_str1806, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807) nounwind

ST_4: stg_32 [1/1] 0.00ns
codeRepl:24  call void (...)* @_ssdm_op_SpecInterface(i16* %OUTPUT_STREAM_V_data_V, i2* %OUTPUT_STREAM_V_keep_V, i2* %OUTPUT_STREAM_V_strb_V, i1* %OUTPUT_STREAM_V_user_V, i1* %OUTPUT_STREAM_V_last_V, i1* %OUTPUT_STREAM_V_id_V, i1* %OUTPUT_STREAM_V_dest_V, [5 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [14 x i8]* @p_str1808, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807) nounwind

ST_4: stg_33 [1/1] 0.00ns
codeRepl:25  call void (...)* @_ssdm_op_SpecInterface(i32 %rows, [10 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [12 x i8]* @p_str1810, [5 x i8]* @p_str1811, [1 x i8]* @p_str1807) nounwind

ST_4: stg_34 [1/1] 0.00ns
codeRepl:26  call void (...)* @_ssdm_op_SpecInterface(i32 %cols, [10 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [12 x i8]* @p_str1810, [5 x i8]* @p_str1812, [1 x i8]* @p_str1807) nounwind

ST_4: stg_35 [1/1] 0.00ns
codeRepl:27  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [12 x i8]* @p_str1810, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807) nounwind

ST_4: stg_36 [1/2] 1.70ns
codeRepl:29  call fastcc void @sandbox_Block__proc(i32* %result_channel, i16* %OUTPUT_STREAM_V_data_V, i2* %OUTPUT_STREAM_V_keep_V, i2* %OUTPUT_STREAM_V_strb_V, i1* %OUTPUT_STREAM_V_user_V, i1* %OUTPUT_STREAM_V_last_V, i1* %OUTPUT_STREAM_V_id_V, i1* %OUTPUT_STREAM_V_dest_V)

ST_4: stg_37 [1/1] 0.00ns
codeRepl:30  unreachable



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
