// Seed: 334531196
module module_0 (
    output wire id_0,
    input wand id_1,
    input supply1 id_2,
    input uwire id_3,
    input tri1 id_4,
    input supply0 id_5,
    output supply1 id_6,
    output wire id_7,
    input wand id_8,
    input tri id_9,
    input uwire id_10,
    input supply1 id_11,
    output uwire id_12,
    output wand id_13,
    input tri1 id_14,
    output tri1 id_15,
    input supply0 id_16,
    input uwire id_17,
    input supply1 id_18,
    output supply0 module_0,
    input wor id_20,
    input tri1 id_21,
    input supply0 id_22,
    output wand id_23,
    output wand id_24,
    output wor id_25,
    output tri0 id_26
);
  assign id_24 = id_4;
  wire id_28;
endmodule
module module_1 (
    output supply1 id_0,
    output tri1 id_1,
    output tri id_2
    , id_10,
    output wand id_3,
    input tri id_4,
    output tri0 id_5,
    output uwire id_6,
    output wor id_7,
    input wire id_8
);
  assign id_3 = id_8;
  module_0(
      id_6,
      id_8,
      id_4,
      id_8,
      id_4,
      id_8,
      id_6,
      id_1,
      id_8,
      id_8,
      id_4,
      id_4,
      id_2,
      id_1,
      id_8,
      id_3,
      id_4,
      id_4,
      id_8,
      id_6,
      id_8,
      id_8,
      id_8,
      id_0,
      id_0,
      id_3,
      id_0
  );
endmodule
