# -----------------------------------------------------------------------------
# Copyright 2025 Space Cubics, LLC
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#     http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.
#-----------------------------------------------------------------------------
# SC-OBC Module V1: Versal pin constraints
#-----------------------------------------------------------------------------

set_property PACKAGE_PIN AF28 [get_ports DDR4_ACT_N]
set_property PACKAGE_PIN AD25 [get_ports {DDR4_A[0]}]
set_property PACKAGE_PIN AF26 [get_ports {DDR4_A[1]}]
set_property PACKAGE_PIN AG26 [get_ports {DDR4_A[2]}]
set_property PACKAGE_PIN W25  [get_ports {DDR4_A[3]}]
set_property PACKAGE_PIN V24  [get_ports {DDR4_A[4]}]
set_property PACKAGE_PIN Y22  [get_ports {DDR4_A[5]}]
set_property PACKAGE_PIN AA21 [get_ports {DDR4_A[6]}]
set_property PACKAGE_PIN AD26 [get_ports {DDR4_A[7]}]
set_property PACKAGE_PIN AH25 [get_ports {DDR4_A[8]}]
set_property PACKAGE_PIN AE27 [get_ports {DDR4_A[9]}]
set_property PACKAGE_PIN AC25 [get_ports {DDR4_A[10]}]
set_property PACKAGE_PIN W24  [get_ports {DDR4_A[11]}]
set_property PACKAGE_PIN AB27 [get_ports {DDR4_A[12]}]
set_property PACKAGE_PIN AG28 [get_ports {DDR4_A[13]}]
set_property PACKAGE_PIN AA23 [get_ports {DDR4_A[14]}]
set_property PACKAGE_PIN V22  [get_ports {DDR4_A[15]}]
set_property PACKAGE_PIN AH23 [get_ports {DDR4_A[16]}]
set_property PACKAGE_PIN AE14 [get_ports DDR4_ALERT_N]
set_property PACKAGE_PIN AC23 [get_ports {DDR4_BA[0]}]
set_property PACKAGE_PIN AE24 [get_ports {DDR4_BA[1]}]
set_property PACKAGE_PIN AC27 [get_ports DDR4_BG]
set_property PACKAGE_PIN AC28 [get_ports DDR4_CK_T]
set_property PACKAGE_PIN AD27 [get_ports DDR4_CK_C]
set_property PACKAGE_PIN AG27 [get_ports DDR4_CKE]
set_property PACKAGE_PIN AG23 [get_ports DDR4_CS_N]
set_property PACKAGE_PIN N21  [get_ports {DDR4_DM_N[0]}]
set_property PACKAGE_PIN M22  [get_ports {DDR4_DM_N[1]}]
set_property PACKAGE_PIN P26  [get_ports {DDR4_DM_N[2]}]
set_property PACKAGE_PIN Y28  [get_ports {DDR4_DM_N[3]}]
set_property PACKAGE_PIN AG20 [get_ports {DDR4_DM_N[4]}]
set_property PACKAGE_PIN AG17 [get_ports {DDR4_DM_N[5]}]
set_property PACKAGE_PIN AC19 [get_ports {DDR4_DM_N[6]}]
set_property PACKAGE_PIN AB18 [get_ports {DDR4_DM_N[7]}]
set_property PACKAGE_PIN N28  [get_ports {DDR4_DM_N[8]}]
set_property PACKAGE_PIN R21  [get_ports {DDR4_DQ[4]}]
set_property PACKAGE_PIN P22  [get_ports {DDR4_DQ[7]}]
set_property PACKAGE_PIN R22  [get_ports {DDR4_DQ[6]}]
set_property PACKAGE_PIN T21  [get_ports {DDR4_DQ[0]}]
set_property PACKAGE_PIN K21  [get_ports {DDR4_DQ[5]}]
set_property PACKAGE_PIN L22  [get_ports {DDR4_DQ[2]}]
set_property PACKAGE_PIN J22  [get_ports {DDR4_DQ[1]}]
set_property PACKAGE_PIN J21  [get_ports {DDR4_DQ[3]}]
set_property PACKAGE_PIN R23  [get_ports {DDR4_DQ[15]}]
set_property PACKAGE_PIN P24  [get_ports {DDR4_DQ[12]}]
set_property PACKAGE_PIN T23  [get_ports {DDR4_DQ[13]}]
set_property PACKAGE_PIN R24  [get_ports {DDR4_DQ[14]}]
set_property PACKAGE_PIN K24  [get_ports {DDR4_DQ[9]}]
set_property PACKAGE_PIN L23  [get_ports {DDR4_DQ[10]}]
set_property PACKAGE_PIN J24  [get_ports {DDR4_DQ[11]}]
set_property PACKAGE_PIN K23  [get_ports {DDR4_DQ[8]}]
set_property PACKAGE_PIN R26  [get_ports {DDR4_DQ[22]}]
set_property PACKAGE_PIN P25  [get_ports {DDR4_DQ[21]}]
set_property PACKAGE_PIN T26  [get_ports {DDR4_DQ[23]}]
set_property PACKAGE_PIN T25  [get_ports {DDR4_DQ[20]}]
set_property PACKAGE_PIN M26  [get_ports {DDR4_DQ[19]}]
set_property PACKAGE_PIN L26  [get_ports {DDR4_DQ[16]}]
set_property PACKAGE_PIN K26  [get_ports {DDR4_DQ[17]}]
set_property PACKAGE_PIN J25  [get_ports {DDR4_DQ[18]}]
set_property PACKAGE_PIN V25  [get_ports {DDR4_DQ[25]}]
set_property PACKAGE_PIN W26  [get_ports {DDR4_DQ[26]}]
set_property PACKAGE_PIN W27  [get_ports {DDR4_DQ[27]}]
set_property PACKAGE_PIN Y26  [get_ports {DDR4_DQ[29]}]
set_property PACKAGE_PIN AA28 [get_ports {DDR4_DQ[30]}]
set_property PACKAGE_PIN AB28 [get_ports {DDR4_DQ[31]}]
set_property PACKAGE_PIN AA26 [get_ports {DDR4_DQ[28]}]
set_property PACKAGE_PIN AB26 [get_ports {DDR4_DQ[24]}]
set_property PACKAGE_PIN AH18 [get_ports {DDR4_DQ[36]}]
set_property PACKAGE_PIN AH17 [get_ports {DDR4_DQ[37]}]
set_property PACKAGE_PIN AH15 [get_ports {DDR4_DQ[33]}]
set_property PACKAGE_PIN AH14 [get_ports {DDR4_DQ[35]}]
set_property PACKAGE_PIN AH20 [get_ports {DDR4_DQ[38]}]
set_property PACKAGE_PIN AG21 [get_ports {DDR4_DQ[32]}]
set_property PACKAGE_PIN AH22 [get_ports {DDR4_DQ[39]}]
set_property PACKAGE_PIN AG22 [get_ports {DDR4_DQ[34]}]
set_property PACKAGE_PIN AG15 [get_ports {DDR4_DQ[44]}]
set_property PACKAGE_PIN AF14 [get_ports {DDR4_DQ[40]}]
set_property PACKAGE_PIN AG13 [get_ports {DDR4_DQ[41]}]
set_property PACKAGE_PIN AF13 [get_ports {DDR4_DQ[43]}]
set_property PACKAGE_PIN AG18 [get_ports {DDR4_DQ[47]}]
set_property PACKAGE_PIN AF18 [get_ports {DDR4_DQ[46]}]
set_property PACKAGE_PIN AF19 [get_ports {DDR4_DQ[42]}]
set_property PACKAGE_PIN AE19 [get_ports {DDR4_DQ[45]}]
set_property PACKAGE_PIN AD17 [get_ports {DDR4_DQ[48]}]
set_property PACKAGE_PIN AC17 [get_ports {DDR4_DQ[52]}]
set_property PACKAGE_PIN AD14 [get_ports {DDR4_DQ[49]}]
set_property PACKAGE_PIN AC14 [get_ports {DDR4_DQ[50]}]
set_property PACKAGE_PIN AD20 [get_ports {DDR4_DQ[53]}]
set_property PACKAGE_PIN AD21 [get_ports {DDR4_DQ[55]}]
set_property PACKAGE_PIN AE22 [get_ports {DDR4_DQ[54]}]
set_property PACKAGE_PIN AD22 [get_ports {DDR4_DQ[51]}]
set_property PACKAGE_PIN AB15 [get_ports {DDR4_DQ[58]}]
set_property PACKAGE_PIN AC16 [get_ports {DDR4_DQ[61]}]
set_property PACKAGE_PIN AC13 [get_ports {DDR4_DQ[57]}]
set_property PACKAGE_PIN AB14 [get_ports {DDR4_DQ[56]}]
set_property PACKAGE_PIN AB20 [get_ports {DDR4_DQ[60]}]
set_property PACKAGE_PIN AC20 [get_ports {DDR4_DQ[63]}]
set_property PACKAGE_PIN AC22 [get_ports {DDR4_DQ[59]}]
set_property PACKAGE_PIN AB21 [get_ports {DDR4_DQ[62]}]
set_property PACKAGE_PIN P27  [get_ports {DDR4_DQ[71]}]
set_property PACKAGE_PIN R28  [get_ports {DDR4_DQ[67]}]
set_property PACKAGE_PIN T28  [get_ports {DDR4_DQ[70]}]
set_property PACKAGE_PIN R27  [get_ports {DDR4_DQ[68]}]
set_property PACKAGE_PIN M27  [get_ports {DDR4_DQ[69]}]
set_property PACKAGE_PIN L28  [get_ports {DDR4_DQ[66]}]
set_property PACKAGE_PIN K28  [get_ports {DDR4_DQ[64]}]
set_property PACKAGE_PIN K27  [get_ports {DDR4_DQ[65]}]
set_property PACKAGE_PIN V21  [get_ports {DDR4_DQS_T[0]}]
set_property PACKAGE_PIN U22  [get_ports {DDR4_DQS_C[0]}]
set_property PACKAGE_PIN U23  [get_ports {DDR4_DQS_T[1]}]
set_property PACKAGE_PIN T24  [get_ports {DDR4_DQS_C[1]}]
set_property PACKAGE_PIN U25  [get_ports {DDR4_DQS_T[2]}]
set_property PACKAGE_PIN U26  [get_ports {DDR4_DQS_C[2]}]
set_property PACKAGE_PIN V28  [get_ports {DDR4_DQS_T[3]}]
set_property PACKAGE_PIN V27  [get_ports {DDR4_DQS_C[3]}]
set_property PACKAGE_PIN AH13 [get_ports {DDR4_DQS_T[4]}]
set_property PACKAGE_PIN AH12 [get_ports {DDR4_DQS_C[4]}]
set_property PACKAGE_PIN AG12 [get_ports {DDR4_DQS_T[5]}]
set_property PACKAGE_PIN AG11 [get_ports {DDR4_DQS_C[5]}]
set_property PACKAGE_PIN AD12 [get_ports {DDR4_DQS_T[6]}]
set_property PACKAGE_PIN AD11 [get_ports {DDR4_DQS_C[6]}]
set_property PACKAGE_PIN AB12 [get_ports {DDR4_DQS_T[7]}]
set_property PACKAGE_PIN AC11 [get_ports {DDR4_DQS_C[7]}]
set_property PACKAGE_PIN U27  [get_ports {DDR4_DQS_T[8]}]
set_property PACKAGE_PIN U28  [get_ports {DDR4_DQS_C[8]}]
set_property PACKAGE_PIN Y23  [get_ports DDR4_ODT]
set_property PACKAGE_PIN AB23 [get_ports DDR4_PARITY]
set_property PACKAGE_PIN AE13 [get_ports DDR4_RESET_N]

set_property [get_ports {DDR4_DQ[*]}]    -dict {IOSTANDARD POD12       SLEW FAST OUTPUT_IMPEDANCE RDRV_40_40 ODT RTT_40 OFFSET_CNTRL CNTRL_NONE PRE_EMPHASIS RDRV_NONE EQUALIZATION EQ_LEVEL2}
set_property [get_ports {DDR4_DQS_T[*]}] -dict {IOSTANDARD DIFF_POD12  SLEW FAST OUTPUT_IMPEDANCE RDRV_40_40 ODT RTT_40 OFFSET_CNTRL CNTRL_NONE PRE_EMPHASIS RDRV_NONE EQUALIZATION EQ_LEVEL2}
set_property [get_ports {DDR4_DQS_C[*]}] -dict {IOSTANDARD DIFF_POD12  SLEW FAST OUTPUT_IMPEDANCE RDRV_40_40 ODT RTT_40 OFFSET_CNTRL CNTRL_NONE PRE_EMPHASIS RDRV_NONE EQUALIZATION EQ_LEVEL2}
set_property [get_ports {DDR4_DM_N[*]}]  -dict {IOSTANDARD POD12       SLEW FAST OUTPUT_IMPEDANCE RDRV_40_40 ODT RTT_40 OFFSET_CNTRL CNTRL_NONE PRE_EMPHASIS RDRV_NONE EQUALIZATION EQ_LEVEL2}
set_property [get_ports {DDR4_A[*]}]     -dict {IOSTANDARD SSTL12      SLEW FAST OUTPUT_IMPEDANCE RDRV_40_40            OFFSET_CNTRL CNTRL_NONE}
set_property [get_ports {DDR4_BA[1]}]    -dict {IOSTANDARD SSTL12      SLEW FAST OUTPUT_IMPEDANCE RDRV_40_40            OFFSET_CNTRL CNTRL_NONE}
set_property [get_ports DDR4_ACT_N]      -dict {IOSTANDARD SSTL12      SLEW FAST OUTPUT_IMPEDANCE RDRV_40_40            OFFSET_CNTRL CNTRL_NONE}
set_property [get_ports DDR4_ALERT_N]    -dict {IOSTANDARD POD12                                             ODT RTT_40 OFFSET_CNTRL CNTRL_NONE PRE_EMPHASIS RDRV_NONE EQUALIZATION EQ_NONE}
set_property [get_ports DDR4_BG]         -dict {IOSTANDARD SSTL12      SLEW FAST OUTPUT_IMPEDANCE RDRV_40_40            OFFSET_CNTRL CNTRL_NONE}
set_property [get_ports DDR4_CKE]        -dict {IOSTANDARD SSTL12      SLEW FAST OUTPUT_IMPEDANCE RDRV_40_40            OFFSET_CNTRL CNTRL_NONE}
set_property [get_ports DDR4_CK_*]       -dict {IOSTANDARD DIFF_SSTL12 SLEW FAST OUTPUT_IMPEDANCE RDRV_40_40            OFFSET_CNTRL CNTRL_NONE}
set_property [get_ports DDR4_CS_N]       -dict {IOSTANDARD SSTL12      SLEW FAST OUTPUT_IMPEDANCE RDRV_40_40            OFFSET_CNTRL CNTRL_NONE}
set_property [get_ports DDR4_ODT]        -dict {IOSTANDARD SSTL12      SLEW FAST OUTPUT_IMPEDANCE RDRV_40_40            OFFSET_CNTRL CNTRL_NONE}
set_property [get_ports DDR4_PARITY]     -dict {IOSTANDARD SSTL12      SLEW FAST OUTPUT_IMPEDANCE RDRV_40_40            OFFSET_CNTRL CNTRL_NONE}
set_property [get_ports DDR4_RESET_N]    -dict {IOSTANDARD LVCMOS12    SLEW SLOW                                                                                                              DRIVE 8}
