@W: CD638 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:8:24:13|Signal addr_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:33:24:38|Signal option is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":25:8:25:12|Signal rdy_o is undriven. Either assign the signal a value or remove the signal declaration.
@W: CL117 :"D:\WorkingDir\Fpga\pico_dev_test\wb_manager.vhd":112:2:112:5|Latch generated from process for signal nState(0 to 5); possible missing assignment in an if or case statement.
@W: CL111 :"D:\WorkingDir\Fpga\pico_dev_test\wb_manager.vhd":98:2:98:3|All reachable assignments to status_reg(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\WorkingDir\Fpga\pico_dev_test\wb_manager.vhd":98:2:98:3|All reachable assignments to status_reg(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\WorkingDir\Fpga\pico_dev_test\wb_manager.vhd":98:2:98:3|All reachable assignments to status_reg(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\WorkingDir\Fpga\pico_dev_test\wb_manager.vhd":98:2:98:3|All reachable assignments to status_reg(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\WorkingDir\Fpga\pico_dev_test\wb_manager.vhd":98:2:98:3|All reachable assignments to status_reg(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL271 :"D:\WorkingDir\Fpga\pico_dev_test\HeartBeat.vhd":30:1:30:2|Pruning unused bits 32 to 21 of iCounter(32 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL252 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:33:24:38|Bit 0 of signal option is floating -- simulation mismatch possible.
@W: CL252 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:33:24:38|Bit 1 of signal option is floating -- simulation mismatch possible.
@W: CL252 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:33:24:38|Bit 2 of signal option is floating -- simulation mismatch possible.
@W: CL252 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:33:24:38|Bit 3 of signal option is floating -- simulation mismatch possible.
@W: CL252 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:33:24:38|Bit 4 of signal option is floating -- simulation mismatch possible.
@W: CL252 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:33:24:38|Bit 5 of signal option is floating -- simulation mismatch possible.
@W: CL252 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:33:24:38|Bit 6 of signal option is floating -- simulation mismatch possible.
@W: CL252 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:33:24:38|Bit 7 of signal option is floating -- simulation mismatch possible.
@W: CL252 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:8:24:13|Bit 0 of signal addr_i is floating -- simulation mismatch possible.
@W: CL252 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:8:24:13|Bit 1 of signal addr_i is floating -- simulation mismatch possible.
@W: CL252 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:8:24:13|Bit 2 of signal addr_i is floating -- simulation mismatch possible.
@W: CL252 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:8:24:13|Bit 3 of signal addr_i is floating -- simulation mismatch possible.
@W: CL252 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:8:24:13|Bit 4 of signal addr_i is floating -- simulation mismatch possible.
@W: CL252 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:8:24:13|Bit 5 of signal addr_i is floating -- simulation mismatch possible.
@W: CL252 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:8:24:13|Bit 6 of signal addr_i is floating -- simulation mismatch possible.
@W: CL252 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:8:24:13|Bit 7 of signal addr_i is floating -- simulation mismatch possible.
@W: CL245 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":73:1:73:11|Bit 0 of input addr_i of instance wb_manager0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":73:1:73:11|Bit 1 of input addr_i of instance wb_manager0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":73:1:73:11|Bit 2 of input addr_i of instance wb_manager0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":73:1:73:11|Bit 3 of input addr_i of instance wb_manager0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":73:1:73:11|Bit 4 of input addr_i of instance wb_manager0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":73:1:73:11|Bit 5 of input addr_i of instance wb_manager0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":73:1:73:11|Bit 6 of input addr_i of instance wb_manager0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":73:1:73:11|Bit 7 of input addr_i of instance wb_manager0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":73:1:73:11|Bit 0 of input option_reg of instance wb_manager0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":73:1:73:11|Bit 1 of input option_reg of instance wb_manager0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":73:1:73:11|Bit 2 of input option_reg of instance wb_manager0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":73:1:73:11|Bit 3 of input option_reg of instance wb_manager0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":73:1:73:11|Bit 4 of input option_reg of instance wb_manager0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":73:1:73:11|Bit 5 of input option_reg of instance wb_manager0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":73:1:73:11|Bit 6 of input option_reg of instance wb_manager0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":73:1:73:11|Bit 7 of input option_reg of instance wb_manager0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\WorkingDir\Fpga\pico_dev_test\wb_manager.vhd":16:3:16:12|Input port bits 7 to 3 of option_reg(7 downto 0) are unused. Assign logic for all port bits or change the input port size.

