$date
	Mon Oct 15 21:12:42 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_encoder $end
$var wire 4 ! out [0:3] $end
$var reg 16 " in [0:15] $end
$scope module inst $end
$var wire 16 # in [0:15] $end
$var reg 4 $ out [0:3] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
b1 #
b1 "
b0 !
$end
#10
b1 !
b1 $
b10 "
b10 #
#20
b10 !
b10 $
b100 "
b100 #
#30
b11 !
b11 $
b1000 "
b1000 #
#40
b100 !
b100 $
b10000 "
b10000 #
#50
b101 !
b101 $
b100000 "
b100000 #
#60
b110 !
b110 $
b1000000 "
b1000000 #
#70
b111 !
b111 $
b10000000 "
b10000000 #
#80
b1000 !
b1000 $
b100000000 "
b100000000 #
#90
b1001 !
b1001 $
b1000000000 "
b1000000000 #
#100
b1010 !
b1010 $
b10000000000 "
b10000000000 #
#110
b1011 !
b1011 $
b100000000000 "
b100000000000 #
#120
b1100 !
b1100 $
b1000000000000 "
b1000000000000 #
#130
b1101 !
b1101 $
b10000000000000 "
b10000000000000 #
#140
b1110 !
b1110 $
b100000000000000 "
b100000000000000 #
#150
b1111 !
b1111 $
b1000000000000000 "
b1000000000000000 #
#160
