// Used for the PGO compile flow
// based on zephyr3 L5640@2.27GHz

process0 = {
  //command = "$ZSIMAPPSPATH/build/speccpu2006/447.dealII/447.dealII 23";
  //command = "./simple_prog";
command = "/home/kartik/Prefetching_Benchmarks/benchspec/CPU2006/483.xalancbmk/run/run_base_ref_amd64-m64-gcc42-nn.0003/Xalan_base.amd64-m64-gcc42-nn -v /home/kartik/Prefetching_Benchmarks/benchspec/CPU2006/483.xalancbmk/run/run_base_ref_amd64-m64-gcc42-nn.0003/t5.xml /home/kartik/Prefetching_Benchmarks/benchspec/CPU2006/483.xalancbmk/run/run_base_ref_amd64-m64-gcc42-nn.0003/xalanc.xsl ";
};

sim = {
  //maxTotalInstrs = 100000000L;
  phaseLength = 10000;
  statsPhaseInterval = 1;
  attachDebugger=true;
};

sys = {
  caches = {
    l1d = {
      array = {
        type = "SetAssoc";
        ways = 8;
      };
      caches = 1;
      latency = 4;
      size = 32768;
    };

    l1i = {
      array = {
        type = "SetAssoc";
        ways = 4;
      };
      caches = 1;
      latency = 3;
      size = 32768;
    };

    l2 = {
      array = {
        type = "SetAssoc";
        ways = 8;
      };
      caches = 1;
      latency = 7;
      children = "l1i|l1d";
      size = 262144;
    };

    l3 = {
      array = {
        hash = "H3";
        type = "Z";
        ways = 4;
        candidates = 52;
      };
      banks = 6;
      caches = 1;
      latency = 27;
      children = "l2";
      size = 12582912;
    };
  };

  cores = {
    westmere = {
      cores = 1;
      dcache = "l1d";
      icache = "l1i";
      type = "OOO";
    };
  };

  frequency = 2270;
  lineSize = 64;
  mem = {
    controllers = 3;
    type = "DDR";
    controllerLatency = 40;
  };
};

