<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="VGA_image.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="VGA_image_tets.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="VGA_image_tets.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="VGA_image_tets.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="VGA_image_tets.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="VGA_image_tets.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="VGA_image_tets.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="VGA_image_tets.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="VGA_image_tets.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="VGA_image_tets.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="VGA_image_tets.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="VGA_image_tets.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="VGA_image_tets.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="VGA_image_tets.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="VGA_image_tets.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="VGA_image_tets.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="VGA_image_tets.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="VGA_image_tets.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="VGA_image_tets.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="VGA_image_tets.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="VGA_image_tets.vhf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="VGA_image_tets.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="VGA_image_tets.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="VGA_image_tets_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="VGA_image_tets_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="VGA_image_tets_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="VGA_image_tets_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="VGA_image_tets_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="VGA_image_tets_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="VGA_image_tets_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="VGA_image_tets_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="VGA_image_tets_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="VGA_image_tets_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="VGA_image_tets_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="VGA_image_tets_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="VGA_image_tets_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="VGA_image_tets_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="VGA_image_tets_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="VGA_image_tets_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_RESPONSE" xil_pn:name="ipcore_dir/coregen.rsp"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="ipcore_dir/mymemory.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ipcore_dir/mymemory.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ipcore_dir/mymemory.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="ipcore_dir/mymemory.v" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="ipcore_dir/mymemory.veo" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/mymemory.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="ipcore_dir/mymemory.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="reader.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="reader.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="vga_image_tets.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="vga_image_tets.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="vga_image_tets.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1557798658" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1557798658">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573682184" xil_pn:in_ck="-9150665271228647893" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6849208962369229614" xil_pn:start_ts="1573682182">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="VGA_image_tets.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1557798661" xil_pn:in_ck="2265492635973685766" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5013921694637577108" xil_pn:start_ts="1557798661">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/mymemory.ngc"/>
      <outfile xil_pn:name="ipcore_dir/mymemory.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1557798661" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1557798661">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1557798661" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="5891033991151020844" xil_pn:start_ts="1557798661">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1557798661" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1557798661">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1557798661" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-929739853888893858" xil_pn:start_ts="1557798661">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573694984" xil_pn:in_ck="208772288328347132" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-7413141584375547355" xil_pn:start_ts="1573694973">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="VGA_image_tets.jhd"/>
      <outfile xil_pn:name="VGA_image_tets.lso"/>
      <outfile xil_pn:name="VGA_image_tets.ngc"/>
      <outfile xil_pn:name="VGA_image_tets.ngr"/>
      <outfile xil_pn:name="VGA_image_tets.prj"/>
      <outfile xil_pn:name="VGA_image_tets.stx"/>
      <outfile xil_pn:name="VGA_image_tets.syr"/>
      <outfile xil_pn:name="VGA_image_tets.xst"/>
      <outfile xil_pn:name="VGA_image_tets_vhdl.prj"/>
      <outfile xil_pn:name="VGA_image_tets_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1557798681" xil_pn:in_ck="-5292153169314291299" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4532059971238666721" xil_pn:start_ts="1557798681">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573694989" xil_pn:in_ck="1366922085096764918" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-2790211058520239071" xil_pn:start_ts="1573694984">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="VGA_image_tets.bld"/>
      <outfile xil_pn:name="VGA_image_tets.ngd"/>
      <outfile xil_pn:name="VGA_image_tets_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1573694994" xil_pn:in_ck="2290579066462312643" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1573694989">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="VGA_image_tets.pcf"/>
      <outfile xil_pn:name="VGA_image_tets_map.map"/>
      <outfile xil_pn:name="VGA_image_tets_map.mrp"/>
      <outfile xil_pn:name="VGA_image_tets_map.ncd"/>
      <outfile xil_pn:name="VGA_image_tets_map.ngm"/>
      <outfile xil_pn:name="VGA_image_tets_map.xrpt"/>
      <outfile xil_pn:name="VGA_image_tets_summary.xml"/>
      <outfile xil_pn:name="VGA_image_tets_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1573695011" xil_pn:in_ck="-2822819173433570436" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1573694994">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="VGA_image_tets.ncd"/>
      <outfile xil_pn:name="VGA_image_tets.pad"/>
      <outfile xil_pn:name="VGA_image_tets.par"/>
      <outfile xil_pn:name="VGA_image_tets.ptwx"/>
      <outfile xil_pn:name="VGA_image_tets.unroutes"/>
      <outfile xil_pn:name="VGA_image_tets.xpi"/>
      <outfile xil_pn:name="VGA_image_tets_pad.csv"/>
      <outfile xil_pn:name="VGA_image_tets_pad.txt"/>
      <outfile xil_pn:name="VGA_image_tets_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1573695017" xil_pn:in_ck="-9150665271228653342" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="287829442711806529" xil_pn:start_ts="1573695011">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="VGA_image_tets.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="vga_image_tets.bgn"/>
      <outfile xil_pn:name="vga_image_tets.bit"/>
      <outfile xil_pn:name="vga_image_tets.drc"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1573695011" xil_pn:in_ck="4981016972823159231" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1573695008">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="VGA_image_tets.twr"/>
      <outfile xil_pn:name="VGA_image_tets.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
