    -- Assignment 1 User Defined Library
-- Made by Kartikey
library ieee;
use ieee.std_logic_1164.all;

package EE232 is

	component AND_2 is
		port( I0, I1 : in std_logic;
			O0: out std_logic);
	end component;

	component OR_2 is
		port( I0, I1 : in std_logic; 
			O0: out std_logic);
	end component;
	
	component NOT_1 is
		port(I0: in std_logic;
			O0: out std_logic);
	end component;
	
	--Added below components after Part 1
	component XOR_2 is
		port(I0,I1 : in std_logic;
			O0: out std_logic);
	end component;
	
	component HALF_ADDER is
		port(I0, I1: in std_logic;
			S, C : out std_logic);
	end component;

	component FULL_ADDER is
		port(I0, I1, CI:in std_logic;
			S, CO: out std_logic);
	end component;
	
	component NIBBLE_ADDER is
		port( A0, A1, A2, A3, B0, B1, B2, B3, CI0 : in std_logic;
			S0, S1, S2, S3, CO : out std_logic);
	end component;
	
	component FOUR_BIT_ADDER is
	port(
		A3,A2,A1,A0	:in std_logic;
		B3,B2,B1,B0 :in std_logic;
		CI: in std_logic;	
		S3,S2,S1,S0: out std_logic;
		CO, OVF: out std_logic);
	end component;
	
	component FOUR_BIT_ADD_SUBTRACT is
	port(
		A3,A2,A1,A0	:in std_logic;
		B3,B2,B1,B0 :in std_logic;
		S: in std_logic;	
		S3,S2,S1,S0: out std_logic;
		CO, OVF : out std_logic);
	end component;
	
	component MUX_2X1 is 				
	port(I0, I1, S0 : in std_logic; 	
		O0 : out std_logic);
	end component;
	
	component MUX_4X1 is 
	port(I3, I2, I1, I0 : in std_logic; 
		S1, S0 : in std_logic;
			O0 : out std_logic); 
	end component;
	
	component MUX_8X1 is 
	port (a0,a1,a2,a3,a4,a5,a6,a7 : in std_logic;
			S: in std_logic_vector(2 downto 0);
			Y : out std_logic);
	end component;	
	
	component MUX_16X4 is 
		port(I0, I1, I2, I3 : in std_logic_vector(3 downto 0);
			S0, S1 : in std_logic;
			O0 : out std_logic_vector(3 downto 0)); 
	end component;
	
	component FOUR_BIT_MULTIPLIER is 
		port (A0,A1,A2,A3,B0,B1,B2,B3 : IN std_logic;
			P0,P1,P2,P3,P4,P5,P6,P7 :OUT STD_LOGIC);
	end component;
	
	component NIBBLE_SUBTRACTOR is
		port(A0, B0, A1, B1, A2, B2, A3, B3, CI: in std_logic;
			S0, S1, S2, S3, CO: out std_logic);
	end component;
	
	component XS3_ADD_SUB is 
		port(A, B : in std_logic_vector(3 downto 0); 
			A_SBAR : in std_logic; 
			Y : out std_logic_vector(7 downto 0)); 
	end component;
	
	component D_FF is
	port(D,CLK,CLRN,PREN : in std_logic;
		Q: buffer std_logic;
		QN: out std_logic);
	end component;
	
end package;



		

    
