Analysis & Synthesis report for projet_1
Tue Dec 29 19:25:02 2020
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |projet_1|system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 11. State Machine - |projet_1|system:nios_system|system_audio_config:audio_config|s_serial_transfer
 12. State Machine - |projet_1|system:nios_system|system_audio_config:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol
 13. Registers Protected by Synthesis
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for system:nios_system|system_audio_codec:audio_codec|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram
 20. Source assignments for system:nios_system|system_audio_codec:audio_codec|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram
 21. Source assignments for system:nios_system|system_audio_codec:audio_codec|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram
 22. Source assignments for system:nios_system|system_audio_codec:audio_codec|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram
 23. Source assignments for system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated
 24. Source assignments for system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_b_module:system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated
 25. Source assignments for system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 26. Source assignments for system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated
 27. Source assignments for system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 28. Source assignments for system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 29. Source assignments for system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 30. Source assignments for system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 31. Source assignments for system:nios_system|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2fn1:auto_generated
 32. Source assignments for system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux:cmd_demux
 33. Source assignments for system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 34. Source assignments for system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux
 35. Source assignments for system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 36. Source assignments for system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_001:rsp_demux_002
 37. Source assignments for system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_001:rsp_demux_003
 38. Source assignments for system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_001:rsp_demux_004
 39. Source assignments for system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 40. Source assignments for system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 41. Source assignments for system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 42. Source assignments for system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 43. Source assignments for system:nios_system|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
 44. Source assignments for system:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 45. Source assignments for system:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 46. Source assignments for system:nios_system|altera_reset_controller:rst_controller_001
 47. Source assignments for system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 48. Source assignments for system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 49. Parameter Settings for User Entity Instance: system:nios_system|system_audio_codec:audio_codec|altera_up_audio_in_deserializer:Audio_In_Deserializer
 50. Parameter Settings for User Entity Instance: system:nios_system|system_audio_codec:audio_codec|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter
 51. Parameter Settings for User Entity Instance: system:nios_system|system_audio_codec:audio_codec|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO
 52. Parameter Settings for User Entity Instance: system:nios_system|system_audio_codec:audio_codec|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
 53. Parameter Settings for User Entity Instance: system:nios_system|system_audio_codec:audio_codec|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO
 54. Parameter Settings for User Entity Instance: system:nios_system|system_audio_codec:audio_codec|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
 55. Parameter Settings for User Entity Instance: system:nios_system|system_audio_codec:audio_codec|altera_up_audio_out_serializer:Audio_Out_Serializer
 56. Parameter Settings for User Entity Instance: system:nios_system|system_audio_codec:audio_codec|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO
 57. Parameter Settings for User Entity Instance: system:nios_system|system_audio_codec:audio_codec|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
 58. Parameter Settings for User Entity Instance: system:nios_system|system_audio_codec:audio_codec|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO
 59. Parameter Settings for User Entity Instance: system:nios_system|system_audio_codec:audio_codec|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
 60. Parameter Settings for User Entity Instance: system:nios_system|system_audio_config:audio_config|altera_up_av_config_auto_init:AV_Config_Auto_Init
 61. Parameter Settings for User Entity Instance: system:nios_system|system_audio_config:audio_config|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM
 62. Parameter Settings for User Entity Instance: system:nios_system|system_audio_config:audio_config|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM
 63. Parameter Settings for User Entity Instance: system:nios_system|system_audio_config:audio_config|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM
 64. Parameter Settings for User Entity Instance: system:nios_system|system_audio_config:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller
 65. Parameter Settings for User Entity Instance: system:nios_system|system_audio_config:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator
 66. Parameter Settings for User Entity Instance: system:nios_system|system_audio_pll_0:audio_pll_0|system_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i
 67. Parameter Settings for User Entity Instance: system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a
 68. Parameter Settings for User Entity Instance: system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram
 69. Parameter Settings for User Entity Instance: system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_b_module:system_nios2_gen2_0_cpu_register_bank_b
 70. Parameter Settings for User Entity Instance: system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_b_module:system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram
 71. Parameter Settings for User Entity Instance: system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 72. Parameter Settings for User Entity Instance: system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram
 73. Parameter Settings for User Entity Instance: system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 74. Parameter Settings for User Entity Instance: system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 75. Parameter Settings for User Entity Instance: system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 76. Parameter Settings for User Entity Instance: system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 77. Parameter Settings for User Entity Instance: system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 78. Parameter Settings for User Entity Instance: system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy
 79. Parameter Settings for User Entity Instance: system:nios_system|system_onchip_memory2_0:onchip_memory2_0
 80. Parameter Settings for User Entity Instance: system:nios_system|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 81. Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
 82. Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
 83. Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_codec_avalon_audio_slave_translator
 84. Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_config_avalon_av_config_slave_translator
 85. Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator
 86. Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
 87. Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
 88. Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
 89. Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
 90. Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_codec_avalon_audio_slave_agent
 91. Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_codec_avalon_audio_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 92. Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_codec_avalon_audio_slave_agent_rsp_fifo
 93. Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_codec_avalon_audio_slave_agent_rdata_fifo
 94. Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_config_avalon_av_config_slave_agent
 95. Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_config_avalon_av_config_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 96. Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo
 97. Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent
 98. Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 99. Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo
100. Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
101. Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
102. Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
103. Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
104. Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
105. Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
106. Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router|system_mm_interconnect_0_router_default_decode:the_default_decode
107. Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001|system_mm_interconnect_0_router_001_default_decode:the_default_decode
108. Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_002|system_mm_interconnect_0_router_002_default_decode:the_default_decode
109. Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_003|system_mm_interconnect_0_router_002_default_decode:the_default_decode
110. Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_004|system_mm_interconnect_0_router_002_default_decode:the_default_decode
111. Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_005:router_005|system_mm_interconnect_0_router_005_default_decode:the_default_decode
112. Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_005:router_006|system_mm_interconnect_0_router_005_default_decode:the_default_decode
113. Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb
114. Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
115. Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb
116. Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
117. Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
118. Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
119. Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
120. Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
121. Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
122. Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
123. Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
124. Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
125. Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
126. Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
127. Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
128. Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
129. Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
130. Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
131. Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
132. Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
133. Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
134. Parameter Settings for User Entity Instance: system:nios_system|altera_irq_clock_crosser:irq_synchronizer
135. Parameter Settings for User Entity Instance: system:nios_system|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync
136. Parameter Settings for User Entity Instance: system:nios_system|altera_reset_controller:rst_controller
137. Parameter Settings for User Entity Instance: system:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
138. Parameter Settings for User Entity Instance: system:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
139. Parameter Settings for User Entity Instance: system:nios_system|altera_reset_controller:rst_controller_001
140. Parameter Settings for User Entity Instance: system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
141. Parameter Settings for User Entity Instance: system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
142. Parameter Settings for User Entity Instance: pll_50_to_100m:pll1|pll_50_to_100m_0002:pll_50_to_100m_inst|altera_pll:altera_pll_i
143. scfifo Parameter Settings by Entity Instance
144. altsyncram Parameter Settings by Entity Instance
145. Port Connectivity Checks: "pll_50_to_100m:pll1"
146. Port Connectivity Checks: "system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
147. Port Connectivity Checks: "system:nios_system|altera_reset_controller:rst_controller_001"
148. Port Connectivity Checks: "system:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
149. Port Connectivity Checks: "system:nios_system|altera_reset_controller:rst_controller"
150. Port Connectivity Checks: "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
151. Port Connectivity Checks: "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
152. Port Connectivity Checks: "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
153. Port Connectivity Checks: "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
154. Port Connectivity Checks: "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
155. Port Connectivity Checks: "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_005:router_005|system_mm_interconnect_0_router_005_default_decode:the_default_decode"
156. Port Connectivity Checks: "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_002|system_mm_interconnect_0_router_002_default_decode:the_default_decode"
157. Port Connectivity Checks: "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001|system_mm_interconnect_0_router_001_default_decode:the_default_decode"
158. Port Connectivity Checks: "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router|system_mm_interconnect_0_router_default_decode:the_default_decode"
159. Port Connectivity Checks: "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
160. Port Connectivity Checks: "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
161. Port Connectivity Checks: "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
162. Port Connectivity Checks: "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
163. Port Connectivity Checks: "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo"
164. Port Connectivity Checks: "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent"
165. Port Connectivity Checks: "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo"
166. Port Connectivity Checks: "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_config_avalon_av_config_slave_agent"
167. Port Connectivity Checks: "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_codec_avalon_audio_slave_agent_rdata_fifo"
168. Port Connectivity Checks: "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_codec_avalon_audio_slave_agent_rsp_fifo"
169. Port Connectivity Checks: "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_codec_avalon_audio_slave_agent"
170. Port Connectivity Checks: "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
171. Port Connectivity Checks: "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
172. Port Connectivity Checks: "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
173. Port Connectivity Checks: "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
174. Port Connectivity Checks: "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
175. Port Connectivity Checks: "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_config_avalon_av_config_slave_translator"
176. Port Connectivity Checks: "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_codec_avalon_audio_slave_translator"
177. Port Connectivity Checks: "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
178. Port Connectivity Checks: "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
179. Port Connectivity Checks: "system:nios_system|system_onchip_memory2_0:onchip_memory2_0"
180. Port Connectivity Checks: "system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy"
181. Port Connectivity Checks: "system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
182. Port Connectivity Checks: "system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
183. Port Connectivity Checks: "system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_pib:the_system_nios2_gen2_0_cpu_nios2_oci_pib"
184. Port Connectivity Checks: "system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_nios2_gen2_0_cpu_nios2_oci_fifo|system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc"
185. Port Connectivity Checks: "system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_system_nios2_gen2_0_cpu_nios2_oci_dtrace|system_nios2_gen2_0_cpu_nios2_oci_td_mode:system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode"
186. Port Connectivity Checks: "system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_itrace:the_system_nios2_gen2_0_cpu_nios2_oci_itrace"
187. Port Connectivity Checks: "system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_nios2_gen2_0_cpu_nios2_oci_dbrk"
188. Port Connectivity Checks: "system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system_nios2_gen2_0_cpu_nios2_oci_xbrk"
189. Port Connectivity Checks: "system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug"
190. Port Connectivity Checks: "system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci"
191. Port Connectivity Checks: "system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_test_bench:the_system_nios2_gen2_0_cpu_test_bench"
192. Port Connectivity Checks: "system:nios_system|system_nios2_gen2_0:nios2_gen2_0"
193. Port Connectivity Checks: "system:nios_system|system_audio_pll_0:audio_pll_0|system_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i"
194. Port Connectivity Checks: "system:nios_system|system_audio_pll_0:audio_pll_0"
195. Port Connectivity Checks: "system:nios_system|system_audio_config:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator"
196. Port Connectivity Checks: "system:nios_system|system_audio_config:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"
197. Port Connectivity Checks: "system:nios_system|system_audio_config:audio_config|altera_up_av_config_auto_init:AV_Config_Auto_Init"
198. Port Connectivity Checks: "system:nios_system|system_audio_config:audio_config"
199. Port Connectivity Checks: "system:nios_system"
200. Post-Synthesis Netlist Statistics for Top Partition
201. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
202. Elapsed Time Per Partition
203. Analysis & Synthesis Messages
204. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Dec 29 19:25:02 2020       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; projet_1                                    ;
; Top-level Entity Name           ; projet_1                                    ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1353                                        ;
; Total pins                      ; 55                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 3,554,432                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 2                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC5C6F27C7     ;                    ;
; Top-level entity name                                                           ; projet_1           ; projet_1           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; File Name with User-Entered Path                                                                                                                                ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                    ; Library        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; projet_1.vhd                                                                                                                                                    ; yes             ; User VHDL File                               ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/projet_1.vhd                                                                          ;                ;
; pll_50_to_100m/pll_50_to_100m.vhd                                                                                                                               ; yes             ; User Wizard-Generated File                   ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/pll_50_to_100m/pll_50_to_100m.vhd                                                     ; pll_50_to_100m ;
; pll_50_to_100m/pll_50_to_100m/pll_50_to_100m_0002.v                                                                                                             ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/pll_50_to_100m/pll_50_to_100m/pll_50_to_100m_0002.v                                   ; pll_50_to_100m ;
; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/altera_avalon_sc_fifo.v                                       ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/altera_avalon_sc_fifo.v                                       ; system         ;
; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/altera_avalon_st_clock_crosser.v                              ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/altera_avalon_st_clock_crosser.v                              ; system         ;
; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.v                    ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.v                    ; system         ;
; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/altera_irq_clock_crosser.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/altera_irq_clock_crosser.sv                                   ; system         ;
; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/altera_merlin_arbitrator.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/altera_merlin_arbitrator.sv                                   ; system         ;
; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/altera_merlin_burst_uncompressor.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/altera_merlin_burst_uncompressor.sv                           ; system         ;
; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/altera_merlin_master_agent.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/altera_merlin_master_agent.sv                                 ; system         ;
; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/altera_merlin_master_translator.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/altera_merlin_master_translator.sv                            ; system         ;
; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/altera_merlin_slave_agent.sv                                  ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/altera_merlin_slave_agent.sv                                  ; system         ;
; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/altera_merlin_slave_translator.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/altera_merlin_slave_translator.sv                             ; system         ;
; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/altera_reset_controller.v                                     ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/altera_reset_controller.v                                     ; system         ;
; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/altera_reset_synchronizer.v                                   ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/altera_reset_synchronizer.v                                   ; system         ;
; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/altera_std_synchronizer_nocut.v                               ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/altera_std_synchronizer_nocut.v                               ; system         ;
; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/altera_up_audio_bit_counter.v                                 ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/altera_up_audio_bit_counter.v                                 ; system         ;
; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/altera_up_audio_in_deserializer.v                             ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/altera_up_audio_in_deserializer.v                             ; system         ;
; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/altera_up_audio_out_serializer.v                              ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/altera_up_audio_out_serializer.v                              ; system         ;
; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/altera_up_av_config_auto_init.v                               ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/altera_up_av_config_auto_init.v                               ; system         ;
; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/altera_up_av_config_auto_init_ob_adv7180.v                    ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/altera_up_av_config_auto_init_ob_adv7180.v                    ; system         ;
; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/altera_up_av_config_auto_init_ob_audio.v                      ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/altera_up_av_config_auto_init_ob_audio.v                      ; system         ;
; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/altera_up_av_config_auto_init_ob_de1_soc.v                    ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/altera_up_av_config_auto_init_ob_de1_soc.v                    ; system         ;
; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/altera_up_av_config_serial_bus_controller.v                   ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/altera_up_av_config_serial_bus_controller.v                   ; system         ;
; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/altera_up_avalon_reset_from_locked_signal.v                   ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/altera_up_avalon_reset_from_locked_signal.v                   ; system         ;
; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/altera_up_clock_edge.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/altera_up_clock_edge.v                                        ; system         ;
; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/altera_up_slow_clock_generator.v                              ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/altera_up_slow_clock_generator.v                              ; system         ;
; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/altera_up_sync_fifo.v                                         ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/altera_up_sync_fifo.v                                         ; system         ;
; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/system_audio_codec.v                                          ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/system_audio_codec.v                                          ; system         ;
; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/system_audio_config.v                                         ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/system_audio_config.v                                         ; system         ;
; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/system_audio_pll_0.v                                          ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/system_audio_pll_0.v                                          ; system         ;
; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/system_audio_pll_0_audio_pll.v                                ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/system_audio_pll_0_audio_pll.v                                ; system         ;
; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/system_irq_mapper.sv                                          ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/system_irq_mapper.sv                                          ; system         ;
; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/system_mm_interconnect_0.v                                    ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/system_mm_interconnect_0.v                                    ; system         ;
; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v                  ; system         ;
; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; system         ;
; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv                         ; system         ;
; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_001.sv                     ; system         ;
; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv                           ; system         ;
; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_003.sv                       ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_003.sv                       ; system         ;
; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/system_mm_interconnect_0_router.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/system_mm_interconnect_0_router.sv                            ; system         ;
; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv                        ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv                        ; system         ;
; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv                        ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv                        ; system         ;
; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/system_mm_interconnect_0_router_005.sv                        ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/system_mm_interconnect_0_router_005.sv                        ; system         ;
; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv                         ; system         ;
; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_001.sv                     ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_001.sv                     ; system         ;
; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv                           ; system         ;
; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv                       ; system         ;
; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/system_nios2_gen2_0.v                                         ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/system_nios2_gen2_0.v                                         ; system         ;
; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/system_nios2_gen2_0_cpu.v                                     ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/system_nios2_gen2_0_cpu.v                                     ; system         ;
; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ; system         ;
; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_tck.v                     ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_tck.v                     ; system         ;
; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ; system         ;
; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/system_nios2_gen2_0_cpu_test_bench.v                          ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/system_nios2_gen2_0_cpu_test_bench.v                          ; system         ;
; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/system_onchip_memory2_0.hex                                   ; yes             ; Auto-Found Hexadecimal (Intel-Format) File   ; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/system_onchip_memory2_0.hex                                   ; system         ;
; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/system_onchip_memory2_0.v                                     ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/system_onchip_memory2_0.v                                     ; system         ;
; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/system_sysid_qsys_0.v                                         ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/submodules/system_sysid_qsys_0.v                                         ; system         ;
; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/system.v                                                                 ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/17.1/quartus/mydev/fpga_guitar_pedal/20170721b_projet_1/db/ip/system/system.v                                                                 ; system         ;
; scfifo.tdf                                                                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                               ;                ;
; a_regfifo.inc                                                                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                                            ;                ;
; a_dpfifo.inc                                                                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                             ;                ;
; a_i2fifo.inc                                                                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                             ;                ;
; a_fffifo.inc                                                                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                             ;                ;
; a_f2fifo.inc                                                                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                             ;                ;
; aglobal171.inc                                                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                                                                                           ;                ;
; db/scfifo_9ba1.tdf                                                                                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/scfifo_9ba1.tdf                                                                    ;                ;
; db/a_dpfifo_s2a1.tdf                                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/a_dpfifo_s2a1.tdf                                                                  ;                ;
; db/altsyncram_r3i1.tdf                                                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/altsyncram_r3i1.tdf                                                                ;                ;
; db/cmpr_6l8.tdf                                                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/cmpr_6l8.tdf                                                                       ;                ;
; db/cntr_h2b.tdf                                                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/cntr_h2b.tdf                                                                       ;                ;
; db/cntr_u27.tdf                                                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/cntr_u27.tdf                                                                       ;                ;
; db/cntr_i2b.tdf                                                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/cntr_i2b.tdf                                                                       ;                ;
; altera_pll.v                                                                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v                                                                                             ;                ;
; altsyncram.tdf                                                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                           ;                ;
; stratix_ram_block.inc                                                                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                    ;                ;
; lpm_mux.inc                                                                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                              ;                ;
; lpm_decode.inc                                                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                           ;                ;
; a_rdenreg.inc                                                                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                            ;                ;
; altrom.inc                                                                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                                                                                               ;                ;
; altram.inc                                                                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                                                                                               ;                ;
; altdpram.inc                                                                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                                                                                             ;                ;
; db/altsyncram_msi1.tdf                                                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/altsyncram_msi1.tdf                                                                ;                ;
; altera_std_synchronizer.v                                                                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                                ;                ;
; db/altsyncram_qid1.tdf                                                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/altsyncram_qid1.tdf                                                                ;                ;
; sld_virtual_jtag_basic.v                                                                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                 ;                ;
; sld_jtag_endpoint_adapter.vhd                                                                                                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                            ;                ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                        ;                ;
; db/altsyncram_2fn1.tdf                                                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/altsyncram_2fn1.tdf                                                                ;                ;
; db/decode_rma.tdf                                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/decode_rma.tdf                                                                     ;                ;
; db/mux_oib.tdf                                                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/mux_oib.tdf                                                                        ;                ;
; altera_std_synchronizer_bundle.v                                                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v                                                                         ;                ;
; sld_hub.vhd                                                                                                                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                              ; altera_sld     ;
; db/ip/sld0c5cb781/alt_sld_fab.v                                                                                                                                 ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/sld0c5cb781/alt_sld_fab.v                                                       ; alt_sld_fab    ;
; db/ip/sld0c5cb781/submodules/alt_sld_fab_alt_sld_fab.v                                                                                                          ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/sld0c5cb781/submodules/alt_sld_fab_alt_sld_fab.v                                ; alt_sld_fab    ;
; db/ip/sld0c5cb781/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/sld0c5cb781/submodules/alt_sld_fab_alt_sld_fab_ident.sv                         ; alt_sld_fab    ;
; db/ip/sld0c5cb781/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                                                                ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/sld0c5cb781/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                      ; alt_sld_fab    ;
; db/ip/sld0c5cb781/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                                                              ; yes             ; Encrypted Auto-Found VHDL File               ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/sld0c5cb781/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                    ; alt_sld_fab    ;
; db/ip/sld0c5cb781/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                                                                ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/sld0c5cb781/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                      ; alt_sld_fab    ;
; sld_jtag_hub.vhd                                                                                                                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                         ;                ;
; sld_rom_sr.vhd                                                                                                                                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                           ;                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                      ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                              ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 1139                                                                                               ;
;                                             ;                                                                                                    ;
; Combinational ALUT usage for logic          ; 1704                                                                                               ;
;     -- 7 input functions                    ; 22                                                                                                 ;
;     -- 6 input functions                    ; 399                                                                                                ;
;     -- 5 input functions                    ; 349                                                                                                ;
;     -- 4 input functions                    ; 299                                                                                                ;
;     -- <=3 input functions                  ; 635                                                                                                ;
;                                             ;                                                                                                    ;
; Dedicated logic registers                   ; 1353                                                                                               ;
;                                             ;                                                                                                    ;
; I/O pins                                    ; 55                                                                                                 ;
; Total MLAB memory bits                      ; 0                                                                                                  ;
; Total block memory bits                     ; 3554432                                                                                            ;
;                                             ;                                                                                                    ;
; Total DSP Blocks                            ; 0                                                                                                  ;
;                                             ;                                                                                                    ;
; Total PLLs                                  ; 2                                                                                                  ;
;     -- PLLs                                 ; 2                                                                                                  ;
;                                             ;                                                                                                    ;
; Maximum fan-out node                        ; pll_50_to_100m:pll1|pll_50_to_100m_0002:pll_50_to_100m_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 1389                                                                                               ;
; Total fan-out                               ; 22755                                                                                              ;
; Average fan-out                             ; 6.01                                                                                               ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+----------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                          ; Entity Name                                    ; Library Name   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+----------------+
; |projet_1                                                                                                                               ; 1704 (0)            ; 1353 (0)                  ; 3554432           ; 0          ; 55   ; 0            ; |projet_1                                                                                                                                                                                                                                                                                                                                                                                                    ; projet_1                                       ; work           ;
;    |pll_50_to_100m:pll1|                                                                                                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|pll_50_to_100m:pll1                                                                                                                                                                                                                                                                                                                                                                                ; pll_50_to_100m                                 ; pll_50_to_100m ;
;       |pll_50_to_100m_0002:pll_50_to_100m_inst|                                                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|pll_50_to_100m:pll1|pll_50_to_100m_0002:pll_50_to_100m_inst                                                                                                                                                                                                                                                                                                                                        ; pll_50_to_100m_0002                            ; pll_50_to_100m ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|pll_50_to_100m:pll1|pll_50_to_100m_0002:pll_50_to_100m_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                ; altera_pll                                     ; work           ;
;    |sld_hub:auto_hub|                                                                                                                   ; 92 (1)              ; 77 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |projet_1|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                   ; sld_hub                                        ; altera_sld     ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 91 (0)              ; 77 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |projet_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                   ; alt_sld_fab_with_jtag_input                    ; altera_sld     ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 91 (0)              ; 77 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |projet_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                ; alt_sld_fab                                    ; alt_sld_fab    ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 91 (1)              ; 77 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |projet_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                            ; alt_sld_fab_alt_sld_fab                        ; alt_sld_fab    ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 90 (0)              ; 72 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |projet_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                ; alt_sld_fab_alt_sld_fab_sldfabric              ; alt_sld_fab    ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 90 (56)             ; 72 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |projet_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                   ; sld_jtag_hub                                   ; work           ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 16 (16)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                           ; sld_rom_sr                                     ; work           ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |projet_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                         ; sld_shadow_jsm                                 ; altera_sld     ;
;    |system:nios_system|                                                                                                                 ; 1612 (0)            ; 1276 (0)                  ; 3554432           ; 0          ; 0    ; 0            ; |projet_1|system:nios_system                                                                                                                                                                                                                                                                                                                                                                                 ; system                                         ; system         ;
;       |altera_irq_clock_crosser:irq_synchronizer|                                                                                       ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|altera_irq_clock_crosser:irq_synchronizer                                                                                                                                                                                                                                                                                                                                       ; altera_irq_clock_crosser                       ; system         ;
;          |altera_std_synchronizer_bundle:sync|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                                                   ; altera_std_synchronizer_bundle                 ; work           ;
;             |altera_std_synchronizer:sync[0].u|                                                                                         ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                                                 ; altera_std_synchronizer                        ; work           ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 6 (5)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                        ; system         ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                      ; system         ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                      ; system         ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                        ; system         ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                      ; system         ;
;       |system_audio_codec:audio_codec|                                                                                                  ; 295 (33)            ; 251 (41)                  ; 8192              ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_audio_codec:audio_codec                                                                                                                                                                                                                                                                                                                                                  ; system_audio_codec                             ; system         ;
;          |altera_up_audio_in_deserializer:Audio_In_Deserializer|                                                                        ; 113 (8)             ; 104 (32)                  ; 4096              ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_audio_codec:audio_codec|altera_up_audio_in_deserializer:Audio_In_Deserializer                                                                                                                                                                                                                                                                                            ; altera_up_audio_in_deserializer                ; system         ;
;             |altera_up_audio_bit_counter:Audio_Out_Bit_Counter|                                                                         ; 10 (10)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_audio_codec:audio_codec|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter                                                                                                                                                                                                                                          ; altera_up_audio_bit_counter                    ; system         ;
;             |altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|                                                                            ; 48 (0)              ; 33 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_audio_codec:audio_codec|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO                                                                                                                                                                                                                                             ; altera_up_sync_fifo                            ; system         ;
;                |scfifo:Sync_FIFO|                                                                                                       ; 48 (0)              ; 33 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_audio_codec:audio_codec|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                                            ; scfifo                                         ; work           ;
;                   |scfifo_9ba1:auto_generated|                                                                                          ; 48 (0)              ; 33 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_audio_codec:audio_codec|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated                                                                                                                                                                                                 ; scfifo_9ba1                                    ; work           ;
;                      |a_dpfifo_s2a1:dpfifo|                                                                                             ; 48 (25)             ; 33 (13)                   ; 2048              ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_audio_codec:audio_codec|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo                                                                                                                                                                            ; a_dpfifo_s2a1                                  ; work           ;
;                         |altsyncram_r3i1:FIFOram|                                                                                       ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_audio_codec:audio_codec|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram                                                                                                                                                    ; altsyncram_r3i1                                ; work           ;
;                         |cntr_h2b:rd_ptr_msb|                                                                                           ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_audio_codec:audio_codec|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                                                        ; cntr_h2b                                       ; work           ;
;                         |cntr_i2b:wr_ptr|                                                                                               ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_audio_codec:audio_codec|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                                                            ; cntr_i2b                                       ; work           ;
;                         |cntr_u27:usedw_counter|                                                                                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_audio_codec:audio_codec|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter                                                                                                                                                     ; cntr_u27                                       ; work           ;
;             |altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|                                                                           ; 47 (0)              ; 33 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_audio_codec:audio_codec|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO                                                                                                                                                                                                                                            ; altera_up_sync_fifo                            ; system         ;
;                |scfifo:Sync_FIFO|                                                                                                       ; 47 (0)              ; 33 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_audio_codec:audio_codec|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                                           ; scfifo                                         ; work           ;
;                   |scfifo_9ba1:auto_generated|                                                                                          ; 47 (0)              ; 33 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_audio_codec:audio_codec|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated                                                                                                                                                                                                ; scfifo_9ba1                                    ; work           ;
;                      |a_dpfifo_s2a1:dpfifo|                                                                                             ; 47 (24)             ; 33 (13)                   ; 2048              ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_audio_codec:audio_codec|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo                                                                                                                                                                           ; a_dpfifo_s2a1                                  ; work           ;
;                         |altsyncram_r3i1:FIFOram|                                                                                       ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_audio_codec:audio_codec|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram                                                                                                                                                   ; altsyncram_r3i1                                ; work           ;
;                         |cntr_h2b:rd_ptr_msb|                                                                                           ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_audio_codec:audio_codec|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                                                       ; cntr_h2b                                       ; work           ;
;                         |cntr_i2b:wr_ptr|                                                                                               ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_audio_codec:audio_codec|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                                                           ; cntr_i2b                                       ; work           ;
;                         |cntr_u27:usedw_counter|                                                                                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_audio_codec:audio_codec|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter                                                                                                                                                    ; cntr_u27                                       ; work           ;
;          |altera_up_audio_out_serializer:Audio_Out_Serializer|                                                                          ; 146 (46)            ; 100 (34)                  ; 4096              ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_audio_codec:audio_codec|altera_up_audio_out_serializer:Audio_Out_Serializer                                                                                                                                                                                                                                                                                              ; altera_up_audio_out_serializer                 ; system         ;
;             |altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|                                                                           ; 50 (0)              ; 33 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_audio_codec:audio_codec|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO                                                                                                                                                                                                                                              ; altera_up_sync_fifo                            ; system         ;
;                |scfifo:Sync_FIFO|                                                                                                       ; 50 (0)              ; 33 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_audio_codec:audio_codec|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                                             ; scfifo                                         ; work           ;
;                   |scfifo_9ba1:auto_generated|                                                                                          ; 50 (0)              ; 33 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_audio_codec:audio_codec|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated                                                                                                                                                                                                  ; scfifo_9ba1                                    ; work           ;
;                      |a_dpfifo_s2a1:dpfifo|                                                                                             ; 50 (27)             ; 33 (13)                   ; 2048              ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_audio_codec:audio_codec|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo                                                                                                                                                                             ; a_dpfifo_s2a1                                  ; work           ;
;                         |altsyncram_r3i1:FIFOram|                                                                                       ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_audio_codec:audio_codec|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram                                                                                                                                                     ; altsyncram_r3i1                                ; work           ;
;                         |cntr_h2b:rd_ptr_msb|                                                                                           ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_audio_codec:audio_codec|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                                                         ; cntr_h2b                                       ; work           ;
;                         |cntr_i2b:wr_ptr|                                                                                               ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_audio_codec:audio_codec|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                                                             ; cntr_i2b                                       ; work           ;
;                         |cntr_u27:usedw_counter|                                                                                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_audio_codec:audio_codec|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter                                                                                                                                                      ; cntr_u27                                       ; work           ;
;             |altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|                                                                          ; 50 (0)              ; 33 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_audio_codec:audio_codec|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO                                                                                                                                                                                                                                             ; altera_up_sync_fifo                            ; system         ;
;                |scfifo:Sync_FIFO|                                                                                                       ; 50 (0)              ; 33 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_audio_codec:audio_codec|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                                            ; scfifo                                         ; work           ;
;                   |scfifo_9ba1:auto_generated|                                                                                          ; 50 (0)              ; 33 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_audio_codec:audio_codec|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated                                                                                                                                                                                                 ; scfifo_9ba1                                    ; work           ;
;                      |a_dpfifo_s2a1:dpfifo|                                                                                             ; 50 (27)             ; 33 (13)                   ; 2048              ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_audio_codec:audio_codec|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo                                                                                                                                                                            ; a_dpfifo_s2a1                                  ; work           ;
;                         |altsyncram_r3i1:FIFOram|                                                                                       ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_audio_codec:audio_codec|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram                                                                                                                                                    ; altsyncram_r3i1                                ; work           ;
;                         |cntr_h2b:rd_ptr_msb|                                                                                           ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_audio_codec:audio_codec|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                                                        ; cntr_h2b                                       ; work           ;
;                         |cntr_i2b:wr_ptr|                                                                                               ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_audio_codec:audio_codec|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                                                            ; cntr_i2b                                       ; work           ;
;                         |cntr_u27:usedw_counter|                                                                                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_audio_codec:audio_codec|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter                                                                                                                                                     ; cntr_u27                                       ; work           ;
;          |altera_up_clock_edge:ADC_Left_Right_Clock_Edges|                                                                              ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_audio_codec:audio_codec|altera_up_clock_edge:ADC_Left_Right_Clock_Edges                                                                                                                                                                                                                                                                                                  ; altera_up_clock_edge                           ; system         ;
;          |altera_up_clock_edge:Bit_Clock_Edges|                                                                                         ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_audio_codec:audio_codec|altera_up_clock_edge:Bit_Clock_Edges                                                                                                                                                                                                                                                                                                             ; altera_up_clock_edge                           ; system         ;
;          |altera_up_clock_edge:DAC_Left_Right_Clock_Edges|                                                                              ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_audio_codec:audio_codec|altera_up_clock_edge:DAC_Left_Right_Clock_Edges                                                                                                                                                                                                                                                                                                  ; altera_up_clock_edge                           ; system         ;
;       |system_audio_config:audio_config|                                                                                                ; 188 (57)            ; 159 (51)                  ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_audio_config:audio_config                                                                                                                                                                                                                                                                                                                                                ; system_audio_config                            ; system         ;
;          |altera_up_av_config_auto_init:AV_Config_Auto_Init|                                                                            ; 12 (12)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_audio_config:audio_config|altera_up_av_config_auto_init:AV_Config_Auto_Init                                                                                                                                                                                                                                                                                              ; altera_up_av_config_auto_init                  ; system         ;
;          |altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|                                                            ; 18 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_audio_config:audio_config|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM                                                                                                                                                                                                                                                                              ; altera_up_av_config_auto_init_ob_de1_soc       ; system         ;
;             |altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM|                                                              ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_audio_config:audio_config|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM                                                                                                                                                                                                                 ; altera_up_av_config_auto_init_ob_adv7180       ; system         ;
;             |altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM|                                                                ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_audio_config:audio_config|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM                                                                                                                                                                                                                   ; altera_up_av_config_auto_init_ob_audio         ; system         ;
;          |altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|                                                              ; 101 (85)            ; 81 (67)                   ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_audio_config:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller                                                                                                                                                                                                                                                                                ; altera_up_av_config_serial_bus_controller      ; system         ;
;             |altera_up_slow_clock_generator:Serial_Config_Clock_Generator|                                                              ; 16 (16)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_audio_config:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator                                                                                                                                                                                                                   ; altera_up_slow_clock_generator                 ; system         ;
;       |system_audio_pll_0:audio_pll_0|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_audio_pll_0:audio_pll_0                                                                                                                                                                                                                                                                                                                                                  ; system_audio_pll_0                             ; system         ;
;          |system_audio_pll_0_audio_pll:audio_pll|                                                                                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_audio_pll_0:audio_pll_0|system_audio_pll_0_audio_pll:audio_pll                                                                                                                                                                                                                                                                                                           ; system_audio_pll_0_audio_pll                   ; system         ;
;             |altera_pll:altera_pll_i|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_audio_pll_0:audio_pll_0|system_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                   ; altera_pll                                     ; work           ;
;       |system_mm_interconnect_0:mm_interconnect_0|                                                                                      ; 277 (0)             ; 263 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                      ; system_mm_interconnect_0                       ; system         ;
;          |altera_avalon_sc_fifo:audio_codec_avalon_audio_slave_agent_rdata_fifo|                                                        ; 37 (37)             ; 66 (66)                   ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_codec_avalon_audio_slave_agent_rdata_fifo                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                          ; system         ;
;          |altera_avalon_sc_fifo:audio_codec_avalon_audio_slave_agent_rsp_fifo|                                                          ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_codec_avalon_audio_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                          ; system         ;
;          |altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|                                                     ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                          ; system         ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                          ; system         ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                          ; system         ;
;          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|                                                              ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                          ; system         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 3 (0)               ; 70 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser       ; system         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3 (3)               ; 70 (66)                   ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser                 ; system         ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                   ; altera_std_synchronizer_nocut                  ; system         ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                   ; altera_std_synchronizer_nocut                  ; system         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 4 (0)               ; 50 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                     ; altera_avalon_st_handshake_clock_crosser       ; system         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 50 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                            ; altera_avalon_st_clock_crosser                 ; system         ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                       ; altera_std_synchronizer_nocut                  ; system         ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                       ; altera_std_synchronizer_nocut                  ; system         ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                            ; altera_merlin_master_agent                     ; system         ;
;          |altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|                                                             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                                     ; altera_merlin_master_agent                     ; system         ;
;          |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                          ; 8 (8)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                  ; altera_merlin_master_translator                ; system         ;
;          |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                   ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                           ; altera_merlin_master_translator                ; system         ;
;          |altera_merlin_slave_agent:audio_codec_avalon_audio_slave_agent|                                                               ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_codec_avalon_audio_slave_agent                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                      ; system         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_codec_avalon_audio_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                         ; altera_merlin_burst_uncompressor               ; system         ;
;          |altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|                                                                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                      ; system         ;
;          |altera_merlin_slave_translator:audio_codec_avalon_audio_slave_translator|                                                     ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_codec_avalon_audio_slave_translator                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                 ; system         ;
;          |altera_merlin_slave_translator:audio_config_avalon_av_config_slave_translator|                                                ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_config_avalon_av_config_slave_translator                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                 ; system         ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 1 (1)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                 ; system         ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                 ; system         ;
;          |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                                                         ; 6 (6)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                 ; system         ;
;          |system_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                 ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                         ; system_mm_interconnect_0_cmd_demux             ; system         ;
;          |system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                 ; system_mm_interconnect_0_cmd_demux_001         ; system         ;
;          |system_mm_interconnect_0_cmd_demux_001:rsp_demux_003|                                                                         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_001:rsp_demux_003                                                                                                                                                                                                                                                                                 ; system_mm_interconnect_0_cmd_demux_001         ; system         ;
;          |system_mm_interconnect_0_cmd_demux_001:rsp_demux_004|                                                                         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_001:rsp_demux_004                                                                                                                                                                                                                                                                                 ; system_mm_interconnect_0_cmd_demux_001         ; system         ;
;          |system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|                                                                             ; 54 (50)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                                                                                                                                                     ; system_mm_interconnect_0_cmd_mux_003           ; system         ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                       ; system         ;
;          |system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|                                                                             ; 62 (58)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_004                                                                                                                                                                                                                                                                                     ; system_mm_interconnect_0_cmd_mux_003           ; system         ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                       ; system         ;
;          |system_mm_interconnect_0_router:router|                                                                                       ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                               ; system_mm_interconnect_0_router                ; system         ;
;          |system_mm_interconnect_0_router_001:router_001|                                                                               ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                       ; system_mm_interconnect_0_router_001            ; system         ;
;          |system_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                     ; 34 (34)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                             ; system_mm_interconnect_0_rsp_mux               ; system         ;
;       |system_nios2_gen2_0:nios2_gen2_0|                                                                                                ; 667 (0)             ; 577 (0)                   ; 10240             ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                ; system_nios2_gen2_0                            ; system         ;
;          |system_nios2_gen2_0_cpu:cpu|                                                                                                  ; 667 (507)           ; 577 (309)                 ; 10240             ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                    ; system_nios2_gen2_0_cpu                        ; system         ;
;             |system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|                                                   ; 160 (5)             ; 268 (80)                  ; 8192              ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                            ; system_nios2_gen2_0_cpu_nios2_oci              ; system         ;
;                |system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|                            ; 63 (0)              ; 96 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                ; system_nios2_gen2_0_cpu_debug_slave_wrapper    ; system         ;
;                   |sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy|                                                      ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy                                                                                 ; sld_virtual_jtag_basic                         ; work           ;
;                   |system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk|                           ; 6 (6)               ; 49 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; system_nios2_gen2_0_cpu_debug_slave_sysclk     ; system         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                        ; work           ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                        ; work           ;
;                   |system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|                                 ; 53 (53)             ; 47 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck                                                            ; system_nios2_gen2_0_cpu_debug_slave_tck        ; system         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                        ; work           ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                        ; work           ;
;                |system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|                                  ; 8 (8)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                      ; system_nios2_gen2_0_cpu_nios2_avalon_reg       ; system         ;
;                |system_nios2_gen2_0_cpu_nios2_oci_break:the_system_nios2_gen2_0_cpu_nios2_oci_break|                                    ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_break:the_system_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                        ; system_nios2_gen2_0_cpu_nios2_oci_break        ; system         ;
;                |system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug|                                    ; 6 (6)               ; 8 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                        ; system_nios2_gen2_0_cpu_nios2_oci_debug        ; system         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                    ; altera_std_synchronizer                        ; work           ;
;                |system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|                                          ; 76 (76)             ; 49 (49)                   ; 8192              ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                              ; system_nios2_gen2_0_cpu_nios2_ocimem           ; system         ;
;                   |system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram|                                  ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; system_nios2_gen2_0_cpu_ociram_sp_ram_module   ; system         ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                     ; work           ;
;                         |altsyncram_qid1:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                  ; altsyncram_qid1                                ; work           ;
;             |system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a|                                    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                             ; system_nios2_gen2_0_cpu_register_bank_a_module ; system         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                   ; altsyncram                                     ; work           ;
;                   |altsyncram_msi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated                                                                                                                                                                    ; altsyncram_msi1                                ; work           ;
;             |system_nios2_gen2_0_cpu_register_bank_b_module:system_nios2_gen2_0_cpu_register_bank_b|                                    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_b_module:system_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                             ; system_nios2_gen2_0_cpu_register_bank_b_module ; system         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_b_module:system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                   ; altsyncram                                     ; work           ;
;                   |altsyncram_msi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_b_module:system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated                                                                                                                                                                    ; altsyncram_msi1                                ; work           ;
;       |system_onchip_memory2_0:onchip_memory2_0|                                                                                        ; 179 (2)             ; 4 (0)                     ; 3536000           ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                        ; system_onchip_memory2_0                        ; system         ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 177 (0)             ; 4 (0)                     ; 3536000           ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                              ; altsyncram                                     ; work           ;
;             |altsyncram_2fn1:auto_generated|                                                                                            ; 177 (0)             ; 4 (4)                     ; 3536000           ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2fn1:auto_generated                                                                                                                                                                                                                                                                               ; altsyncram_2fn1                                ; work           ;
;                |decode_rma:decode3|                                                                                                     ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2fn1:auto_generated|decode_rma:decode3                                                                                                                                                                                                                                                            ; decode_rma                                     ; work           ;
;                |mux_oib:mux2|                                                                                                           ; 160 (160)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projet_1|system:nios_system|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2fn1:auto_generated|mux_oib:mux2                                                                                                                                                                                                                                                                  ; mux_oib                                        ; work           ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+----------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-----------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-----------------------------+
; system:nios_system|system_audio_codec:audio_codec|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; 128          ; 16           ; 128          ; 16           ; 2048    ; None                        ;
; system:nios_system|system_audio_codec:audio_codec|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM                                                                                                                                  ; AUTO ; Simple Dual Port ; 128          ; 16           ; 128          ; 16           ; 2048    ; None                        ;
; system:nios_system|system_audio_codec:audio_codec|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM                                                                                                                                    ; AUTO ; Simple Dual Port ; 128          ; 16           ; 128          ; 16           ; 2048    ; None                        ;
; system:nios_system|system_audio_codec:audio_codec|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; 128          ; 16           ; 128          ; 16           ; 2048    ; None                        ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192    ; None                        ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                        ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_b_module:system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                        ;
; system:nios_system|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2fn1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                              ; AUTO ; Single Port      ; 110500       ; 32           ; --           ; --           ; 3536000 ; system_onchip_memory2_0.hex ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                               ; IP Include File                                                                       ;
+--------+------------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |projet_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                                                                       ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |projet_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                                                                       ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |projet_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                                                                       ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |projet_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                                                                       ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |projet_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                                                                       ;
; N/A    ; Qsys                                     ; 17.1    ; N/A          ; N/A          ; |projet_1|system:nios_system                                                                                                                                                                                                                                                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/system.qsys ;
; Altera ; altera_pll                               ; 17.1    ; N/A          ; N/A          ; |projet_1|system:nios_system|system_audio_pll_0:audio_pll_0|system_audio_pll_0_audio_pll:audio_pll                                                                                                                                                                            ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/system.qsys ;
; Altera ; altera_irq_mapper                        ; 17.1    ; N/A          ; N/A          ; |projet_1|system:nios_system|system_irq_mapper:irq_mapper                                                                                                                                                                                                                     ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/system.qsys ;
; Altera ; altera_irq_clock_crosser                 ; 17.1    ; N/A          ; N/A          ; |projet_1|system:nios_system|altera_irq_clock_crosser:irq_synchronizer                                                                                                                                                                                                        ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/system.qsys ;
; Altera ; altera_mm_interconnect                   ; 17.1    ; N/A          ; N/A          ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                       ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 17.1    ; N/A          ; N/A          ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_codec_avalon_audio_slave_agent                                                                                                                                        ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 17.1    ; N/A          ; N/A          ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_codec_avalon_audio_slave_agent_rdata_fifo                                                                                                                                 ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 17.1    ; N/A          ; N/A          ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_codec_avalon_audio_slave_agent_rsp_fifo                                                                                                                                   ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 17.1    ; N/A          ; N/A          ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_codec_avalon_audio_slave_translator                                                                                                                              ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 17.1    ; N/A          ; N/A          ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_config_avalon_av_config_slave_agent                                                                                                                                   ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 17.1    ; N/A          ; N/A          ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo                                                                                                                              ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 17.1    ; N/A          ; N/A          ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_config_avalon_av_config_slave_translator                                                                                                                         ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 17.1    ; N/A          ; N/A          ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                          ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/system.qsys ;
; Altera ; error_adapter                            ; 17.1    ; N/A          ; N/A          ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                               ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 17.1    ; N/A          ; N/A          ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                      ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/system.qsys ;
; Altera ; error_adapter                            ; 17.1    ; N/A          ; N/A          ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                           ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 17.1    ; N/A          ; N/A          ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                      ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/system.qsys ;
; Altera ; error_adapter                            ; 17.1    ; N/A          ; N/A          ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                           ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 17.1    ; N/A          ; N/A          ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                      ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/system.qsys ;
; Altera ; error_adapter                            ; 17.1    ; N/A          ; N/A          ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                           ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 17.1    ; N/A          ; N/A          ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                      ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/system.qsys ;
; Altera ; error_adapter                            ; 17.1    ; N/A          ; N/A          ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                           ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 17.1    ; N/A          ; N/A          ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                          ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 17.1    ; N/A          ; N/A          ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 17.1    ; N/A          ; N/A          ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                              ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 17.1    ; N/A          ; N/A          ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                          ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 17.1    ; N/A          ; N/A          ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                          ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 17.1    ; N/A          ; N/A          ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                      ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 17.1    ; N/A          ; N/A          ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_004                                                                                                                                                      ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/system.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 17.1    ; N/A          ; N/A          ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                      ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/system.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 17.1    ; N/A          ; N/A          ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/system.qsys ;
; Altera ; altera_merlin_master_agent               ; 17.1    ; N/A          ; N/A          ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                             ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/system.qsys ;
; Altera ; altera_merlin_master_translator          ; 17.1    ; N/A          ; N/A          ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                   ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 17.1    ; N/A          ; N/A          ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                          ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 17.1    ; N/A          ; N/A          ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                     ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 17.1    ; N/A          ; N/A          ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/system.qsys ;
; Altera ; altera_merlin_master_agent               ; 17.1    ; N/A          ; N/A          ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                      ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/system.qsys ;
; Altera ; altera_merlin_master_translator          ; 17.1    ; N/A          ; N/A          ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                            ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 17.1    ; N/A          ; N/A          ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                   ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 17.1    ; N/A          ; N/A          ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                              ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 17.1    ; N/A          ; N/A          ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                         ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/system.qsys ;
; Altera ; altera_merlin_router                     ; 17.1    ; N/A          ; N/A          ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router                                                                                                                                                                ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/system.qsys ;
; Altera ; altera_merlin_router                     ; 17.1    ; N/A          ; N/A          ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001                                                                                                                                                        ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/system.qsys ;
; Altera ; altera_merlin_router                     ; 17.1    ; N/A          ; N/A          ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_002                                                                                                                                                        ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/system.qsys ;
; Altera ; altera_merlin_router                     ; 17.1    ; N/A          ; N/A          ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_003                                                                                                                                                        ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/system.qsys ;
; Altera ; altera_merlin_router                     ; 17.1    ; N/A          ; N/A          ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_004                                                                                                                                                        ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/system.qsys ;
; Altera ; altera_merlin_router                     ; 17.1    ; N/A          ; N/A          ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_005:router_005                                                                                                                                                        ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/system.qsys ;
; Altera ; altera_merlin_router                     ; 17.1    ; N/A          ; N/A          ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_005:router_006                                                                                                                                                        ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 17.1    ; N/A          ; N/A          ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                          ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 17.1    ; N/A          ; N/A          ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 17.1    ; N/A          ; N/A          ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 17.1    ; N/A          ; N/A          ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_001:rsp_demux_003                                                                                                                                                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 17.1    ; N/A          ; N/A          ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_001:rsp_demux_004                                                                                                                                                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 17.1    ; N/A          ; N/A          ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                              ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 17.1    ; N/A          ; N/A          ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                      ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 17.1    ; N/A          ; N/A          ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                            ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 17.1    ; N/A          ; N/A          ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                       ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 17.1    ; N/A          ; N/A          ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/system.qsys ;
; Altera ; altera_nios2_gen2                        ; 17.1    ; N/A          ; N/A          ; |projet_1|system:nios_system|system_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                 ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/system.qsys ;
; Altera ; altera_nios2_gen2_unit                   ; 17.1    ; N/A          ; N/A          ; |projet_1|system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu                                                                                                                                                                                     ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/system.qsys ;
; Altera ; altera_avalon_onchip_memory2             ; 17.1    ; N/A          ; N/A          ; |projet_1|system:nios_system|system_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                         ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/system.qsys ;
; Altera ; altera_reset_controller                  ; 17.1    ; N/A          ; N/A          ; |projet_1|system:nios_system|altera_reset_controller:rst_controller                                                                                                                                                                                                           ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/system.qsys ;
; Altera ; altera_reset_controller                  ; 17.1    ; N/A          ; N/A          ; |projet_1|system:nios_system|altera_reset_controller:rst_controller_001                                                                                                                                                                                                       ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/system.qsys ;
; Altera ; altera_avalon_sysid_qsys                 ; 17.1    ; N/A          ; N/A          ; |projet_1|system:nios_system|system_sysid_qsys_0:sysid_qsys_0                                                                                                                                                                                                                 ; C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/system.qsys ;
; Altera ; altera_pll                               ; 17.1    ; N/A          ; N/A          ; |projet_1|pll_50_to_100m:pll1                                                                                                                                                                                                                                                 ; pll_50_to_100m/pll_50_to_100m.vhd                                                     ;
+--------+------------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |projet_1|system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                 ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                          ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                          ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                          ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                          ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                          ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                          ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |projet_1|system:nios_system|system_audio_config:audio_config|s_serial_transfer                                                                                                                                                                                                                        ;
+------------------------------------------+-------------------------------------+-----------------------------------------+------------------------------------+--------------------------------------+------------------------------------------+-------------------------------------+--------------------------------+
; Name                                     ; s_serial_transfer.STATE_6_POST_READ ; s_serial_transfer.STATE_5_READ_TRANSFER ; s_serial_transfer.STATE_4_PRE_READ ; s_serial_transfer.STATE_3_POST_WRITE ; s_serial_transfer.STATE_2_WRITE_TRANSFER ; s_serial_transfer.STATE_1_PRE_WRITE ; s_serial_transfer.STATE_0_IDLE ;
+------------------------------------------+-------------------------------------+-----------------------------------------+------------------------------------+--------------------------------------+------------------------------------------+-------------------------------------+--------------------------------+
; s_serial_transfer.STATE_0_IDLE           ; 0                                   ; 0                                       ; 0                                  ; 0                                    ; 0                                        ; 0                                   ; 0                              ;
; s_serial_transfer.STATE_1_PRE_WRITE      ; 0                                   ; 0                                       ; 0                                  ; 0                                    ; 0                                        ; 1                                   ; 1                              ;
; s_serial_transfer.STATE_2_WRITE_TRANSFER ; 0                                   ; 0                                       ; 0                                  ; 0                                    ; 1                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_3_POST_WRITE     ; 0                                   ; 0                                       ; 0                                  ; 1                                    ; 0                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_4_PRE_READ       ; 0                                   ; 0                                       ; 1                                  ; 0                                    ; 0                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_5_READ_TRANSFER  ; 0                                   ; 1                                       ; 0                                  ; 0                                    ; 0                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_6_POST_READ      ; 1                                   ; 0                                       ; 0                                  ; 0                                    ; 0                                        ; 0                                   ; 1                              ;
+------------------------------------------+-------------------------------------+-----------------------------------------+------------------------------------+--------------------------------------+------------------------------------------+-------------------------------------+--------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |projet_1|system:nios_system|system_audio_config:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol                                                                                                       ;
+---------------------------------------+------------------------------------+------------------------------------+-------------------------------------+---------------------------------------+--------------------------------------+--------------------------------+
; Name                                  ; s_serial_protocol.STATE_5_STOP_BIT ; s_serial_protocol.STATE_4_TRANSFER ; s_serial_protocol.STATE_3_START_BIT ; s_serial_protocol.STATE_2_RESTART_BIT ; s_serial_protocol.STATE_1_INITIALIZE ; s_serial_protocol.STATE_0_IDLE ;
+---------------------------------------+------------------------------------+------------------------------------+-------------------------------------+---------------------------------------+--------------------------------------+--------------------------------+
; s_serial_protocol.STATE_0_IDLE        ; 0                                  ; 0                                  ; 0                                   ; 0                                     ; 0                                    ; 0                              ;
; s_serial_protocol.STATE_1_INITIALIZE  ; 0                                  ; 0                                  ; 0                                   ; 0                                     ; 1                                    ; 1                              ;
; s_serial_protocol.STATE_2_RESTART_BIT ; 0                                  ; 0                                  ; 0                                   ; 1                                     ; 0                                    ; 1                              ;
; s_serial_protocol.STATE_3_START_BIT   ; 0                                  ; 0                                  ; 1                                   ; 0                                     ; 0                                    ; 1                              ;
; s_serial_protocol.STATE_4_TRANSFER    ; 0                                  ; 1                                  ; 0                                   ; 0                                     ; 0                                    ; 1                              ;
; s_serial_protocol.STATE_5_STOP_BIT    ; 1                                  ; 0                                  ; 0                                   ; 0                                     ; 0                                    ; 1                              ;
+---------------------------------------+------------------------------------+------------------------------------+-------------------------------------+---------------------------------------+--------------------------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                              ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; system:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; system:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                    ; yes                                                              ; yes                                        ;
; system:nios_system|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                     ; yes                                                              ; yes                                        ;
; system:nios_system|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; system:nios_system|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Total number of protected registers is 32                                                                                                                                                                                                                                                                                                                                                                  ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                      ; Reason for Removal                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57,63,64,78..80]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57,63,64,78..80]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|locked[0,1]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|locked[0,1]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[1,4..6,8..10,12,13,18,20,29,31]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_codec_avalon_audio_slave_translator|av_chipselect_pre                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_ienable_reg[1..31]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_ipending_reg[1..31]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_im:the_system_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_im:the_system_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system:nios_system|system_audio_config:audio_config|address_reg[8..31]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system:nios_system|system_audio_config:audio_config|control_reg[0,3..15,18..31]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system:nios_system|system_audio_config:audio_config|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[0,9,18]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_codec_avalon_audio_slave_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_codec_avalon_audio_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_codec_avalon_audio_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_control_rd_data[1..31]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_codec_avalon_audio_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_codec_avalon_audio_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_codec_avalon_audio_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                       ; Merged with system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                       ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                       ; Merged with system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                       ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                       ; Merged with system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                       ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                       ; Merged with system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                       ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                       ; Merged with system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                       ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                       ; Merged with system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                       ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                       ; Merged with system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                      ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                      ; Merged with system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                      ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                      ; Merged with system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                      ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                      ; Merged with system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                      ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                      ; Merged with system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                      ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                      ; Merged with system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                      ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                      ; Merged with system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                      ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                      ; Merged with system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                       ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                       ; Merged with system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                      ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                      ; Merged with system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                      ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                      ; Merged with system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                      ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                      ; Merged with system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                      ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                      ; Merged with system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                      ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                      ; Merged with system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                      ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                      ; Merged with system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                      ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                      ; Merged with system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                      ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                      ; Merged with system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                      ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                      ; Merged with system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                      ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                      ; Merged with system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                      ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                      ; Merged with system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                      ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                      ; Merged with system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                      ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                      ; Merged with system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                      ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                      ; Merged with system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                       ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                       ; Merged with system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                      ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                  ; Merged with system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                  ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                  ; Merged with system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                  ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                  ; Merged with system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                  ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                  ; Merged with system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                  ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                         ; Merged with system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                         ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                         ; Merged with system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                         ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                         ; Merged with system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                         ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                         ; Merged with system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                         ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                           ; Merged with system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                           ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                           ; Merged with system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                           ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                  ; Merged with system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                  ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                  ; Merged with system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                  ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_codec_avalon_audio_slave_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                       ; Merged with system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_codec_avalon_audio_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                       ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_codec_avalon_audio_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                       ; Merged with system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_codec_avalon_audio_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                       ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[2,3,7,11,14..17,19,21..28]                                                                                                                                                                      ; Merged with system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                             ;
; system:nios_system|system_audio_config:audio_config|readdata[10..15,18..31]                                                                                                                                                                                                                                                                        ; Merged with system:nios_system|system_audio_config:audio_config|readdata[9]                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                    ; Merged with system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                           ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_config_avalon_av_config_slave_translator|waitrequest_reset_override                                                                                                                                                                             ; Merged with system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                           ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                    ; Merged with system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                           ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                             ; Merged with system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                           ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|waitrequest_reset_override                                                                                                                                                                                      ; Merged with system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                           ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                         ; Merged with system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                         ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                         ; Merged with system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                         ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                         ; Merged with system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                         ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                         ; Merged with system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                         ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                  ; Merged with system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                  ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                  ; Merged with system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                  ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                  ; Merged with system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                  ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                  ; Merged with system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                  ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                  ; Merged with system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                  ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                  ; Merged with system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                  ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                           ; Merged with system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                           ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                           ; Merged with system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                           ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_codec_avalon_audio_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                       ; Merged with system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_codec_avalon_audio_slave_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                       ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_codec_avalon_audio_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                       ; Merged with system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_codec_avalon_audio_slave_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                       ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                   ; Merged with system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                   ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                          ; Merged with system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                          ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                            ; Merged with system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                            ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_config_avalon_av_config_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                   ; Merged with system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_config_avalon_av_config_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                   ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_codec_avalon_audio_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                        ; Merged with system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_codec_avalon_audio_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                        ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_codec_avalon_audio_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_break:the_system_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system:nios_system|system_audio_config:audio_config|readdata[9]                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_config_avalon_av_config_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_config_avalon_av_config_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_codec_avalon_audio_slave_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_codec_avalon_audio_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_codec_avalon_audio_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_codec_avalon_audio_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_codec_avalon_audio_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_break:the_system_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system:nios_system|system_audio_config:audio_config|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[19,20,22,26]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count[0]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|share_count[0]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system:nios_system|system_audio_config:audio_config|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[21,23]                                                                                                                                                                                                                              ; Merged with system:nios_system|system_audio_config:audio_config|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[24]                                                                                                                                                                                                                                 ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_audio_config:audio_config|s_serial_transfer~2                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_audio_config:audio_config|s_serial_transfer~3                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_audio_config:audio_config|s_serial_transfer~4                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_audio_config:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~2                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_audio_config:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~3                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_audio_config:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~4                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; Total Number of Removed Registers = 430                                                                                                                                                                                                                                                                                                            ;                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                    ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]                                                                                                                                                                       ; Stuck at GND              ; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_codec_avalon_audio_slave_agent_rsp_fifo|mem[0][57],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ;                           ; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_codec_avalon_audio_slave_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ;                           ; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                  ;                           ; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_codec_avalon_audio_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                       ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                ; Stuck at GND              ; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][57],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                           ; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                  ;                           ; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                  ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                       ; Stuck at GND              ; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ;                           ; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ;                           ; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                         ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                                                       ; Stuck at GND              ; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_codec_avalon_audio_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                       ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                       ; Stuck at GND              ; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_break:the_system_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                            ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                         ; Lost Fanouts              ; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][80],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                  ;                           ; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                       ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                ; Lost Fanouts              ; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][80],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                           ; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_config_avalon_av_config_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                              ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_codec_avalon_audio_slave_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                     ; Lost Fanouts              ; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_codec_avalon_audio_slave_agent_rsp_fifo|mem[1][80],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ;                           ; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_codec_avalon_audio_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                   ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                                                ; Stuck at GND              ; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                                                ; Stuck at GND              ; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                                                ; Stuck at GND              ; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                                                ; Stuck at GND              ; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                                                ; Stuck at GND              ; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                                                ; Stuck at GND              ; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                                                ; Stuck at GND              ; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                                                ; Stuck at GND              ; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                                                ; Stuck at GND              ; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                                                ; Stuck at GND              ; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                                                ; Stuck at GND              ; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                                                ; Stuck at GND              ; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                                                ; Stuck at GND              ; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                                                ; Stuck at GND              ; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                                                ; Stuck at GND              ; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                                                ; Stuck at GND              ; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                                                ; Stuck at GND              ; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                                                ; Stuck at GND              ; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                                                ; Stuck at GND              ; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                                                ; Stuck at GND              ; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                                                ; Stuck at GND              ; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                                                 ; Stuck at GND              ; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                                                 ; Stuck at GND              ; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                                                 ; Stuck at GND              ; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                                                 ; Stuck at GND              ; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                                                 ; Stuck at GND              ; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                                                 ; Stuck at GND              ; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                                                                                 ; Stuck at GND              ; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_ienable_reg[2]                                                                                                                                                                                                                                                 ; Stuck at GND              ; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_ienable_reg[1]                                                                                                                                                                                                                                                 ; Stuck at GND              ; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_control_rd_data[1]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                             ; Stuck at GND              ; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_break:the_system_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[80]                                                                                                                                                                       ; Stuck at GND              ; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[80]                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_audio_config:audio_config|address_reg[9]                                                                                                                                                                                                                                                                               ; Stuck at GND              ; system:nios_system|system_audio_config:audio_config|readdata[9]                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[79]                                                                                                                                                                       ; Stuck at GND              ; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[79]                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                         ; Lost Fanouts              ; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                           ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                         ; Lost Fanouts              ; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                           ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                                                       ; Stuck at GND              ; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                ; Lost Fanouts              ; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                  ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                ; Lost Fanouts              ; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                  ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                                                       ; Stuck at GND              ; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_codec_avalon_audio_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                     ; Lost Fanouts              ; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_codec_avalon_audio_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                       ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_codec_avalon_audio_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                     ; Lost Fanouts              ; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_codec_avalon_audio_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                       ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                      ; Stuck at GND              ; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                                                ; Stuck at GND              ; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                         ; Stuck at GND              ; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                ; Stuck at GND              ; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                         ; Lost Fanouts              ; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                           ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                ; Lost Fanouts              ; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                  ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                ; Stuck at GND              ; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                         ; Stuck at GND              ; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                       ; Stuck at GND              ; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                ; Stuck at GND              ; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                             ; Stuck at VCC              ; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count[0]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                             ; Stuck at VCC              ; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|share_count[0]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1353  ;
; Number of registers using Synchronous Clear  ; 523   ;
; Number of registers using Synchronous Load   ; 177   ;
; Number of registers using Asynchronous Clear ; 602   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 639   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; system:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                    ; 158     ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                        ; 19      ;
; system:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                     ; 1       ;
; system:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                                                                                                                                                                               ; 1       ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_codec_avalon_audio_slave_translator|waitrequest_reset_override                                                                                                                                                               ; 3       ;
; system:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                     ; 1       ;
; system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                            ; 1       ;
; system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                            ; 4       ;
; system:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                                                                                                                                                                               ; 2       ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                 ; 2       ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                          ; 6       ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|F_pc[17]                                                                                                                                                                                                                                        ; 2       ;
; system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                 ; 2       ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                  ; 6       ;
; system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                            ; 1       ;
; system:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                                                                                                                                                                               ; 1       ;
; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                    ; 2       ;
; system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                            ; 1       ;
; system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                ; 1       ;
; system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                 ; 1       ;
; system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                 ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 23                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |projet_1|system:nios_system|system_audio_config:audio_config|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[0]                                                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |projet_1|system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[29]                                                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |projet_1|system:nios_system|system_audio_config:audio_config|control_reg[17]                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |projet_1|system:nios_system|system_audio_codec:audio_codec|read_interrupt_en                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                               ;
; 3:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |projet_1|system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |projet_1|system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |projet_1|system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_src2[0]                                                                                                                                                                                                                                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |projet_1|system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[5]                                                                                                                                                                                                                                                    ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |projet_1|system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|D_iw[20]                                                                                                                                                                                                                                                                 ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |projet_1|system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|D_iw[25]                                                                                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |projet_1|system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[1]                                                                                                                                                                                                                                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |projet_1|system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[2]                                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |projet_1|system:nios_system|system_audio_config:audio_config|device_for_transfer[0]                                                                                                                                                                                                                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |projet_1|system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|readdata[3]                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |projet_1|system:nios_system|system_audio_config:audio_config|address_reg[1]                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |projet_1|system:nios_system|system_audio_config:audio_config|control_reg[1]                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |projet_1|system:nios_system|system_audio_config:audio_config|data_reg[1]                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |projet_1|system:nios_system|system_audio_codec:audio_codec|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[2]                                                                                                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |projet_1|system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_alu_result[0]                                                                                                                                                                                                                                                          ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |projet_1|system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_src2[11]                                                                                                                                                                                                                                                               ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |projet_1|system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_src2[19]                                                                                                                                                                                                                                                               ;
; 4:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |projet_1|system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]                                                                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |projet_1|system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]                                                                                                         ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |projet_1|system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7]                                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |projet_1|system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_break:the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17]                                                                                            ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |projet_1|system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|F_pc[12]                                                                                                                                                                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |projet_1|system:nios_system|system_audio_config:audio_config|address_for_transfer[0]                                                                                                                                                                                                                                                                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |projet_1|system:nios_system|system_audio_codec:audio_codec|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[4]                                                                                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |projet_1|system:nios_system|system_audio_config:audio_config|readdata[17]                                                                                                                                                                                                                                                                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |projet_1|system:nios_system|system_audio_config:audio_config|external_read_transfer                                                                                                                                                                                                                                                                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |projet_1|system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37]           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |projet_1|system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[34]           ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |projet_1|system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[13]           ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |projet_1|system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[19]           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |projet_1|system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_byteenable[2]                                                                                                                                                                                                                                                          ;
; 5:1                ; 35 bits   ; 105 LEs       ; 70 LEs               ; 35 LEs                 ; Yes        ; |projet_1|system:nios_system|system_audio_config:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[21]                                                                                                                                                                                                                    ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |projet_1|system:nios_system|system_audio_codec:audio_codec|readdata[27]                                                                                                                                                                                                                                                                                           ;
; 6:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; Yes        ; |projet_1|system:nios_system|system_audio_config:audio_config|readdata[5]                                                                                                                                                                                                                                                                                          ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |projet_1|system:nios_system|system_audio_config:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[25]                                                                                                                                                                                                                    ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |projet_1|system:nios_system|system_audio_codec:audio_codec|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[12]                                                                                                                                                                                                                             ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |projet_1|system:nios_system|system_audio_codec:audio_codec|readdata[6]                                                                                                                                                                                                                                                                                            ;
; 6:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |projet_1|system:nios_system|system_audio_codec:audio_codec|readdata[1]                                                                                                                                                                                                                                                                                            ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |projet_1|system:nios_system|system_audio_config:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[16]                                                                                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |projet_1|system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router|src_channel[3]                                                                                                                                                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |projet_1|system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_logic_result[17]                                                                                                                                                                                                                                                       ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |projet_1|system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[20]                                                                                                                                                                                                                                                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |projet_1|system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]                                                                                                                                                                                                                                                          ;
; 13:1               ; 32 bits   ; 256 LEs       ; 256 LEs              ; 0 LEs                  ; No         ; |projet_1|system:nios_system|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2fn1:auto_generated|mux_oib:mux2|l4_w18_n0_mux_dataout                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |projet_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |projet_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |projet_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |projet_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |projet_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |projet_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 40 LEs               ; 12 LEs                 ; Yes        ; |projet_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:nios_system|system_audio_codec:audio_codec|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:nios_system|system_audio_codec:audio_codec|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:nios_system|system_audio_codec:audio_codec|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:nios_system|system_audio_codec:audio_codec|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_b_module:system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:nios_system|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2fn1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                               ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                            ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                       ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                    ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                               ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                            ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                       ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                    ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_001:rsp_demux_002 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                       ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                    ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_001:rsp_demux_003 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                       ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                    ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_001:rsp_demux_004 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                       ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                    ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                               ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                           ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                               ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                           ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                   ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                               ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                   ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                               ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:nios_system|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                          ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                     ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Source assignments for system:nios_system|altera_reset_controller:rst_controller_001 ;
+-------------------+-------+------+---------------------------------------------------+
; Assignment        ; Value ; From ; To                                                ;
+-------------------+-------+------+---------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]            ;
+-------------------+-------+------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                           ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_audio_codec:audio_codec|altera_up_audio_in_deserializer:Audio_In_Deserializer ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                      ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; DW               ; 15    ; Signed Integer                                                                                                            ;
; BIT_COUNTER_INIT ; 01111 ; Unsigned Binary                                                                                                           ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_audio_codec:audio_codec|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                        ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BIT_COUNTER_INIT ; 01111 ; Unsigned Binary                                                                                                                                                             ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_audio_codec:audio_codec|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 15    ; Signed Integer                                                                                                                                                             ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                             ;
; AW             ; 6     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_audio_codec:audio_codec|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                         ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                               ;
; lpm_width               ; 16          ; Signed Integer                                                                                                                                                               ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                               ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                               ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                      ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_9ba1 ; Untyped                                                                                                                                                                      ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_audio_codec:audio_codec|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 15    ; Signed Integer                                                                                                                                                              ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                              ;
; AW             ; 6     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_audio_codec:audio_codec|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                          ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                ;
; lpm_width               ; 16          ; Signed Integer                                                                                                                                                                ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                                ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                                ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                       ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                       ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_9ba1 ; Untyped                                                                                                                                                                       ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_audio_codec:audio_codec|altera_up_audio_out_serializer:Audio_Out_Serializer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; DW             ; 15    ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_audio_codec:audio_codec|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 15    ; Signed Integer                                                                                                                                                            ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                            ;
; AW             ; 6     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_audio_codec:audio_codec|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                        ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                              ;
; lpm_width               ; 16          ; Signed Integer                                                                                                                                                              ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                              ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                              ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                     ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_9ba1 ; Untyped                                                                                                                                                                     ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_audio_codec:audio_codec|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 15    ; Signed Integer                                                                                                                                                             ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                             ;
; AW             ; 6     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_audio_codec:audio_codec|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                         ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                               ;
; lpm_width               ; 16          ; Signed Integer                                                                                                                                                               ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                               ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                               ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                      ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_9ba1 ; Untyped                                                                                                                                                                      ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_audio_config:audio_config|altera_up_av_config_auto_init:AV_Config_Auto_Init ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ROM_SIZE       ; 57    ; Signed Integer                                                                                                            ;
; AW             ; 5     ; Signed Integer                                                                                                            ;
; DW             ; 26    ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_audio_config:audio_config|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM ;
+-----------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value     ; Type                                                                                                                                 ;
+-----------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------+
; AUD_LINE_IN_LC  ; 000011010 ; Unsigned Binary                                                                                                                      ;
; AUD_LINE_IN_RC  ; 000011010 ; Unsigned Binary                                                                                                                      ;
; AUD_LINE_OUT_LC ; 001111011 ; Unsigned Binary                                                                                                                      ;
; AUD_LINE_OUT_RC ; 001111011 ; Unsigned Binary                                                                                                                      ;
; AUD_ADC_PATH    ; 010001010 ; Unsigned Binary                                                                                                                      ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                                                                                                                      ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                                                                                                                      ;
; AUD_DATA_FORMAT ; 001000001 ; Unsigned Binary                                                                                                                      ;
; AUD_SAMPLE_CTRL ; 000011000 ; Unsigned Binary                                                                                                                      ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                                                                                                                      ;
+-----------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_audio_config:audio_config|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM ;
+-----------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value     ; Type                                                                                                                                                                                            ;
+-----------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUD_LINE_IN_LC  ; 000011010 ; Unsigned Binary                                                                                                                                                                                 ;
; AUD_LINE_IN_RC  ; 000011010 ; Unsigned Binary                                                                                                                                                                                 ;
; AUD_LINE_OUT_LC ; 001111011 ; Unsigned Binary                                                                                                                                                                                 ;
; AUD_LINE_OUT_RC ; 001111011 ; Unsigned Binary                                                                                                                                                                                 ;
; AUD_ADC_PATH    ; 010001010 ; Unsigned Binary                                                                                                                                                                                 ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                                                                                                                                                                                 ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                                                                                                                                                                                 ;
; AUD_DATA_FORMAT ; 001000001 ; Unsigned Binary                                                                                                                                                                                 ;
; AUD_SAMPLE_CTRL ; 000011000 ; Unsigned Binary                                                                                                                                                                                 ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                                                                                                                                                                                 ;
+-----------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_audio_config:audio_config|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM ;
+-----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value            ; Type                                                                                                                                                                                 ;
+-----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; INPUT_CTRL            ; 0000000000000000 ; Unsigned Binary                                                                                                                                                                      ;
; VIDEO_SELECTION       ; 0000000111001000 ; Unsigned Binary                                                                                                                                                                      ;
; OUTPUT_CTRL           ; 0000001100001100 ; Unsigned Binary                                                                                                                                                                      ;
; EXT_OUTPUT_CTRL       ; 0000010001000101 ; Unsigned Binary                                                                                                                                                                      ;
; AUTODETECT            ; 0000011101111111 ; Unsigned Binary                                                                                                                                                                      ;
; BRIGHTNESS            ; 0000101000000000 ; Unsigned Binary                                                                                                                                                                      ;
; HUE                   ; 0000101100000000 ; Unsigned Binary                                                                                                                                                                      ;
; DEFAULT_VALUE_Y       ; 0000110000110110 ; Unsigned Binary                                                                                                                                                                      ;
; DEFAULT_VALUE_C       ; 0000110101111100 ; Unsigned Binary                                                                                                                                                                      ;
; POWER_MGMT            ; 0000111100000000 ; Unsigned Binary                                                                                                                                                                      ;
; ANALOG_CLAMP_CTRL     ; 0001010000010010 ; Unsigned Binary                                                                                                                                                                      ;
; DIGITAL_CLAMP_CTRL    ; 0001010100000000 ; Unsigned Binary                                                                                                                                                                      ;
; SHAPING_FILTER_CTRL_1 ; 0001011100000001 ; Unsigned Binary                                                                                                                                                                      ;
; SHAPING_FILTER_CTRL_2 ; 0001100010010011 ; Unsigned Binary                                                                                                                                                                      ;
; COMB_FILTER_CTRL_2    ; 0001100111110001 ; Unsigned Binary                                                                                                                                                                      ;
; PIXEL_DELAY_CTRL      ; 0010011101011000 ; Unsigned Binary                                                                                                                                                                      ;
; MISC_GAIN_CTRL        ; 0010101111100001 ; Unsigned Binary                                                                                                                                                                      ;
; AGC_MODE_CTRL         ; 0010110010101110 ; Unsigned Binary                                                                                                                                                                      ;
; CHROMA_GAIN_CTRL_1    ; 0010110111110100 ; Unsigned Binary                                                                                                                                                                      ;
; CHROMA_GAIN_CTRL_2    ; 0010111000000000 ; Unsigned Binary                                                                                                                                                                      ;
; LUMA_GAIN_CTRL_1      ; 0010111111110000 ; Unsigned Binary                                                                                                                                                                      ;
; LUMA_GAIN_CTRL_2      ; 0011000000000000 ; Unsigned Binary                                                                                                                                                                      ;
; VSYNC_FIELD_CTRL_1    ; 0011000100010010 ; Unsigned Binary                                                                                                                                                                      ;
; VSYNC_FIELD_CTRL_2    ; 0011001001000001 ; Unsigned Binary                                                                                                                                                                      ;
; VSYNC_FIELD_CTRL_3    ; 0011001110000100 ; Unsigned Binary                                                                                                                                                                      ;
; HSYNC_FIELD_CTRL_1    ; 0011010000000000 ; Unsigned Binary                                                                                                                                                                      ;
; HSYNC_FIELD_CTRL_2    ; 0011010100000010 ; Unsigned Binary                                                                                                                                                                      ;
; HSYNC_FIELD_CTRL_3    ; 0011011000000000 ; Unsigned Binary                                                                                                                                                                      ;
; POLARITY              ; 0011011100000001 ; Unsigned Binary                                                                                                                                                                      ;
; NTSC_COMB_CTRL        ; 0011100010000000 ; Unsigned Binary                                                                                                                                                                      ;
; PAL_COMB_CTRL         ; 0011100111000000 ; Unsigned Binary                                                                                                                                                                      ;
; ADC_CTRL              ; 0011101000010000 ; Unsigned Binary                                                                                                                                                                      ;
; MANUAL_WINDOW_CTRL    ; 0011110110110010 ; Unsigned Binary                                                                                                                                                                      ;
; RESAMPLE_CONTROL      ; 0100000100000001 ; Unsigned Binary                                                                                                                                                                      ;
; CRC                   ; 1011001000011100 ; Unsigned Binary                                                                                                                                                                      ;
; ADC_SWITCH_1          ; 1100001100000000 ; Unsigned Binary                                                                                                                                                                      ;
; ADC_SWITCH_2          ; 1100010000000000 ; Unsigned Binary                                                                                                                                                                      ;
; LETTERBOX_CTRL_1      ; 1101110010101100 ; Unsigned Binary                                                                                                                                                                      ;
; LETTERBOX_CTRL_2      ; 1101110101001100 ; Unsigned Binary                                                                                                                                                                      ;
; NTSC_V_BIT_BEGIN      ; 1110010100100101 ; Unsigned Binary                                                                                                                                                                      ;
; NTSC_V_BIT_END        ; 1110011000000100 ; Unsigned Binary                                                                                                                                                                      ;
; NTSC_F_BIT_TOGGLE     ; 1110011101100011 ; Unsigned Binary                                                                                                                                                                      ;
; PAL_V_BIT_BEGIN       ; 1110100001100101 ; Unsigned Binary                                                                                                                                                                      ;
; PAL_V_BIT_END         ; 1110100100010100 ; Unsigned Binary                                                                                                                                                                      ;
; PAL_F_BIT_TOGGLE      ; 1110101001100011 ; Unsigned Binary                                                                                                                                                                      ;
; VBLANK_CTRL_1         ; 1110101101010101 ; Unsigned Binary                                                                                                                                                                      ;
; VBLANK_CTRL_2         ; 1110110001010101 ; Unsigned Binary                                                                                                                                                                      ;
+-----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_audio_config:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 26    ; Signed Integer                                                                                                                          ;
; CW             ; 4     ; Signed Integer                                                                                                                          ;
; SCCW           ; 11    ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_audio_config:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CB             ; 11    ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_audio_pll_0:audio_pll_0|system_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                                          ;
+--------------------------------------+------------------------+-----------------------------------------------------------------------------------------------+
; reference_clock_frequency            ; 100.0 MHz              ; String                                                                                        ;
; fractional_vco_multiplier            ; false                  ; String                                                                                        ;
; pll_type                             ; General                ; String                                                                                        ;
; pll_subtype                          ; General                ; String                                                                                        ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                                                ;
; operation_mode                       ; direct                 ; String                                                                                        ;
; deserialization_factor               ; 4                      ; Signed Integer                                                                                ;
; data_rate                            ; 0                      ; Signed Integer                                                                                ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                                                ;
; output_clock_frequency0              ; 12.288135 MHz          ; String                                                                                        ;
; phase_shift0                         ; 0 ps                   ; String                                                                                        ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                                                ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                                                        ;
; phase_shift1                         ; 0 ps                   ; String                                                                                        ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                                                ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                                        ;
; phase_shift2                         ; 0 ps                   ; String                                                                                        ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                                                ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                                        ;
; phase_shift3                         ; 0 ps                   ; String                                                                                        ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                                                ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                                        ;
; phase_shift4                         ; 0 ps                   ; String                                                                                        ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                                                ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                                        ;
; phase_shift5                         ; 0 ps                   ; String                                                                                        ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                                                ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                                        ;
; phase_shift6                         ; 0 ps                   ; String                                                                                        ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                                                ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                                        ;
; phase_shift7                         ; 0 ps                   ; String                                                                                        ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                                                ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                                        ;
; phase_shift8                         ; 0 ps                   ; String                                                                                        ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                                                ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                                        ;
; phase_shift9                         ; 0 ps                   ; String                                                                                        ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                                                ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                                        ;
; phase_shift10                        ; 0 ps                   ; String                                                                                        ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                                                ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                                        ;
; phase_shift11                        ; 0 ps                   ; String                                                                                        ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                                                ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                                        ;
; phase_shift12                        ; 0 ps                   ; String                                                                                        ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                                                ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                                        ;
; phase_shift13                        ; 0 ps                   ; String                                                                                        ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                                                ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                                        ;
; phase_shift14                        ; 0 ps                   ; String                                                                                        ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                                                ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                                        ;
; phase_shift15                        ; 0 ps                   ; String                                                                                        ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                                                ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                                        ;
; phase_shift16                        ; 0 ps                   ; String                                                                                        ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                                                ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                                        ;
; phase_shift17                        ; 0 ps                   ; String                                                                                        ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                                                ;
; clock_name_0                         ;                        ; String                                                                                        ;
; clock_name_1                         ;                        ; String                                                                                        ;
; clock_name_2                         ;                        ; String                                                                                        ;
; clock_name_3                         ;                        ; String                                                                                        ;
; clock_name_4                         ;                        ; String                                                                                        ;
; clock_name_5                         ;                        ; String                                                                                        ;
; clock_name_6                         ;                        ; String                                                                                        ;
; clock_name_7                         ;                        ; String                                                                                        ;
; clock_name_8                         ;                        ; String                                                                                        ;
; clock_name_global_0                  ; false                  ; String                                                                                        ;
; clock_name_global_1                  ; false                  ; String                                                                                        ;
; clock_name_global_2                  ; false                  ; String                                                                                        ;
; clock_name_global_3                  ; false                  ; String                                                                                        ;
; clock_name_global_4                  ; false                  ; String                                                                                        ;
; clock_name_global_5                  ; false                  ; String                                                                                        ;
; clock_name_global_6                  ; false                  ; String                                                                                        ;
; clock_name_global_7                  ; false                  ; String                                                                                        ;
; clock_name_global_8                  ; false                  ; String                                                                                        ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                                                ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                                                ;
; m_cnt_bypass_en                      ; false                  ; String                                                                                        ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                                        ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                                                ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                                                ;
; n_cnt_bypass_en                      ; false                  ; String                                                                                        ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                                        ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                                                ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                                                ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                                        ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                                        ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                                        ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                                                ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                                                ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                                                ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                                                ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                                        ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                                        ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                                        ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                                                ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                                                ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                                                ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                                                ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                                        ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                                        ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                                        ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                                                ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                                                ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                                                ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                                                ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                                        ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                                        ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                                        ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                                                ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                                                ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                                                ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                                                ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                                        ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                                        ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                                        ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                                                ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                                                ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                                                ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                                                ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                                        ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                                        ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                                        ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                                                ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                                                ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                                                ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                                                ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                                        ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                                        ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                                        ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                                                ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                                                ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                                                ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                                                ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                                        ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                                        ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                                        ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                                                ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                                                ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                                                ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                                                ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                                        ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                                        ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                                        ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                                                ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                                                ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                                                ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                                                ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                                        ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                                        ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                                        ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                                                ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                                                ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                                                ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                                                ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                                        ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                                        ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                                        ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                                                ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                                                ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                                                ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                                                ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                                        ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                                        ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                                        ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                                                ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                                                ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                                                ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                                                ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                                        ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                                        ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                                        ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                                                ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                                                ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                                                ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                                                ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                                        ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                                        ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                                        ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                                                ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                                                ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                                                ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                                                ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                                        ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                                        ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                                        ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                                                ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                                                ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                                                ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                                                ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                                        ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                                        ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                                        ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                                                ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                                                ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                                                ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                                                ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                                        ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                                        ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                                        ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                                                ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                                                ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                                                ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                                                ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                                        ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                                        ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                                        ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                                                ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                                                ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                                                ;
; pll_slf_rst                          ; false                  ; String                                                                                        ;
; pll_bw_sel                           ; low                    ; String                                                                                        ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                                        ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                                                ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                                                ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                                                ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                                                ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                                        ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                                        ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                                        ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                                        ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                                        ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                                                ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                                        ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                                        ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                                        ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                                        ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                                        ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                                        ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                                                ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                        ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                        ;
+--------------------------------------+------------------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                      ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                    ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                              ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                    ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                    ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                           ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                    ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                    ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_msi1      ; Untyped                                                                                                                                                                           ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_b_module:system_nios2_gen2_0_cpu_register_bank_b ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                      ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                    ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_b_module:system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                              ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                    ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                    ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                           ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                    ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                    ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_msi1      ; Untyped                                                                                                                                                                           ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                                        ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                                      ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_qid1      ; Untyped                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                         ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                               ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                               ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                                       ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                               ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                               ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                                       ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                               ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                                       ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                                       ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_onchip_memory2_0:onchip_memory2_0 ;
+----------------+-----------------------------+-----------------------------------------------------------+
; Parameter Name ; Value                       ; Type                                                      ;
+----------------+-----------------------------+-----------------------------------------------------------+
; INIT_FILE      ; system_onchip_memory2_0.hex ; String                                                    ;
+----------------+-----------------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+-----------------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                       ; Type                                                            ;
+------------------------------------+-----------------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT                 ; Untyped                                                         ;
; WIDTH_A                            ; 32                          ; Signed Integer                                                  ;
; WIDTHAD_A                          ; 17                          ; Signed Integer                                                  ;
; NUMWORDS_A                         ; 110500                      ; Signed Integer                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                                                         ;
; WIDTH_B                            ; 1                           ; Untyped                                                         ;
; WIDTHAD_B                          ; 1                           ; Untyped                                                         ;
; NUMWORDS_B                         ; 1                           ; Untyped                                                         ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK1                      ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 4                           ; Signed Integer                                                  ;
; WIDTH_BYTEENA_B                    ; 1                           ; Untyped                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                        ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                           ; Signed Integer                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                   ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                                                         ;
; INIT_FILE                          ; system_onchip_memory2_0.hex ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 110500                      ; Signed Integer                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                      ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                      ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                      ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                      ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                           ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone V                   ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_2fn1             ; Untyped                                                         ;
+------------------------------------+-----------------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                     ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 21    ; Signed Integer                                                                                                                           ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                           ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                           ;
; UAV_ADDRESS_W               ; 21    ; Signed Integer                                                                                                                           ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                           ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                           ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                           ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                           ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                           ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                           ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                           ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                           ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                           ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                           ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                           ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                           ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                            ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 21    ; Signed Integer                                                                                                                                  ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                  ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                  ;
; UAV_ADDRESS_W               ; 21    ; Signed Integer                                                                                                                                  ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                  ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                  ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                  ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                  ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                  ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                  ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                  ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                  ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                  ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                  ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                  ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                  ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                  ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_codec_avalon_audio_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                             ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                             ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                             ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_config_avalon_av_config_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                            ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                  ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                  ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                  ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                  ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                           ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                           ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                           ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 17    ; Signed Integer                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                  ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 77    ; Signed Integer                                                                                                                   ;
; PKT_QOS_L                 ; 77    ; Signed Integer                                                                                                                   ;
; PKT_DATA_SIDEBAND_H       ; 75    ; Signed Integer                                                                                                                   ;
; PKT_DATA_SIDEBAND_L       ; 75    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_SIDEBAND_H       ; 74    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_SIDEBAND_L       ; 74    ; Signed Integer                                                                                                                   ;
; PKT_CACHE_H               ; 91    ; Signed Integer                                                                                                                   ;
; PKT_CACHE_L               ; 88    ; Signed Integer                                                                                                                   ;
; PKT_THREAD_ID_H           ; 84    ; Signed Integer                                                                                                                   ;
; PKT_THREAD_ID_L           ; 84    ; Signed Integer                                                                                                                   ;
; PKT_BEGIN_BURST           ; 76    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                                                   ;
; PKT_BURST_TYPE_H          ; 73    ; Signed Integer                                                                                                                   ;
; PKT_BURST_TYPE_L          ; 72    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_EXCLUSIVE       ; 62    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_L              ; 78    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                   ;
; ID                        ; 0     ; Signed Integer                                                                                                                   ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                   ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                   ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                   ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                   ;
; PKT_ADDR_W                ; 21    ; Signed Integer                                                                                                                   ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 77    ; Signed Integer                                                                                                                          ;
; PKT_QOS_L                 ; 77    ; Signed Integer                                                                                                                          ;
; PKT_DATA_SIDEBAND_H       ; 75    ; Signed Integer                                                                                                                          ;
; PKT_DATA_SIDEBAND_L       ; 75    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_SIDEBAND_H       ; 74    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_SIDEBAND_L       ; 74    ; Signed Integer                                                                                                                          ;
; PKT_CACHE_H               ; 91    ; Signed Integer                                                                                                                          ;
; PKT_CACHE_L               ; 88    ; Signed Integer                                                                                                                          ;
; PKT_THREAD_ID_H           ; 84    ; Signed Integer                                                                                                                          ;
; PKT_THREAD_ID_L           ; 84    ; Signed Integer                                                                                                                          ;
; PKT_BEGIN_BURST           ; 76    ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                                                          ;
; PKT_BURST_TYPE_H          ; 73    ; Signed Integer                                                                                                                          ;
; PKT_BURST_TYPE_L          ; 72    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_EXCLUSIVE       ; 62    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_L              ; 78    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                                          ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                                          ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                          ;
; ID                        ; 1     ; Signed Integer                                                                                                                          ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                          ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                          ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                          ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                          ;
; PKT_ADDR_W                ; 21    ; Signed Integer                                                                                                                          ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_codec_avalon_audio_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 76    ; Signed Integer                                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_L              ; 78    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                                        ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                                        ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                        ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                        ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_codec_avalon_audio_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_codec_avalon_audio_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                   ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_codec_avalon_audio_slave_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                     ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                     ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_config_avalon_av_config_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 76    ; Signed Integer                                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_L              ; 78    ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                                             ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                                             ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                             ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                             ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_config_avalon_av_config_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                        ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 76    ; Signed Integer                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_L              ; 78    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                    ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                    ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                               ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                               ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 76    ; Signed Integer                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 78    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                      ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                      ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                 ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 76    ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 78    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                             ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                             ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                        ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                        ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router|system_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                   ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 4     ; Signed Integer                                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                         ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                         ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001|system_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                               ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                     ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_002|system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                               ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                     ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_003|system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                               ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                     ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_004|system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                               ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                     ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_005:router_005|system_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                               ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                     ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_005:router_006|system_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                               ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                     ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                      ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                            ;
; SCHEME         ; round-robin ; String                                                                                                                                                    ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                            ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                      ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                            ;
; SCHEME         ; round-robin ; String                                                                                                                                                    ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                            ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                   ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 5      ; Signed Integer                                                                                                                                         ;
; SCHEME         ; no-arb ; String                                                                                                                                                 ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                         ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                           ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                 ;
; SCHEME         ; no-arb ; String                                                                                                                                                         ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                 ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 5     ; Signed Integer                                                                                                                ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                                                         ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                         ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                         ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                   ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                   ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 5     ; Signed Integer                                                                                                                    ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                    ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                    ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                    ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                             ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                                                             ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                             ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                             ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                       ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                       ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|altera_irq_clock_crosser:irq_synchronizer ;
+--------------------+-------+------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                                               ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                               ;
+--------------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                       ;
; depth          ; 3     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                            ;
+---------------------------+----------+-----------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                  ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                          ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                  ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                  ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                  ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                  ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                  ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                  ;
+---------------------------+----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+---------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                ;
+---------------------------+----------+---------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                      ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                              ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                      ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                      ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                      ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                      ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                      ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                      ;
+---------------------------+----------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_50_to_100m:pll1|pll_50_to_100m_0002:pll_50_to_100m_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                             ;
+--------------------------------------+------------------------+------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                           ;
; fractional_vco_multiplier            ; false                  ; String                                                           ;
; pll_type                             ; General                ; String                                                           ;
; pll_subtype                          ; General                ; String                                                           ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                   ;
; operation_mode                       ; direct                 ; String                                                           ;
; deserialization_factor               ; 4                      ; Signed Integer                                                   ;
; data_rate                            ; 0                      ; Signed Integer                                                   ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                   ;
; output_clock_frequency0              ; 100.000000 MHz         ; String                                                           ;
; phase_shift0                         ; 0 ps                   ; String                                                           ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                           ;
; phase_shift1                         ; 0 ps                   ; String                                                           ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                           ;
; phase_shift2                         ; 0 ps                   ; String                                                           ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                           ;
; phase_shift3                         ; 0 ps                   ; String                                                           ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                           ;
; phase_shift4                         ; 0 ps                   ; String                                                           ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                           ;
; phase_shift5                         ; 0 ps                   ; String                                                           ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                           ;
; phase_shift6                         ; 0 ps                   ; String                                                           ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                           ;
; phase_shift7                         ; 0 ps                   ; String                                                           ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                           ;
; phase_shift8                         ; 0 ps                   ; String                                                           ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                           ;
; phase_shift9                         ; 0 ps                   ; String                                                           ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                           ;
; phase_shift10                        ; 0 ps                   ; String                                                           ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                           ;
; phase_shift11                        ; 0 ps                   ; String                                                           ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                           ;
; phase_shift12                        ; 0 ps                   ; String                                                           ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                           ;
; phase_shift13                        ; 0 ps                   ; String                                                           ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                           ;
; phase_shift14                        ; 0 ps                   ; String                                                           ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                           ;
; phase_shift15                        ; 0 ps                   ; String                                                           ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                           ;
; phase_shift16                        ; 0 ps                   ; String                                                           ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                           ;
; phase_shift17                        ; 0 ps                   ; String                                                           ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                   ;
; clock_name_0                         ;                        ; String                                                           ;
; clock_name_1                         ;                        ; String                                                           ;
; clock_name_2                         ;                        ; String                                                           ;
; clock_name_3                         ;                        ; String                                                           ;
; clock_name_4                         ;                        ; String                                                           ;
; clock_name_5                         ;                        ; String                                                           ;
; clock_name_6                         ;                        ; String                                                           ;
; clock_name_7                         ;                        ; String                                                           ;
; clock_name_8                         ;                        ; String                                                           ;
; clock_name_global_0                  ; false                  ; String                                                           ;
; clock_name_global_1                  ; false                  ; String                                                           ;
; clock_name_global_2                  ; false                  ; String                                                           ;
; clock_name_global_3                  ; false                  ; String                                                           ;
; clock_name_global_4                  ; false                  ; String                                                           ;
; clock_name_global_5                  ; false                  ; String                                                           ;
; clock_name_global_6                  ; false                  ; String                                                           ;
; clock_name_global_7                  ; false                  ; String                                                           ;
; clock_name_global_8                  ; false                  ; String                                                           ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                   ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                   ;
; m_cnt_bypass_en                      ; false                  ; String                                                           ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                           ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                   ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                   ;
; n_cnt_bypass_en                      ; false                  ; String                                                           ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                           ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en0                     ; false                  ; String                                                           ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                           ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en1                     ; false                  ; String                                                           ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                           ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en2                     ; false                  ; String                                                           ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                           ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en3                     ; false                  ; String                                                           ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                           ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en4                     ; false                  ; String                                                           ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                           ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en5                     ; false                  ; String                                                           ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                           ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en6                     ; false                  ; String                                                           ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                           ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en7                     ; false                  ; String                                                           ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                           ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en8                     ; false                  ; String                                                           ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                           ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en9                     ; false                  ; String                                                           ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                           ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en10                    ; false                  ; String                                                           ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                           ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en11                    ; false                  ; String                                                           ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                           ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en12                    ; false                  ; String                                                           ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                           ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en13                    ; false                  ; String                                                           ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                           ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en14                    ; false                  ; String                                                           ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                           ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en15                    ; false                  ; String                                                           ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                           ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en16                    ; false                  ; String                                                           ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                           ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en17                    ; false                  ; String                                                           ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                           ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                   ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                   ;
; pll_slf_rst                          ; false                  ; String                                                           ;
; pll_bw_sel                           ; low                    ; String                                                           ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                           ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                   ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                   ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                   ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                   ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                           ;
; mimic_fbclk_type                     ; gclk                   ; String                                                           ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                           ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                           ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                           ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                   ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                           ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                           ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                           ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                           ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                           ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                           ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                   ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                           ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                           ;
+--------------------------------------+------------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                          ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                    ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                                                        ;
; Entity Instance            ; system:nios_system|system_audio_codec:audio_codec|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                             ;
;     -- lpm_width           ; 16                                                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                                                       ;
; Entity Instance            ; system:nios_system|system_audio_codec:audio_codec|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                             ;
;     -- lpm_width           ; 16                                                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                                                       ;
; Entity Instance            ; system:nios_system|system_audio_codec:audio_codec|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO   ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                             ;
;     -- lpm_width           ; 16                                                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                                                       ;
; Entity Instance            ; system:nios_system|system_audio_codec:audio_codec|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                             ;
;     -- lpm_width           ; 16                                                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                                                       ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                                                                                                                                                                  ;
; Entity Instance                           ; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_b_module:system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; system:nios_system|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                              ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 110500                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll_50_to_100m:pll1"                                                                  ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; rst    ; Input  ; Info     ; Stuck at GND                                                                        ;
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                    ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                               ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:nios_system|altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+-------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                               ;
+----------------+-------+----------+-------------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                          ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                          ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                          ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                          ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                          ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                          ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                          ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                          ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                          ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                          ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                          ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                          ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                          ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                          ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                          ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                          ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                          ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                          ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                          ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                          ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                          ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                          ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                          ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                          ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                          ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                          ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                          ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                          ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                          ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                          ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                          ;
+----------------+-------+----------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                           ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:nios_system|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+--------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                          ;
+----------------+--------+----------+--------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                           ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                     ;
+----------------+--------+----------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                        ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                    ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                               ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                            ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                         ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[9..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                    ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                  ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                             ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_005:router_005|system_mm_interconnect_0_router_005_default_decode:the_default_decode" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_002|system_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001|system_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                               ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router|system_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                   ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                    ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                            ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                       ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                             ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                     ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                   ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                              ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                    ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_config_avalon_av_config_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                            ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                       ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_codec_avalon_audio_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                 ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_codec_avalon_audio_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                               ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_codec_avalon_audio_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                       ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                  ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                        ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                 ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_config_avalon_av_config_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                    ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_codec_avalon_audio_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                               ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                 ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                            ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                            ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                            ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                     ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                     ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:nios_system|system_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+-------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                     ;
+--------+-------+----------+-------------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                                ;
+--------+-------+----------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                               ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                              ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                              ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                              ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                              ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                              ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                              ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                              ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                              ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                              ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                              ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                              ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                              ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                              ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                              ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                              ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                              ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                              ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                              ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                              ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                              ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_pib:the_system_nios2_gen2_0_cpu_nios2_oci_pib" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                               ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                   ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_nios2_gen2_0_cpu_nios2_oci_fifo|system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                    ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_system_nios2_gen2_0_cpu_nios2_oci_dtrace|system_nios2_gen2_0_cpu_nios2_oci_td_mode:system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_itrace:the_system_nios2_gen2_0_cpu_nios2_oci_itrace" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_nios2_gen2_0_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system_nios2_gen2_0_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                   ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                              ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                    ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_test_bench:the_system_nios2_gen2_0_cpu_test_bench" ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                         ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:nios_system|system_nios2_gen2_0:nios2_gen2_0" ;
+---------------------+--------+----------+---------------------------------------+
; Port                ; Type   ; Severity ; Details                               ;
+---------------------+--------+----------+---------------------------------------+
; debug_reset_request ; Output ; Info     ; Explicitly unconnected                ;
; dummy_ci_port       ; Output ; Info     ; Explicitly unconnected                ;
+---------------------+--------+----------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:nios_system|system_audio_pll_0:audio_pll_0|system_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i"                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:nios_system|system_audio_pll_0:audio_pll_0" ;
+--------------------+--------+----------+--------------------------------------+
; Port               ; Type   ; Severity ; Details                              ;
+--------------------+--------+----------+--------------------------------------+
; reset_source_reset ; Output ; Info     ; Explicitly unconnected               ;
+--------------------+--------+----------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:nios_system|system_audio_config:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                   ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; enable_clk   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                              ;
; rising_edge  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; falling_edge ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:nios_system|system_audio_config:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"                                                                                        ;
+-------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; transfer_mask[26..19]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; transfer_mask[17..10]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; transfer_mask[8..1]           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; transfer_mask[18]             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; transfer_mask[9]              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; transfer_mask[0]              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_counter               ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; restart_counter[2..1]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_counter[4]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_counter[3]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_counter[0]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_data_in[24..21]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_data_in[18..1]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_data_in[26]           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_data_in[25]           ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_data_in[19]           ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_transfer_mask[18..10] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_transfer_mask[26..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_transfer_mask[9..1]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_transfer_mask[0]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; data_out[26..19]              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; data_out[17..11]              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:nios_system|system_audio_config:audio_config|altera_up_av_config_auto_init:AV_Config_Auto_Init" ;
+-------------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                          ;
+-------------+-------+----------+--------------------------------------------------------------------------------------------------+
; clear_error ; Input ; Info     ; Stuck at GND                                                                                     ;
+-------------+-------+----------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:nios_system|system_audio_config:audio_config"                                                         ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; irq      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; I2C_SCEN ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "system:nios_system"  ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; reset_reset_n ; Input ; Info     ; Stuck at VCC ;
+---------------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1276                        ;
;     CLR               ; 274                         ;
;     CLR SCLR          ; 61                          ;
;     CLR SCLR SLD      ; 11                          ;
;     CLR SLD           ; 53                          ;
;     ENA               ; 84                          ;
;     ENA CLR           ; 92                          ;
;     ENA CLR SCLR      ; 37                          ;
;     ENA CLR SLD       ; 50                          ;
;     ENA SCLR          ; 294                         ;
;     ENA SCLR SLD      ; 22                          ;
;     ENA SLD           ; 9                           ;
;     SCLR              ; 91                          ;
;     SLD               ; 32                          ;
;     plain             ; 166                         ;
; arriav_io_obuf        ; 1                           ;
; arriav_lcell_comb     ; 1613                        ;
;     arith             ; 169                         ;
;         1 data inputs ; 113                         ;
;         2 data inputs ; 24                          ;
;         3 data inputs ; 31                          ;
;         4 data inputs ; 1                           ;
;     extend            ; 21                          ;
;         7 data inputs ; 21                          ;
;     normal            ; 1423                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 186                         ;
;         3 data inputs ; 231                         ;
;         4 data inputs ; 278                         ;
;         5 data inputs ; 327                         ;
;         6 data inputs ; 390                         ;
; boundary_port         ; 82                          ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 608                         ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 2.16                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 77                                       ;
;     CLR               ; 3                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 21                                       ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 92                                       ;
;     extend            ; 1                                        ;
;         7 data inputs ; 1                                        ;
;     normal            ; 91                                       ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 18                                       ;
;         3 data inputs ; 17                                       ;
;         4 data inputs ; 20                                       ;
;         5 data inputs ; 22                                       ;
;         6 data inputs ; 9                                        ;
; boundary_port         ; 91                                       ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.48                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:05     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Tue Dec 29 19:23:07 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off projet_1 -c projet_1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Platform Designer system entity "system.qsys"
Info (12250): 2020.12.29.19:23:28 Progress: Loading 20170721B_projet_1/system.qsys
Info (12250): 2020.12.29.19:23:29 Progress: Reading input file
Info (12250): 2020.12.29.19:23:29 Progress: Adding audio_codec [altera_up_avalon_audio 17.1]
Info (12250): 2020.12.29.19:23:30 Progress: Parameterizing module audio_codec
Info (12250): 2020.12.29.19:23:30 Progress: Adding audio_config [altera_up_avalon_audio_and_video_config 17.1]
Info (12250): 2020.12.29.19:23:31 Progress: Parameterizing module audio_config
Info (12250): 2020.12.29.19:23:31 Progress: Adding audio_pll_0 [altera_up_avalon_audio_pll 17.1]
Info (12250): 2020.12.29.19:23:31 Progress: Parameterizing module audio_pll_0
Info (12250): 2020.12.29.19:23:31 Progress: Adding buttons [altera_avalon_pio 17.1]
Info (12250): 2020.12.29.19:23:31 Progress: Parameterizing module buttons
Info (12250): 2020.12.29.19:23:31 Progress: Adding clk_0 [clock_source 17.1]
Info (12250): 2020.12.29.19:23:31 Progress: Parameterizing module clk_0
Info (12250): 2020.12.29.19:23:31 Progress: Adding clock_bridge_0 [altera_clock_bridge 17.1]
Info (12250): 2020.12.29.19:23:31 Progress: Parameterizing module clock_bridge_0
Info (12250): 2020.12.29.19:23:31 Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 17.1]
Info (12250): 2020.12.29.19:23:31 Progress: Parameterizing module jtag_uart_0
Info (12250): 2020.12.29.19:23:31 Progress: Adding nios2_gen2_0 [altera_nios2_gen2 17.1]
Info (12250): 2020.12.29.19:23:31 Progress: Parameterizing module nios2_gen2_0
Info (12250): 2020.12.29.19:23:31 Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 17.1]
Info (12250): 2020.12.29.19:23:31 Progress: Parameterizing module onchip_memory2_0
Info (12250): 2020.12.29.19:23:31 Progress: Adding sseg_i_iv [altera_avalon_pio 17.1]
Info (12250): 2020.12.29.19:23:31 Progress: Parameterizing module sseg_i_iv
Info (12250): 2020.12.29.19:23:31 Progress: Adding sseg_v_vi [altera_avalon_pio 17.1]
Info (12250): 2020.12.29.19:23:31 Progress: Parameterizing module sseg_v_vi
Info (12250): 2020.12.29.19:23:31 Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 17.1]
Info (12250): 2020.12.29.19:23:31 Progress: Parameterizing module sysid_qsys_0
Info (12250): 2020.12.29.19:23:31 Progress: Building connections
Info (12250): 2020.12.29.19:23:31 Progress: Parameterizing connections
Info (12250): 2020.12.29.19:23:31 Progress: Validating
Info (12250): 2020.12.29.19:23:36 Progress: Done reading input file
Info (12250): System.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info (12250): System.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info (12250): System: Generating system "system" for QUARTUS_SYNTH
Info (12250): Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info (12250): Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info (12250): Audio_codec: Starting Generation of Audio Controller
Info (12250): Audio_codec: "system" instantiated altera_up_avalon_audio "audio_codec"
Info (12250): Audio_config: Starting Generation of Audio and Video Config
Info (12250): Audio_config: "system" instantiated altera_up_avalon_audio_and_video_config "audio_config"
Info (12250): Audio_pll_0: "system" instantiated altera_up_avalon_audio_pll "audio_pll_0"
Info (12250): Nios2_gen2_0: "system" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info (12250): Onchip_memory2_0: Starting RTL generation for module 'system_onchip_memory2_0'
Info (12250): Onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_onchip_memory2_0 --dir=C:/Users/VINCEN~1/AppData/Local/Temp/alt8626_5363881838004417279.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/VINCEN~1/AppData/Local/Temp/alt8626_5363881838004417279.dir/0004_onchip_memory2_0_gen//system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_memory2_0: Done RTL generation for module 'system_onchip_memory2_0'
Info (12250): Onchip_memory2_0: "system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info (12250): Sysid_qsys_0: "system" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "system" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Irq_synchronizer: "system" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info (12250): Rst_controller: "system" instantiated altera_reset_controller "rst_controller"
Info (12250): Audio_pll: "audio_pll_0" instantiated altera_pll "audio_pll"
Info (12250): Reset_from_locked: "audio_pll_0" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info (12250): Cpu: Starting RTL generation for module 'system_nios2_gen2_0_cpu'
Info (12250): Cpu:   Generation command is [exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_nios2_gen2_0_cpu --dir=C:/Users/VINCEN~1/AppData/Local/Temp/alt8626_5363881838004417279.dir/0011_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/VINCEN~1/AppData/Local/Temp/alt8626_5363881838004417279.dir/0011_cpu_gen//system_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2020.12.29 19:24:12 (*) Starting Nios II generation
Info (12250): Cpu: # 2020.12.29 19:24:12 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2020.12.29 19:24:13 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/
Info (12250): Cpu: # 2020.12.29 19:24:13 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2020.12.29 19:24:13 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2020.12.29 19:24:13 (*)   Plaintext license not found.
Info (12250): Cpu: # 2020.12.29 19:24:13 (*)   No license required to generate encrypted Nios II/e.
Info (12250): Cpu: # 2020.12.29 19:24:13 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2020.12.29 19:24:13 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2020.12.29 19:24:14 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2020.12.29 19:24:14 (*)   Creating plain-text RTL
Info (12250): Cpu: # 2020.12.29 19:24:15 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'system_nios2_gen2_0_cpu'
Info (12250): Cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info (12250): Audio_codec_avalon_audio_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "audio_codec_avalon_audio_slave_translator"
Info (12250): Nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info (12250): Audio_codec_avalon_audio_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "audio_codec_avalon_audio_slave_agent"
Info (12250): Audio_codec_avalon_audio_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "audio_codec_avalon_audio_slave_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info (12250): Reusing file C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/altera_merlin_arbitrator.sv
Info (12250): Crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): System: Done "system" with 34 modules, 71 files
Info (12249): Finished elaborating Platform Designer system entity "system.qsys"
Info (12021): Found 2 design units, including 1 entities, in source file projet_1.vhd
    Info (12022): Found design unit 1: projet_1-structural File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/projet_1.vhd Line: 33
    Info (12023): Found entity 1: projet_1 File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/projet_1.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file pll_50_to_100m/pll_50_to_100m.vhd
    Info (12022): Found design unit 1: pll_50_to_100m-rtl File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/pll_50_to_100m/pll_50_to_100m.vhd Line: 20
    Info (12023): Found entity 1: pll_50_to_100m File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/pll_50_to_100m/pll_50_to_100m.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file pll_50_to_100m/pll_50_to_100m/pll_50_to_100m_0002.v
    Info (12023): Found entity 1: pll_50_to_100m_0002 File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/pll_50_to_100m/pll_50_to_100m/pll_50_to_100m_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_irq_clock_crosser.sv
    Info (12023): Found entity 1: altera_irq_clock_crosser File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/altera_irq_clock_crosser.sv Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/system/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: altera_up_audio_bit_counter File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/altera_up_audio_bit_counter.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: altera_up_audio_in_deserializer File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/altera_up_audio_in_deserializer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: altera_up_audio_out_serializer File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/altera_up_audio_out_serializer.v Line: 28
Warning (10238): Verilog Module Declaration warning at altera_up_av_config_auto_init.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "altera_up_av_config_auto_init" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/altera_up_av_config_auto_init.v Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_up_av_config_auto_init.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/altera_up_av_config_auto_init.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_up_av_config_auto_init_d5m.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_d5m File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/altera_up_av_config_auto_init_d5m.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_up_av_config_auto_init_dc2.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_dc2 File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/altera_up_av_config_auto_init_dc2.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_up_av_config_auto_init_lcm.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_lcm File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/altera_up_av_config_auto_init_lcm.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_up_av_config_auto_init_ltm.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ltm File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/altera_up_av_config_auto_init_ltm.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_up_av_config_auto_init_ob_adv7180.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_adv7180 File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/altera_up_av_config_auto_init_ob_adv7180.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_up_av_config_auto_init_ob_adv7181.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_adv7181 File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/altera_up_av_config_auto_init_ob_adv7181.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_up_av_config_auto_init_ob_audio.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_audio File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/altera_up_av_config_auto_init_ob_audio.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_up_av_config_auto_init_ob_de10_standard.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de10_standard File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/altera_up_av_config_auto_init_ob_de10_standard.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_up_av_config_auto_init_ob_de1_soc.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de1_soc File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/altera_up_av_config_auto_init_ob_de1_soc.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_up_av_config_auto_init_ob_de2_115.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de2_115 File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/altera_up_av_config_auto_init_ob_de2_115.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_up_av_config_auto_init_ob_de2i_150.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de2i_150 File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/altera_up_av_config_auto_init_ob_de2i_150.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_up_av_config_serial_bus_controller.v
    Info (12023): Found entity 1: altera_up_av_config_serial_bus_controller File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/altera_up_av_config_serial_bus_controller.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_up_avalon_reset_from_locked_signal.v
    Info (12023): Found entity 1: altera_up_avalon_reset_from_locked_signal File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/altera_up_avalon_reset_from_locked_signal.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_up_clock_edge.v
    Info (12023): Found entity 1: altera_up_clock_edge File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/altera_up_clock_edge.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_up_slow_clock_generator.v
    Info (12023): Found entity 1: altera_up_slow_clock_generator File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/altera_up_slow_clock_generator.v Line: 34
Warning (10275): Verilog HDL Module Instantiation warning at altera_up_sync_fifo.v(138): ignored dangling comma in List of Port Connections File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/altera_up_sync_fifo.v Line: 138
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_up_sync_fifo.v
    Info (12023): Found entity 1: altera_up_sync_fifo File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/altera_up_sync_fifo.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_audio_codec.v
    Info (12023): Found entity 1: system_audio_codec File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_audio_codec.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_audio_config.v
    Info (12023): Found entity 1: system_audio_config File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_audio_config.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_audio_pll_0.v
    Info (12023): Found entity 1: system_audio_pll_0 File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_audio_pll_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_audio_pll_0_audio_pll.v
    Info (12023): Found entity 1: system_audio_pll_0_audio_pll File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_audio_pll_0_audio_pll.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_irq_mapper.sv
    Info (12023): Found entity 1: system_irq_mapper File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0.v
    Info (12023): Found entity 1: system_mm_interconnect_0 File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: system_mm_interconnect_0_avalon_st_adapter File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_cmd_demux File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_cmd_demux_001 File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_cmd_mux File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_003.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_cmd_mux_003 File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_003.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_router_default_decode File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: system_mm_interconnect_0_router File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_router_001_default_decode File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: system_mm_interconnect_0_router_001 File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_router_002_default_decode File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: system_mm_interconnect_0_router_002 File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_005.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_router_005_default_decode File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_mm_interconnect_0_router_005.sv Line: 45
    Info (12023): Found entity 2: system_mm_interconnect_0_router_005 File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_mm_interconnect_0_router_005.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_rsp_demux File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_rsp_demux_001 File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_rsp_mux File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_rsp_mux_001 File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_nios2_gen2_0.v
    Info (12023): Found entity 1: system_nios2_gen2_0 File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_nios2_gen2_0.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file db/ip/system/submodules/system_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: system_nios2_gen2_0_cpu_register_bank_a_module File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: system_nios2_gen2_0_cpu_register_bank_b_module File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 87
    Info (12023): Found entity 3: system_nios2_gen2_0_cpu_nios2_oci_debug File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 153
    Info (12023): Found entity 4: system_nios2_gen2_0_cpu_nios2_oci_break File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 295
    Info (12023): Found entity 5: system_nios2_gen2_0_cpu_nios2_oci_xbrk File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 588
    Info (12023): Found entity 6: system_nios2_gen2_0_cpu_nios2_oci_dbrk File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 795
    Info (12023): Found entity 7: system_nios2_gen2_0_cpu_nios2_oci_itrace File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 982
    Info (12023): Found entity 8: system_nios2_gen2_0_cpu_nios2_oci_td_mode File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 1115
    Info (12023): Found entity 9: system_nios2_gen2_0_cpu_nios2_oci_dtrace File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 1183
    Info (12023): Found entity 10: system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 1265
    Info (12023): Found entity 11: system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 1337
    Info (12023): Found entity 12: system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 1380
    Info (12023): Found entity 13: system_nios2_gen2_0_cpu_nios2_oci_fifo File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 1427
    Info (12023): Found entity 14: system_nios2_gen2_0_cpu_nios2_oci_pib File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 1913
    Info (12023): Found entity 15: system_nios2_gen2_0_cpu_nios2_oci_im File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 1936
    Info (12023): Found entity 16: system_nios2_gen2_0_cpu_nios2_performance_monitors File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2006
    Info (12023): Found entity 17: system_nios2_gen2_0_cpu_nios2_avalon_reg File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2023
    Info (12023): Found entity 18: system_nios2_gen2_0_cpu_ociram_sp_ram_module File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2116
    Info (12023): Found entity 19: system_nios2_gen2_0_cpu_nios2_ocimem File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2181
    Info (12023): Found entity 20: system_nios2_gen2_0_cpu_nios2_oci File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2362
    Info (12023): Found entity 21: system_nios2_gen2_0_cpu File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: system_nios2_gen2_0_cpu_debug_slave_sysclk File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: system_nios2_gen2_0_cpu_debug_slave_tck File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: system_nios2_gen2_0_cpu_debug_slave_wrapper File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: system_nios2_gen2_0_cpu_test_bench File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_onchip_memory2_0.v
    Info (12023): Found entity 1: system_onchip_memory2_0 File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_sysid_qsys_0.v
    Info (12023): Found entity 1: system_sysid_qsys_0 File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_sysid_qsys_0.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/system.v
    Info (12023): Found entity 1: system File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/system.v Line: 6
Info (12127): Elaborating entity "projet_1" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at projet_1.vhd(9): used implicit default value for signal "hex0" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/projet_1.vhd Line: 9
Warning (10541): VHDL Signal Declaration warning at projet_1.vhd(10): used implicit default value for signal "hex1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/projet_1.vhd Line: 10
Warning (10541): VHDL Signal Declaration warning at projet_1.vhd(11): used implicit default value for signal "hex2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/projet_1.vhd Line: 11
Warning (10541): VHDL Signal Declaration warning at projet_1.vhd(12): used implicit default value for signal "hex3" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/projet_1.vhd Line: 12
Warning (10541): VHDL Signal Declaration warning at projet_1.vhd(13): used implicit default value for signal "hex4" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/projet_1.vhd Line: 13
Warning (10541): VHDL Signal Declaration warning at projet_1.vhd(14): used implicit default value for signal "hex5" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/projet_1.vhd Line: 14
Info (12128): Elaborating entity "system" for hierarchy "system:nios_system" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/projet_1.vhd Line: 66
Info (12128): Elaborating entity "system_audio_codec" for hierarchy "system:nios_system|system_audio_codec:audio_codec" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/system.v Line: 83
Info (12128): Elaborating entity "altera_up_clock_edge" for hierarchy "system:nios_system|system_audio_codec:audio_codec|altera_up_clock_edge:Bit_Clock_Edges" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_audio_codec.v Line: 275
Info (12128): Elaborating entity "altera_up_audio_in_deserializer" for hierarchy "system:nios_system|system_audio_codec:audio_codec|altera_up_audio_in_deserializer:Audio_In_Deserializer" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_audio_codec.v Line: 330
Info (12128): Elaborating entity "altera_up_audio_bit_counter" for hierarchy "system:nios_system|system_audio_codec:audio_codec|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/altera_up_audio_in_deserializer.v Line: 179
Info (12128): Elaborating entity "altera_up_sync_fifo" for hierarchy "system:nios_system|system_audio_codec:audio_codec|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/altera_up_audio_in_deserializer.v Line: 201
Info (12128): Elaborating entity "scfifo" for hierarchy "system:nios_system|system_audio_codec:audio_codec|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/altera_up_sync_fifo.v Line: 138
Info (12130): Elaborated megafunction instantiation "system:nios_system|system_audio_codec:audio_codec|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/altera_up_sync_fifo.v Line: 138
Info (12133): Instantiated megafunction "system:nios_system|system_audio_codec:audio_codec|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter: File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/altera_up_sync_fifo.v Line: 138
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_9ba1.tdf
    Info (12023): Found entity 1: scfifo_9ba1 File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/scfifo_9ba1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_9ba1" for hierarchy "system:nios_system|system_audio_codec:audio_codec|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_s2a1.tdf
    Info (12023): Found entity 1: a_dpfifo_s2a1 File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/a_dpfifo_s2a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_s2a1" for hierarchy "system:nios_system|system_audio_codec:audio_codec|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/scfifo_9ba1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r3i1.tdf
    Info (12023): Found entity 1: altsyncram_r3i1 File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/altsyncram_r3i1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_r3i1" for hierarchy "system:nios_system|system_audio_codec:audio_codec|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/a_dpfifo_s2a1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf
    Info (12023): Found entity 1: cmpr_6l8 File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/cmpr_6l8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "system:nios_system|system_audio_codec:audio_codec|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cmpr_6l8:almost_full_comparer" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/a_dpfifo_s2a1.tdf Line: 54
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "system:nios_system|system_audio_codec:audio_codec|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cmpr_6l8:three_comparison" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/a_dpfifo_s2a1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf
    Info (12023): Found entity 1: cntr_h2b File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/cntr_h2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_h2b" for hierarchy "system:nios_system|system_audio_codec:audio_codec|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/a_dpfifo_s2a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf
    Info (12023): Found entity 1: cntr_u27 File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/cntr_u27.tdf Line: 25
Info (12128): Elaborating entity "cntr_u27" for hierarchy "system:nios_system|system_audio_codec:audio_codec|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/a_dpfifo_s2a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf
    Info (12023): Found entity 1: cntr_i2b File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/cntr_i2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_i2b" for hierarchy "system:nios_system|system_audio_codec:audio_codec|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/a_dpfifo_s2a1.tdf Line: 58
Info (12128): Elaborating entity "altera_up_audio_out_serializer" for hierarchy "system:nios_system|system_audio_codec:audio_codec|altera_up_audio_out_serializer:Audio_Out_Serializer" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_audio_codec.v Line: 358
Info (12128): Elaborating entity "system_audio_config" for hierarchy "system:nios_system|system_audio_config:audio_config" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/system.v Line: 97
Info (12128): Elaborating entity "altera_up_av_config_auto_init" for hierarchy "system:nios_system|system_audio_config:audio_config|altera_up_av_config_auto_init:AV_Config_Auto_Init" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_audio_config.v Line: 412
Warning (10230): Verilog HDL assignment warning at altera_up_av_config_auto_init.v(137): truncated value with size 32 to match size of target (6) File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/altera_up_av_config_auto_init.v Line: 137
Info (12128): Elaborating entity "altera_up_av_config_auto_init_ob_de1_soc" for hierarchy "system:nios_system|system_audio_config:audio_config|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_audio_config.v Line: 427
Info (12128): Elaborating entity "altera_up_av_config_auto_init_ob_audio" for hierarchy "system:nios_system|system_audio_config:audio_config|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/altera_up_av_config_auto_init_ob_de1_soc.v Line: 116
Info (12128): Elaborating entity "altera_up_av_config_auto_init_ob_adv7180" for hierarchy "system:nios_system|system_audio_config:audio_config|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/altera_up_av_config_auto_init_ob_de1_soc.v Line: 137
Info (12128): Elaborating entity "altera_up_av_config_serial_bus_controller" for hierarchy "system:nios_system|system_audio_config:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_audio_config.v Line: 464
Warning (10230): Verilog HDL assignment warning at altera_up_av_config_serial_bus_controller.v(241): truncated value with size 32 to match size of target (5) File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/altera_up_av_config_serial_bus_controller.v Line: 241
Info (12128): Elaborating entity "altera_up_slow_clock_generator" for hierarchy "system:nios_system|system_audio_config:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/altera_up_av_config_serial_bus_controller.v Line: 294
Warning (10230): Verilog HDL assignment warning at altera_up_slow_clock_generator.v(109): truncated value with size 32 to match size of target (11) File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/altera_up_slow_clock_generator.v Line: 109
Info (12128): Elaborating entity "system_audio_pll_0" for hierarchy "system:nios_system|system_audio_pll_0:audio_pll_0" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/system.v Line: 104
Info (12128): Elaborating entity "system_audio_pll_0_audio_pll" for hierarchy "system:nios_system|system_audio_pll_0:audio_pll_0|system_audio_pll_0_audio_pll:audio_pll" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_audio_pll_0.v Line: 23
Info (12128): Elaborating entity "altera_pll" for hierarchy "system:nios_system|system_audio_pll_0:audio_pll_0|system_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_audio_pll_0_audio_pll.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "system:nios_system|system_audio_pll_0:audio_pll_0|system_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_audio_pll_0_audio_pll.v Line: 85
Info (12133): Instantiated megafunction "system:nios_system|system_audio_pll_0:audio_pll_0|system_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i" with the following parameter: File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_audio_pll_0_audio_pll.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "100.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "12.288135 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "altera_up_avalon_reset_from_locked_signal" for hierarchy "system:nios_system|system_audio_pll_0:audio_pll_0|altera_up_avalon_reset_from_locked_signal:reset_from_locked" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_audio_pll_0.v Line: 28
Info (12128): Elaborating entity "system_nios2_gen2_0" for hierarchy "system:nios_system|system_nios2_gen2_0:nios2_gen2_0" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/system.v Line: 133
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu" for hierarchy "system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_nios2_gen2_0.v Line: 65
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_test_bench" for hierarchy "system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_test_bench:the_system_nios2_gen2_0_cpu_test_bench" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 3545
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 4061
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 58
Info (12133): Instantiated megafunction "system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf
    Info (12023): Found entity 1: altsyncram_msi1 File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/altsyncram_msi1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_msi1" for hierarchy "system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_b_module:system_nios2_gen2_0_cpu_register_bank_b" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 4079
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_oci" for hierarchy "system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 4575
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 220
Info (12133): Instantiated megafunction "system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_break:the_system_nios2_gen2_0_cpu_nios2_oci_break" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2561
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system_nios2_gen2_0_cpu_nios2_oci_xbrk" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2582
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_nios2_gen2_0_cpu_nios2_oci_dbrk" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2608
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_itrace:the_system_nios2_gen2_0_cpu_nios2_oci_itrace" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2624
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_system_nios2_gen2_0_cpu_nios2_oci_dtrace" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2639
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_system_nios2_gen2_0_cpu_nios2_oci_dtrace|system_nios2_gen2_0_cpu_nios2_oci_td_mode:system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 1233
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_nios2_gen2_0_cpu_nios2_oci_fifo" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2654
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_nios2_gen2_0_cpu_nios2_oci_fifo|system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 1546
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_nios2_gen2_0_cpu_nios2_oci_fifo|system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 1555
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_nios2_gen2_0_cpu_nios2_oci_fifo|system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 1564
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_pib:the_system_nios2_gen2_0_cpu_nios2_oci_pib" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2659
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_im:the_system_nios2_gen2_0_cpu_nios2_oci_im" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2673
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2692
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2712
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2156
Info (12133): Instantiated megafunction "system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf
    Info (12023): Found entity 1: altsyncram_qid1 File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/altsyncram_qid1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_qid1" for hierarchy "system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2814
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter: File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "system:nios_system|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "system_onchip_memory2_0" for hierarchy "system:nios_system|system_onchip_memory2_0:onchip_memory2_0" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/system.v Line: 147
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:nios_system|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "system:nios_system|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "system:nios_system|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "system_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "110500"
    Info (12134): Parameter "numwords_a" = "110500"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "17"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2fn1.tdf
    Info (12023): Found entity 1: altsyncram_2fn1 File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/altsyncram_2fn1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_2fn1" for hierarchy "system:nios_system|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2fn1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rma.tdf
    Info (12023): Found entity 1: decode_rma File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/decode_rma.tdf Line: 22
Info (12128): Elaborating entity "decode_rma" for hierarchy "system:nios_system|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2fn1:auto_generated|decode_rma:decode3" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/altsyncram_2fn1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_oib.tdf
    Info (12023): Found entity 1: mux_oib File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/mux_oib.tdf Line: 22
Info (12128): Elaborating entity "mux_oib" for hierarchy "system:nios_system|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2fn1:auto_generated|mux_oib:mux2" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/altsyncram_2fn1.tdf Line: 44
Info (12128): Elaborating entity "system_sysid_qsys_0" for hierarchy "system:nios_system|system_sysid_qsys_0:sysid_qsys_0" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/system.v Line: 154
Info (12128): Elaborating entity "system_mm_interconnect_0" for hierarchy "system:nios_system|system_mm_interconnect_0:mm_interconnect_0" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/system.v Line: 203
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_mm_interconnect_0.v Line: 497
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_mm_interconnect_0.v Line: 557
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_codec_avalon_audio_slave_translator" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_mm_interconnect_0.v Line: 621
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_config_avalon_av_config_slave_translator" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_mm_interconnect_0.v Line: 685
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_mm_interconnect_0.v Line: 749
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_mm_interconnect_0.v Line: 813
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_mm_interconnect_0.v Line: 877
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_mm_interconnect_0.v Line: 958
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_mm_interconnect_0.v Line: 1039
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_codec_avalon_audio_slave_agent" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_mm_interconnect_0.v Line: 1123
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_codec_avalon_audio_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_codec_avalon_audio_slave_agent_rsp_fifo" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_mm_interconnect_0.v Line: 1164
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_codec_avalon_audio_slave_agent_rdata_fifo" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_mm_interconnect_0.v Line: 1205
Info (12128): Elaborating entity "system_mm_interconnect_0_router" for hierarchy "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_mm_interconnect_0.v Line: 1721
Info (12128): Elaborating entity "system_mm_interconnect_0_router_default_decode" for hierarchy "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router|system_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_mm_interconnect_0_router.sv Line: 188
Info (12128): Elaborating entity "system_mm_interconnect_0_router_001" for hierarchy "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_mm_interconnect_0.v Line: 1737
Info (12128): Elaborating entity "system_mm_interconnect_0_router_001_default_decode" for hierarchy "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001|system_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "system_mm_interconnect_0_router_002" for hierarchy "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_002" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_mm_interconnect_0.v Line: 1753
Info (12128): Elaborating entity "system_mm_interconnect_0_router_002_default_decode" for hierarchy "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_002|system_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "system_mm_interconnect_0_router_005" for hierarchy "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_005:router_005" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_mm_interconnect_0.v Line: 1801
Info (12128): Elaborating entity "system_mm_interconnect_0_router_005_default_decode" for hierarchy "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_005:router_005|system_mm_interconnect_0_router_005_default_decode:the_default_decode" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_mm_interconnect_0_router_005.sv Line: 178
Info (12128): Elaborating entity "system_mm_interconnect_0_cmd_demux" for hierarchy "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_mm_interconnect_0.v Line: 1858
Info (12128): Elaborating entity "system_mm_interconnect_0_cmd_demux_001" for hierarchy "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_mm_interconnect_0.v Line: 1881
Info (12128): Elaborating entity "system_mm_interconnect_0_cmd_mux" for hierarchy "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_mm_interconnect_0.v Line: 1898
Info (12128): Elaborating entity "system_mm_interconnect_0_cmd_mux_003" for hierarchy "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_mm_interconnect_0.v Line: 1955
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_003.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "system_mm_interconnect_0_rsp_demux" for hierarchy "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_mm_interconnect_0.v Line: 1995
Info (12128): Elaborating entity "system_mm_interconnect_0_rsp_demux_001" for hierarchy "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_mm_interconnect_0.v Line: 2012
Info (12128): Elaborating entity "system_mm_interconnect_0_rsp_mux" for hierarchy "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_mm_interconnect_0.v Line: 2116
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv Line: 358
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "system_mm_interconnect_0_rsp_mux_001" for hierarchy "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_mm_interconnect_0.v Line: 2139
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_mm_interconnect_0.v Line: 2173
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "system_mm_interconnect_0_avalon_st_adapter" for hierarchy "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_mm_interconnect_0.v Line: 2236
Info (12128): Elaborating entity "system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "system:nios_system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "system_irq_mapper" for hierarchy "system:nios_system|system_irq_mapper:irq_mapper" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/system.v Line: 210
Info (12128): Elaborating entity "altera_irq_clock_crosser" for hierarchy "system:nios_system|altera_irq_clock_crosser:irq_synchronizer" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/system.v Line: 221
Info (12128): Elaborating entity "altera_std_synchronizer_bundle" for hierarchy "system:nios_system|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/altera_irq_clock_crosser.sv Line: 45
Info (12130): Elaborated megafunction instantiation "system:nios_system|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/altera_irq_clock_crosser.sv Line: 45
Info (12133): Instantiated megafunction "system:nios_system|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" with the following parameter: File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/altera_irq_clock_crosser.sv Line: 45
    Info (12134): Parameter "depth" = "3"
    Info (12134): Parameter "width" = "1"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "system:nios_system|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v Line: 41
Info (12131): Elaborated megafunction instantiation "system:nios_system|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u", which is child of megafunction instantiation "system:nios_system|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v Line: 41
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "system:nios_system|altera_reset_controller:rst_controller" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/system.v Line: 284
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "system:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "system:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "system:nios_system|altera_reset_controller:rst_controller_001" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/system.v Line: 347
Info (12128): Elaborating entity "pll_50_to_100m" for hierarchy "pll_50_to_100m:pll1" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/projet_1.vhd Line: 90
Info (12128): Elaborating entity "pll_50_to_100m_0002" for hierarchy "pll_50_to_100m:pll1|pll_50_to_100m_0002:pll_50_to_100m_inst" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/pll_50_to_100m/pll_50_to_100m.vhd Line: 32
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll_50_to_100m:pll1|pll_50_to_100m_0002:pll_50_to_100m_inst|altera_pll:altera_pll_i" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/pll_50_to_100m/pll_50_to_100m/pll_50_to_100m_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll_50_to_100m:pll1|pll_50_to_100m_0002:pll_50_to_100m_inst|altera_pll:altera_pll_i" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/pll_50_to_100m/pll_50_to_100m/pll_50_to_100m_0002.v Line: 85
Info (12133): Instantiated megafunction "pll_50_to_100m:pll1|pll_50_to_100m_0002:pll_50_to_100m_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/pll_50_to_100m/pll_50_to_100m/pll_50_to_100m_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2020.12.29.19:24:40 Progress: Loading sld0c5cb781/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0c5cb781/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/sld0c5cb781/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0c5cb781/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/sld0c5cb781/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0c5cb781/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/sld0c5cb781/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0c5cb781/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/sld0c5cb781/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld0c5cb781/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/sld0c5cb781/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/sld0c5cb781/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0c5cb781/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/sld0c5cb781/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "system:nios_system|system_audio_config:audio_config|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM|Ram0" is uninferred due to inappropriate RAM size File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/altera_up_av_config_auto_init_ob_adv7180.v Line: 142
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "hex0[0]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/projet_1.vhd Line: 9
    Warning (13410): Pin "hex0[1]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/projet_1.vhd Line: 9
    Warning (13410): Pin "hex0[2]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/projet_1.vhd Line: 9
    Warning (13410): Pin "hex0[3]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/projet_1.vhd Line: 9
    Warning (13410): Pin "hex0[4]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/projet_1.vhd Line: 9
    Warning (13410): Pin "hex0[5]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/projet_1.vhd Line: 9
    Warning (13410): Pin "hex0[6]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/projet_1.vhd Line: 9
    Warning (13410): Pin "hex1[0]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/projet_1.vhd Line: 10
    Warning (13410): Pin "hex1[1]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/projet_1.vhd Line: 10
    Warning (13410): Pin "hex1[2]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/projet_1.vhd Line: 10
    Warning (13410): Pin "hex1[3]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/projet_1.vhd Line: 10
    Warning (13410): Pin "hex1[4]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/projet_1.vhd Line: 10
    Warning (13410): Pin "hex1[5]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/projet_1.vhd Line: 10
    Warning (13410): Pin "hex1[6]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/projet_1.vhd Line: 10
    Warning (13410): Pin "hex2[0]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/projet_1.vhd Line: 11
    Warning (13410): Pin "hex2[1]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/projet_1.vhd Line: 11
    Warning (13410): Pin "hex2[2]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/projet_1.vhd Line: 11
    Warning (13410): Pin "hex2[3]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/projet_1.vhd Line: 11
    Warning (13410): Pin "hex2[4]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/projet_1.vhd Line: 11
    Warning (13410): Pin "hex2[5]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/projet_1.vhd Line: 11
    Warning (13410): Pin "hex2[6]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/projet_1.vhd Line: 11
    Warning (13410): Pin "hex3[0]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/projet_1.vhd Line: 12
    Warning (13410): Pin "hex3[1]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/projet_1.vhd Line: 12
    Warning (13410): Pin "hex3[2]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/projet_1.vhd Line: 12
    Warning (13410): Pin "hex3[3]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/projet_1.vhd Line: 12
    Warning (13410): Pin "hex3[4]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/projet_1.vhd Line: 12
    Warning (13410): Pin "hex3[5]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/projet_1.vhd Line: 12
    Warning (13410): Pin "hex3[6]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/projet_1.vhd Line: 12
    Warning (13410): Pin "hex4[0]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/projet_1.vhd Line: 13
    Warning (13410): Pin "hex4[1]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/projet_1.vhd Line: 13
    Warning (13410): Pin "hex4[2]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/projet_1.vhd Line: 13
    Warning (13410): Pin "hex4[3]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/projet_1.vhd Line: 13
    Warning (13410): Pin "hex4[4]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/projet_1.vhd Line: 13
    Warning (13410): Pin "hex4[5]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/projet_1.vhd Line: 13
    Warning (13410): Pin "hex4[6]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/projet_1.vhd Line: 13
    Warning (13410): Pin "hex5[0]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/projet_1.vhd Line: 14
    Warning (13410): Pin "hex5[1]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/projet_1.vhd Line: 14
    Warning (13410): Pin "hex5[2]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/projet_1.vhd Line: 14
    Warning (13410): Pin "hex5[3]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/projet_1.vhd Line: 14
    Warning (13410): Pin "hex5[4]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/projet_1.vhd Line: 14
    Warning (13410): Pin "hex5[5]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/projet_1.vhd Line: 14
    Warning (13410): Pin "hex5[6]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/projet_1.vhd Line: 14
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 61 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/output_files/projet_1.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 15 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance system:nios_system|system_audio_pll_0:audio_pll_0|system_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance pll_50_to_100m:pll1|pll_50_to_100m_0002:pll_50_to_100m_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "key[0]" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/projet_1.vhd Line: 15
    Warning (15610): No output dependent on input pin "key[1]" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/projet_1.vhd Line: 15
    Warning (15610): No output dependent on input pin "key[2]" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/projet_1.vhd Line: 15
    Warning (15610): No output dependent on input pin "key[3]" File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/projet_1.vhd Line: 15
Info (21057): Implemented 2933 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 46 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 2263 logic cells
    Info (21064): Implemented 608 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 63 warnings
    Info: Peak virtual memory: 5009 megabytes
    Info: Processing ended: Tue Dec 29 19:25:02 2020
    Info: Elapsed time: 00:01:55
    Info: Total CPU time (on all processors): 00:02:47


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/output_files/projet_1.map.smsg.


