<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from hdlconv
should_fail: 0
tags: hdlconv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p328.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p328.sv</a>
time_elapsed: 0.025s
</pre>
<pre class="log">

module ram_model (
	address,
	write,
	chip_select,
	data
);
	parameter data_width = 8;
	parameter ram_depth = 256;
	localparam addr_width = clogb2(ram_depth);
	input [(addr_width - 1):0] address;
	input write;
	input chip_select;
	inout [(data_width - 1):0] data;
	function integer clogb2;
		input reg [31:0] value;
		begin
			value = (value - 1);
			for (clogb2 = 0; (value &gt; 0); clogb2 = (clogb2 + 1))
				value = (value &gt;&gt; 1);
		end
	endfunction
	wire [(data_width - 1):0] data_store [0:(ram_depth - 1)];
endmodule

</pre>
</body>