// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

// DATE "04/10/2018 11:33:52"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Tester (
	clk,
	inst);
input 	clk;
output 	[31:0] inst;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \inst[0]~output_o ;
wire \inst[1]~output_o ;
wire \inst[2]~output_o ;
wire \inst[3]~output_o ;
wire \inst[4]~output_o ;
wire \inst[5]~output_o ;
wire \inst[6]~output_o ;
wire \inst[7]~output_o ;
wire \inst[8]~output_o ;
wire \inst[9]~output_o ;
wire \inst[10]~output_o ;
wire \inst[11]~output_o ;
wire \inst[12]~output_o ;
wire \inst[13]~output_o ;
wire \inst[14]~output_o ;
wire \inst[15]~output_o ;
wire \inst[16]~output_o ;
wire \inst[17]~output_o ;
wire \inst[18]~output_o ;
wire \inst[19]~output_o ;
wire \inst[20]~output_o ;
wire \inst[21]~output_o ;
wire \inst[22]~output_o ;
wire \inst[23]~output_o ;
wire \inst[24]~output_o ;
wire \inst[25]~output_o ;
wire \inst[26]~output_o ;
wire \inst[27]~output_o ;
wire \inst[28]~output_o ;
wire \inst[29]~output_o ;
wire \inst[30]~output_o ;
wire \inst[31]~output_o ;
wire \clk~input_o ;
wire \DIV1|Add0~21_sumout ;
wire \DIV1|Equal0~0_combout ;
wire \DIV1|Equal0~1_combout ;
wire \DIV1|Add0~22 ;
wire \DIV1|Add0~17_sumout ;
wire \DIV1|Add0~18 ;
wire \DIV1|Add0~13_sumout ;
wire \DIV1|Add0~14 ;
wire \DIV1|Add0~9_sumout ;
wire \DIV1|Add0~10 ;
wire \DIV1|Add0~33_sumout ;
wire \DIV1|Add0~34 ;
wire \DIV1|Add0~29_sumout ;
wire \DIV1|Add0~30 ;
wire \DIV1|Add0~25_sumout ;
wire \DIV1|Add0~26 ;
wire \DIV1|Add0~5_sumout ;
wire \DIV1|Add0~6 ;
wire \DIV1|Add0~1_sumout ;
wire \cpu|pcplus4|Add0~13_sumout ;
wire \cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a155~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a187~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a219~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a251~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a91~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a123~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a156~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a188~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a220~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a252~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a92~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a124~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a157~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a189~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a221~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a253~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a93~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a125~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a158~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a190~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a222~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a254~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a94~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a126~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a159~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a191~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a223~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a255~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a95~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a127~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout ;
wire \cpu|unidadControl|MuxDireccionPC[0]~0_combout ;
wire \cpu|pcplus4|Add0~14 ;
wire \cpu|pcplus4|Add0~17_sumout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a129~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a161~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a193~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a225~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a97~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout ;
wire \cpu|pcplus4|Add0~18 ;
wire \cpu|pcplus4|Add0~21_sumout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a130~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a162~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a194~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a226~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a98~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout ;
wire \cpu|pcplus4|Add0~22 ;
wire \cpu|pcplus4|Add0~25_sumout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a131~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a163~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a195~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a227~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a99~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout ;
wire \cpu|pcplus4|Add0~26 ;
wire \cpu|pcplus4|Add0~29_sumout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a132~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a164~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a196~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a228~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a100~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout ;
wire \cpu|pcplus4|Add0~30 ;
wire \cpu|pcplus4|Add0~33_sumout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a133~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a165~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a197~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a229~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a69~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a101~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout ;
wire \cpu|pcplus4|Add0~34 ;
wire \cpu|pcplus4|Add0~37_sumout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a134~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a166~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a198~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a230~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a70~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a102~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout ;
wire \cpu|pcplus4|Add0~38 ;
wire \cpu|pcplus4|Add0~41_sumout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a135~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a167~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a199~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a231~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a71~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a103~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout ;
wire \cpu|pcplus4|Add0~42 ;
wire \cpu|pcplus4|Add0~45_sumout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a136~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a168~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a200~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a232~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a104~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout ;
wire \cpu|pcplus4|Add0~46 ;
wire \cpu|pcplus4|Add0~49_sumout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a137~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a169~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a201~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a233~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a105~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout ;
wire \cpu|pcplus4|Add0~50 ;
wire \cpu|pcplus4|Add0~53_sumout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a138~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a170~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a202~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a234~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a106~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout ;
wire \cpu|pcplus4|Add0~54 ;
wire \cpu|pcplus4|Add0~57_sumout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a139~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a171~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a203~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a235~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a75~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a107~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout ;
wire \cpu|pcplus4|Add0~58 ;
wire \cpu|pcplus4|Add0~61_sumout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a140~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a172~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a204~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a236~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a108~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout ;
wire \cpu|pcplus4|Add0~62 ;
wire \cpu|pcplus4|Add0~9_sumout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a141~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a173~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a205~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a237~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a77~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a109~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout ;
wire \cpu|pcplus4|Add0~10 ;
wire \cpu|pcplus4|Add0~5_sumout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a142~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a174~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a206~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a238~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a110~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout ;
wire \cpu|pcplus4|Add0~6 ;
wire \cpu|pcplus4|Add0~1_sumout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a143~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a175~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a207~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a239~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a79~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a111~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a128~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a160~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a192~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a224~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a96~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a144~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a176~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a208~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a240~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a80~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a112~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a145~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a177~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a209~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a241~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a81~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a113~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a146~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a178~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a210~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a242~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a82~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a114~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a147~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a179~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a211~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a243~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a83~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a115~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a148~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a180~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a212~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a244~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a84~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a116~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a149~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a181~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a213~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a245~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a85~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a117~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a150~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a182~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a214~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a246~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a86~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a118~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a151~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a183~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a215~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a247~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a87~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a119~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a152~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a184~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a216~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a248~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a88~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a120~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a153~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a185~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a217~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a249~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~0_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a89~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a121~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~1_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~2_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a154~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a186~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a218~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a250~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a90~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a122~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1_combout ;
wire \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ;
wire [15:0] \cpu|pipeIFD|DireccionOUT ;
wire [3:0] \cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w ;
wire [2:0] \cpu|memInst|altsyncram_component|auto_generated|address_reg_a ;
wire [2:0] \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a ;
wire [31:0] \cpu|pc|PCout ;
wire [4:0] \cpu|pipeIFD|OpCodeOUT ;
wire [8:0] \DIV1|divcounter ;

wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \cpu|memInst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a128~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a160~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a192~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a224~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a96~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a129~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a161~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a193~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a225~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a97~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a130~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a162~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a194~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a226~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a98~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a131~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a163~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a195~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a227~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a99~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a132~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a164~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a196~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a228~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a100~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a133~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a165~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a197~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a229~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a69~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a101~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a134~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a166~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a198~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a230~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a70~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a102~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a135~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a167~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a199~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a231~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a71~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a103~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a136~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a168~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a200~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a232~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a104~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a137~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a169~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a201~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a233~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a105~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a138~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a170~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a202~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a234~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a106~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a139~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a171~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a203~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a235~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a75~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a107~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a140~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a172~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a204~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a236~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a108~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a141~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a173~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a205~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a237~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a77~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a109~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a142~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a174~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a206~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a238~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a110~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a143~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a175~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a207~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a239~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a79~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a111~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a144~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a176~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a208~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a240~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a80~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a112~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a145~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a177~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a209~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a241~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a81~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a113~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a146~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a178~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a210~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a242~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a82~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a114~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a147~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a179~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a211~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a243~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a83~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a115~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a148~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a180~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a212~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a244~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a84~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a116~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a149~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a181~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a213~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a245~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a85~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a117~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a150~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a182~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a214~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a246~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a86~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a118~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a151~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a183~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a215~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a247~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a87~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a119~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a152~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a184~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a216~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a248~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a88~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a120~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a153~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a185~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a217~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a249~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a89~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a121~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a154~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a186~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a218~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a250~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a90~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a122~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a155~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a187~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a219~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a251~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a91~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a123~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a156~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a188~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a220~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a252~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a92~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a124~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a157~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a189~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a221~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a253~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a93~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a125~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a158~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a190~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a222~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a254~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a94~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a126~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a159~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a191~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a223~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a255~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a95~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a127~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \cpu|memInst|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \cpu|memInst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

cyclonev_io_obuf \inst[0]~output (
	.i(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[0]~output .bus_hold = "false";
defparam \inst[0]~output .open_drain_output = "false";
defparam \inst[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \inst[1]~output (
	.i(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[1]~output .bus_hold = "false";
defparam \inst[1]~output .open_drain_output = "false";
defparam \inst[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \inst[2]~output (
	.i(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[2]~output .bus_hold = "false";
defparam \inst[2]~output .open_drain_output = "false";
defparam \inst[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \inst[3]~output (
	.i(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[3]~output .bus_hold = "false";
defparam \inst[3]~output .open_drain_output = "false";
defparam \inst[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \inst[4]~output (
	.i(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[4]~output .bus_hold = "false";
defparam \inst[4]~output .open_drain_output = "false";
defparam \inst[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \inst[5]~output (
	.i(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[5]~output .bus_hold = "false";
defparam \inst[5]~output .open_drain_output = "false";
defparam \inst[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \inst[6]~output (
	.i(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[6]~output .bus_hold = "false";
defparam \inst[6]~output .open_drain_output = "false";
defparam \inst[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \inst[7]~output (
	.i(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[7]~output .bus_hold = "false";
defparam \inst[7]~output .open_drain_output = "false";
defparam \inst[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \inst[8]~output (
	.i(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[8]~output .bus_hold = "false";
defparam \inst[8]~output .open_drain_output = "false";
defparam \inst[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \inst[9]~output (
	.i(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[9]~output .bus_hold = "false";
defparam \inst[9]~output .open_drain_output = "false";
defparam \inst[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \inst[10]~output (
	.i(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[10]~output .bus_hold = "false";
defparam \inst[10]~output .open_drain_output = "false";
defparam \inst[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \inst[11]~output (
	.i(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[11]~output .bus_hold = "false";
defparam \inst[11]~output .open_drain_output = "false";
defparam \inst[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \inst[12]~output (
	.i(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[12]~output .bus_hold = "false";
defparam \inst[12]~output .open_drain_output = "false";
defparam \inst[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \inst[13]~output (
	.i(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[13]~output .bus_hold = "false";
defparam \inst[13]~output .open_drain_output = "false";
defparam \inst[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \inst[14]~output (
	.i(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[14]~output .bus_hold = "false";
defparam \inst[14]~output .open_drain_output = "false";
defparam \inst[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \inst[15]~output (
	.i(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[15]~output .bus_hold = "false";
defparam \inst[15]~output .open_drain_output = "false";
defparam \inst[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \inst[16]~output (
	.i(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[16]~output .bus_hold = "false";
defparam \inst[16]~output .open_drain_output = "false";
defparam \inst[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \inst[17]~output (
	.i(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[17]~output .bus_hold = "false";
defparam \inst[17]~output .open_drain_output = "false";
defparam \inst[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \inst[18]~output (
	.i(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[18]~output .bus_hold = "false";
defparam \inst[18]~output .open_drain_output = "false";
defparam \inst[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \inst[19]~output (
	.i(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[19]~output .bus_hold = "false";
defparam \inst[19]~output .open_drain_output = "false";
defparam \inst[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \inst[20]~output (
	.i(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[20]~output .bus_hold = "false";
defparam \inst[20]~output .open_drain_output = "false";
defparam \inst[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \inst[21]~output (
	.i(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[21]~output .bus_hold = "false";
defparam \inst[21]~output .open_drain_output = "false";
defparam \inst[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \inst[22]~output (
	.i(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[22]~output .bus_hold = "false";
defparam \inst[22]~output .open_drain_output = "false";
defparam \inst[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \inst[23]~output (
	.i(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[23]~output .bus_hold = "false";
defparam \inst[23]~output .open_drain_output = "false";
defparam \inst[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \inst[24]~output (
	.i(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[24]~output .bus_hold = "false";
defparam \inst[24]~output .open_drain_output = "false";
defparam \inst[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \inst[25]~output (
	.i(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[25]~output .bus_hold = "false";
defparam \inst[25]~output .open_drain_output = "false";
defparam \inst[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \inst[26]~output (
	.i(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[26]~output .bus_hold = "false";
defparam \inst[26]~output .open_drain_output = "false";
defparam \inst[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \inst[27]~output (
	.i(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[27]~output .bus_hold = "false";
defparam \inst[27]~output .open_drain_output = "false";
defparam \inst[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \inst[28]~output (
	.i(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[28]~output .bus_hold = "false";
defparam \inst[28]~output .open_drain_output = "false";
defparam \inst[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \inst[29]~output (
	.i(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[29]~output .bus_hold = "false";
defparam \inst[29]~output .open_drain_output = "false";
defparam \inst[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \inst[30]~output (
	.i(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[30]~output .bus_hold = "false";
defparam \inst[30]~output .open_drain_output = "false";
defparam \inst[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \inst[31]~output (
	.i(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[31]~output .bus_hold = "false";
defparam \inst[31]~output .open_drain_output = "false";
defparam \inst[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \DIV1|Add0~21 (
// Equation(s):
// \DIV1|Add0~21_sumout  = SUM(( \DIV1|divcounter [0] ) + ( VCC ) + ( !VCC ))
// \DIV1|Add0~22  = CARRY(( \DIV1|divcounter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DIV1|divcounter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\DIV1|Add0~21_sumout ),
	.cout(\DIV1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \DIV1|Add0~21 .extended_lut = "off";
defparam \DIV1|Add0~21 .lut_mask = 64'h00000000000000FF;
defparam \DIV1|Add0~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \DIV1|Equal0~0 (
// Equation(s):
// \DIV1|Equal0~0_combout  = ( \DIV1|divcounter [4] & ( (\DIV1|divcounter [8] & (\DIV1|divcounter [7] & (\DIV1|divcounter [6] & \DIV1|divcounter [5]))) ) )

	.dataa(!\DIV1|divcounter [8]),
	.datab(!\DIV1|divcounter [7]),
	.datac(!\DIV1|divcounter [6]),
	.datad(!\DIV1|divcounter [5]),
	.datae(!\DIV1|divcounter [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DIV1|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DIV1|Equal0~0 .extended_lut = "off";
defparam \DIV1|Equal0~0 .lut_mask = 64'h0000000100000001;
defparam \DIV1|Equal0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \DIV1|Equal0~1 (
// Equation(s):
// \DIV1|Equal0~1_combout  = ( \DIV1|Equal0~0_combout  & ( (!\DIV1|divcounter [3] & (!\DIV1|divcounter [2] & (\DIV1|divcounter [1] & \DIV1|divcounter [0]))) ) )

	.dataa(!\DIV1|divcounter [3]),
	.datab(!\DIV1|divcounter [2]),
	.datac(!\DIV1|divcounter [1]),
	.datad(!\DIV1|divcounter [0]),
	.datae(!\DIV1|Equal0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DIV1|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DIV1|Equal0~1 .extended_lut = "off";
defparam \DIV1|Equal0~1 .lut_mask = 64'h0000000800000008;
defparam \DIV1|Equal0~1 .shared_arith = "off";
// synopsys translate_on

dffeas \DIV1|divcounter[0] (
	.clk(\clk~input_o ),
	.d(\DIV1|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DIV1|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DIV1|divcounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DIV1|divcounter[0] .is_wysiwyg = "true";
defparam \DIV1|divcounter[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \DIV1|Add0~17 (
// Equation(s):
// \DIV1|Add0~17_sumout  = SUM(( \DIV1|divcounter [1] ) + ( GND ) + ( \DIV1|Add0~22  ))
// \DIV1|Add0~18  = CARRY(( \DIV1|divcounter [1] ) + ( GND ) + ( \DIV1|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DIV1|divcounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DIV1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DIV1|Add0~17_sumout ),
	.cout(\DIV1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \DIV1|Add0~17 .extended_lut = "off";
defparam \DIV1|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \DIV1|Add0~17 .shared_arith = "off";
// synopsys translate_on

dffeas \DIV1|divcounter[1] (
	.clk(\clk~input_o ),
	.d(\DIV1|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DIV1|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DIV1|divcounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DIV1|divcounter[1] .is_wysiwyg = "true";
defparam \DIV1|divcounter[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \DIV1|Add0~13 (
// Equation(s):
// \DIV1|Add0~13_sumout  = SUM(( \DIV1|divcounter [2] ) + ( GND ) + ( \DIV1|Add0~18  ))
// \DIV1|Add0~14  = CARRY(( \DIV1|divcounter [2] ) + ( GND ) + ( \DIV1|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DIV1|divcounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DIV1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DIV1|Add0~13_sumout ),
	.cout(\DIV1|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \DIV1|Add0~13 .extended_lut = "off";
defparam \DIV1|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \DIV1|Add0~13 .shared_arith = "off";
// synopsys translate_on

dffeas \DIV1|divcounter[2] (
	.clk(\clk~input_o ),
	.d(\DIV1|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DIV1|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DIV1|divcounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DIV1|divcounter[2] .is_wysiwyg = "true";
defparam \DIV1|divcounter[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \DIV1|Add0~9 (
// Equation(s):
// \DIV1|Add0~9_sumout  = SUM(( \DIV1|divcounter [3] ) + ( GND ) + ( \DIV1|Add0~14  ))
// \DIV1|Add0~10  = CARRY(( \DIV1|divcounter [3] ) + ( GND ) + ( \DIV1|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DIV1|divcounter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DIV1|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DIV1|Add0~9_sumout ),
	.cout(\DIV1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \DIV1|Add0~9 .extended_lut = "off";
defparam \DIV1|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \DIV1|Add0~9 .shared_arith = "off";
// synopsys translate_on

dffeas \DIV1|divcounter[3] (
	.clk(\clk~input_o ),
	.d(\DIV1|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DIV1|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DIV1|divcounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DIV1|divcounter[3] .is_wysiwyg = "true";
defparam \DIV1|divcounter[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \DIV1|Add0~33 (
// Equation(s):
// \DIV1|Add0~33_sumout  = SUM(( \DIV1|divcounter [4] ) + ( GND ) + ( \DIV1|Add0~10  ))
// \DIV1|Add0~34  = CARRY(( \DIV1|divcounter [4] ) + ( GND ) + ( \DIV1|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DIV1|divcounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DIV1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DIV1|Add0~33_sumout ),
	.cout(\DIV1|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \DIV1|Add0~33 .extended_lut = "off";
defparam \DIV1|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \DIV1|Add0~33 .shared_arith = "off";
// synopsys translate_on

dffeas \DIV1|divcounter[4] (
	.clk(\clk~input_o ),
	.d(\DIV1|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DIV1|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DIV1|divcounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DIV1|divcounter[4] .is_wysiwyg = "true";
defparam \DIV1|divcounter[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \DIV1|Add0~29 (
// Equation(s):
// \DIV1|Add0~29_sumout  = SUM(( \DIV1|divcounter [5] ) + ( GND ) + ( \DIV1|Add0~34  ))
// \DIV1|Add0~30  = CARRY(( \DIV1|divcounter [5] ) + ( GND ) + ( \DIV1|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DIV1|divcounter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DIV1|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DIV1|Add0~29_sumout ),
	.cout(\DIV1|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \DIV1|Add0~29 .extended_lut = "off";
defparam \DIV1|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \DIV1|Add0~29 .shared_arith = "off";
// synopsys translate_on

dffeas \DIV1|divcounter[5] (
	.clk(\clk~input_o ),
	.d(\DIV1|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DIV1|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DIV1|divcounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DIV1|divcounter[5] .is_wysiwyg = "true";
defparam \DIV1|divcounter[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \DIV1|Add0~25 (
// Equation(s):
// \DIV1|Add0~25_sumout  = SUM(( \DIV1|divcounter [6] ) + ( GND ) + ( \DIV1|Add0~30  ))
// \DIV1|Add0~26  = CARRY(( \DIV1|divcounter [6] ) + ( GND ) + ( \DIV1|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DIV1|divcounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DIV1|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DIV1|Add0~25_sumout ),
	.cout(\DIV1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \DIV1|Add0~25 .extended_lut = "off";
defparam \DIV1|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \DIV1|Add0~25 .shared_arith = "off";
// synopsys translate_on

dffeas \DIV1|divcounter[6] (
	.clk(\clk~input_o ),
	.d(\DIV1|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DIV1|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DIV1|divcounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DIV1|divcounter[6] .is_wysiwyg = "true";
defparam \DIV1|divcounter[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \DIV1|Add0~5 (
// Equation(s):
// \DIV1|Add0~5_sumout  = SUM(( \DIV1|divcounter [7] ) + ( GND ) + ( \DIV1|Add0~26  ))
// \DIV1|Add0~6  = CARRY(( \DIV1|divcounter [7] ) + ( GND ) + ( \DIV1|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DIV1|divcounter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DIV1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DIV1|Add0~5_sumout ),
	.cout(\DIV1|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \DIV1|Add0~5 .extended_lut = "off";
defparam \DIV1|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \DIV1|Add0~5 .shared_arith = "off";
// synopsys translate_on

dffeas \DIV1|divcounter[7] (
	.clk(\clk~input_o ),
	.d(\DIV1|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DIV1|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DIV1|divcounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DIV1|divcounter[7] .is_wysiwyg = "true";
defparam \DIV1|divcounter[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \DIV1|Add0~1 (
// Equation(s):
// \DIV1|Add0~1_sumout  = SUM(( \DIV1|divcounter [8] ) + ( GND ) + ( \DIV1|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DIV1|divcounter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DIV1|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DIV1|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DIV1|Add0~1 .extended_lut = "off";
defparam \DIV1|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \DIV1|Add0~1 .shared_arith = "off";
// synopsys translate_on

dffeas \DIV1|divcounter[8] (
	.clk(\clk~input_o ),
	.d(\DIV1|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DIV1|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DIV1|divcounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DIV1|divcounter[8] .is_wysiwyg = "true";
defparam \DIV1|divcounter[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \cpu|pcplus4|Add0~13 (
// Equation(s):
// \cpu|pcplus4|Add0~13_sumout  = SUM(( \cpu|pc|PCout [0] ) + ( VCC ) + ( !VCC ))
// \cpu|pcplus4|Add0~14  = CARRY(( \cpu|pc|PCout [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|pc|PCout [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|pcplus4|Add0~13_sumout ),
	.cout(\cpu|pcplus4|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \cpu|pcplus4|Add0~13 .extended_lut = "off";
defparam \cpu|pcplus4|Add0~13 .lut_mask = 64'h00000000000000FF;
defparam \cpu|pcplus4|Add0~13 .shared_arith = "off";
// synopsys translate_on

dffeas \cpu|pipeIFD|DireccionOUT[0] (
	.clk(\DIV1|divcounter [8]),
	.d(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pipeIFD|DireccionOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pipeIFD|DireccionOUT[0] .is_wysiwyg = "true";
defparam \cpu|pipeIFD|DireccionOUT[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout  = (\cpu|pc|PCout [15] & (!\cpu|pc|PCout [14] & !\cpu|pc|PCout [13]))

	.dataa(!\cpu|pc|PCout [15]),
	.datab(!\cpu|pc|PCout [14]),
	.datac(!\cpu|pc|PCout [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0 .lut_mask = 64'h4040404040404040;
defparam \cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a155 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a155 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a155 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a155 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a155 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a155 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a155 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_address = 32768;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_bit_number = 27;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a155 .port_a_last_address = 40959;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a155 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a155 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a155 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a155 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a155 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a155 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a155 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a155 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a155 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout  = (\cpu|pc|PCout [15] & (!\cpu|pc|PCout [14] & \cpu|pc|PCout [13]))

	.dataa(!\cpu|pc|PCout [15]),
	.datab(!\cpu|pc|PCout [14]),
	.datac(!\cpu|pc|PCout [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0 .lut_mask = 64'h0404040404040404;
defparam \cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a187 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a187 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a187 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a187 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a187 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a187 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a187 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a187 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a187 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a187 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a187 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a187 .port_a_first_address = 40960;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a187 .port_a_first_bit_number = 27;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a187 .port_a_last_address = 49151;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a187 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a187 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a187 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a187 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a187 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a187 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a187 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a187 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a187 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a187 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a187 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout  = (\cpu|pc|PCout [15] & (\cpu|pc|PCout [14] & !\cpu|pc|PCout [13]))

	.dataa(!\cpu|pc|PCout [15]),
	.datab(!\cpu|pc|PCout [14]),
	.datac(!\cpu|pc|PCout [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0 .lut_mask = 64'h1010101010101010;
defparam \cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a219 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a219 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a219 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a219 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a219 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a219 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a219 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a219 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a219 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a219 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a219 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a219 .port_a_first_address = 49152;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a219 .port_a_first_bit_number = 27;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a219 .port_a_last_address = 57343;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a219 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a219 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a219 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a219 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a219 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a219 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a219 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a219 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a219 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a219 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a219 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout  = (\cpu|pc|PCout [15] & (\cpu|pc|PCout [14] & \cpu|pc|PCout [13]))

	.dataa(!\cpu|pc|PCout [15]),
	.datab(!\cpu|pc|PCout [14]),
	.datac(!\cpu|pc|PCout [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0 .lut_mask = 64'h0101010101010101;
defparam \cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a251 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a251 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a251 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a251 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a251 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a251 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a251 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a251 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a251 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a251 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a251 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a251 .port_a_first_address = 57344;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a251 .port_a_first_bit_number = 27;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a251 .port_a_last_address = 65535;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a251 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a251 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a251 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a251 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a251 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a251 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a251 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a251 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a251 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a251 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a251 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

dffeas \cpu|memInst|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\DIV1|divcounter [8]),
	.d(\cpu|pc|PCout [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|memInst|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \cpu|memInst|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

dffeas \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\DIV1|divcounter [8]),
	.d(\cpu|memInst|altsyncram_component|auto_generated|address_reg_a [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

dffeas \cpu|memInst|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\DIV1|divcounter [8]),
	.d(\cpu|pc|PCout [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|memInst|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \cpu|memInst|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

dffeas \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a[1] (
	.clk(\DIV1|divcounter [8]),
	.d(\cpu|memInst|altsyncram_component|auto_generated|address_reg_a [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a[1] .is_wysiwyg = "true";
defparam \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout  = ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a251~portadataout  ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a219~portadataout  ) ) ) # ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a187~portadataout  ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a155~portadataout  ) ) )

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a155~portadataout ),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a187~portadataout ),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a219~portadataout ),
	.datad(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a251~portadataout ),
	.datae(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout  = (!\cpu|pc|PCout [15] & (\cpu|pc|PCout [14] & !\cpu|pc|PCout [13]))

	.dataa(!\cpu|pc|PCout [15]),
	.datab(!\cpu|pc|PCout [14]),
	.datac(!\cpu|pc|PCout [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0 .lut_mask = 64'h2020202020202020;
defparam \cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a91 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 16384;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 27;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 24575;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a91 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a91 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a91 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a91 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a91 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout  = (!\cpu|pc|PCout [15] & (\cpu|pc|PCout [14] & \cpu|pc|PCout [13]))

	.dataa(!\cpu|pc|PCout [15]),
	.datab(!\cpu|pc|PCout [14]),
	.datac(!\cpu|pc|PCout [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0 .lut_mask = 64'h0202020202020202;
defparam \cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a123 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a123 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a123 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a123 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a123 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_address = 24576;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_bit_number = 27;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a123 .port_a_last_address = 32767;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a123 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a123 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a123 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a123 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a123 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a123 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w[3] (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3] = (!\cpu|pc|PCout [15] & (!\cpu|pc|PCout [14] & !\cpu|pc|PCout [13]))

	.dataa(!\cpu|pc|PCout [15]),
	.datab(!\cpu|pc|PCout [14]),
	.datac(!\cpu|pc|PCout [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w[3] .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w[3] .lut_mask = 64'h8080808080808080;
defparam \cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w[3] .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a27 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout  = (!\cpu|pc|PCout [15] & (!\cpu|pc|PCout [14] & \cpu|pc|PCout [13]))

	.dataa(!\cpu|pc|PCout [15]),
	.datab(!\cpu|pc|PCout [14]),
	.datac(!\cpu|pc|PCout [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0 .lut_mask = 64'h0808080808080808;
defparam \cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a59 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 8192;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 27;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 16383;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a59 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout  = ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( 
// (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a91~portadataout )) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a123~portadataout )))) ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a91~portadataout ))) # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a123~portadataout )))) ) ) ) # ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a59~portadataout  & 
// ( (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a91~portadataout )))) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a123~portadataout )))) ) ) ) # ( 
// !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a91~portadataout )) # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a123~portadataout ))))) ) ) )

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a91~portadataout ),
	.datad(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a123~portadataout ),
	.datae(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.dataf(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  = (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout ))) 
// # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout ))

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout ),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

dffeas \cpu|pipeIFD|OpCodeOUT[0] (
	.clk(\DIV1|divcounter [8]),
	.d(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pipeIFD|OpCodeOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pipeIFD|OpCodeOUT[0] .is_wysiwyg = "true";
defparam \cpu|pipeIFD|OpCodeOUT[0] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a156 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a156 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a156 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a156 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a156 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a156 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a156 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_address = 32768;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_bit_number = 28;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a156 .port_a_last_address = 40959;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a156 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a156 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a156 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a156 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a156 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a156 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a156 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a156 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a156 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a188 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a188 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a188 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a188 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a188 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a188 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a188 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a188 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a188 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a188 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a188 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a188 .port_a_first_address = 40960;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a188 .port_a_first_bit_number = 28;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a188 .port_a_last_address = 49151;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a188 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a188 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a188 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a188 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a188 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a188 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a188 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a188 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a188 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a188 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a188 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a220 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a220 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a220 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a220 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a220 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a220 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a220 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a220 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a220 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a220 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a220 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a220 .port_a_first_address = 49152;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a220 .port_a_first_bit_number = 28;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a220 .port_a_last_address = 57343;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a220 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a220 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a220 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a220 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a220 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a220 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a220 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a220 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a220 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a220 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a220 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a252 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a252 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a252 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a252 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a252 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a252 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a252 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a252 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a252 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a252 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a252 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a252 .port_a_first_address = 57344;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a252 .port_a_first_bit_number = 28;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a252 .port_a_last_address = 65535;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a252 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a252 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a252 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a252 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a252 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a252 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a252 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a252 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a252 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a252 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a252 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout  = ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a252~portadataout  ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a220~portadataout  ) ) ) # ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a188~portadataout  ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a156~portadataout  ) ) )

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a156~portadataout ),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a188~portadataout ),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a220~portadataout ),
	.datad(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a252~portadataout ),
	.datae(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a92 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 16384;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 28;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 24575;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a92 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a92 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a92 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a92 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a92 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a124 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a124 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a124 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a124 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a124 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_address = 24576;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_bit_number = 28;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a124 .port_a_last_address = 32767;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a124 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a124 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a124 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a124 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a124 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a124 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a28 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a60 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 8192;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 28;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 16383;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a60 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1_combout  = ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ( 
// (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a92~portadataout )) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a124~portadataout )))) ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ( (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a92~portadataout ))) # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a124~portadataout )))) ) ) ) # ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a60~portadataout  & 
// ( (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a92~portadataout )))) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a124~portadataout )))) ) ) ) # ( 
// !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ( (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a92~portadataout )) # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a124~portadataout ))))) ) ) )

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a92~portadataout ),
	.datad(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a124~portadataout ),
	.datae(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.dataf(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout  = (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1_combout ))) 
// # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout ))

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout ),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

dffeas \cpu|pipeIFD|OpCodeOUT[1] (
	.clk(\DIV1|divcounter [8]),
	.d(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pipeIFD|OpCodeOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pipeIFD|OpCodeOUT[1] .is_wysiwyg = "true";
defparam \cpu|pipeIFD|OpCodeOUT[1] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a157 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a157 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a157 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a157 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a157 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a157 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a157 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_address = 32768;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_bit_number = 29;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a157 .port_a_last_address = 40959;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a157 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a157 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a157 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a157 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a157 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a157 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a157 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a157 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a157 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a189 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a189 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a189 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a189 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a189 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a189 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a189 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a189 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a189 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a189 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a189 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a189 .port_a_first_address = 40960;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a189 .port_a_first_bit_number = 29;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a189 .port_a_last_address = 49151;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a189 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a189 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a189 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a189 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a189 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a189 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a189 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a189 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a189 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a189 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a189 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a221 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a221 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a221 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a221 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a221 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a221 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a221 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a221 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a221 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a221 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a221 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a221 .port_a_first_address = 49152;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a221 .port_a_first_bit_number = 29;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a221 .port_a_last_address = 57343;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a221 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a221 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a221 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a221 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a221 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a221 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a221 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a221 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a221 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a221 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a221 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a253 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a253 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a253 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a253 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a253 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a253 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a253 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a253 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a253 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a253 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a253 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a253 .port_a_first_address = 57344;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a253 .port_a_first_bit_number = 29;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a253 .port_a_last_address = 65535;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a253 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a253 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a253 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a253 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a253 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a253 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a253 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a253 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a253 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a253 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a253 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout  = ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a253~portadataout  ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a221~portadataout  ) ) ) # ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a189~portadataout  ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a157~portadataout  ) ) )

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a157~portadataout ),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a189~portadataout ),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a221~portadataout ),
	.datad(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a253~portadataout ),
	.datae(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a93 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 16384;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 29;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 24575;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a93 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a93 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a93 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a93 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a93 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a125 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a125 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a125 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a125 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a125 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_address = 24576;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_bit_number = 29;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a125 .port_a_last_address = 32767;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a125 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a125 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a125 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a125 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a125 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a125 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a29 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a61 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 8192;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 29;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 16383;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a61 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1_combout  = ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( 
// (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a93~portadataout )) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a125~portadataout )))) ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a93~portadataout ))) # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a125~portadataout )))) ) ) ) # ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a61~portadataout  & 
// ( (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a93~portadataout )))) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a125~portadataout )))) ) ) ) # ( 
// !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a93~portadataout )) # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a125~portadataout ))))) ) ) )

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a93~portadataout ),
	.datad(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a125~portadataout ),
	.datae(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.dataf(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout  = (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1_combout ))) 
// # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout ))

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout ),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

dffeas \cpu|pipeIFD|OpCodeOUT[2] (
	.clk(\DIV1|divcounter [8]),
	.d(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pipeIFD|OpCodeOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pipeIFD|OpCodeOUT[2] .is_wysiwyg = "true";
defparam \cpu|pipeIFD|OpCodeOUT[2] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a158 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a158 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a158 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a158 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a158 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a158 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a158 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_address = 32768;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_bit_number = 30;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a158 .port_a_last_address = 40959;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a158 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a158 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a158 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a158 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a158 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a158 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a158 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a158 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a158 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a190 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a190 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a190 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a190 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a190 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a190 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a190 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a190 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a190 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a190 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a190 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a190 .port_a_first_address = 40960;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a190 .port_a_first_bit_number = 30;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a190 .port_a_last_address = 49151;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a190 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a190 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a190 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a190 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a190 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a190 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a190 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a190 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a190 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a190 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a190 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a222 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a222 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a222 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a222 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a222 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a222 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a222 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a222 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a222 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a222 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a222 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a222 .port_a_first_address = 49152;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a222 .port_a_first_bit_number = 30;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a222 .port_a_last_address = 57343;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a222 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a222 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a222 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a222 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a222 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a222 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a222 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a222 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a222 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a222 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a222 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a254 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a254 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a254 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a254 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a254 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a254 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a254 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a254 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a254 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a254 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a254 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a254 .port_a_first_address = 57344;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a254 .port_a_first_bit_number = 30;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a254 .port_a_last_address = 65535;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a254 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a254 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a254 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a254 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a254 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a254 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a254 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a254 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a254 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a254 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a254 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout  = ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a254~portadataout  ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a222~portadataout  ) ) ) # ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a190~portadataout  ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a158~portadataout  ) ) )

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a158~portadataout ),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a190~portadataout ),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a222~portadataout ),
	.datad(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a254~portadataout ),
	.datae(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a94 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 16384;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 30;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 24575;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a94 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a94 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a94 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a94 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a94 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a126 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a126 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a126 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a126 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a126 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_address = 24576;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_bit_number = 30;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a126 .port_a_last_address = 32767;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a126 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a126 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a126 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a126 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a126 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a126 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a30 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000017";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a62 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 8192;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 30;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 16383;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a62 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1_combout  = ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( 
// (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a94~portadataout )) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a126~portadataout )))) ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a94~portadataout ))) # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a126~portadataout )))) ) ) ) # ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a62~portadataout  & 
// ( (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a94~portadataout )))) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a126~portadataout )))) ) ) ) # ( 
// !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a94~portadataout )) # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a126~portadataout ))))) ) ) )

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a94~portadataout ),
	.datad(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a126~portadataout ),
	.datae(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.dataf(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout  = (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1_combout ))) 
// # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout ))

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout ),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

dffeas \cpu|pipeIFD|OpCodeOUT[3] (
	.clk(\DIV1|divcounter [8]),
	.d(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pipeIFD|OpCodeOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pipeIFD|OpCodeOUT[3] .is_wysiwyg = "true";
defparam \cpu|pipeIFD|OpCodeOUT[3] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a159 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a159 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a159 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a159 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a159 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a159 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a159 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_address = 32768;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_bit_number = 31;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a159 .port_a_last_address = 40959;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a159 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a159 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a159 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a159 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a159 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a159 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a159 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a159 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a159 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a191 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a191 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a191 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a191 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a191 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a191 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a191 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a191 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a191 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a191 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a191 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a191 .port_a_first_address = 40960;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a191 .port_a_first_bit_number = 31;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a191 .port_a_last_address = 49151;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a191 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a191 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a191 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a191 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a191 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a191 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a191 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a191 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a191 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a191 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a191 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a223 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a223 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a223 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a223 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a223 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a223 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a223 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a223 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a223 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a223 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a223 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a223 .port_a_first_address = 49152;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a223 .port_a_first_bit_number = 31;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a223 .port_a_last_address = 57343;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a223 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a223 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a223 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a223 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a223 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a223 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a223 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a223 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a223 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a223 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a223 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a255 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a255 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a255 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a255 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a255 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a255 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a255 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a255 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a255 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a255 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a255 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a255 .port_a_first_address = 57344;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a255 .port_a_first_bit_number = 31;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a255 .port_a_last_address = 65535;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a255 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a255 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a255 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a255 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a255 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a255 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a255 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a255 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a255 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a255 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a255 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout  = ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a255~portadataout  ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a223~portadataout  ) ) ) # ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a191~portadataout  ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a159~portadataout  ) ) )

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a159~portadataout ),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a191~portadataout ),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a223~portadataout ),
	.datad(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a255~portadataout ),
	.datae(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a95 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 16384;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 31;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 24575;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a95 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a95 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a95 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a95 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a95 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a127 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a127 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a127 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a127 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a127 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_address = 24576;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_bit_number = 31;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a127 .port_a_last_address = 32767;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a127 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a127 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a127 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a127 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a127 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a127 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a31 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC8";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a63 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 8192;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 31;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 16383;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a63 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1_combout  = ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( 
// (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a95~portadataout )) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a127~portadataout )))) ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a95~portadataout ))) # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a127~portadataout )))) ) ) ) # ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a63~portadataout  & 
// ( (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a95~portadataout )))) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a127~portadataout )))) ) ) ) # ( 
// !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a95~portadataout )) # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a127~portadataout ))))) ) ) )

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a95~portadataout ),
	.datad(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a127~portadataout ),
	.datae(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.dataf(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout  = (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1_combout ))) 
// # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout ))

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout ),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

dffeas \cpu|pipeIFD|OpCodeOUT[4] (
	.clk(\DIV1|divcounter [8]),
	.d(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pipeIFD|OpCodeOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pipeIFD|OpCodeOUT[4] .is_wysiwyg = "true";
defparam \cpu|pipeIFD|OpCodeOUT[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \cpu|unidadControl|MuxDireccionPC[0]~0 (
// Equation(s):
// \cpu|unidadControl|MuxDireccionPC[0]~0_combout  = ( \cpu|pipeIFD|OpCodeOUT [4] & ( (\cpu|pipeIFD|OpCodeOUT [0] & (\cpu|pipeIFD|OpCodeOUT [1] & (!\cpu|pipeIFD|OpCodeOUT [2] & !\cpu|pipeIFD|OpCodeOUT [3]))) ) )

	.dataa(!\cpu|pipeIFD|OpCodeOUT [0]),
	.datab(!\cpu|pipeIFD|OpCodeOUT [1]),
	.datac(!\cpu|pipeIFD|OpCodeOUT [2]),
	.datad(!\cpu|pipeIFD|OpCodeOUT [3]),
	.datae(!\cpu|pipeIFD|OpCodeOUT [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|unidadControl|MuxDireccionPC[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|unidadControl|MuxDireccionPC[0]~0 .extended_lut = "off";
defparam \cpu|unidadControl|MuxDireccionPC[0]~0 .lut_mask = 64'h0000100000001000;
defparam \cpu|unidadControl|MuxDireccionPC[0]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \cpu|pc|PCout[0] (
	.clk(\DIV1|divcounter [8]),
	.d(\cpu|pcplus4|Add0~13_sumout ),
	.asdata(\cpu|pipeIFD|DireccionOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|unidadControl|MuxDireccionPC[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc|PCout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc|PCout[0] .is_wysiwyg = "true";
defparam \cpu|pc|PCout[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \cpu|pcplus4|Add0~17 (
// Equation(s):
// \cpu|pcplus4|Add0~17_sumout  = SUM(( \cpu|pc|PCout [1] ) + ( GND ) + ( \cpu|pcplus4|Add0~14  ))
// \cpu|pcplus4|Add0~18  = CARRY(( \cpu|pc|PCout [1] ) + ( GND ) + ( \cpu|pcplus4|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|pc|PCout [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|pcplus4|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|pcplus4|Add0~17_sumout ),
	.cout(\cpu|pcplus4|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \cpu|pcplus4|Add0~17 .extended_lut = "off";
defparam \cpu|pcplus4|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|pcplus4|Add0~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a129 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a129 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a129 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a129 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a129 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a129 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a129 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_address = 32768;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_bit_number = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a129 .port_a_last_address = 40959;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a129 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a129 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a129 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a129 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a129 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a129 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a129 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a129 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a129 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a161 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a161 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a161 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a161 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a161 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a161 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a161 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_address = 40960;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_bit_number = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a161 .port_a_last_address = 49151;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a161 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a161 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a161 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a161 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a161 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a161 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a161 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a161 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a161 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a193 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a193 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a193 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a193 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a193 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a193 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a193 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a193 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a193 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a193 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a193 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a193 .port_a_first_address = 49152;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a193 .port_a_first_bit_number = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a193 .port_a_last_address = 57343;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a193 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a193 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a193 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a193 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a193 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a193 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a193 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a193 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a193 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a193 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a193 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a225 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a225 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a225 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a225 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a225 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a225 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a225 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a225 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a225 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a225 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a225 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a225 .port_a_first_address = 57344;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a225 .port_a_first_bit_number = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a225 .port_a_last_address = 65535;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a225 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a225 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a225 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a225 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a225 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a225 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a225 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a225 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a225 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a225 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a225 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout  = ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a225~portadataout  ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a193~portadataout  ) ) ) # ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a161~portadataout  ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a129~portadataout  ) ) )

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a129~portadataout ),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a161~portadataout ),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a193~portadataout ),
	.datad(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a225~portadataout ),
	.datae(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a65 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 16384;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 24575;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a65 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a65 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a65 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a65 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a65 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a97 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 24576;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 32767;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a97 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a97 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a97 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a97 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a97 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a33 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 8192;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 16383;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout  = ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( 
// (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a65~portadataout )) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a97~portadataout )))) ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a65~portadataout ))) # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a97~portadataout )))) ) ) ) # ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( 
// (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a65~portadataout )))) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a97~portadataout )))) ) ) ) # ( 
// !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a65~portadataout )) # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a97~portadataout ))))) ) ) )

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.datad(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a97~portadataout ),
	.datae(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.dataf(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout  = (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout ))) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout ))

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout ),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

dffeas \cpu|pipeIFD|DireccionOUT[1] (
	.clk(\DIV1|divcounter [8]),
	.d(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pipeIFD|DireccionOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pipeIFD|DireccionOUT[1] .is_wysiwyg = "true";
defparam \cpu|pipeIFD|DireccionOUT[1] .power_up = "low";
// synopsys translate_on

dffeas \cpu|pc|PCout[1] (
	.clk(\DIV1|divcounter [8]),
	.d(\cpu|pcplus4|Add0~17_sumout ),
	.asdata(\cpu|pipeIFD|DireccionOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|unidadControl|MuxDireccionPC[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc|PCout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc|PCout[1] .is_wysiwyg = "true";
defparam \cpu|pc|PCout[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \cpu|pcplus4|Add0~21 (
// Equation(s):
// \cpu|pcplus4|Add0~21_sumout  = SUM(( \cpu|pc|PCout [2] ) + ( GND ) + ( \cpu|pcplus4|Add0~18  ))
// \cpu|pcplus4|Add0~22  = CARRY(( \cpu|pc|PCout [2] ) + ( GND ) + ( \cpu|pcplus4|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|pc|PCout [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|pcplus4|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|pcplus4|Add0~21_sumout ),
	.cout(\cpu|pcplus4|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \cpu|pcplus4|Add0~21 .extended_lut = "off";
defparam \cpu|pcplus4|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|pcplus4|Add0~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a130 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a130 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a130 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a130 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a130 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a130 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a130 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_address = 32768;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_bit_number = 2;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a130 .port_a_last_address = 40959;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a130 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a130 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a130 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a130 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a130 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a130 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a130 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a130 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a130 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a162 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a162 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a162 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a162 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a162 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a162 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a162 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_address = 40960;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_bit_number = 2;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a162 .port_a_last_address = 49151;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a162 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a162 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a162 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a162 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a162 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a162 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a162 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a162 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a162 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a194 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a194 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a194 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a194 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a194 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a194 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a194 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a194 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a194 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a194 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a194 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a194 .port_a_first_address = 49152;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a194 .port_a_first_bit_number = 2;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a194 .port_a_last_address = 57343;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a194 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a194 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a194 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a194 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a194 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a194 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a194 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a194 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a194 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a194 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a194 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a226 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a226 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a226 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a226 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a226 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a226 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a226 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a226 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a226 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a226 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a226 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a226 .port_a_first_address = 57344;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a226 .port_a_first_bit_number = 2;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a226 .port_a_last_address = 65535;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a226 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a226 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a226 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a226 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a226 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a226 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a226 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a226 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a226 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a226 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a226 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout  = ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a226~portadataout  ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a194~portadataout  ) ) ) # ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a162~portadataout  ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a130~portadataout  ) ) )

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a130~portadataout ),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a162~portadataout ),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a194~portadataout ),
	.datad(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a226~portadataout ),
	.datae(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a66 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 16384;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 24575;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a66 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a66 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a66 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a66 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a66 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a98 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a98 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a98 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a98 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_address = 24576;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a98 .port_a_last_address = 32767;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a98 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a98 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a98 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a98 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a98 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a98 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000038";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a34 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 8192;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 16383;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout  = ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( 
// (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a66~portadataout )) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a98~portadataout )))) ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a66~portadataout ))) # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a98~portadataout )))) ) ) ) # ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( 
// (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a66~portadataout )))) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a98~portadataout )))) ) ) ) # ( 
// !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a66~portadataout )) # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a98~portadataout ))))) ) ) )

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.datad(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a98~portadataout ),
	.datae(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.dataf(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout  = (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout ))) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout ))

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout ),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

dffeas \cpu|pipeIFD|DireccionOUT[2] (
	.clk(\DIV1|divcounter [8]),
	.d(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pipeIFD|DireccionOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pipeIFD|DireccionOUT[2] .is_wysiwyg = "true";
defparam \cpu|pipeIFD|DireccionOUT[2] .power_up = "low";
// synopsys translate_on

dffeas \cpu|pc|PCout[2] (
	.clk(\DIV1|divcounter [8]),
	.d(\cpu|pcplus4|Add0~21_sumout ),
	.asdata(\cpu|pipeIFD|DireccionOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|unidadControl|MuxDireccionPC[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc|PCout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc|PCout[2] .is_wysiwyg = "true";
defparam \cpu|pc|PCout[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \cpu|pcplus4|Add0~25 (
// Equation(s):
// \cpu|pcplus4|Add0~25_sumout  = SUM(( \cpu|pc|PCout [3] ) + ( GND ) + ( \cpu|pcplus4|Add0~22  ))
// \cpu|pcplus4|Add0~26  = CARRY(( \cpu|pc|PCout [3] ) + ( GND ) + ( \cpu|pcplus4|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|pc|PCout [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|pcplus4|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|pcplus4|Add0~25_sumout ),
	.cout(\cpu|pcplus4|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \cpu|pcplus4|Add0~25 .extended_lut = "off";
defparam \cpu|pcplus4|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|pcplus4|Add0~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a131 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a131 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a131 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a131 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a131 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a131 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a131 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_address = 32768;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_bit_number = 3;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a131 .port_a_last_address = 40959;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a131 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a131 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a131 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a131 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a131 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a131 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a131 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a131 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a131 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a163 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a163 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a163 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a163 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a163 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a163 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a163 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_address = 40960;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_bit_number = 3;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a163 .port_a_last_address = 49151;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a163 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a163 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a163 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a163 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a163 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a163 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a163 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a163 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a163 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a195 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a195 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a195 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a195 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a195 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a195 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a195 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a195 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a195 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a195 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a195 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a195 .port_a_first_address = 49152;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a195 .port_a_first_bit_number = 3;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a195 .port_a_last_address = 57343;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a195 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a195 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a195 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a195 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a195 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a195 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a195 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a195 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a195 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a195 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a195 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a227 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a227 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a227 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a227 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a227 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a227 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a227 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a227 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a227 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a227 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a227 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a227 .port_a_first_address = 57344;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a227 .port_a_first_bit_number = 3;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a227 .port_a_last_address = 65535;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a227 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a227 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a227 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a227 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a227 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a227 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a227 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a227 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a227 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a227 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a227 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout  = ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a227~portadataout  ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a195~portadataout  ) ) ) # ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a163~portadataout  ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a131~portadataout  ) ) )

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a131~portadataout ),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a163~portadataout ),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a195~portadataout ),
	.datad(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a227~portadataout ),
	.datae(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a67 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 16384;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 24575;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a67 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a67 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a67 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a67 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a67 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a99 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a99 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a99 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a99 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_address = 24576;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a99 .port_a_last_address = 32767;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a99 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a99 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a99 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a99 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a99 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a99 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a35 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 8192;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 16383;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout  = ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( 
// (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a67~portadataout )) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a99~portadataout )))) ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a67~portadataout ))) # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a99~portadataout )))) ) ) ) # ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( 
// (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a67~portadataout )))) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a99~portadataout )))) ) ) ) # ( 
// !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a67~portadataout )) # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a99~portadataout ))))) ) ) )

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.datad(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a99~portadataout ),
	.datae(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.dataf(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout  = (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout ))) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout ))

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout ),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

dffeas \cpu|pipeIFD|DireccionOUT[3] (
	.clk(\DIV1|divcounter [8]),
	.d(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pipeIFD|DireccionOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pipeIFD|DireccionOUT[3] .is_wysiwyg = "true";
defparam \cpu|pipeIFD|DireccionOUT[3] .power_up = "low";
// synopsys translate_on

dffeas \cpu|pc|PCout[3] (
	.clk(\DIV1|divcounter [8]),
	.d(\cpu|pcplus4|Add0~25_sumout ),
	.asdata(\cpu|pipeIFD|DireccionOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|unidadControl|MuxDireccionPC[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc|PCout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc|PCout[3] .is_wysiwyg = "true";
defparam \cpu|pc|PCout[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \cpu|pcplus4|Add0~29 (
// Equation(s):
// \cpu|pcplus4|Add0~29_sumout  = SUM(( \cpu|pc|PCout [4] ) + ( GND ) + ( \cpu|pcplus4|Add0~26  ))
// \cpu|pcplus4|Add0~30  = CARRY(( \cpu|pc|PCout [4] ) + ( GND ) + ( \cpu|pcplus4|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|pc|PCout [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|pcplus4|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|pcplus4|Add0~29_sumout ),
	.cout(\cpu|pcplus4|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \cpu|pcplus4|Add0~29 .extended_lut = "off";
defparam \cpu|pcplus4|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|pcplus4|Add0~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a132 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a132 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a132 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a132 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a132 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a132 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a132 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_address = 32768;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_bit_number = 4;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a132 .port_a_last_address = 40959;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a132 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a132 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a132 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a132 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a132 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a132 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a132 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a132 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a132 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a164 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a164 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a164 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a164 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a164 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a164 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a164 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_address = 40960;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_bit_number = 4;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a164 .port_a_last_address = 49151;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a164 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a164 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a164 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a164 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a164 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a164 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a164 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a164 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a164 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a196 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a196 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a196 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a196 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a196 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a196 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a196 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a196 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a196 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a196 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a196 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a196 .port_a_first_address = 49152;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a196 .port_a_first_bit_number = 4;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a196 .port_a_last_address = 57343;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a196 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a196 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a196 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a196 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a196 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a196 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a196 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a196 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a196 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a196 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a196 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a228 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a228 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a228 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a228 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a228 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a228 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a228 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a228 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a228 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a228 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a228 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a228 .port_a_first_address = 57344;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a228 .port_a_first_bit_number = 4;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a228 .port_a_last_address = 65535;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a228 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a228 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a228 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a228 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a228 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a228 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a228 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a228 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a228 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a228 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a228 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout  = ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a228~portadataout  ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a196~portadataout  ) ) ) # ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a164~portadataout  ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a132~portadataout  ) ) )

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a132~portadataout ),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a164~portadataout ),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a196~portadataout ),
	.datad(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a228~portadataout ),
	.datae(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a68 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 16384;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 24575;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a68 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a68 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a68 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a68 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a68 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a100 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a100 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a100 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a100 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_address = 24576;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a100 .port_a_last_address = 32767;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a100 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a100 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a100 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a100 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a100 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a100 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a36 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 8192;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 16383;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout  = ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( 
// (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a68~portadataout )) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a100~portadataout )))) ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a68~portadataout ))) # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a100~portadataout )))) ) ) ) # ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( 
// (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a68~portadataout )))) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a100~portadataout )))) ) ) ) # ( 
// !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a68~portadataout )) # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a100~portadataout ))))) ) ) )

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a68~portadataout ),
	.datad(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a100~portadataout ),
	.datae(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.dataf(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout  = (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout ))) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout ))

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout ),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

dffeas \cpu|pipeIFD|DireccionOUT[4] (
	.clk(\DIV1|divcounter [8]),
	.d(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pipeIFD|DireccionOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pipeIFD|DireccionOUT[4] .is_wysiwyg = "true";
defparam \cpu|pipeIFD|DireccionOUT[4] .power_up = "low";
// synopsys translate_on

dffeas \cpu|pc|PCout[4] (
	.clk(\DIV1|divcounter [8]),
	.d(\cpu|pcplus4|Add0~29_sumout ),
	.asdata(\cpu|pipeIFD|DireccionOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|unidadControl|MuxDireccionPC[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc|PCout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc|PCout[4] .is_wysiwyg = "true";
defparam \cpu|pc|PCout[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \cpu|pcplus4|Add0~33 (
// Equation(s):
// \cpu|pcplus4|Add0~33_sumout  = SUM(( \cpu|pc|PCout [5] ) + ( GND ) + ( \cpu|pcplus4|Add0~30  ))
// \cpu|pcplus4|Add0~34  = CARRY(( \cpu|pc|PCout [5] ) + ( GND ) + ( \cpu|pcplus4|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|pc|PCout [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|pcplus4|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|pcplus4|Add0~33_sumout ),
	.cout(\cpu|pcplus4|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \cpu|pcplus4|Add0~33 .extended_lut = "off";
defparam \cpu|pcplus4|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|pcplus4|Add0~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a133 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a133 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a133 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a133 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a133 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a133 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a133 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_address = 32768;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_bit_number = 5;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a133 .port_a_last_address = 40959;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a133 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a133 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a133 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a133 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a133 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a133 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a133 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a133 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a133 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a165 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a165 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a165 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a165 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a165 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a165 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a165 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_address = 40960;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_bit_number = 5;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a165 .port_a_last_address = 49151;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a165 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a165 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a165 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a165 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a165 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a165 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a165 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a165 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a165 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a197 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a197 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a197 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a197 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a197 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a197 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a197 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a197 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a197 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a197 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a197 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a197 .port_a_first_address = 49152;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a197 .port_a_first_bit_number = 5;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a197 .port_a_last_address = 57343;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a197 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a197 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a197 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a197 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a197 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a197 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a197 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a197 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a197 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a197 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a197 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a229 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a229 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a229 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a229 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a229 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a229 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a229 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a229 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a229 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a229 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a229 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a229 .port_a_first_address = 57344;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a229 .port_a_first_bit_number = 5;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a229 .port_a_last_address = 65535;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a229 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a229 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a229 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a229 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a229 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a229 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a229 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a229 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a229 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a229 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a229 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout  = ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a229~portadataout  ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a197~portadataout  ) ) ) # ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a165~portadataout  ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a133~portadataout  ) ) )

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a133~portadataout ),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a165~portadataout ),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a197~portadataout ),
	.datad(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a229~portadataout ),
	.datae(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a69 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 16384;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 24575;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a69 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a69 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a69 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a69 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a69 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a101 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a101 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a101 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a101 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_address = 24576;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a101 .port_a_last_address = 32767;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a101 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a101 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a101 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a101 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a101 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a101 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a37 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 8192;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 16383;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout  = ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( 
// (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a69~portadataout )) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a101~portadataout )))) ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a69~portadataout ))) # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a101~portadataout )))) ) ) ) # ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( 
// (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a69~portadataout )))) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a101~portadataout )))) ) ) ) # ( 
// !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a69~portadataout )) # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a101~portadataout ))))) ) ) )

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a69~portadataout ),
	.datad(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a101~portadataout ),
	.datae(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.dataf(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout  = (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout ))) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout ))

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout ),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

dffeas \cpu|pipeIFD|DireccionOUT[5] (
	.clk(\DIV1|divcounter [8]),
	.d(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pipeIFD|DireccionOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pipeIFD|DireccionOUT[5] .is_wysiwyg = "true";
defparam \cpu|pipeIFD|DireccionOUT[5] .power_up = "low";
// synopsys translate_on

dffeas \cpu|pc|PCout[5] (
	.clk(\DIV1|divcounter [8]),
	.d(\cpu|pcplus4|Add0~33_sumout ),
	.asdata(\cpu|pipeIFD|DireccionOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|unidadControl|MuxDireccionPC[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc|PCout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc|PCout[5] .is_wysiwyg = "true";
defparam \cpu|pc|PCout[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \cpu|pcplus4|Add0~37 (
// Equation(s):
// \cpu|pcplus4|Add0~37_sumout  = SUM(( \cpu|pc|PCout [6] ) + ( GND ) + ( \cpu|pcplus4|Add0~34  ))
// \cpu|pcplus4|Add0~38  = CARRY(( \cpu|pc|PCout [6] ) + ( GND ) + ( \cpu|pcplus4|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|pc|PCout [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|pcplus4|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|pcplus4|Add0~37_sumout ),
	.cout(\cpu|pcplus4|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \cpu|pcplus4|Add0~37 .extended_lut = "off";
defparam \cpu|pcplus4|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|pcplus4|Add0~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a134 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a134 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a134 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a134 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a134 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a134 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a134 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_address = 32768;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_bit_number = 6;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a134 .port_a_last_address = 40959;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a134 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a134 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a134 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a134 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a134 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a134 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a134 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a134 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a134 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a166 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a166 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a166 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a166 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a166 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a166 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a166 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_address = 40960;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_bit_number = 6;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a166 .port_a_last_address = 49151;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a166 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a166 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a166 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a166 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a166 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a166 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a166 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a166 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a166 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a198 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a198 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a198 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a198 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a198 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a198 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a198 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a198 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a198 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a198 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a198 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a198 .port_a_first_address = 49152;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a198 .port_a_first_bit_number = 6;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a198 .port_a_last_address = 57343;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a198 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a198 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a198 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a198 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a198 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a198 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a198 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a198 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a198 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a198 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a198 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a230 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a230 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a230 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a230 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a230 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a230 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a230 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a230 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a230 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a230 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a230 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a230 .port_a_first_address = 57344;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a230 .port_a_first_bit_number = 6;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a230 .port_a_last_address = 65535;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a230 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a230 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a230 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a230 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a230 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a230 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a230 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a230 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a230 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a230 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a230 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout  = ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a230~portadataout  ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a198~portadataout  ) ) ) # ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a166~portadataout  ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a134~portadataout  ) ) )

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a134~portadataout ),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a166~portadataout ),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a198~portadataout ),
	.datad(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a230~portadataout ),
	.datae(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a70 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 16384;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 24575;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a70 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a70 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a70 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a70 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a70 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a102 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a102 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a102 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a102 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_address = 24576;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a102 .port_a_last_address = 32767;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a102 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a102 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a102 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a102 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a102 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a102 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a38 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 8192;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 16383;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout  = ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a38~portadataout  & ( 
// (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a70~portadataout )) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a102~portadataout )))) ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a38~portadataout  & ( (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a70~portadataout ))) # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a102~portadataout )))) ) ) ) # ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a38~portadataout  & ( 
// (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a70~portadataout )))) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a102~portadataout )))) ) ) ) # ( 
// !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a38~portadataout  & ( (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a70~portadataout )) # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a102~portadataout ))))) ) ) )

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a70~portadataout ),
	.datad(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a102~portadataout ),
	.datae(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.dataf(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout  = (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout ))) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout ))

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout ),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

dffeas \cpu|pipeIFD|DireccionOUT[6] (
	.clk(\DIV1|divcounter [8]),
	.d(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pipeIFD|DireccionOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pipeIFD|DireccionOUT[6] .is_wysiwyg = "true";
defparam \cpu|pipeIFD|DireccionOUT[6] .power_up = "low";
// synopsys translate_on

dffeas \cpu|pc|PCout[6] (
	.clk(\DIV1|divcounter [8]),
	.d(\cpu|pcplus4|Add0~37_sumout ),
	.asdata(\cpu|pipeIFD|DireccionOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|unidadControl|MuxDireccionPC[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc|PCout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc|PCout[6] .is_wysiwyg = "true";
defparam \cpu|pc|PCout[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \cpu|pcplus4|Add0~41 (
// Equation(s):
// \cpu|pcplus4|Add0~41_sumout  = SUM(( \cpu|pc|PCout [7] ) + ( GND ) + ( \cpu|pcplus4|Add0~38  ))
// \cpu|pcplus4|Add0~42  = CARRY(( \cpu|pc|PCout [7] ) + ( GND ) + ( \cpu|pcplus4|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|pc|PCout [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|pcplus4|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|pcplus4|Add0~41_sumout ),
	.cout(\cpu|pcplus4|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \cpu|pcplus4|Add0~41 .extended_lut = "off";
defparam \cpu|pcplus4|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|pcplus4|Add0~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a135 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a135 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a135 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a135 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a135 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a135 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a135 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_address = 32768;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_bit_number = 7;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a135 .port_a_last_address = 40959;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a135 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a135 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a135 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a135 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a135 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a135 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a135 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a135 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a135 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a167 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a167 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a167 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a167 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a167 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a167 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a167 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_address = 40960;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_bit_number = 7;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a167 .port_a_last_address = 49151;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a167 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a167 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a167 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a167 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a167 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a167 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a167 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a167 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a167 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a199 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a199 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a199 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a199 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a199 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a199 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a199 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a199 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a199 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a199 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a199 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a199 .port_a_first_address = 49152;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a199 .port_a_first_bit_number = 7;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a199 .port_a_last_address = 57343;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a199 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a199 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a199 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a199 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a199 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a199 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a199 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a199 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a199 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a199 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a199 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a231 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a231 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a231 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a231 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a231 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a231 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a231 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a231 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a231 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a231 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a231 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a231 .port_a_first_address = 57344;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a231 .port_a_first_bit_number = 7;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a231 .port_a_last_address = 65535;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a231 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a231 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a231 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a231 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a231 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a231 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a231 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a231 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a231 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a231 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a231 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  = ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a231~portadataout  ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a199~portadataout  ) ) ) # ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a167~portadataout  ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a135~portadataout  ) ) )

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a135~portadataout ),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a167~portadataout ),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a199~portadataout ),
	.datad(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a231~portadataout ),
	.datae(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a71 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 16384;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 24575;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a71 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a71 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a71 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a71 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a71 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a103 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a103 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a103 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a103 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_address = 24576;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a103 .port_a_last_address = 32767;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a103 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a103 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a103 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a103 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a103 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a103 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a7 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a39 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 8192;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 16383;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout  = ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( 
// (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a71~portadataout )) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a103~portadataout )))) ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a71~portadataout ))) # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a103~portadataout )))) ) ) ) # ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( 
// (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a71~portadataout )))) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a103~portadataout )))) ) ) ) # ( 
// !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a71~portadataout )) # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a103~portadataout ))))) ) ) )

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a71~portadataout ),
	.datad(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a103~portadataout ),
	.datae(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.dataf(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout  = (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout ))) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ))

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

dffeas \cpu|pipeIFD|DireccionOUT[7] (
	.clk(\DIV1|divcounter [8]),
	.d(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pipeIFD|DireccionOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pipeIFD|DireccionOUT[7] .is_wysiwyg = "true";
defparam \cpu|pipeIFD|DireccionOUT[7] .power_up = "low";
// synopsys translate_on

dffeas \cpu|pc|PCout[7] (
	.clk(\DIV1|divcounter [8]),
	.d(\cpu|pcplus4|Add0~41_sumout ),
	.asdata(\cpu|pipeIFD|DireccionOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|unidadControl|MuxDireccionPC[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc|PCout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc|PCout[7] .is_wysiwyg = "true";
defparam \cpu|pc|PCout[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \cpu|pcplus4|Add0~45 (
// Equation(s):
// \cpu|pcplus4|Add0~45_sumout  = SUM(( \cpu|pc|PCout [8] ) + ( GND ) + ( \cpu|pcplus4|Add0~42  ))
// \cpu|pcplus4|Add0~46  = CARRY(( \cpu|pc|PCout [8] ) + ( GND ) + ( \cpu|pcplus4|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|pc|PCout [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|pcplus4|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|pcplus4|Add0~45_sumout ),
	.cout(\cpu|pcplus4|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \cpu|pcplus4|Add0~45 .extended_lut = "off";
defparam \cpu|pcplus4|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|pcplus4|Add0~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a136 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a136 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a136 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a136 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a136 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a136 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a136 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_address = 32768;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_bit_number = 8;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a136 .port_a_last_address = 40959;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a136 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a136 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a136 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a136 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a136 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a136 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a136 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a136 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a136 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a168 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a168 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a168 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a168 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a168 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a168 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a168 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_address = 40960;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_bit_number = 8;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a168 .port_a_last_address = 49151;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a168 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a168 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a168 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a168 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a168 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a168 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a168 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a168 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a168 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a200 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a200 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a200 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a200 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a200 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a200 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a200 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a200 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a200 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a200 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a200 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a200 .port_a_first_address = 49152;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a200 .port_a_first_bit_number = 8;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a200 .port_a_last_address = 57343;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a200 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a200 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a200 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a200 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a200 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a200 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a200 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a200 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a200 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a200 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a200 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a232 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a232 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a232 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a232 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a232 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a232 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a232 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a232 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a232 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a232 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a232 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a232 .port_a_first_address = 57344;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a232 .port_a_first_bit_number = 8;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a232 .port_a_last_address = 65535;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a232 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a232 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a232 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a232 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a232 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a232 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a232 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a232 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a232 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a232 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a232 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout  = ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a232~portadataout  ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a200~portadataout  ) ) ) # ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a168~portadataout  ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a136~portadataout  ) ) )

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a136~portadataout ),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a168~portadataout ),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a200~portadataout ),
	.datad(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a232~portadataout ),
	.datae(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a72 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 16384;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 8;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 24575;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a72 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a72 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a72 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a104 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a104 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a104 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a104 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_address = 24576;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a104 .port_a_last_address = 32767;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a104 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a104 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a104 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a104 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a104 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a104 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a40 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 8192;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 16383;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a40 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout  = ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( 
// (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a72~portadataout )) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a104~portadataout )))) ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a72~portadataout ))) # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a104~portadataout )))) ) ) ) # ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( 
// (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a72~portadataout )))) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a104~portadataout )))) ) ) ) # ( 
// !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a72~portadataout )) # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a104~portadataout ))))) ) ) )

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.datad(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a104~portadataout ),
	.datae(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.dataf(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout  = (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout ))) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout ))

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout ),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

dffeas \cpu|pipeIFD|DireccionOUT[8] (
	.clk(\DIV1|divcounter [8]),
	.d(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pipeIFD|DireccionOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pipeIFD|DireccionOUT[8] .is_wysiwyg = "true";
defparam \cpu|pipeIFD|DireccionOUT[8] .power_up = "low";
// synopsys translate_on

dffeas \cpu|pc|PCout[8] (
	.clk(\DIV1|divcounter [8]),
	.d(\cpu|pcplus4|Add0~45_sumout ),
	.asdata(\cpu|pipeIFD|DireccionOUT [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|unidadControl|MuxDireccionPC[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc|PCout [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc|PCout[8] .is_wysiwyg = "true";
defparam \cpu|pc|PCout[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \cpu|pcplus4|Add0~49 (
// Equation(s):
// \cpu|pcplus4|Add0~49_sumout  = SUM(( \cpu|pc|PCout [9] ) + ( GND ) + ( \cpu|pcplus4|Add0~46  ))
// \cpu|pcplus4|Add0~50  = CARRY(( \cpu|pc|PCout [9] ) + ( GND ) + ( \cpu|pcplus4|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|pc|PCout [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|pcplus4|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|pcplus4|Add0~49_sumout ),
	.cout(\cpu|pcplus4|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \cpu|pcplus4|Add0~49 .extended_lut = "off";
defparam \cpu|pcplus4|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|pcplus4|Add0~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a137 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a137 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a137 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a137 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a137 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a137 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a137 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_address = 32768;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_bit_number = 9;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a137 .port_a_last_address = 40959;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a137 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a137 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a137 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a137 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a137 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a137 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a137 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a137 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a137 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a169 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a169 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a169 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a169 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a169 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a169 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a169 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_address = 40960;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_bit_number = 9;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a169 .port_a_last_address = 49151;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a169 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a169 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a169 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a169 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a169 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a169 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a169 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a169 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a169 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a201 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a201 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a201 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a201 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a201 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a201 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a201 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a201 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a201 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a201 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a201 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a201 .port_a_first_address = 49152;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a201 .port_a_first_bit_number = 9;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a201 .port_a_last_address = 57343;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a201 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a201 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a201 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a201 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a201 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a201 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a201 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a201 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a201 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a201 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a201 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a233 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a233 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a233 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a233 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a233 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a233 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a233 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a233 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a233 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a233 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a233 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a233 .port_a_first_address = 57344;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a233 .port_a_first_bit_number = 9;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a233 .port_a_last_address = 65535;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a233 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a233 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a233 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a233 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a233 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a233 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a233 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a233 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a233 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a233 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a233 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout  = ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a233~portadataout  ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a201~portadataout  ) ) ) # ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a169~portadataout  ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a137~portadataout  ) ) )

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a137~portadataout ),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a169~portadataout ),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a201~portadataout ),
	.datad(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a233~portadataout ),
	.datae(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a73 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 16384;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 9;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 24575;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a73 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a73 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a73 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a73 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a73 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a105 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a105 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a105 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a105 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_address = 24576;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_bit_number = 9;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a105 .port_a_last_address = 32767;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a105 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a105 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a105 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a105 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a105 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a105 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a9 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a41 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 8192;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 16383;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a41 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout  = ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( 
// (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a73~portadataout )) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a105~portadataout )))) ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a73~portadataout ))) # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a105~portadataout )))) ) ) ) # ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( 
// (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a73~portadataout )))) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a105~portadataout )))) ) ) ) # ( 
// !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a73~portadataout )) # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a105~portadataout ))))) ) ) )

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.datad(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a105~portadataout ),
	.datae(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.dataf(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout  = (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout ))) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout ))

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout ),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

dffeas \cpu|pipeIFD|DireccionOUT[9] (
	.clk(\DIV1|divcounter [8]),
	.d(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pipeIFD|DireccionOUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pipeIFD|DireccionOUT[9] .is_wysiwyg = "true";
defparam \cpu|pipeIFD|DireccionOUT[9] .power_up = "low";
// synopsys translate_on

dffeas \cpu|pc|PCout[9] (
	.clk(\DIV1|divcounter [8]),
	.d(\cpu|pcplus4|Add0~49_sumout ),
	.asdata(\cpu|pipeIFD|DireccionOUT [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|unidadControl|MuxDireccionPC[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc|PCout [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc|PCout[9] .is_wysiwyg = "true";
defparam \cpu|pc|PCout[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \cpu|pcplus4|Add0~53 (
// Equation(s):
// \cpu|pcplus4|Add0~53_sumout  = SUM(( \cpu|pc|PCout [10] ) + ( GND ) + ( \cpu|pcplus4|Add0~50  ))
// \cpu|pcplus4|Add0~54  = CARRY(( \cpu|pc|PCout [10] ) + ( GND ) + ( \cpu|pcplus4|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|pc|PCout [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|pcplus4|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|pcplus4|Add0~53_sumout ),
	.cout(\cpu|pcplus4|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \cpu|pcplus4|Add0~53 .extended_lut = "off";
defparam \cpu|pcplus4|Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|pcplus4|Add0~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a138 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a138 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a138 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a138 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a138 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a138 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a138 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_address = 32768;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_bit_number = 10;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a138 .port_a_last_address = 40959;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a138 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a138 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a138 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a138 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a138 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a138 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a138 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a138 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a138 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a170 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a170 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a170 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a170 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a170 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a170 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a170 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_address = 40960;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_bit_number = 10;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a170 .port_a_last_address = 49151;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a170 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a170 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a170 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a170 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a170 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a170 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a170 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a170 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a170 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a202 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a202 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a202 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a202 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a202 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a202 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a202 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a202 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a202 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a202 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a202 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a202 .port_a_first_address = 49152;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a202 .port_a_first_bit_number = 10;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a202 .port_a_last_address = 57343;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a202 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a202 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a202 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a202 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a202 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a202 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a202 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a202 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a202 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a202 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a202 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a234 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a234 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a234 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a234 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a234 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a234 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a234 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a234 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a234 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a234 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a234 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a234 .port_a_first_address = 57344;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a234 .port_a_first_bit_number = 10;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a234 .port_a_last_address = 65535;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a234 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a234 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a234 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a234 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a234 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a234 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a234 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a234 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a234 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a234 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a234 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout  = ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a234~portadataout  ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a202~portadataout  ) ) ) # ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a170~portadataout  ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a138~portadataout  ) ) )

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a138~portadataout ),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a170~portadataout ),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a202~portadataout ),
	.datad(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a234~portadataout ),
	.datae(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a74 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 16384;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 10;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 24575;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a74 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a74 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a74 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a74 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a74 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a106 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a106 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a106 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a106 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_address = 24576;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_bit_number = 10;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a106 .port_a_last_address = 32767;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a106 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a106 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a106 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a106 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a106 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a106 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a10 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a42 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 8192;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 16383;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a42 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout  = ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( 
// (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a74~portadataout )) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a106~portadataout )))) ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a74~portadataout ))) # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a106~portadataout )))) ) ) ) # ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a42~portadataout  & 
// ( (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a74~portadataout )))) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a106~portadataout )))) ) ) ) # ( 
// !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a74~portadataout )) # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a106~portadataout ))))) ) ) )

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.datad(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a106~portadataout ),
	.datae(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.dataf(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout  = (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout ))) 
// # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout ))

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout ),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

dffeas \cpu|pipeIFD|DireccionOUT[10] (
	.clk(\DIV1|divcounter [8]),
	.d(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pipeIFD|DireccionOUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pipeIFD|DireccionOUT[10] .is_wysiwyg = "true";
defparam \cpu|pipeIFD|DireccionOUT[10] .power_up = "low";
// synopsys translate_on

dffeas \cpu|pc|PCout[10] (
	.clk(\DIV1|divcounter [8]),
	.d(\cpu|pcplus4|Add0~53_sumout ),
	.asdata(\cpu|pipeIFD|DireccionOUT [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|unidadControl|MuxDireccionPC[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc|PCout [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc|PCout[10] .is_wysiwyg = "true";
defparam \cpu|pc|PCout[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \cpu|pcplus4|Add0~57 (
// Equation(s):
// \cpu|pcplus4|Add0~57_sumout  = SUM(( \cpu|pc|PCout [11] ) + ( GND ) + ( \cpu|pcplus4|Add0~54  ))
// \cpu|pcplus4|Add0~58  = CARRY(( \cpu|pc|PCout [11] ) + ( GND ) + ( \cpu|pcplus4|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|pc|PCout [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|pcplus4|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|pcplus4|Add0~57_sumout ),
	.cout(\cpu|pcplus4|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \cpu|pcplus4|Add0~57 .extended_lut = "off";
defparam \cpu|pcplus4|Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|pcplus4|Add0~57 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a139 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a139 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a139 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a139 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a139 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a139 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a139 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_address = 32768;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_bit_number = 11;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a139 .port_a_last_address = 40959;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a139 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a139 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a139 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a139 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a139 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a139 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a139 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a139 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a139 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a171 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a171 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a171 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a171 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a171 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a171 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a171 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_address = 40960;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_bit_number = 11;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a171 .port_a_last_address = 49151;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a171 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a171 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a171 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a171 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a171 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a171 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a171 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a171 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a171 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a203 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a203 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a203 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a203 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a203 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a203 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a203 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a203 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a203 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a203 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a203 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a203 .port_a_first_address = 49152;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a203 .port_a_first_bit_number = 11;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a203 .port_a_last_address = 57343;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a203 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a203 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a203 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a203 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a203 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a203 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a203 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a203 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a203 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a203 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a203 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a235 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a235 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a235 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a235 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a235 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a235 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a235 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a235 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a235 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a235 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a235 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a235 .port_a_first_address = 57344;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a235 .port_a_first_bit_number = 11;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a235 .port_a_last_address = 65535;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a235 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a235 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a235 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a235 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a235 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a235 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a235 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a235 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a235 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a235 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a235 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout  = ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a235~portadataout  ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a203~portadataout  ) ) ) # ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a171~portadataout  ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a139~portadataout  ) ) )

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a139~portadataout ),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a171~portadataout ),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a203~portadataout ),
	.datad(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a235~portadataout ),
	.datae(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a75 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 16384;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 11;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 24575;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a75 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a75 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a75 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a75 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a75 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a107 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a107 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a107 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a107 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_address = 24576;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_bit_number = 11;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a107 .port_a_last_address = 32767;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a107 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a107 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a107 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a107 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a107 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a107 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a11 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a43 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 8192;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 16383;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a43 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout  = ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( 
// (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a75~portadataout )) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a107~portadataout )))) ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a75~portadataout ))) # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a107~portadataout )))) ) ) ) # ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a43~portadataout  & 
// ( (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a75~portadataout )))) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a107~portadataout )))) ) ) ) # ( 
// !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a75~portadataout )) # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a107~portadataout ))))) ) ) )

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a75~portadataout ),
	.datad(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a107~portadataout ),
	.datae(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.dataf(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout  = (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout ))) 
// # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout ))

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout ),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

dffeas \cpu|pipeIFD|DireccionOUT[11] (
	.clk(\DIV1|divcounter [8]),
	.d(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pipeIFD|DireccionOUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pipeIFD|DireccionOUT[11] .is_wysiwyg = "true";
defparam \cpu|pipeIFD|DireccionOUT[11] .power_up = "low";
// synopsys translate_on

dffeas \cpu|pc|PCout[11] (
	.clk(\DIV1|divcounter [8]),
	.d(\cpu|pcplus4|Add0~57_sumout ),
	.asdata(\cpu|pipeIFD|DireccionOUT [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|unidadControl|MuxDireccionPC[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc|PCout [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc|PCout[11] .is_wysiwyg = "true";
defparam \cpu|pc|PCout[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \cpu|pcplus4|Add0~61 (
// Equation(s):
// \cpu|pcplus4|Add0~61_sumout  = SUM(( \cpu|pc|PCout [12] ) + ( GND ) + ( \cpu|pcplus4|Add0~58  ))
// \cpu|pcplus4|Add0~62  = CARRY(( \cpu|pc|PCout [12] ) + ( GND ) + ( \cpu|pcplus4|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|pc|PCout [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|pcplus4|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|pcplus4|Add0~61_sumout ),
	.cout(\cpu|pcplus4|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \cpu|pcplus4|Add0~61 .extended_lut = "off";
defparam \cpu|pcplus4|Add0~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|pcplus4|Add0~61 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a140 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a140 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a140 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a140 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a140 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a140 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a140 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_address = 32768;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_bit_number = 12;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a140 .port_a_last_address = 40959;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a140 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a140 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a140 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a140 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a140 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a140 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a140 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a140 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a140 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a172 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a172 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a172 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a172 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a172 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a172 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a172 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_address = 40960;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_bit_number = 12;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a172 .port_a_last_address = 49151;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a172 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a172 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a172 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a172 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a172 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a172 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a172 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a172 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a172 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a204 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a204 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a204 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a204 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a204 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a204 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a204 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a204 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a204 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a204 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a204 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a204 .port_a_first_address = 49152;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a204 .port_a_first_bit_number = 12;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a204 .port_a_last_address = 57343;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a204 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a204 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a204 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a204 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a204 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a204 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a204 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a204 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a204 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a204 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a204 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a236 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a236 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a236 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a236 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a236 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a236 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a236 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a236 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a236 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a236 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a236 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a236 .port_a_first_address = 57344;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a236 .port_a_first_bit_number = 12;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a236 .port_a_last_address = 65535;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a236 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a236 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a236 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a236 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a236 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a236 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a236 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a236 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a236 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a236 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a236 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout  = ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a236~portadataout  ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a204~portadataout  ) ) ) # ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a172~portadataout  ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a140~portadataout  ) ) )

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a140~portadataout ),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a172~portadataout ),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a204~portadataout ),
	.datad(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a236~portadataout ),
	.datae(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a76 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 16384;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 12;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 24575;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a76 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a76 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a76 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a76 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a76 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a108 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a108 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a108 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a108 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_address = 24576;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_bit_number = 12;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a108 .port_a_last_address = 32767;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a108 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a108 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a108 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a108 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a108 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a108 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a12 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a44 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 8192;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 16383;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a44 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout  = ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( 
// (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a76~portadataout )) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a108~portadataout )))) ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a76~portadataout ))) # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a108~portadataout )))) ) ) ) # ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a44~portadataout  & 
// ( (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a76~portadataout )))) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a108~portadataout )))) ) ) ) # ( 
// !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a76~portadataout )) # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a108~portadataout ))))) ) ) )

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a76~portadataout ),
	.datad(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a108~portadataout ),
	.datae(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.dataf(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout  = (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout ))) 
// # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout ))

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout ),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

dffeas \cpu|pipeIFD|DireccionOUT[12] (
	.clk(\DIV1|divcounter [8]),
	.d(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pipeIFD|DireccionOUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pipeIFD|DireccionOUT[12] .is_wysiwyg = "true";
defparam \cpu|pipeIFD|DireccionOUT[12] .power_up = "low";
// synopsys translate_on

dffeas \cpu|pc|PCout[12] (
	.clk(\DIV1|divcounter [8]),
	.d(\cpu|pcplus4|Add0~61_sumout ),
	.asdata(\cpu|pipeIFD|DireccionOUT [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|unidadControl|MuxDireccionPC[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc|PCout [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc|PCout[12] .is_wysiwyg = "true";
defparam \cpu|pc|PCout[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \cpu|pcplus4|Add0~9 (
// Equation(s):
// \cpu|pcplus4|Add0~9_sumout  = SUM(( \cpu|pc|PCout [13] ) + ( GND ) + ( \cpu|pcplus4|Add0~62  ))
// \cpu|pcplus4|Add0~10  = CARRY(( \cpu|pc|PCout [13] ) + ( GND ) + ( \cpu|pcplus4|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|pc|PCout [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|pcplus4|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|pcplus4|Add0~9_sumout ),
	.cout(\cpu|pcplus4|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \cpu|pcplus4|Add0~9 .extended_lut = "off";
defparam \cpu|pcplus4|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|pcplus4|Add0~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a141 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a141 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a141 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a141 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a141 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a141 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a141 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_address = 32768;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_bit_number = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a141 .port_a_last_address = 40959;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a141 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a141 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a141 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a141 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a141 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a141 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a141 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a141 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a141 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a173 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a173 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a173 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a173 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a173 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a173 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a173 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_address = 40960;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_bit_number = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a173 .port_a_last_address = 49151;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a173 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a173 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a173 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a173 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a173 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a173 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a173 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a173 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a173 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a205 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a205 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a205 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a205 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a205 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a205 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a205 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a205 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a205 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a205 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a205 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a205 .port_a_first_address = 49152;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a205 .port_a_first_bit_number = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a205 .port_a_last_address = 57343;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a205 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a205 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a205 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a205 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a205 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a205 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a205 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a205 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a205 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a205 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a205 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a237 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a237 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a237 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a237 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a237 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a237 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a237 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a237 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a237 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a237 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a237 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a237 .port_a_first_address = 57344;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a237 .port_a_first_bit_number = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a237 .port_a_last_address = 65535;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a237 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a237 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a237 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a237 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a237 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a237 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a237 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a237 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a237 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a237 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a237 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout  = ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a237~portadataout  ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a205~portadataout  ) ) ) # ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a173~portadataout  ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a141~portadataout  ) ) )

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a141~portadataout ),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a173~portadataout ),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a205~portadataout ),
	.datad(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a237~portadataout ),
	.datae(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a77 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 16384;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 24575;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a77 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a77 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a77 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a77 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a77 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a109 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a109 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a109 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a109 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_address = 24576;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_bit_number = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a109 .port_a_last_address = 32767;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a109 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a109 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a109 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a109 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a109 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a109 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a13 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a45 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 8192;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 16383;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a45 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout  = ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( 
// (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a77~portadataout )) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a109~portadataout )))) ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a77~portadataout ))) # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a109~portadataout )))) ) ) ) # ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a45~portadataout  & 
// ( (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a77~portadataout )))) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a109~portadataout )))) ) ) ) # ( 
// !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a77~portadataout )) # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a109~portadataout ))))) ) ) )

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a77~portadataout ),
	.datad(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a109~portadataout ),
	.datae(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.dataf(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout  = (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout ))) 
// # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout ))

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout ),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

dffeas \cpu|pipeIFD|DireccionOUT[13] (
	.clk(\DIV1|divcounter [8]),
	.d(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pipeIFD|DireccionOUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pipeIFD|DireccionOUT[13] .is_wysiwyg = "true";
defparam \cpu|pipeIFD|DireccionOUT[13] .power_up = "low";
// synopsys translate_on

dffeas \cpu|pc|PCout[13] (
	.clk(\DIV1|divcounter [8]),
	.d(\cpu|pcplus4|Add0~9_sumout ),
	.asdata(\cpu|pipeIFD|DireccionOUT [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|unidadControl|MuxDireccionPC[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc|PCout [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc|PCout[13] .is_wysiwyg = "true";
defparam \cpu|pc|PCout[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \cpu|pcplus4|Add0~5 (
// Equation(s):
// \cpu|pcplus4|Add0~5_sumout  = SUM(( \cpu|pc|PCout [14] ) + ( GND ) + ( \cpu|pcplus4|Add0~10  ))
// \cpu|pcplus4|Add0~6  = CARRY(( \cpu|pc|PCout [14] ) + ( GND ) + ( \cpu|pcplus4|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|pc|PCout [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|pcplus4|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|pcplus4|Add0~5_sumout ),
	.cout(\cpu|pcplus4|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \cpu|pcplus4|Add0~5 .extended_lut = "off";
defparam \cpu|pcplus4|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|pcplus4|Add0~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a142 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a142 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a142 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a142 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a142 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a142 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a142 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_address = 32768;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_bit_number = 14;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a142 .port_a_last_address = 40959;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a142 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a142 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a142 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a142 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a142 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a142 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a142 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a142 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a142 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a174 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a174 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a174 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a174 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a174 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a174 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a174 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_address = 40960;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_bit_number = 14;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a174 .port_a_last_address = 49151;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a174 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a174 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a174 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a174 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a174 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a174 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a174 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a174 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a174 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a206 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a206 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a206 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a206 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a206 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a206 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a206 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a206 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a206 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a206 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a206 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a206 .port_a_first_address = 49152;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a206 .port_a_first_bit_number = 14;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a206 .port_a_last_address = 57343;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a206 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a206 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a206 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a206 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a206 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a206 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a206 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a206 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a206 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a206 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a206 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a238 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a238 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a238 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a238 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a238 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a238 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a238 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a238 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a238 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a238 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a238 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a238 .port_a_first_address = 57344;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a238 .port_a_first_bit_number = 14;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a238 .port_a_last_address = 65535;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a238 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a238 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a238 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a238 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a238 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a238 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a238 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a238 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a238 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a238 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a238 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout  = ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a238~portadataout  ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a206~portadataout  ) ) ) # ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a174~portadataout  ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a142~portadataout  ) ) )

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a142~portadataout ),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a174~portadataout ),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a206~portadataout ),
	.datad(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a238~portadataout ),
	.datae(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a78 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 16384;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 14;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 24575;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a78 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a78 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a78 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a78 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a78 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a110 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a110 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a110 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a110 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_address = 24576;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_bit_number = 14;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a110 .port_a_last_address = 32767;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a110 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a110 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a110 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a110 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a110 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a110 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a14 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a46 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 8192;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 16383;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a46 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout  = ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a46~portadataout  & ( 
// (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a78~portadataout )) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a110~portadataout )))) ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a46~portadataout  & ( (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a78~portadataout ))) # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a110~portadataout )))) ) ) ) # ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a46~portadataout  & 
// ( (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a78~portadataout )))) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a110~portadataout )))) ) ) ) # ( 
// !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a46~portadataout  & ( (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a78~portadataout )) # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a110~portadataout ))))) ) ) )

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a78~portadataout ),
	.datad(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a110~portadataout ),
	.datae(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.dataf(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout  = (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout ))) 
// # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout ))

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout ),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

dffeas \cpu|pipeIFD|DireccionOUT[14] (
	.clk(\DIV1|divcounter [8]),
	.d(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pipeIFD|DireccionOUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pipeIFD|DireccionOUT[14] .is_wysiwyg = "true";
defparam \cpu|pipeIFD|DireccionOUT[14] .power_up = "low";
// synopsys translate_on

dffeas \cpu|pc|PCout[14] (
	.clk(\DIV1|divcounter [8]),
	.d(\cpu|pcplus4|Add0~5_sumout ),
	.asdata(\cpu|pipeIFD|DireccionOUT [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|unidadControl|MuxDireccionPC[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc|PCout [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc|PCout[14] .is_wysiwyg = "true";
defparam \cpu|pc|PCout[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \cpu|pcplus4|Add0~1 (
// Equation(s):
// \cpu|pcplus4|Add0~1_sumout  = SUM(( \cpu|pc|PCout [15] ) + ( GND ) + ( \cpu|pcplus4|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|pc|PCout [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|pcplus4|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|pcplus4|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|pcplus4|Add0~1 .extended_lut = "off";
defparam \cpu|pcplus4|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|pcplus4|Add0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a143 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a143 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a143 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a143 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a143 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a143 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a143 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_address = 32768;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_bit_number = 15;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a143 .port_a_last_address = 40959;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a143 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a143 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a143 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a143 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a143 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a143 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a143 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a143 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a143 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a175 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a175 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a175 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a175 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a175 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a175 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a175 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_address = 40960;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_bit_number = 15;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a175 .port_a_last_address = 49151;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a175 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a175 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a175 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a175 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a175 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a175 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a175 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a175 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a175 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a207 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a207 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a207 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a207 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a207 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a207 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a207 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a207 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a207 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a207 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a207 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a207 .port_a_first_address = 49152;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a207 .port_a_first_bit_number = 15;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a207 .port_a_last_address = 57343;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a207 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a207 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a207 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a207 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a207 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a207 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a207 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a207 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a207 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a207 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a207 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a239 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a239 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a239 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a239 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a239 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a239 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a239 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a239 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a239 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a239 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a239 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a239 .port_a_first_address = 57344;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a239 .port_a_first_bit_number = 15;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a239 .port_a_last_address = 65535;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a239 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a239 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a239 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a239 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a239 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a239 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a239 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a239 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a239 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a239 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a239 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout  = ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a239~portadataout  ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a207~portadataout  ) ) ) # ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a175~portadataout  ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a143~portadataout  ) ) )

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a143~portadataout ),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a175~portadataout ),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a207~portadataout ),
	.datad(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a239~portadataout ),
	.datae(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a79 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 16384;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 15;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 24575;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a79 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a79 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a79 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a79 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a79 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a111 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a111 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a111 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a111 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_address = 24576;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_bit_number = 15;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a111 .port_a_last_address = 32767;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a111 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a111 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a111 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a111 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a111 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a111 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a15 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a47 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 8192;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 16383;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a47 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout  = ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( 
// (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a79~portadataout )) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a111~portadataout )))) ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a79~portadataout ))) # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a111~portadataout )))) ) ) ) # ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a47~portadataout  & 
// ( (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a79~portadataout )))) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a111~portadataout )))) ) ) ) # ( 
// !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a79~portadataout )) # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a111~portadataout ))))) ) ) )

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a79~portadataout ),
	.datad(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a111~portadataout ),
	.datae(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.dataf(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout  = (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout ))) 
// # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout ))

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout ),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

dffeas \cpu|pipeIFD|DireccionOUT[15] (
	.clk(\DIV1|divcounter [8]),
	.d(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pipeIFD|DireccionOUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pipeIFD|DireccionOUT[15] .is_wysiwyg = "true";
defparam \cpu|pipeIFD|DireccionOUT[15] .power_up = "low";
// synopsys translate_on

dffeas \cpu|pc|PCout[15] (
	.clk(\DIV1|divcounter [8]),
	.d(\cpu|pcplus4|Add0~1_sumout ),
	.asdata(\cpu|pipeIFD|DireccionOUT [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|unidadControl|MuxDireccionPC[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc|PCout [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc|PCout[15] .is_wysiwyg = "true";
defparam \cpu|pc|PCout[15] .power_up = "low";
// synopsys translate_on

dffeas \cpu|memInst|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\DIV1|divcounter [8]),
	.d(\cpu|pc|PCout [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|memInst|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \cpu|memInst|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

dffeas \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a[2] (
	.clk(\DIV1|divcounter [8]),
	.d(\cpu|memInst|altsyncram_component|auto_generated|address_reg_a [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a[2] .is_wysiwyg = "true";
defparam \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a[2] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a128 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a128 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a128 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a128 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a128 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a128 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a128 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_address = 32768;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_bit_number = 0;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a128 .port_a_last_address = 40959;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a128 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a128 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a128 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a128 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a128 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a128 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a128 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a128 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a160 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a160 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a160 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a160 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a160 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a160 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a160 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_address = 40960;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_bit_number = 0;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a160 .port_a_last_address = 49151;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a160 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a160 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a160 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a160 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a160 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a160 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a160 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a160 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a160 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a192 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a192 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a192 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a192 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a192 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a192 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a192 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a192 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a192 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a192 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a192 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a192 .port_a_first_address = 49152;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a192 .port_a_first_bit_number = 0;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a192 .port_a_last_address = 57343;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a192 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a192 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a192 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a192 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a192 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a192 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a192 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a192 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a192 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a192 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a192 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a224 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a224 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a224 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a224 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a224 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a224 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a224 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a224 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a224 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a224 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a224 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a224 .port_a_first_address = 57344;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a224 .port_a_first_bit_number = 0;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a224 .port_a_last_address = 65535;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a224 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a224 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a224 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a224 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a224 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a224 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a224 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a224 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a224 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a224 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a224 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout  = ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a224~portadataout  ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a192~portadataout  ) ) ) # ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a160~portadataout  ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a128~portadataout  ) ) )

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a128~portadataout ),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a160~portadataout ),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a192~portadataout ),
	.datad(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a224~portadataout ),
	.datae(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a64 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 16384;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 24575;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a64 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a64 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a64 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a64 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a64 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a96 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 24576;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 32767;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a96 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a96 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a96 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a96 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a96 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a32 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 8192;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 16383;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout  = ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( 
// (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a64~portadataout )) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a96~portadataout )))) ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a64~portadataout ))) # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a96~portadataout )))) ) ) ) # ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( 
// (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a64~portadataout )))) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a96~portadataout )))) ) ) ) # ( 
// !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a64~portadataout )) # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a96~portadataout ))))) ) ) )

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.datad(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a96~portadataout ),
	.datae(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.dataf(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout  = (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout ))) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout ))

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout ),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a144 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a144 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a144 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a144 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a144 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a144 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a144 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_address = 32768;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_bit_number = 16;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a144 .port_a_last_address = 40959;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a144 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a144 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a144 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a144 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a144 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a144 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a144 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a176 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a176 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a176 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a176 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a176 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a176 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a176 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_address = 40960;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_bit_number = 16;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a176 .port_a_last_address = 49151;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a176 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a176 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a176 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a176 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a176 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a176 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a176 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a176 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a176 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a208 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a208 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a208 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a208 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a208 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a208 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a208 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a208 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a208 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a208 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a208 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a208 .port_a_first_address = 49152;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a208 .port_a_first_bit_number = 16;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a208 .port_a_last_address = 57343;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a208 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a208 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a208 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a208 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a208 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a208 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a208 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a208 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a208 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a208 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a208 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a240 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a240 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a240 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a240 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a240 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a240 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a240 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a240 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a240 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a240 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a240 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a240 .port_a_first_address = 57344;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a240 .port_a_first_bit_number = 16;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a240 .port_a_last_address = 65535;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a240 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a240 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a240 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a240 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a240 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a240 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a240 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a240 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a240 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a240 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a240 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout  = ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a240~portadataout  ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a208~portadataout  ) ) ) # ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a176~portadataout  ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a144~portadataout  ) ) )

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a144~portadataout ),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a176~portadataout ),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a208~portadataout ),
	.datad(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a240~portadataout ),
	.datae(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a80 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 16384;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 16;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 24575;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a80 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a80 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a80 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a80 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a80 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a112 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a112 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a112 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a112 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_address = 24576;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_bit_number = 16;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a112 .port_a_last_address = 32767;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a112 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a112 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a112 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a112 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a112 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a112 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a16 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a48 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 8192;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 16;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 16383;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a48 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout  = ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( 
// (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a80~portadataout )) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a112~portadataout )))) ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a80~portadataout ))) # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a112~portadataout )))) ) ) ) # ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a48~portadataout  & 
// ( (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a80~portadataout )))) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a112~portadataout )))) ) ) ) # ( 
// !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a80~portadataout )) # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a112~portadataout ))))) ) ) )

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a80~portadataout ),
	.datad(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a112~portadataout ),
	.datae(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.dataf(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2_combout  = (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout ))) 
// # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout ))

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout ),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a145 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a145 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a145 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a145 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a145 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a145 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a145 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_address = 32768;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_bit_number = 17;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a145 .port_a_last_address = 40959;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a145 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a145 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a145 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a145 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a145 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a145 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a145 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a145 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a145 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a177 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a177 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a177 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a177 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a177 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a177 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a177 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_address = 40960;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_bit_number = 17;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a177 .port_a_last_address = 49151;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a177 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a177 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a177 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a177 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a177 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a177 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a177 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a177 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a177 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a209 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a209 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a209 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a209 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a209 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a209 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a209 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a209 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a209 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a209 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a209 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a209 .port_a_first_address = 49152;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a209 .port_a_first_bit_number = 17;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a209 .port_a_last_address = 57343;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a209 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a209 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a209 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a209 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a209 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a209 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a209 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a209 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a209 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a209 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a209 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a241 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a241 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a241 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a241 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a241 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a241 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a241 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a241 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a241 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a241 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a241 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a241 .port_a_first_address = 57344;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a241 .port_a_first_bit_number = 17;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a241 .port_a_last_address = 65535;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a241 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a241 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a241 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a241 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a241 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a241 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a241 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a241 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a241 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a241 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a241 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout  = ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a241~portadataout  ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a209~portadataout  ) ) ) # ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a177~portadataout  ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a145~portadataout  ) ) )

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a145~portadataout ),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a177~portadataout ),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a209~portadataout ),
	.datad(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a241~portadataout ),
	.datae(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a81 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 16384;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 17;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 24575;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a81 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a81 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a81 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a81 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a81 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a113 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a113 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a113 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a113 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_address = 24576;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_bit_number = 17;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a113 .port_a_last_address = 32767;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a113 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a113 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a113 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a113 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a113 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a113 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a17 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a49 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 8192;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 17;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 16383;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a49 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout  = ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( 
// (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a81~portadataout )) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a113~portadataout )))) ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a81~portadataout ))) # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a113~portadataout )))) ) ) ) # ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a49~portadataout  & 
// ( (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a81~portadataout )))) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a113~portadataout )))) ) ) ) # ( 
// !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a81~portadataout )) # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a113~portadataout ))))) ) ) )

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a81~portadataout ),
	.datad(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a113~portadataout ),
	.datae(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.dataf(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout  = (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout ))) 
// # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout ))

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout ),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a146 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a146 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a146 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a146 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a146 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a146 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a146 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_address = 32768;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_bit_number = 18;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a146 .port_a_last_address = 40959;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a146 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a146 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a146 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a146 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a146 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a146 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a146 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a146 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a146 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a178 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a178 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a178 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a178 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a178 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a178 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a178 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_address = 40960;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_bit_number = 18;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a178 .port_a_last_address = 49151;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a178 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a178 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a178 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a178 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a178 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a178 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a178 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a178 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a178 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a210 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a210 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a210 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a210 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a210 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a210 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a210 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a210 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a210 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a210 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a210 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a210 .port_a_first_address = 49152;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a210 .port_a_first_bit_number = 18;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a210 .port_a_last_address = 57343;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a210 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a210 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a210 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a210 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a210 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a210 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a210 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a210 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a210 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a210 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a210 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a242 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a242 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a242 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a242 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a242 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a242 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a242 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a242 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a242 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a242 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a242 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a242 .port_a_first_address = 57344;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a242 .port_a_first_bit_number = 18;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a242 .port_a_last_address = 65535;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a242 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a242 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a242 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a242 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a242 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a242 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a242 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a242 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a242 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a242 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a242 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout  = ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a242~portadataout  ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a210~portadataout  ) ) ) # ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a178~portadataout  ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a146~portadataout  ) ) )

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a146~portadataout ),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a178~portadataout ),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a210~portadataout ),
	.datad(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a242~portadataout ),
	.datae(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a82 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 16384;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 18;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 24575;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a82 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a82 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a82 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a82 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a82 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a114 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a114 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a114 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a114 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_address = 24576;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_bit_number = 18;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a114 .port_a_last_address = 32767;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a114 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a114 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a114 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a114 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a114 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a114 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a18 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a50 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 8192;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 18;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 16383;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a50 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout  = ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( 
// (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a82~portadataout )) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a114~portadataout )))) ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a82~portadataout ))) # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a114~portadataout )))) ) ) ) # ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a50~portadataout  & 
// ( (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a82~portadataout )))) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a114~portadataout )))) ) ) ) # ( 
// !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a82~portadataout )) # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a114~portadataout ))))) ) ) )

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a82~portadataout ),
	.datad(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a114~portadataout ),
	.datae(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.dataf(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout  = (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout ))) 
// # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout ))

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout ),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a147 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a147 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a147 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a147 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a147 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a147 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a147 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_address = 32768;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_bit_number = 19;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a147 .port_a_last_address = 40959;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a147 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a147 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a147 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a147 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a147 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a147 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a147 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a147 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a147 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a179 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a179 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a179 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a179 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a179 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a179 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a179 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_address = 40960;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_bit_number = 19;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a179 .port_a_last_address = 49151;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a179 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a179 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a179 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a179 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a179 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a179 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a179 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a179 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a179 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a211 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a211 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a211 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a211 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a211 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a211 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a211 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a211 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a211 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a211 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a211 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a211 .port_a_first_address = 49152;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a211 .port_a_first_bit_number = 19;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a211 .port_a_last_address = 57343;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a211 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a211 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a211 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a211 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a211 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a211 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a211 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a211 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a211 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a211 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a211 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a243 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a243 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a243 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a243 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a243 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a243 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a243 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a243 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a243 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a243 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a243 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a243 .port_a_first_address = 57344;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a243 .port_a_first_bit_number = 19;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a243 .port_a_last_address = 65535;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a243 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a243 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a243 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a243 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a243 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a243 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a243 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a243 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a243 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a243 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a243 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout  = ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a243~portadataout  ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a211~portadataout  ) ) ) # ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a179~portadataout  ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a147~portadataout  ) ) )

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a147~portadataout ),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a179~portadataout ),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a211~portadataout ),
	.datad(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a243~portadataout ),
	.datae(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a83 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 16384;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 19;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 24575;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a83 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a83 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a83 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a83 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a83 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a115 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a115 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a115 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a115 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_address = 24576;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_bit_number = 19;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a115 .port_a_last_address = 32767;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a115 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a115 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a115 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a115 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a115 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a115 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a19 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a51 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 8192;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 19;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 16383;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a51 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout  = ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( 
// (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a83~portadataout )) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a115~portadataout )))) ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a83~portadataout ))) # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a115~portadataout )))) ) ) ) # ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a51~portadataout  & 
// ( (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a83~portadataout )))) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a115~portadataout )))) ) ) ) # ( 
// !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a83~portadataout )) # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a115~portadataout ))))) ) ) )

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a83~portadataout ),
	.datad(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a115~portadataout ),
	.datae(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.dataf(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout  = (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout ))) 
// # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout ))

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout ),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a148 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a148 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a148 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a148 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a148 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a148 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a148 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_address = 32768;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_bit_number = 20;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a148 .port_a_last_address = 40959;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a148 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a148 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a148 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a148 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a148 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a148 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a148 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a148 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a148 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a180 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a180 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a180 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a180 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a180 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a180 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a180 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_address = 40960;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_bit_number = 20;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a180 .port_a_last_address = 49151;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a180 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a180 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a180 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a180 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a180 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a180 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a180 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a180 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a180 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a212 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a212 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a212 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a212 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a212 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a212 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a212 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a212 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a212 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a212 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a212 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a212 .port_a_first_address = 49152;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a212 .port_a_first_bit_number = 20;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a212 .port_a_last_address = 57343;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a212 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a212 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a212 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a212 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a212 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a212 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a212 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a212 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a212 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a212 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a212 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a244 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a244 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a244 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a244 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a244 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a244 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a244 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a244 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a244 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a244 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a244 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a244 .port_a_first_address = 57344;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a244 .port_a_first_bit_number = 20;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a244 .port_a_last_address = 65535;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a244 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a244 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a244 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a244 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a244 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a244 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a244 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a244 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a244 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a244 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a244 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout  = ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a244~portadataout  ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a212~portadataout  ) ) ) # ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a180~portadataout  ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a148~portadataout  ) ) )

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a148~portadataout ),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a180~portadataout ),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a212~portadataout ),
	.datad(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a244~portadataout ),
	.datae(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a84 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 16384;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 20;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 24575;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a84 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a84 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a84 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a84 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a84 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a116 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a116 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a116 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a116 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_address = 24576;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_bit_number = 20;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a116 .port_a_last_address = 32767;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a116 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a116 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a116 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a116 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a116 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a116 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a20 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a52 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 8192;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 20;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 16383;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a52 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout  = ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( 
// (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a84~portadataout )) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a116~portadataout )))) ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a84~portadataout ))) # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a116~portadataout )))) ) ) ) # ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a52~portadataout  & 
// ( (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a84~portadataout )))) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a116~portadataout )))) ) ) ) # ( 
// !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a84~portadataout )) # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a116~portadataout ))))) ) ) )

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a84~portadataout ),
	.datad(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a116~portadataout ),
	.datae(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.dataf(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout  = (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout ))) 
// # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout ))

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout ),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a149 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a149 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a149 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a149 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a149 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a149 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a149 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_address = 32768;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_bit_number = 21;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a149 .port_a_last_address = 40959;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a149 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a149 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a149 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a149 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a149 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a149 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a149 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a149 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a149 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a181 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a181 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a181 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a181 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a181 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a181 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a181 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_address = 40960;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_bit_number = 21;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a181 .port_a_last_address = 49151;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a181 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a181 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a181 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a181 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a181 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a181 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a181 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a181 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a181 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a213 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a213 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a213 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a213 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a213 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a213 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a213 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a213 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a213 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a213 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a213 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a213 .port_a_first_address = 49152;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a213 .port_a_first_bit_number = 21;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a213 .port_a_last_address = 57343;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a213 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a213 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a213 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a213 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a213 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a213 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a213 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a213 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a213 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a213 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a213 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a245 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a245 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a245 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a245 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a245 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a245 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a245 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a245 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a245 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a245 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a245 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a245 .port_a_first_address = 57344;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a245 .port_a_first_bit_number = 21;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a245 .port_a_last_address = 65535;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a245 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a245 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a245 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a245 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a245 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a245 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a245 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a245 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a245 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a245 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a245 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout  = ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a245~portadataout  ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a213~portadataout  ) ) ) # ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a181~portadataout  ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a149~portadataout  ) ) )

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a149~portadataout ),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a181~portadataout ),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a213~portadataout ),
	.datad(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a245~portadataout ),
	.datae(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a85 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 16384;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 21;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 24575;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a85 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a85 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a85 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a85 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a85 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a117 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a117 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a117 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a117 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a117 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_address = 24576;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_bit_number = 21;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a117 .port_a_last_address = 32767;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a117 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a117 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a117 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a117 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a117 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a117 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a21 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a53 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 8192;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 21;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 16383;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a53 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout  = ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( 
// (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a85~portadataout )) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a117~portadataout )))) ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a85~portadataout ))) # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a117~portadataout )))) ) ) ) # ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a53~portadataout  & 
// ( (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a85~portadataout )))) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a117~portadataout )))) ) ) ) # ( 
// !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a85~portadataout )) # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a117~portadataout ))))) ) ) )

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a85~portadataout ),
	.datad(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a117~portadataout ),
	.datae(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.dataf(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout  = (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout ))) 
// # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout ))

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout ),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a150 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a150 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a150 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a150 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a150 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a150 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a150 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_address = 32768;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_bit_number = 22;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a150 .port_a_last_address = 40959;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a150 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a150 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a150 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a150 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a150 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a150 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a150 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a150 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a150 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a182 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a182 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a182 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a182 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a182 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a182 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a182 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_address = 40960;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_bit_number = 22;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a182 .port_a_last_address = 49151;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a182 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a182 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a182 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a182 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a182 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a182 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a182 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a182 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a182 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a214 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a214 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a214 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a214 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a214 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a214 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a214 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a214 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a214 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a214 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a214 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a214 .port_a_first_address = 49152;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a214 .port_a_first_bit_number = 22;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a214 .port_a_last_address = 57343;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a214 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a214 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a214 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a214 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a214 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a214 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a214 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a214 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a214 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a214 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a214 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a246 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a246 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a246 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a246 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a246 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a246 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a246 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a246 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a246 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a246 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a246 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a246 .port_a_first_address = 57344;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a246 .port_a_first_bit_number = 22;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a246 .port_a_last_address = 65535;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a246 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a246 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a246 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a246 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a246 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a246 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a246 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a246 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a246 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a246 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a246 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout  = ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a246~portadataout  ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a214~portadataout  ) ) ) # ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a182~portadataout  ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a150~portadataout  ) ) )

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a150~portadataout ),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a182~portadataout ),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a214~portadataout ),
	.datad(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a246~portadataout ),
	.datae(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a86 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 16384;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 22;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 24575;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a86 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a86 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a86 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a86 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a86 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a118 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a118 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a118 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a118 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_address = 24576;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_bit_number = 22;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a118 .port_a_last_address = 32767;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a118 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a118 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a118 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a118 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a118 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a118 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a22 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000012";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a54 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 8192;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 22;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 16383;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a54 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout  = ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( 
// (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a86~portadataout )) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a118~portadataout )))) ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a86~portadataout ))) # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a118~portadataout )))) ) ) ) # ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a54~portadataout  & 
// ( (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a86~portadataout )))) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a118~portadataout )))) ) ) ) # ( 
// !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a86~portadataout )) # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a118~portadataout ))))) ) ) )

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a86~portadataout ),
	.datad(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a118~portadataout ),
	.datae(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.dataf(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2_combout  = (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout ))) 
// # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout ))

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout ),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a151 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a151 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a151 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a151 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a151 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a151 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a151 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_address = 32768;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_bit_number = 23;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a151 .port_a_last_address = 40959;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a151 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a151 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a151 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a151 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a151 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a151 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a151 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a151 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a151 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a183 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a183 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a183 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a183 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a183 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a183 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a183 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_address = 40960;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_bit_number = 23;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a183 .port_a_last_address = 49151;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a183 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a183 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a183 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a183 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a183 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a183 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a183 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a183 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a183 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a215 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a215 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a215 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a215 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a215 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a215 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a215 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a215 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a215 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a215 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a215 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a215 .port_a_first_address = 49152;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a215 .port_a_first_bit_number = 23;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a215 .port_a_last_address = 57343;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a215 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a215 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a215 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a215 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a215 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a215 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a215 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a215 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a215 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a215 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a215 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a247 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a247 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a247 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a247 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a247 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a247 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a247 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a247 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a247 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a247 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a247 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a247 .port_a_first_address = 57344;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a247 .port_a_first_bit_number = 23;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a247 .port_a_last_address = 65535;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a247 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a247 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a247 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a247 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a247 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a247 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a247 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a247 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a247 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a247 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a247 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout  = ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a247~portadataout  ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a215~portadataout  ) ) ) # ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a183~portadataout  ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a151~portadataout  ) ) )

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a151~portadataout ),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a183~portadataout ),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a215~portadataout ),
	.datad(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a247~portadataout ),
	.datae(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a87 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 16384;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 23;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 24575;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a87 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a87 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a87 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a87 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a87 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a119 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a119 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a119 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a119 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a119 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_address = 24576;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_bit_number = 23;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a119 .port_a_last_address = 32767;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a119 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a119 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a119 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a119 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a119 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a119 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a23 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000014";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a55 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 8192;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 23;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 16383;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a55 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout  = ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( 
// (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a87~portadataout )) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a119~portadataout )))) ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a87~portadataout ))) # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a119~portadataout )))) ) ) ) # ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a55~portadataout  & 
// ( (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a87~portadataout )))) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a119~portadataout )))) ) ) ) # ( 
// !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a87~portadataout )) # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a119~portadataout ))))) ) ) )

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a87~portadataout ),
	.datad(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a119~portadataout ),
	.datae(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.dataf(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2_combout  = (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout ))) 
// # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout ))

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout ),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a152 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a152 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a152 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a152 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a152 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a152 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a152 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_address = 32768;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_bit_number = 24;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a152 .port_a_last_address = 40959;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a152 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a152 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a152 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a152 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a152 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a152 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a152 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a152 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a184 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a184 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a184 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a184 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a184 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a184 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a184 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a184 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a184 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a184 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a184 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a184 .port_a_first_address = 40960;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a184 .port_a_first_bit_number = 24;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a184 .port_a_last_address = 49151;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a184 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a184 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a184 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a184 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a184 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a184 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a184 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a184 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a184 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a184 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a184 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a216 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a216 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a216 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a216 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a216 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a216 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a216 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a216 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a216 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a216 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a216 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a216 .port_a_first_address = 49152;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a216 .port_a_first_bit_number = 24;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a216 .port_a_last_address = 57343;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a216 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a216 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a216 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a216 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a216 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a216 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a216 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a216 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a216 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a216 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a216 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a248 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a248 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a248 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a248 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a248 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a248 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a248 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a248 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a248 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a248 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a248 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a248 .port_a_first_address = 57344;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a248 .port_a_first_bit_number = 24;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a248 .port_a_last_address = 65535;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a248 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a248 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a248 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a248 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a248 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a248 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a248 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a248 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a248 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a248 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a248 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0_combout  = ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a248~portadataout  ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a216~portadataout  ) ) ) # ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a184~portadataout  ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a152~portadataout  ) ) )

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a152~portadataout ),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a184~portadataout ),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a216~portadataout ),
	.datad(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a248~portadataout ),
	.datae(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a88 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 16384;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 24;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 24575;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a88 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a88 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a88 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a88 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a88 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a120 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a120 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a120 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a120 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_address = 24576;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_bit_number = 24;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a120 .port_a_last_address = 32767;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a120 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a120 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a120 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a120 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a120 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a120 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a24 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a56 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 8192;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 24;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 16383;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a56 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1_combout  = ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a56~portadataout  & ( 
// (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a88~portadataout )) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a120~portadataout )))) ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a56~portadataout  & ( (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a88~portadataout ))) # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a120~portadataout )))) ) ) ) # ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a56~portadataout  & 
// ( (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a88~portadataout )))) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a120~portadataout )))) ) ) ) # ( 
// !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a56~portadataout  & ( (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a88~portadataout )) # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a120~portadataout ))))) ) ) )

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a88~portadataout ),
	.datad(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a120~portadataout ),
	.datae(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.dataf(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2_combout  = (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1_combout ))) 
// # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0_combout ))

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0_combout ),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a153 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a153 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a153 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a153 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a153 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a153 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a153 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_address = 32768;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_bit_number = 25;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a153 .port_a_last_address = 40959;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a153 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a153 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a153 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a153 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a153 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a153 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a153 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a153 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a153 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a185 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a185 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a185 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a185 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a185 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a185 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a185 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a185 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a185 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a185 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a185 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a185 .port_a_first_address = 40960;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a185 .port_a_first_bit_number = 25;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a185 .port_a_last_address = 49151;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a185 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a185 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a185 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a185 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a185 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a185 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a185 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a185 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a185 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a185 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a185 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a217 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a217 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a217 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a217 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a217 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a217 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a217 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a217 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a217 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a217 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a217 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a217 .port_a_first_address = 49152;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a217 .port_a_first_bit_number = 25;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a217 .port_a_last_address = 57343;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a217 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a217 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a217 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a217 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a217 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a217 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a217 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a217 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a217 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a217 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a217 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a249 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a249 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a249 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a249 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a249 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a249 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a249 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a249 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a249 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a249 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a249 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a249 .port_a_first_address = 57344;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a249 .port_a_first_bit_number = 25;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a249 .port_a_last_address = 65535;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a249 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a249 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a249 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a249 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a249 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a249 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a249 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a249 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a249 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a249 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a249 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~0 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~0_combout  = ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a249~portadataout  ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a217~portadataout  ) ) ) # ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a185~portadataout  ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a153~portadataout  ) ) )

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a153~portadataout ),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a185~portadataout ),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a217~portadataout ),
	.datad(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a249~portadataout ),
	.datae(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a89 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 16384;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 25;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 24575;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a89 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a89 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a89 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a89 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a89 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a121 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a121 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a121 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a121 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_address = 24576;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_bit_number = 25;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a121 .port_a_last_address = 32767;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a121 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a121 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a121 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a121 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a121 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a121 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a25 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a57 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 8192;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 25;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 16383;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a57 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~1 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~1_combout  = ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( 
// (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a89~portadataout )) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a121~portadataout )))) ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a89~portadataout ))) # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a121~portadataout )))) ) ) ) # ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a57~portadataout  & 
// ( (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a89~portadataout )))) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a121~portadataout )))) ) ) ) # ( 
// !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a89~portadataout )) # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a121~portadataout ))))) ) ) )

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a89~portadataout ),
	.datad(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a121~portadataout ),
	.datae(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.dataf(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~1 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~2 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~2_combout  = (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~1_combout ))) 
// # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~0_combout ))

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~0_combout ),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~2 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a154 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a154 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a154 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a154 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a154 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a154 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a154 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_address = 32768;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_bit_number = 26;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a154 .port_a_last_address = 40959;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a154 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a154 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a154 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a154 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a154 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a154 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a154 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a154 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a154 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a186 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a186 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a186 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a186 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a186 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a186 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a186 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a186 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a186 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a186 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a186 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a186 .port_a_first_address = 40960;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a186 .port_a_first_bit_number = 26;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a186 .port_a_last_address = 49151;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a186 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a186 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a186 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a186 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a186 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a186 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a186 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a186 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a186 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a186 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a186 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a218 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a218 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a218 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a218 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a218 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a218 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a218 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a218 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a218 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a218 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a218 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a218 .port_a_first_address = 49152;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a218 .port_a_first_bit_number = 26;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a218 .port_a_last_address = 57343;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a218 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a218 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a218 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a218 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a218 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a218 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a218 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a218 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a218 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a218 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a218 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a250 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a250 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a250 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a250 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a250 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a250 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a250 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a250 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a250 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a250 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a250 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a250 .port_a_first_address = 57344;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a250 .port_a_first_bit_number = 26;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a250 .port_a_last_address = 65535;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a250 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a250 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a250 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a250 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a250 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a250 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a250 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a250 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a250 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a250 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a250 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0_combout  = ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a250~portadataout  ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a218~portadataout  ) ) ) # ( \cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a186~portadataout  ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a154~portadataout  ) ) )

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a154~portadataout ),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a186~portadataout ),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a218~portadataout ),
	.datad(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a250~portadataout ),
	.datae(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a90 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 16384;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 26;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 24575;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a90 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a90 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a90 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a90 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a90 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a122 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a122 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a122 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a122 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a122 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_address = 24576;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_bit_number = 26;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a122 .port_a_last_address = 32767;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a122 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a122 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a122 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a122 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a122 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a122 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a26 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \cpu|memInst|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV1|divcounter [8]),
	.clk1(gnd),
	.ena0(\cpu|memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|pc|PCout [12],\cpu|pc|PCout [11],\cpu|pc|PCout [10],\cpu|pc|PCout [9],\cpu|pc|PCout [8],\cpu|pc|PCout [7],\cpu|pc|PCout [6],\cpu|pc|PCout [5],\cpu|pc|PCout [4],\cpu|pc|PCout [3],\cpu|pc|PCout [2],\cpu|pc|PCout [1],\cpu|pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|memInst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a58 .init_file = "ROM.mif";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "CPU:cpu|MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "rom";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "clock0";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 8192;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 26;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 16383;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 32;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a58 .port_a_write_enable_clock = "none";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|memInst|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1_combout  = ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( 
// (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a90~portadataout )) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a122~portadataout )))) ) ) ) # ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( 
// \cpu|memInst|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a90~portadataout ))) # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a122~portadataout )))) ) ) ) # ( \cpu|memInst|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a58~portadataout  & 
// ( (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a90~portadataout )))) # 
// (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a122~portadataout )))) ) ) ) # ( 
// !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( !\cpu|memInst|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu|memInst|altsyncram_component|auto_generated|ram_block1a90~portadataout )) # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\cpu|memInst|altsyncram_component|auto_generated|ram_block1a122~portadataout ))))) ) ) )

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a90~portadataout ),
	.datad(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a122~portadataout ),
	.datae(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.dataf(!\cpu|memInst|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2 (
// Equation(s):
// \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  = (!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1_combout ))) 
// # (\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0_combout ))

	.dataa(!\cpu|memInst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0_combout ),
	.datac(!\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2 .extended_lut = "off";
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \cpu|memInst|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

assign inst[0] = \inst[0]~output_o ;

assign inst[1] = \inst[1]~output_o ;

assign inst[2] = \inst[2]~output_o ;

assign inst[3] = \inst[3]~output_o ;

assign inst[4] = \inst[4]~output_o ;

assign inst[5] = \inst[5]~output_o ;

assign inst[6] = \inst[6]~output_o ;

assign inst[7] = \inst[7]~output_o ;

assign inst[8] = \inst[8]~output_o ;

assign inst[9] = \inst[9]~output_o ;

assign inst[10] = \inst[10]~output_o ;

assign inst[11] = \inst[11]~output_o ;

assign inst[12] = \inst[12]~output_o ;

assign inst[13] = \inst[13]~output_o ;

assign inst[14] = \inst[14]~output_o ;

assign inst[15] = \inst[15]~output_o ;

assign inst[16] = \inst[16]~output_o ;

assign inst[17] = \inst[17]~output_o ;

assign inst[18] = \inst[18]~output_o ;

assign inst[19] = \inst[19]~output_o ;

assign inst[20] = \inst[20]~output_o ;

assign inst[21] = \inst[21]~output_o ;

assign inst[22] = \inst[22]~output_o ;

assign inst[23] = \inst[23]~output_o ;

assign inst[24] = \inst[24]~output_o ;

assign inst[25] = \inst[25]~output_o ;

assign inst[26] = \inst[26]~output_o ;

assign inst[27] = \inst[27]~output_o ;

assign inst[28] = \inst[28]~output_o ;

assign inst[29] = \inst[29]~output_o ;

assign inst[30] = \inst[30]~output_o ;

assign inst[31] = \inst[31]~output_o ;

endmodule
