Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed May  8 13:01:32 2019
| Host         : DESKTOP-M082MKH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            4 |
| No           | No                    | Yes                    |               5 |            2 |
| No           | Yes                   | No                     |              31 |            8 |
| Yes          | No                    | No                     |              11 |            7 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              87 |           30 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+----------------------+----------------------+------------------+----------------+
|  Clock Signal  |     Enable Signal    |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------+----------------------+----------------------+------------------+----------------+
|  clk_IBUF_BUFG |                      |                      |                2 |              2 |
|  clk2_BUFG     |                      |                      |                2 |              2 |
|  clk_IBUF_BUFG |                      | reset_IBUF           |                2 |              5 |
|  clk2_BUFG     | U3/cont2[30]_i_2_n_0 |                      |                7 |             11 |
|  clk_IBUF_BUFG | U1/out[1]            | U1/out[0]            |                7 |             25 |
|  clk2_BUFG     | U3/cont2[30]_i_2_n_0 | U3/cont2[30]_i_1_n_0 |               12 |             30 |
|  clk_IBUF_BUFG |                      | U3/clk2_0            |                8 |             31 |
|  clk_IBUF_BUFG | U1/out[2]            | reset_IBUF           |               11 |             32 |
+----------------+----------------------+----------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     2 |
| 5      |                     1 |
| 11     |                     1 |
| 16+    |                     4 |
+--------+-----------------------+


