$date
	Sat Oct 21 14:30:08 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! RegWrite $end
$var wire 1 " MemWrite $end
$var wire 6 # Ctrls [5:0] $end
$var wire 1 $ Branch $end
$var wire 1 % ALUSrc $end
$var wire 2 & ALUControl [1:0] $end
$var reg 3 ' Opcode [2:0] $end
$scope module CU $end
$var wire 3 ( Opcode [2:0] $end
$var reg 2 ) ALUControl [1:0] $end
$var reg 1 % ALUSrc $end
$var reg 1 $ Branch $end
$var reg 1 " MemWrite $end
$var reg 1 ! RegWrite $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 )
b0 (
b0 '
b0 &
0%
0$
b10000 #
0"
1!
$end
#2
b110000 #
1%
b1 '
b1 (
#4
b1 &
b1 )
b10100 #
0%
b10 '
b10 (
#6
b0 &
b0 )
b110000 #
1%
b11 '
b11 (
#8
1"
b100010 #
0!
b100 '
b100 (
#10
1$
0"
b1 &
b1 )
b101 #
0%
b101 '
b101 (
#12
0$
b0 #
b0 &
b0 )
b110 '
b110 (
