--------------------------------------------------------------------------------
Release 14.2 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml led_prg.twx led_prg.ncd -o led_prg.twr led_prg.pcf -ucf
Nexys3_Master.ucf

Design file:              led_prg.ncd
Physical constraint file: led_prg.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 300 paths analyzed, 80 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.858ns.
--------------------------------------------------------------------------------

Paths for end point CNT_22 (SLICE_X28Y20.CIN), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNT_0 (FF)
  Destination:          CNT_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.800ns (Levels of Logic = 6)
  Clock Path Skew:      -0.023ns (0.357 - 0.380)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNT_0 to CNT_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y15.AQ      Tcko                  0.408   CNT<3>
                                                       CNT_0
    SLICE_X28Y15.A5      net (fanout=1)        0.337   CNT<0>
    SLICE_X28Y15.COUT    Topcya                0.395   CNT<3>
                                                       Mcount_CNT_lut<0>_INV_0
                                                       Mcount_CNT_cy<3>
    SLICE_X28Y16.CIN     net (fanout=1)        0.003   Mcount_CNT_cy<3>
    SLICE_X28Y16.COUT    Tbyp                  0.076   CNT<7>
                                                       Mcount_CNT_cy<7>
    SLICE_X28Y17.CIN     net (fanout=1)        0.003   Mcount_CNT_cy<7>
    SLICE_X28Y17.COUT    Tbyp                  0.076   CNT<11>
                                                       Mcount_CNT_cy<11>
    SLICE_X28Y18.CIN     net (fanout=1)        0.003   Mcount_CNT_cy<11>
    SLICE_X28Y18.COUT    Tbyp                  0.076   CNT<15>
                                                       Mcount_CNT_cy<15>
    SLICE_X28Y19.CIN     net (fanout=1)        0.003   Mcount_CNT_cy<15>
    SLICE_X28Y19.COUT    Tbyp                  0.076   CNT<19>
                                                       Mcount_CNT_cy<19>
    SLICE_X28Y20.CIN     net (fanout=1)        0.003   Mcount_CNT_cy<19>
    SLICE_X28Y20.CLK     Tcinck                0.341   CNT<23>
                                                       Mcount_CNT_xor<23>
                                                       CNT_22
    -------------------------------------------------  ---------------------------
    Total                                      1.800ns (1.448ns logic, 0.352ns route)
                                                       (80.4% logic, 19.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNT_4 (FF)
  Destination:          CNT_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.721ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.150 - 0.164)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNT_4 to CNT_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y16.AQ      Tcko                  0.408   CNT<7>
                                                       CNT_4
    SLICE_X28Y16.A5      net (fanout=1)        0.337   CNT<4>
    SLICE_X28Y16.COUT    Topcya                0.395   CNT<7>
                                                       CNT<4>_rt
                                                       Mcount_CNT_cy<7>
    SLICE_X28Y17.CIN     net (fanout=1)        0.003   Mcount_CNT_cy<7>
    SLICE_X28Y17.COUT    Tbyp                  0.076   CNT<11>
                                                       Mcount_CNT_cy<11>
    SLICE_X28Y18.CIN     net (fanout=1)        0.003   Mcount_CNT_cy<11>
    SLICE_X28Y18.COUT    Tbyp                  0.076   CNT<15>
                                                       Mcount_CNT_cy<15>
    SLICE_X28Y19.CIN     net (fanout=1)        0.003   Mcount_CNT_cy<15>
    SLICE_X28Y19.COUT    Tbyp                  0.076   CNT<19>
                                                       Mcount_CNT_cy<19>
    SLICE_X28Y20.CIN     net (fanout=1)        0.003   Mcount_CNT_cy<19>
    SLICE_X28Y20.CLK     Tcinck                0.341   CNT<23>
                                                       Mcount_CNT_xor<23>
                                                       CNT_22
    -------------------------------------------------  ---------------------------
    Total                                      1.721ns (1.372ns logic, 0.349ns route)
                                                       (79.7% logic, 20.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNT_3 (FF)
  Destination:          CNT_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.700ns (Levels of Logic = 6)
  Clock Path Skew:      -0.023ns (0.357 - 0.380)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNT_3 to CNT_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y15.DQ      Tcko                  0.408   CNT<3>
                                                       CNT_3
    SLICE_X28Y15.D5      net (fanout=1)        0.372   CNT<3>
    SLICE_X28Y15.COUT    Topcyd                0.260   CNT<3>
                                                       CNT<3>_rt
                                                       Mcount_CNT_cy<3>
    SLICE_X28Y16.CIN     net (fanout=1)        0.003   Mcount_CNT_cy<3>
    SLICE_X28Y16.COUT    Tbyp                  0.076   CNT<7>
                                                       Mcount_CNT_cy<7>
    SLICE_X28Y17.CIN     net (fanout=1)        0.003   Mcount_CNT_cy<7>
    SLICE_X28Y17.COUT    Tbyp                  0.076   CNT<11>
                                                       Mcount_CNT_cy<11>
    SLICE_X28Y18.CIN     net (fanout=1)        0.003   Mcount_CNT_cy<11>
    SLICE_X28Y18.COUT    Tbyp                  0.076   CNT<15>
                                                       Mcount_CNT_cy<15>
    SLICE_X28Y19.CIN     net (fanout=1)        0.003   Mcount_CNT_cy<15>
    SLICE_X28Y19.COUT    Tbyp                  0.076   CNT<19>
                                                       Mcount_CNT_cy<19>
    SLICE_X28Y20.CIN     net (fanout=1)        0.003   Mcount_CNT_cy<19>
    SLICE_X28Y20.CLK     Tcinck                0.341   CNT<23>
                                                       Mcount_CNT_xor<23>
                                                       CNT_22
    -------------------------------------------------  ---------------------------
    Total                                      1.700ns (1.313ns logic, 0.387ns route)
                                                       (77.2% logic, 22.8% route)

--------------------------------------------------------------------------------

Paths for end point CNT_23 (SLICE_X28Y20.CIN), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNT_0 (FF)
  Destination:          CNT_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.800ns (Levels of Logic = 6)
  Clock Path Skew:      -0.023ns (0.357 - 0.380)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNT_0 to CNT_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y15.AQ      Tcko                  0.408   CNT<3>
                                                       CNT_0
    SLICE_X28Y15.A5      net (fanout=1)        0.337   CNT<0>
    SLICE_X28Y15.COUT    Topcya                0.395   CNT<3>
                                                       Mcount_CNT_lut<0>_INV_0
                                                       Mcount_CNT_cy<3>
    SLICE_X28Y16.CIN     net (fanout=1)        0.003   Mcount_CNT_cy<3>
    SLICE_X28Y16.COUT    Tbyp                  0.076   CNT<7>
                                                       Mcount_CNT_cy<7>
    SLICE_X28Y17.CIN     net (fanout=1)        0.003   Mcount_CNT_cy<7>
    SLICE_X28Y17.COUT    Tbyp                  0.076   CNT<11>
                                                       Mcount_CNT_cy<11>
    SLICE_X28Y18.CIN     net (fanout=1)        0.003   Mcount_CNT_cy<11>
    SLICE_X28Y18.COUT    Tbyp                  0.076   CNT<15>
                                                       Mcount_CNT_cy<15>
    SLICE_X28Y19.CIN     net (fanout=1)        0.003   Mcount_CNT_cy<15>
    SLICE_X28Y19.COUT    Tbyp                  0.076   CNT<19>
                                                       Mcount_CNT_cy<19>
    SLICE_X28Y20.CIN     net (fanout=1)        0.003   Mcount_CNT_cy<19>
    SLICE_X28Y20.CLK     Tcinck                0.341   CNT<23>
                                                       Mcount_CNT_xor<23>
                                                       CNT_23
    -------------------------------------------------  ---------------------------
    Total                                      1.800ns (1.448ns logic, 0.352ns route)
                                                       (80.4% logic, 19.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNT_4 (FF)
  Destination:          CNT_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.721ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.150 - 0.164)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNT_4 to CNT_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y16.AQ      Tcko                  0.408   CNT<7>
                                                       CNT_4
    SLICE_X28Y16.A5      net (fanout=1)        0.337   CNT<4>
    SLICE_X28Y16.COUT    Topcya                0.395   CNT<7>
                                                       CNT<4>_rt
                                                       Mcount_CNT_cy<7>
    SLICE_X28Y17.CIN     net (fanout=1)        0.003   Mcount_CNT_cy<7>
    SLICE_X28Y17.COUT    Tbyp                  0.076   CNT<11>
                                                       Mcount_CNT_cy<11>
    SLICE_X28Y18.CIN     net (fanout=1)        0.003   Mcount_CNT_cy<11>
    SLICE_X28Y18.COUT    Tbyp                  0.076   CNT<15>
                                                       Mcount_CNT_cy<15>
    SLICE_X28Y19.CIN     net (fanout=1)        0.003   Mcount_CNT_cy<15>
    SLICE_X28Y19.COUT    Tbyp                  0.076   CNT<19>
                                                       Mcount_CNT_cy<19>
    SLICE_X28Y20.CIN     net (fanout=1)        0.003   Mcount_CNT_cy<19>
    SLICE_X28Y20.CLK     Tcinck                0.341   CNT<23>
                                                       Mcount_CNT_xor<23>
                                                       CNT_23
    -------------------------------------------------  ---------------------------
    Total                                      1.721ns (1.372ns logic, 0.349ns route)
                                                       (79.7% logic, 20.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNT_3 (FF)
  Destination:          CNT_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.700ns (Levels of Logic = 6)
  Clock Path Skew:      -0.023ns (0.357 - 0.380)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNT_3 to CNT_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y15.DQ      Tcko                  0.408   CNT<3>
                                                       CNT_3
    SLICE_X28Y15.D5      net (fanout=1)        0.372   CNT<3>
    SLICE_X28Y15.COUT    Topcyd                0.260   CNT<3>
                                                       CNT<3>_rt
                                                       Mcount_CNT_cy<3>
    SLICE_X28Y16.CIN     net (fanout=1)        0.003   Mcount_CNT_cy<3>
    SLICE_X28Y16.COUT    Tbyp                  0.076   CNT<7>
                                                       Mcount_CNT_cy<7>
    SLICE_X28Y17.CIN     net (fanout=1)        0.003   Mcount_CNT_cy<7>
    SLICE_X28Y17.COUT    Tbyp                  0.076   CNT<11>
                                                       Mcount_CNT_cy<11>
    SLICE_X28Y18.CIN     net (fanout=1)        0.003   Mcount_CNT_cy<11>
    SLICE_X28Y18.COUT    Tbyp                  0.076   CNT<15>
                                                       Mcount_CNT_cy<15>
    SLICE_X28Y19.CIN     net (fanout=1)        0.003   Mcount_CNT_cy<15>
    SLICE_X28Y19.COUT    Tbyp                  0.076   CNT<19>
                                                       Mcount_CNT_cy<19>
    SLICE_X28Y20.CIN     net (fanout=1)        0.003   Mcount_CNT_cy<19>
    SLICE_X28Y20.CLK     Tcinck                0.341   CNT<23>
                                                       Mcount_CNT_xor<23>
                                                       CNT_23
    -------------------------------------------------  ---------------------------
    Total                                      1.700ns (1.313ns logic, 0.387ns route)
                                                       (77.2% logic, 22.8% route)

--------------------------------------------------------------------------------

Paths for end point CNT_21 (SLICE_X28Y20.CIN), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNT_0 (FF)
  Destination:          CNT_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.788ns (Levels of Logic = 6)
  Clock Path Skew:      -0.023ns (0.357 - 0.380)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNT_0 to CNT_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y15.AQ      Tcko                  0.408   CNT<3>
                                                       CNT_0
    SLICE_X28Y15.A5      net (fanout=1)        0.337   CNT<0>
    SLICE_X28Y15.COUT    Topcya                0.395   CNT<3>
                                                       Mcount_CNT_lut<0>_INV_0
                                                       Mcount_CNT_cy<3>
    SLICE_X28Y16.CIN     net (fanout=1)        0.003   Mcount_CNT_cy<3>
    SLICE_X28Y16.COUT    Tbyp                  0.076   CNT<7>
                                                       Mcount_CNT_cy<7>
    SLICE_X28Y17.CIN     net (fanout=1)        0.003   Mcount_CNT_cy<7>
    SLICE_X28Y17.COUT    Tbyp                  0.076   CNT<11>
                                                       Mcount_CNT_cy<11>
    SLICE_X28Y18.CIN     net (fanout=1)        0.003   Mcount_CNT_cy<11>
    SLICE_X28Y18.COUT    Tbyp                  0.076   CNT<15>
                                                       Mcount_CNT_cy<15>
    SLICE_X28Y19.CIN     net (fanout=1)        0.003   Mcount_CNT_cy<15>
    SLICE_X28Y19.COUT    Tbyp                  0.076   CNT<19>
                                                       Mcount_CNT_cy<19>
    SLICE_X28Y20.CIN     net (fanout=1)        0.003   Mcount_CNT_cy<19>
    SLICE_X28Y20.CLK     Tcinck                0.329   CNT<23>
                                                       Mcount_CNT_xor<23>
                                                       CNT_21
    -------------------------------------------------  ---------------------------
    Total                                      1.788ns (1.436ns logic, 0.352ns route)
                                                       (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNT_4 (FF)
  Destination:          CNT_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.709ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.150 - 0.164)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNT_4 to CNT_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y16.AQ      Tcko                  0.408   CNT<7>
                                                       CNT_4
    SLICE_X28Y16.A5      net (fanout=1)        0.337   CNT<4>
    SLICE_X28Y16.COUT    Topcya                0.395   CNT<7>
                                                       CNT<4>_rt
                                                       Mcount_CNT_cy<7>
    SLICE_X28Y17.CIN     net (fanout=1)        0.003   Mcount_CNT_cy<7>
    SLICE_X28Y17.COUT    Tbyp                  0.076   CNT<11>
                                                       Mcount_CNT_cy<11>
    SLICE_X28Y18.CIN     net (fanout=1)        0.003   Mcount_CNT_cy<11>
    SLICE_X28Y18.COUT    Tbyp                  0.076   CNT<15>
                                                       Mcount_CNT_cy<15>
    SLICE_X28Y19.CIN     net (fanout=1)        0.003   Mcount_CNT_cy<15>
    SLICE_X28Y19.COUT    Tbyp                  0.076   CNT<19>
                                                       Mcount_CNT_cy<19>
    SLICE_X28Y20.CIN     net (fanout=1)        0.003   Mcount_CNT_cy<19>
    SLICE_X28Y20.CLK     Tcinck                0.329   CNT<23>
                                                       Mcount_CNT_xor<23>
                                                       CNT_21
    -------------------------------------------------  ---------------------------
    Total                                      1.709ns (1.360ns logic, 0.349ns route)
                                                       (79.6% logic, 20.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNT_3 (FF)
  Destination:          CNT_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.688ns (Levels of Logic = 6)
  Clock Path Skew:      -0.023ns (0.357 - 0.380)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNT_3 to CNT_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y15.DQ      Tcko                  0.408   CNT<3>
                                                       CNT_3
    SLICE_X28Y15.D5      net (fanout=1)        0.372   CNT<3>
    SLICE_X28Y15.COUT    Topcyd                0.260   CNT<3>
                                                       CNT<3>_rt
                                                       Mcount_CNT_cy<3>
    SLICE_X28Y16.CIN     net (fanout=1)        0.003   Mcount_CNT_cy<3>
    SLICE_X28Y16.COUT    Tbyp                  0.076   CNT<7>
                                                       Mcount_CNT_cy<7>
    SLICE_X28Y17.CIN     net (fanout=1)        0.003   Mcount_CNT_cy<7>
    SLICE_X28Y17.COUT    Tbyp                  0.076   CNT<11>
                                                       Mcount_CNT_cy<11>
    SLICE_X28Y18.CIN     net (fanout=1)        0.003   Mcount_CNT_cy<11>
    SLICE_X28Y18.COUT    Tbyp                  0.076   CNT<15>
                                                       Mcount_CNT_cy<15>
    SLICE_X28Y19.CIN     net (fanout=1)        0.003   Mcount_CNT_cy<15>
    SLICE_X28Y19.COUT    Tbyp                  0.076   CNT<19>
                                                       Mcount_CNT_cy<19>
    SLICE_X28Y20.CIN     net (fanout=1)        0.003   Mcount_CNT_cy<19>
    SLICE_X28Y20.CLK     Tcinck                0.329   CNT<23>
                                                       Mcount_CNT_xor<23>
                                                       CNT_21
    -------------------------------------------------  ---------------------------
    Total                                      1.688ns (1.301ns logic, 0.387ns route)
                                                       (77.1% logic, 22.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CNT_23 (SLICE_X28Y20.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.462ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CNT_23 (FF)
  Destination:          CNT_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.462ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CNT_23 to CNT_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y20.DQ      Tcko                  0.200   CNT<23>
                                                       CNT_23
    SLICE_X28Y20.D6      net (fanout=2)        0.025   CNT<23>
    SLICE_X28Y20.CLK     Tah         (-Th)    -0.237   CNT<23>
                                                       CNT<23>_rt
                                                       Mcount_CNT_xor<23>
                                                       CNT_23
    -------------------------------------------------  ---------------------------
    Total                                      0.462ns (0.437ns logic, 0.025ns route)
                                                       (94.6% logic, 5.4% route)

--------------------------------------------------------------------------------

Paths for end point CNT_1 (SLICE_X28Y15.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CNT_1 (FF)
  Destination:          CNT_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.504ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CNT_1 to CNT_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y15.BQ      Tcko                  0.200   CNT<3>
                                                       CNT_1
    SLICE_X28Y15.B5      net (fanout=1)        0.070   CNT<1>
    SLICE_X28Y15.CLK     Tah         (-Th)    -0.234   CNT<3>
                                                       CNT<1>_rt
                                                       Mcount_CNT_cy<3>
                                                       CNT_1
    -------------------------------------------------  ---------------------------
    Total                                      0.504ns (0.434ns logic, 0.070ns route)
                                                       (86.1% logic, 13.9% route)

--------------------------------------------------------------------------------

Paths for end point CNT_5 (SLICE_X28Y16.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CNT_5 (FF)
  Destination:          CNT_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.504ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CNT_5 to CNT_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y16.BQ      Tcko                  0.200   CNT<7>
                                                       CNT_5
    SLICE_X28Y16.B5      net (fanout=1)        0.070   CNT<5>
    SLICE_X28Y16.CLK     Tah         (-Th)    -0.234   CNT<7>
                                                       CNT<5>_rt
                                                       Mcount_CNT_cy<7>
                                                       CNT_5
    -------------------------------------------------  ---------------------------
    Total                                      0.504ns (0.434ns logic, 0.070ns route)
                                                       (86.1% logic, 13.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: CNT<3>/CLK
  Logical resource: CNT_0/CK
  Location pin: SLICE_X28Y15.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: CNT<3>/SR
  Logical resource: CNT_0/SR
  Location pin: SLICE_X28Y15.SR
  Clock network: RESET_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    1.858|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 300 paths, 0 nets, and 36 connections

Design statistics:
   Minimum period:   1.858ns{1}   (Maximum frequency: 538.213MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri May 06 10:32:17 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 132 MB



