# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../CS2022 Assignment 1.srcs/sources_1/new/mux2_16bit.vhd" \
"../../../../CS2022 Assignment 1.srcs/sim_1/new/mux2_16bit_tb.vhd" \

# Do not sort compile order
nosort
