Line 158: CPC ::: [CFN %d, Subfrm %d] DTX Configuration by higher layer
Line 159: CPC ::: UE_DTX_DRX_Enabled %d, UL_DTX_Active %d, UL_DTX_Active_Cfn %d, UE_DTX_DRX_Offset %d, CQI_DTX_TIMER %d, Inactivity_Threshold_for_UE_DTX_cycle_2 %d, UE_DTX_long_preamble_length %d
Line 162: CPC ::: UE_DTX_cycle_1 %d, UE_DTX_cycle_2 %d, UE_DPCCH_burst_1 %d, UE_DPCCH_burst_2 %d, Enabling_Delay %d, EDCH_TTI_Type %d
Line 165: CPC ::: CQI_Fb_cycle %d, CQI_rep %d, AckNack_rep %d, HS_offset %d, HARQ_pre_mode %d, MIMO_CQI %d
Line 168: CPC ::: m_inactivity_th = %d dtx_state = %d, m_tx_offset = %d m_DTXAdnRt = %d m_tx_SlotOffset = %d m_tx_offset2 = %d s_drx_offset = %d
Line 174: CPC ::: Wrong DTX Configuration , UL_DTX_Active %d
Line 195: CPC ::: [CFN %d, Subfrm %d] DTX Release by higher layer
Line 196: CPC ::: UE_DTX_DRX_Enabled %d, UL_DTX_Active %d
Line 200: CPC ::: Wrong DTX Release , UL_DTX_Active %d
Line 251: CPC:::Wrong UE_DTX_long_preamble_length %d
Line 301: CPC ::: Invalid EDCH TTI type !!!
Line 348: CPC::: DTX Order : apply_hs_subframe = %d hs_cnt = %d add_subframe = %d o_subframe = %d
Line 406: CPC:::[CFN = %d, Subframe = %d] Received DTX Activation Order!!!
Line 437: CPC:::[CFN = %d, Subframe = %d] Received DTX DeActivation Order!!!
Line 443: CPC::: DTX Order : DtxActive_Flag = %d order_type = %d order_dtx_cfn = %d order_dtx_subfrm = %d
Line 445: CPC ::: UE_DTX_DRX_Enabled %d, UL_DTX_Active %d, UL_DTX_Active_Cfn %d, UE_DTX_DRX_Offset %d, CQI_DTX_TIMER %d, Inactivity_Threshold_for_UE_DTX_cycle_2 %d, UE_DTX_long_preamble_length %d
Line 448: CPC ::: UE_DTX_cycle_1 %d, UE_DTX_cycle_2 %d, UE_DPCCH_burst_1 %d, UE_DPCCH_burst_2 %d, Enabling_Delay %d, EDCH_TTI_Type %d
Line 451: CPC ::: CQI_Fb_cycle %d, CQI_rep %d, AckNack_rep %d, HS_offset %d, HARQ_pre_mode %d, MIMO_CQI %d
Line 454: CPC ::: m_inactivity_th = %d dtx_state = %d, m_tx_offset = %d m_DTXAdnRt = %d m_tx_SlotOffset = %d m_tx_offset2 = %d s_drx_offset = %d
Line 476: CPC:::[CFN = %d, Subframe = %d] edch_on = 0x%x
Line 1471: CPC::: current_cfn = %d, current_slot = %d, applied_slot = %d
Line 1472: CPC::: Pattern = %d bDPCCH_C=0x%x, bDPCCH_D=0x%x, bDPCCH_Q=0x%x, bDPCCH_A=0x%x, CPC_DTX_REG = %d
Line 1500: CPC::: m_iInactCnt = %d m_iInactCntAfter = %d, m_iCycleValue = %d m_iCycleValueAfter = %d m_iCycleBefore_ES = %d m_bPattern_Hit_ES = %d, bPattern_Hit = %d
Line 1599: CPC::: preamble_length = %d
Line 1600: CPC::: cur_slot = %d frame = %d, subframe = %d edch_on = %d m_EDCH_Pattern_DSP = 0x%x
Line 2016: CPC ::: [CFN = %d, Subframe = %d] m_iCycleValue = %d, m_iCycleBefore = %d m_iInactCnt = %d m_bLongPreEn = %d
Line 2018: CPC ::: reg_cqi_en_M = %d, reg_cqi_rpt_M = %d Edch_ON = %d CQI_PRIORITY = %d CQI_DTX_TIMER = %d
Line 2036: DtxActive_Flag = %d, UL_DTX_Active_Cfn = %d m_bDTXOn_DSP = %d m_bHSDTXOn_DSP = %d
