/*
 * Copyright (c) 2025 Ambiq Micro Inc.
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#include <zephyr/drivers/pinctrl.h>
#include <zephyr/drivers/gpio.h>
#include <zephyr/kernel.h>
#include <soc.h>

#include <zephyr/logging/log.h>
#include <zephyr/irq.h>
#include <zephyr/drivers/i2s.h>

#include <am_mcu_apollo.h>

#define DT_DRV_COMPAT ambiq_i2s

LOG_MODULE_REGISTER(ambiq_i2s, LOG_LEVEL_ERR);

typedef int (*ambiq_i2s_pwr_func_t)(void);
#define PWRCTRL_MAX_WAIT_US 5

struct i2s_ambiq_data {
	void *i2s_handler;
	void *pdm_handler;
	void *mem_slab_buffer;
	struct k_mem_slab *mem_slab;
	void *i2s_dma_buf;
	struct k_sem tx_ready_sem;
	struct k_sem rx_done_sem;
	int inst_idx;
	uint32_t block_size;
	uint32_t sample_num;
	am_hal_i2s_config_t i2s_hal_cfg;
	am_hal_i2s_transfer_t i2s_transfer;
    struct i2s_config i2s_user_config;

	enum i2s_state i2s_state;
};

struct i2s_ambiq_cfg {
	void (*irq_config_func)(void);
	const struct pinctrl_dev_config *pcfg;
	ambiq_i2s_pwr_func_t pwr_func;
};

static am_hal_i2s_data_format_t i2s_data_format =
{
    .ePhase                   = AM_HAL_I2S_DATA_PHASE_SINGLE,

    .eChannelLenPhase1        = AM_HAL_I2S_FRAME_WDLEN_16BITS,
    .eChannelLenPhase2        = AM_HAL_I2S_FRAME_WDLEN_16BITS,
    .eSampleLenPhase1         = AM_HAL_I2S_SAMPLE_LENGTH_16BITS,
    .eSampleLenPhase2         = AM_HAL_I2S_SAMPLE_LENGTH_16BITS,

    .ui32ChannelNumbersPhase1 = 2,
    .ui32ChannelNumbersPhase2 = 0,
    .eDataDelay               = 0x1,
    .eDataJust                = AM_HAL_I2S_DATA_JUSTIFIED_LEFT,
};

static am_hal_i2s_io_signal_t i2s_io_config =
{
    .sFsyncPulseCfg = {
        .eFsyncPulseType = AM_HAL_I2S_FSYNC_PULSE_ONE_SUBFRAME,
    },
    .eFyncCpol = AM_HAL_I2S_IO_FSYNC_CPOL_LOW,
    .eTxCpol   = AM_HAL_I2S_IO_TX_CPOL_FALLING,
    .eRxCpol   = AM_HAL_I2S_IO_RX_CPOL_RISING,
};

static __aligned(32) struct {
	__aligned(32) uint32_t buf[CONFIG_I2S_DMA_TCB_BUFFER_SIZE]; // CONFIG_I2S_DMA_TCB_BUFFER_SIZE
								    // should be 2 x block_size
} i2s_dma_tcb_buf[DT_NUM_INST_STATUS_OKAY(DT_DRV_COMPAT)]
	__attribute__((__section__(".dtcm_data")));

static void i2s_ambiq_isr(const struct device *dev)
{
	uint32_t ui32Status;
	struct i2s_ambiq_data *data = dev->data;

	am_hal_i2s_interrupt_status_get(data->i2s_handler, &ui32Status, true);
	am_hal_i2s_interrupt_clear(data->i2s_handler, ui32Status);
	am_hal_i2s_interrupt_service(data->i2s_handler, ui32Status, &(data->i2s_hal_cfg));

	if (ui32Status & AM_HAL_I2S_INT_TXDMACPL) {
		k_sem_give(&data->tx_ready_sem);
	}
}

static int i2s_ambiq_init(const struct device *dev)
{
	struct i2s_ambiq_data *data = dev->data;
	const struct i2s_ambiq_cfg *config = dev->config;

	int ret = 0;

	ret = config->pwr_func();
    if (ret < 0) {
        LOG_ERR("Fail to power on I2S\n");
    }

    ret = pinctrl_apply_state(config->pcfg, PINCTRL_STATE_DEFAULT);
	if (ret < 0) {
		LOG_ERR("Fail to config I2S pins\n");
	}

	am_hal_i2s_initialize(data->inst_idx, &data->i2s_handler);
	am_hal_i2s_power_control(data->i2s_handler, AM_HAL_I2S_POWER_ON, false);

	data->i2s_state = I2S_STATE_NOT_READY;

	return 0;
}

static int i2s_ambiq_configure(const struct device *dev, enum i2s_dir dir, 
				struct i2s_config *i2s_config)
{
	struct i2s_ambiq_data *data = dev->data;
	const struct i2s_ambiq_cfg *config = dev->config;

	if (data->i2s_state != I2S_STATE_NOT_READY) {
		LOG_ERR("Cannot configure device");
		return -EBUSY;
	}

    data->i2s_hal_cfg.eData = &i2s_data_format;

    if(i2s_config->word_size == 16) {
        data->i2s_hal_cfg.eData->eChannelLenPhase1 = AM_HAL_I2S_FRAME_WDLEN_16BITS;
        data->i2s_hal_cfg.eData->eChannelLenPhase2 = AM_HAL_I2S_FRAME_WDLEN_16BITS;
        data->i2s_hal_cfg.eData->eSampleLenPhase1 = AM_HAL_I2S_SAMPLE_LENGTH_16BITS;
        data->i2s_hal_cfg.eData->eSampleLenPhase2 = AM_HAL_I2S_SAMPLE_LENGTH_16BITS;
        data->sample_num = i2s_config->block_size / 2;
    }
    else if(i2s_config->word_size == 24) {
        data->i2s_hal_cfg.eData->eChannelLenPhase1 = AM_HAL_I2S_FRAME_WDLEN_32BITS;
        data->i2s_hal_cfg.eData->eChannelLenPhase2 = AM_HAL_I2S_FRAME_WDLEN_32BITS;
        data->i2s_hal_cfg.eData->eSampleLenPhase1 = AM_HAL_I2S_SAMPLE_LENGTH_24BITS;
        data->i2s_hal_cfg.eData->eSampleLenPhase2 = AM_HAL_I2S_SAMPLE_LENGTH_24BITS;
        data->sample_num = i2s_config->block_size / 4;
    }
    if(i2s_config->word_size == 32) {
        data->i2s_hal_cfg.eData->eChannelLenPhase1 = AM_HAL_I2S_FRAME_WDLEN_32BITS;
        data->i2s_hal_cfg.eData->eChannelLenPhase2 = AM_HAL_I2S_FRAME_WDLEN_32BITS;
        data->i2s_hal_cfg.eData->eSampleLenPhase1 = AM_HAL_I2S_SAMPLE_LENGTH_32BITS;
        data->i2s_hal_cfg.eData->eSampleLenPhase2 = AM_HAL_I2S_SAMPLE_LENGTH_32BITS;
        data->sample_num = i2s_config->block_size / 4;
    }

    data->i2s_hal_cfg.eData->ui32ChannelNumbersPhase1 = i2s_config->channels;

    switch(i2s_config->format) {
        case I2S_FMT_DATA_FORMAT_LEFT_JUSTIFIED:
            data->i2s_hal_cfg.eData->eDataJust = AM_HAL_I2S_DATA_JUSTIFIED_LEFT;
            break;
        case I2S_FMT_DATA_FORMAT_RIGHT_JUSTIFIED:
            data->i2s_hal_cfg.eData->eDataJust = AM_HAL_I2S_DATA_JUSTIFIED_RIGHT;
            break;
        default:
            LOG_ERR("Unsupported data format %d", i2s_config->format);
            return -EINVAL;
            break;
    }

    if((i2s_config->options & I2S_OPT_FRAME_CLK_MASTER) == I2S_OPT_FRAME_CLK_MASTER) {
        data->i2s_hal_cfg.eMode = AM_HAL_I2S_IO_MODE_MASTER;
    }
    else {
        data->i2s_hal_cfg.eMode = AM_HAL_I2S_IO_MODE_SLAVE;
    }

    if(dir == I2S_DIR_TX) {
        data->i2s_hal_cfg.eXfer = AM_HAL_I2S_XFER_TX;
    }
    else if(dir == I2S_DIR_RX) {
        data->i2s_hal_cfg.eXfer = AM_HAL_I2S_XFER_RX;
    }
    else {
        LOG_ERR("Unsupported direction %d", dir);
        return -EINVAL;
    }
    
//    data->i2s_hal_cfg.eClock = eAM_HAL_I2S_CLKSEL_HFRC_750kHz;
    data->i2s_hal_cfg.eClock = eAM_HAL_I2S_CLKSEL_HFRC_1_5MHz;
    data->i2s_hal_cfg.eDiv3 = 1;
    data->i2s_hal_cfg.eASRC = 0;
    data->i2s_hal_cfg.eIO = &i2s_io_config;

    if(i2s_config->channels == 1) {
        // For 1 channel data, we need to set the Pulse Type to one bit clock
        // or half frame as AM_HAL_I2S_FSYNC_PULSE_HALF_FRAME_PERIOD.
        data->i2s_hal_cfg.eIO->sFsyncPulseCfg.eFsyncPulseType = AM_HAL_I2S_FSYNC_PULSE_ONE_BIT_CLOCK;
    }

	am_hal_i2s_configure(data->i2s_handler, &(data->i2s_hal_cfg));
    am_hal_i2s_enable(data->i2s_handler);
	config->irq_config_func();

	data->block_size = i2s_config->block_size;
	data->mem_slab = i2s_config->mem_slab;

    //
	// Configure DMA and target address.
	//
	data->i2s_transfer.ui32TxTotalCount = data->block_size / sizeof(uint32_t);  // I2S DMA buffer count is the number of 32-bit datawidth.
	data->i2s_transfer.ui32TxTargetAddr = (uint32_t)&(i2s_dma_tcb_buf[data->inst_idx].buf[0]);
	data->i2s_transfer.ui32TxTargetAddrReverse = (uint32_t)&(i2s_dma_tcb_buf[data->inst_idx].buf[data->sample_num]);

    memcpy(&(data->i2s_user_config), i2s_config, sizeof(struct i2s_config));

    data->i2s_state = I2S_STATE_READY;

	return 0;
}

static const struct i2s_config *i2s_ambiq_config_get(const struct device *dev, enum i2s_dir dir)
{
    struct i2s_ambiq_data *data = dev->data;

    if (data->i2s_state == I2S_STATE_NOT_READY) {
        return NULL;
    }

    return &(data->i2s_user_config);
}

static int i2s_ambiq_trigger(const struct device *dev, enum i2s_dir dir, enum i2s_trigger_cmd cmd)
{
	struct i2s_ambiq_data *data = dev->data;
    ARG_UNUSED(dir);

    LOG_DBG("Command: %d", cmd);
	switch (cmd) {
        case I2S_TRIGGER_STOP:
        case I2S_TRIGGER_DRAIN:
        case I2S_TRIGGER_DROP:
            if (data->i2s_state == I2S_STATE_RUNNING) {
                am_hal_i2s_disable(data->i2s_handler);
                data->i2s_state = I2S_STATE_READY;
            }
            break;

        case I2S_TRIGGER_START:
            if (data->i2s_state == I2S_STATE_READY ||
                data->i2s_state == I2S_STATE_STOPPING) {
                am_hal_i2s_enable(data->i2s_handler);
                am_hal_i2s_dma_configure(data->i2s_handler, &(data->i2s_hal_cfg), &(data->i2s_transfer));
                am_hal_i2s_dma_transfer_start(data->i2s_handler, &(data->i2s_hal_cfg));
                data->i2s_state = I2S_STATE_RUNNING;
            }
            break;

        default:
            LOG_ERR("Invalid command: %d", cmd);
            return -EINVAL;
	}

	return 0;
}

static int i2s_ambiq_write(const struct device *dev, void *buffer,
    size_t size)
{
    struct i2s_ambiq_data *data = dev->data;
    int ret;


    if ((data->i2s_state != I2S_STATE_RUNNING ) && (data->i2s_state != I2S_STATE_READY)) {
        LOG_ERR("Device is not ready or running");
        return -EIO;
    }

    ret = k_sem_take(&(data->tx_ready_sem), K_MSEC(100));

    uint32_t i2s_data_buf_ptr = am_hal_i2s_dma_get_buffer(data->i2s_handler, AM_HAL_I2S_XFER_TX);

    if(data->i2s_user_config.word_size == 16)
    {
        int16_t *i2s_data_buf_16bit = (int16_t *)i2s_data_buf_ptr;
        int16_t *data_buf = (int16_t *)buffer;
        for (int i = 0; i < data->sample_num; i++)
        {
            i2s_data_buf_16bit[i] = data_buf[i];
        }
    }
    else if((data->i2s_user_config.word_size == 24) || (data->i2s_user_config.word_size == 32))
    {
        int32_t *i2s_data_buf_32bit = (int32_t *)i2s_data_buf_ptr;
        int32_t *data_buf = (int32_t *)buffer;
        for (int i = 0; i < data->sample_num; i++)
        {
            i2s_data_buf_32bit[i] = data_buf[i];
        }
    }

    //
    // I2S DMA is 32-bit datawidth for each sample, so we need to invalidate 2x
    // block_size
    //
    am_hal_cachectrl_dcache_clean(&(am_hal_cachectrl_range_t){i2s_data_buf_ptr, data->block_size});

    k_mem_slab_free(data->mem_slab, buffer);

    return ret;
}


// Need to update this function later!!
static int i2s_ambiq_read(const struct device *dev, void **buffer,
			       size_t *size)
{
	struct i2s_ambiq_data *data = dev->data;
	int ret;

	if (data->i2s_state != I2S_STATE_RUNNING) {
		LOG_ERR("Device is not running");
		return -EIO;
	}

	ret = k_sem_take(&data->rx_done_sem, K_NO_WAIT);

	if (ret != 0) {
		LOG_DBG("No audio data to be read %d", ret);
	} else {
		ret = k_mem_slab_alloc(data->mem_slab, &data->mem_slab_buffer, K_NO_WAIT);

		uint32_t *i2s_data_buf = (uint32_t *)am_hal_i2s_dma_get_buffer(data->i2s_handler, AM_HAL_I2S_XFER_RX);

		//
		// I2S DMA is 32-bit datawidth for each sample, so we need to invalidate 2x
		// block_size
		//
		am_hal_cachectrl_dcache_invalidate(&(am_hal_cachectrl_range_t){(uint32_t)i2s_data_buf, data->block_size * 2}, false);

		//
		// Re-arrange data
		//
		uint8_t *temp1 = (uint8_t *)data->mem_slab_buffer;
		for (uint32_t i = 0; i < data->sample_num; i++) {
			temp1[2 * i] = (i2s_data_buf[i] & 0xFF00) >> 8U;
			temp1[2 * i + 1] = (i2s_data_buf[i] & 0xFF0000) >> 16U;
		}
		*buffer = temp1;

		// LOG_DBG("Released buffer %p", *buffer);

		*size = data->block_size;
	}

	return ret;
}

static DEVICE_API(i2s, i2s_ambiq_driver_api) = {
	.configure = i2s_ambiq_configure,
	.read = i2s_ambiq_read,
	.write = i2s_ambiq_write,
	.config_get = i2s_ambiq_config_get,
	.trigger = i2s_ambiq_trigger,
};

#define AMBIQ_I2S_DEFINE(n)                                                                        \
	PINCTRL_DT_INST_DEFINE(n);                                                                 \
	static int pwr_on_ambiq_i2s_##n(void)                                                      \
	{                                                                                          \
		uint32_t addr = DT_REG_ADDR(DT_INST_PHANDLE(n, ambiq_pwrcfg)) +                    \
				DT_INST_PHA(n, ambiq_pwrcfg, offset);                              \
		sys_write32((sys_read32(addr) | DT_INST_PHA(n, ambiq_pwrcfg, mask)), addr);        \
		k_busy_wait(PWRCTRL_MAX_WAIT_US);                                                  \
		return 0;                                                                          \
	}                                                                                          \
	static void i2s_irq_config_func_##n(void)                                                  \
	{                                                                                          \
		IRQ_CONNECT(DT_INST_IRQN(n), DT_INST_IRQ(n, priority), i2s_ambiq_isr,         \
			    DEVICE_DT_INST_GET(n), 0);                                             \
		irq_enable(DT_INST_IRQN(n));                                                       \
	}                                                                                          \
	static struct i2s_ambiq_data i2s_ambiq_data##n = {                               \
		.tx_ready_sem = Z_SEM_INITIALIZER(i2s_ambiq_data##n.tx_ready_sem, 1, 1),      \
		.inst_idx = n,                                                                     \
		.block_size = 0,                                                                   \
		.sample_num = 0,                                                                   \
		.i2s_state = I2S_STATE_NOT_READY,                                                   \
	};                                                                                         \
	static const struct i2s_ambiq_cfg i2s_ambiq_cfg##n = {                           \
		.pcfg = PINCTRL_DT_INST_DEV_CONFIG_GET(n),                                         \
		.irq_config_func = i2s_irq_config_func_##n,                                        \
		.pwr_func = pwr_on_ambiq_i2s_##n,                                                  \
	};                                                                                         \
	DEVICE_DT_INST_DEFINE(n, i2s_ambiq_init, NULL, &i2s_ambiq_data##n,               \
			      &i2s_ambiq_cfg##n, POST_KERNEL,                                 \
			      CONFIG_I2S_INIT_PRIORITY, &i2s_ambiq_driver_api);

DT_INST_FOREACH_STATUS_OKAY(AMBIQ_I2S_DEFINE)
