$date
	Sat Oct 22 21:12:58 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#199472
b101 !
1"
#199474
b101 &
b101 %
1$
#199475
0"
#199478
b10000 &
b10000 %
#199482
b1000 &
b1000 %
#199486
b100 &
b100 %
#199490
b10 &
b10 %
#199494
b1 &
1#
b1 %
#199498
b0 &
b0 %
0#
0$
#1162378
b10001 &
b10001 %
1$
b10001 !
1"
#1162379
0"
#1162382
b110100 &
b110100 %
#1162386
b11010 &
b11010 %
#1162390
b1101 &
b1101 %
#1162394
b101000 &
b101000 %
#1162398
b10100 &
b10100 %
#1162402
b1010 &
b1010 %
#1162406
b101 &
b101 %
#1162410
b10000 &
b10000 %
#1162414
b1000 &
b1000 %
#1162418
b100 &
b100 %
#1162422
b10 &
b10 %
#1162426
b1 &
b1 %
1#
#1162430
b0 &
0#
b0 %
0$
#2235664
b11101 !
1"
#2235666
b11101 &
b11101 %
1$
#2235667
0"
#2235670
b1011000 &
b1011000 %
#2235674
b101100 &
b101100 %
#2235678
b10110 &
b10110 %
#2235682
b1011 &
b1011 %
#2235686
b100010 &
b100010 %
#2235690
b10001 &
b10001 %
#2235694
b110100 &
b110100 %
#2235698
b11010 &
b11010 %
#2235702
b1101 &
b1101 %
#2235706
b101000 &
b101000 %
#2235710
b10100 &
b10100 %
#2235714
b1010 &
b1010 %
#2235718
b101 &
b101 %
#2235722
b10000 &
b10000 %
#2235726
b1000 &
b1000 %
#2235730
b100 &
b100 %
#2235734
b10 &
b10 %
#2235738
b1 &
b1 %
1#
#2235742
b0 &
0#
b0 %
0$
#4500012
