cp_hqd_eop_base_addr_lo	,	V_72
mmSDMA0_RLC0_RB_CNTL	,	V_116
mmCPC_INT_CNTL	,	V_33
mmCP_HQD_ACTIVE	,	V_107
mmSH_MEM_BASES	,	V_24
upper_32_bits	,	F_28
msleep	,	F_32
get_fw_version	,	F_42
cik_sdma_rlc_registers	,	V_35
QUEUEID	,	F_7
cp_mqd_base_addr_hi	,	V_47
cntl_val	,	V_132
mmSH_MEM_APE1_BASE	,	V_22
shadow_wptr	,	V_40
cp_hqd_cntl_stack_offset	,	V_90
cp_hqd_pq_rptr_report_addr_hi	,	V_65
cp_hqd_wg_state_offset	,	V_94
CP_HQD_ACTIVE__ACTIVE_MASK	,	V_121
kgd_set_pasid_vmid_mapping	,	F_15
vmid	,	V_9
__user	,	T_3
mmCP_MQD_BASE_ADDR	,	V_44
mmCP_HQD_PQ_RPTR_REPORT_ADDR_HI	,	V_64
watch_point_id	,	V_131
mmCP_HQD_CTX_SAVE_SIZE	,	V_95
SDMA0_STATUS_REG__RB_CMD_IDLE__SHIFT	,	V_124
cp_hqd_eop_wptr_mem	,	V_104
get_atc_vmid_pasid_mapping_valid	,	F_34
kgd_hqd_sdma_destroy	,	F_33
valid_wptr	,	V_41
adev	,	V_10
pr_err	,	F_31
VMID	,	F_6
uint8_t	,	T_4
mmCP_HQD_EOP_EVENTS	,	V_81
queue_address	,	V_109
reset_type	,	V_118
mmCP_HQD_IB_CONTROL	,	V_97
cp_hqd_eop_rptr	,	V_78
cp_hqd_dequeue_request	,	V_100
mmVM_INVALIDATE_REQUEST	,	V_130
VI_PIPE_PER_MEC	,	V_16
hpd_size	,	V_31
RREG32	,	F_16
mutex_unlock	,	F_11
mmCP_HQD_CNTL_STACK_OFFSET	,	V_89
kgd_hqd_sdma_is_occupied	,	F_29
cp_mqd_control	,	V_43
mmATC_VMID0_PASID_MAPPING	,	V_28
uint32_t	,	T_1
ce_fw	,	V_155
m	,	V_36
KGD_ENGINE_SDMA2	,	V_166
KGD_ENGINE_SDMA1	,	V_162
mmSQ_CMD	,	V_140
cp_hqd_pq_base_hi	,	V_61
kgd_dev	,	V_4
cp_hqd_eop_wptr	,	V_80
mutex_lock	,	F_8
mec_fw	,	V_157
pasid_mapping	,	V_26
mmCP_MQD_BASE_ADDR_HI	,	V_46
kgd_init_interrupts	,	F_19
kgd_hqd_destroy	,	F_30
cp_hqd_eop_base_addr_hi	,	V_74
release_queue	,	F_13
kgd_hqd_load	,	F_23
ucode_version	,	V_168
kgd	,	V_5
sdma_base_addr	,	V_114
mmCP_HQD_EOP_WPTR	,	V_79
cp_hqd_eop_done_events	,	V_82
mmCP_HQD_EOP_DONES	,	V_105
KGD_ENGINE_MEC2	,	V_158
KGD_ENGINE_MEC1	,	V_156
mmCP_HQD_PERSISTENT_STATE	,	V_50
act	,	V_110
mmSDMA0_RLC0_DOORBELL	,	V_125
get_sdma_mqd	,	F_22
mmCP_HQD_EOP_WPTR_MEM	,	V_103
reg	,	V_129
cp_hqd_ctx_save_base_addr_hi	,	V_86
MEID	,	F_5
mmSDMA0_RLC0_CONTEXT_STATUS	,	V_123
sh_mem_config	,	V_17
retval	,	V_111
mmCP_HQD_DEQUEUE_REQUEST	,	V_99
mmCP_HQD_EOP_BASE_ADDR_HI	,	V_73
mmGRBM_GFX_INDEX	,	V_139
cp_hqd_persistent_state	,	V_51
kgd_address_watch_get_offset	,	F_41
get_sdma_base_addr	,	F_20
mmCP_HQD_PQ_RPTR_REPORT_ADDR	,	V_62
WREG32	,	F_9
mmSRBM_GFX_CNTL	,	V_13
cp_hqd_eop_control	,	V_76
BUG_ON	,	F_43
get_atc_vmid_pasid_mapping_pasid	,	F_35
sh_mem_bases	,	V_20
cp_hqd_pq_control	,	V_68
timeout	,	V_119
fw	,	V_165
common	,	V_167
mmCP_HQD_CTX_SAVE_CONTROL	,	V_87
cp_hqd_cntl_stack_size	,	V_92
kgd_program_sh_mem_settings	,	F_14
vi_mqd	,	V_37
cp_hqd_ctx_save_control	,	V_88
KGD_ENGINE_PFP	,	V_149
KGD_ENGINE_CE	,	V_154
CP_INT_CNTL_RING0__TIME_STAMP_INT_ENABLE_MASK	,	V_34
mmCP_HQD_EOP_RPTR	,	V_77
cp_hqd_quantum	,	V_57
mmCP_HQD_EOP_CONTROL	,	V_75
cp_hqd_error	,	V_102
mmIH_VMID_0_LUT	,	V_30
hdr	,	V_148
me_fw	,	V_153
cp_hqd_pq_base_lo	,	V_59
cp_hqd_pq_doorbell_control	,	V_70
uint64_t	,	T_2
addr_lo	,	V_134
pfp_fw	,	V_151
amdgpu_amdkfd_gfx_8_0_get_functions	,	F_1
INSTANCE_BROADCAST_WRITES	,	V_142
SDMA0_RLC0_RB_CNTL__RB_ENABLE_MASK	,	V_117
pipe_id	,	V_14
mmSH_MEM_APE1_LIMIT	,	V_23
cp_hqd_ctx_save_size	,	V_96
KGD_ENGINE_ME	,	V_152
cp_hqd_ctx_save_base_addr_lo	,	V_84
mmSDMA0_RLC0_RB_WPTR	,	V_127
kfd2kgd	,	V_2
wptr	,	V_39
sdma_rlc_rb_cntl	,	V_115
mmSH_MEM_CONFIG	,	V_21
cp_hqd_pipe_priority	,	V_53
KGD_ENGINE_RLC	,	V_160
mmCP_HQD_PQ_WPTR	,	V_66
mmSDMA0_RLC0_RB_RPTR	,	V_126
cp_hqd_ib_control	,	V_98
gfx_index_val	,	V_135
write_vmid_invalidate_request	,	F_36
mqd	,	V_38
cp_hqd_queue_priority	,	V_55
mmCP_HQD_WG_STATE_OFFSET	,	V_93
mmCP_HQD_EOP_BASE_ADDR	,	V_71
SH_BROADCAST_WRITES	,	V_143
mmCP_HQD_VMID	,	V_48
mmCP_MQD_CONTROL	,	V_42
low	,	V_112
get_mqd	,	F_21
mmCP_HQD_CNTL_STACK_SIZE	,	V_91
kgd_hqd_is_occupied	,	F_26
ETIME	,	V_122
cp_hqd_pq_rptr_report_addr_lo	,	V_63
kgd_address_watch_execute	,	F_38
pasid	,	V_25
mmCP_HQD_PQ_CONTROL	,	V_67
kgd_init_pipeline	,	F_18
mmCP_HQD_CTX_SAVE_BASE_ADDR_HI	,	V_85
reg_offset	,	V_145
mmCP_HQD_ERROR	,	V_101
gfx	,	V_150
mmCP_HQD_PQ_BASE	,	V_58
sq_cmd	,	V_136
queue	,	V_8
copy_from_user	,	F_24
instance	,	V_164
data	,	V_137
grbm_idx_mutex	,	V_138
GRBM_GFX_INDEX	,	V_141
kfd2kgd_calls	,	V_1
lower_32_bits	,	F_27
sdma	,	V_163
cp_mqd_base_addr_lo	,	V_45
kgd_engine_type	,	V_146
high	,	V_113
hpd_gpu_addr	,	V_32
kgd_hqd_sdma_load	,	F_25
addr_hi	,	V_133
pipe	,	V_7
queue_id	,	V_15
REG_SET_FIELD	,	F_40
SE_BROADCAST_WRITES	,	V_144
unlock_srbm	,	F_10
sh_mem_ape1_limit	,	V_19
mec2_fw	,	V_159
mmATC_VMID_PASID_MAPPING_UPDATE_STATUS	,	V_29
get_amdgpu_device	,	F_2
sh_mem_ape1_base	,	V_18
uint16_t	,	T_5
kgd_wave_control_execute	,	F_39
mmSDMA0_RLC0_RB_BASE	,	V_128
mmCP_HQD_QUEUE_PRIORITY	,	V_54
cp_hqd_eop_dones	,	V_106
mmCP_HQD_PIPE_PRIORITY	,	V_52
mmCP_HQD_QUANTUM	,	V_56
cp_hqd_active	,	V_108
cp_hqd_vmid	,	V_49
"kfd: cp queue preemption time out (%dms)\n"	,	L_1
mec	,	V_6
rlc_fw	,	V_161
kgd_address_watch_disable	,	F_37
ATC_VMID0_PASID_MAPPING__VALID_MASK	,	V_27
value	,	V_11
amdgpu_device	,	V_3
mmCP_HQD_PQ_BASE_HI	,	V_60
temp	,	V_120
mmCP_HQD_PQ_DOORBELL_CONTROL	,	V_69
PIPEID	,	F_4
amdgpu_firmware_header	,	V_147
mmCP_HQD_CTX_SAVE_BASE_ADDR_LO	,	V_83
srbm_mutex	,	V_12
lock_srbm	,	F_3
acquire_queue	,	F_12
cpu_relax	,	F_17
