#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000002a7cfab9700 .scope module, "i2c_controller" "i2c_controller" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 7 "slave_address";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /INPUT 1 "rw";
    .port_info 6 /INPUT 1 "repeated_start_cond";
    .port_info 7 /INPUT 1 "sda_in";
    .port_info 8 /INPUT 1 "scl_in";
    .port_info 9 /OUTPUT 1 "sda_out";
    .port_info 10 /OUTPUT 1 "scl_out";
P_000002a7cfa924d0 .param/l "ADDRESS_ACK" 1 2 17, +C4<00000000000000000000000000000011>;
P_000002a7cfa92508 .param/l "IDLE" 1 2 14, +C4<00000000000000000000000000000000>;
P_000002a7cfa92540 .param/l "READ_ACK" 1 2 21, +C4<00000000000000000000000000000111>;
P_000002a7cfa92578 .param/l "READ_DATA" 1 2 20, +C4<00000000000000000000000000000110>;
P_000002a7cfa925b0 .param/l "START" 1 2 15, +C4<00000000000000000000000000000001>;
P_000002a7cfa925e8 .param/l "STOP" 1 2 22, +C4<00000000000000000000000000001000>;
P_000002a7cfa92620 .param/l "WRITE_ACK" 1 2 19, +C4<00000000000000000000000000000101>;
P_000002a7cfa92658 .param/l "WRITE_ADDRESS" 1 2 16, +C4<00000000000000000000000000000010>;
P_000002a7cfa92690 .param/l "WRITE_DATA" 1 2 18, +C4<00000000000000000000000000000100>;
L_000002a7cfc69b00 .functor BUFZ 1, v000002a7cfb32130_0, C4<0>, C4<0>, C4<0>;
v000002a7cfac08d0_0 .net *"_ivl_0", 31 0, L_000002a7cfb32450;  1 drivers
L_000002a7cfb330e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002a7cfac0c90_0 .net *"_ivl_11", 0 0, L_000002a7cfb330e8;  1 drivers
L_000002a7cfb33130 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002a7cfac0330_0 .net/2u *"_ivl_12", 1 0, L_000002a7cfb33130;  1 drivers
v000002a7cfac0970_0 .net *"_ivl_14", 1 0, L_000002a7cfb32630;  1 drivers
L_000002a7cfb33058 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a7cfac0d30_0 .net *"_ivl_3", 30 0, L_000002a7cfb33058;  1 drivers
L_000002a7cfb330a0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002a7cfac0010_0 .net/2u *"_ivl_4", 31 0, L_000002a7cfb330a0;  1 drivers
v000002a7cfabfe30_0 .net *"_ivl_6", 0 0, L_000002a7cfb31050;  1 drivers
v000002a7cfabfed0_0 .net *"_ivl_8", 1 0, L_000002a7cfb30d30;  1 drivers
o000002a7cfadf138 .functor BUFZ 1, C4<z>; HiZ drive
v000002a7cfac03d0_0 .net "clk", 0 0, o000002a7cfadf138;  0 drivers
v000002a7cfabff70_0 .var "counter", 2 0;
v000002a7cfac00b0_0 .var "counter2", 7 0;
v000002a7cfac0470_0 .var "current_state", 2 0;
o000002a7cfadf1f8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000002a7cfac0bf0_0 .net "data_in", 7 0, o000002a7cfadf1f8;  0 drivers
o000002a7cfadf228 .functor BUFZ 1, C4<z>; HiZ drive
v000002a7cfac0150_0 .net "enable", 0 0, o000002a7cfadf228;  0 drivers
v000002a7cfac06f0_0 .var "i2c_clk", 0 0;
v000002a7cfac0ab0_0 .var "next_state", 3 0;
o000002a7cfadf2b8 .functor BUFZ 1, C4<z>; HiZ drive
v000002a7cfac0b50_0 .net "repeated_start_cond", 0 0, o000002a7cfadf2b8;  0 drivers
o000002a7cfadf2e8 .functor BUFZ 1, C4<z>; HiZ drive
v000002a7cfac0790_0 .net "rst_n", 0 0, o000002a7cfadf2e8;  0 drivers
o000002a7cfadf318 .functor BUFZ 1, C4<z>; HiZ drive
v000002a7cfac01f0_0 .net "rw", 0 0, o000002a7cfadf318;  0 drivers
v000002a7cfac0290_0 .var "saved_addr", 7 0;
v000002a7cfac0510_0 .var "saved_data", 7 0;
v000002a7cfac05b0_0 .var "scl_enable", 0 0;
o000002a7cfadf3d8 .functor BUFZ 1, C4<z>; HiZ drive
v000002a7cfac0650_0 .net "scl_in", 0 0, o000002a7cfadf3d8;  0 drivers
v000002a7cfac0a10_0 .net "scl_out", 0 0, L_000002a7cfb31d70;  1 drivers
o000002a7cfadf438 .functor BUFZ 1, C4<z>; HiZ drive
v000002a7cfb312d0_0 .net "sda_in", 0 0, o000002a7cfadf438;  0 drivers
v000002a7cfb319b0_0 .var "sda_in_check", 0 0;
v000002a7cfb32130_0 .var "sda_o", 0 0;
v000002a7cfb323b0_0 .net "sda_out", 0 0, L_000002a7cfc69b00;  1 drivers
o000002a7cfadf4f8 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v000002a7cfb329f0_0 .net "slave_address", 6 0, o000002a7cfadf4f8;  0 drivers
E_000002a7cfabe0f0 .event posedge, v000002a7cfac03d0_0;
E_000002a7cfabea70/0 .event anyedge, v000002a7cfac0470_0, v000002a7cfac0150_0, v000002a7cfabff70_0, v000002a7cfb319b0_0;
E_000002a7cfabea70/1 .event anyedge, v000002a7cfac01f0_0, v000002a7cfac0b50_0;
E_000002a7cfabea70 .event/or E_000002a7cfabea70/0, E_000002a7cfabea70/1;
E_000002a7cfabde30 .event posedge, v000002a7cfac06f0_0;
E_000002a7cfabdfb0/0 .event negedge, v000002a7cfac0790_0;
E_000002a7cfabdfb0/1 .event posedge, v000002a7cfac06f0_0;
E_000002a7cfabdfb0 .event/or E_000002a7cfabdfb0/0, E_000002a7cfabdfb0/1;
L_000002a7cfb32450 .concat [ 1 31 0 0], v000002a7cfac05b0_0, L_000002a7cfb33058;
L_000002a7cfb31050 .cmp/eq 32, L_000002a7cfb32450, L_000002a7cfb330a0;
L_000002a7cfb30d30 .concat [ 1 1 0 0], v000002a7cfac06f0_0, L_000002a7cfb330e8;
L_000002a7cfb32630 .functor MUXZ 2, L_000002a7cfb33130, L_000002a7cfb30d30, L_000002a7cfb31050, C4<>;
L_000002a7cfb31d70 .part L_000002a7cfb32630, 0, 1;
    .scope S_000002a7cfab9700;
T_0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002a7cfabff70_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a7cfac06f0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002a7cfac00b0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a7cfb319b0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_000002a7cfab9700;
T_1 ;
    %wait E_000002a7cfabe0f0;
    %load/vec4 v000002a7cfac00b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v000002a7cfac06f0_0;
    %inv;
    %assign/vec4 v000002a7cfac06f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002a7cfac00b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002a7cfac00b0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000002a7cfac00b0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002a7cfab9700;
T_2 ;
    %wait E_000002a7cfabdfb0;
    %load/vec4 v000002a7cfac0790_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002a7cfac0470_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002a7cfac0ab0_0;
    %pad/u 3;
    %assign/vec4 v000002a7cfac0470_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002a7cfab9700;
T_3 ;
    %wait E_000002a7cfabdfb0;
    %load/vec4 v000002a7cfac0790_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000002a7cfabff70_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002a7cfac0470_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v000002a7cfac0470_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v000002a7cfac0470_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v000002a7cfabff70_0;
    %subi 1, 0, 3;
    %assign/vec4 v000002a7cfabff70_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002a7cfab9700;
T_4 ;
    %wait E_000002a7cfabde30;
    %load/vec4 v000002a7cfac0ab0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v000002a7cfac0ab0_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v000002a7cfac0ab0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a7cfb319b0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a7cfb319b0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002a7cfab9700;
T_5 ;
    %wait E_000002a7cfabea70;
    %load/vec4 v000002a7cfac0470_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002a7cfac0ab0_0, 0, 4;
    %jmp T_5.9;
T_5.0 ;
    %load/vec4 v000002a7cfac0150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002a7cfac0ab0_0, 0, 4;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002a7cfac0ab0_0, 0, 4;
T_5.11 ;
    %jmp T_5.9;
T_5.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002a7cfac0ab0_0, 0, 4;
    %jmp T_5.9;
T_5.2 ;
    %load/vec4 v000002a7cfabff70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.12, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000002a7cfac0ab0_0, 0, 4;
T_5.12 ;
    %jmp T_5.9;
T_5.3 ;
    %load/vec4 v000002a7cfb319b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.14, 4;
    %load/vec4 v000002a7cfac01f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.16, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000002a7cfac0ab0_0, 0, 4;
    %jmp T_5.17;
T_5.16 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000002a7cfac0ab0_0, 0, 4;
T_5.17 ;
    %jmp T_5.15;
T_5.14 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000002a7cfac0ab0_0, 0, 4;
T_5.15 ;
    %jmp T_5.9;
T_5.4 ;
    %load/vec4 v000002a7cfabff70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.18, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000002a7cfac0ab0_0, 0, 4;
T_5.18 ;
    %jmp T_5.9;
T_5.5 ;
    %load/vec4 v000002a7cfb319b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.20, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000002a7cfac0ab0_0, 0, 4;
T_5.20 ;
    %jmp T_5.9;
T_5.6 ;
    %load/vec4 v000002a7cfabff70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.22, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000002a7cfac0ab0_0, 0, 4;
T_5.22 ;
    %jmp T_5.9;
T_5.7 ;
    %load/vec4 v000002a7cfac0150_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.24, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000002a7cfac0ab0_0, 0, 4;
    %jmp T_5.25;
T_5.24 ;
    %load/vec4 v000002a7cfac0150_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.26, 4;
    %load/vec4 v000002a7cfac0b50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.28, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000002a7cfac0ab0_0, 0, 4;
    %jmp T_5.29;
T_5.28 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002a7cfac0ab0_0, 0, 4;
T_5.29 ;
T_5.26 ;
T_5.25 ;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000002a7cfab9700;
T_6 ;
    %wait E_000002a7cfabe0f0;
    %load/vec4 v000002a7cfac0470_0;
    %pad/u 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %jmp T_6.9;
T_6.0 ;
    %load/vec4 v000002a7cfac06f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000002a7cfac0150_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a7cfb32130_0, 0;
    %load/vec4 v000002a7cfb329f0_0;
    %load/vec4 v000002a7cfac01f0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002a7cfac0290_0, 0;
    %load/vec4 v000002a7cfac0bf0_0;
    %assign/vec4 v000002a7cfac0510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a7cfac05b0_0, 0;
T_6.10 ;
    %jmp T_6.9;
T_6.1 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000002a7cfabff70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a7cfb32130_0, 0;
    %jmp T_6.9;
T_6.2 ;
    %load/vec4 v000002a7cfac06f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.12, 4;
    %load/vec4 v000002a7cfac0290_0;
    %load/vec4 v000002a7cfabff70_0;
    %part/u 1;
    %assign/vec4 v000002a7cfb32130_0, 0;
T_6.12 ;
    %jmp T_6.9;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a7cfb32130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a7cfac05b0_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000002a7cfabff70_0, 0;
    %jmp T_6.9;
T_6.4 ;
    %load/vec4 v000002a7cfac0510_0;
    %load/vec4 v000002a7cfabff70_0;
    %part/u 1;
    %assign/vec4 v000002a7cfb32130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a7cfac05b0_0, 0;
    %jmp T_6.9;
T_6.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a7cfb32130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a7cfac05b0_0, 0;
    %jmp T_6.9;
T_6.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a7cfb32130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a7cfac05b0_0, 0;
    %jmp T_6.9;
T_6.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a7cfb32130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a7cfac05b0_0, 0;
    %jmp T_6.9;
T_6.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a7cfb32130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a7cfac05b0_0, 0;
    %jmp T_6.9;
T_6.9 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "controller.v";
