// Seed: 3439743454
module module_0 ();
endmodule
module module_1 (
    input supply1 id_0,
    output wor id_1,
    output supply1 id_2,
    input wand id_3,
    input wor id_4,
    output wor id_5,
    input uwire id_6,
    input supply1 id_7,
    output tri0 id_8,
    output logic id_9,
    input wor id_10
);
  initial id_9 <= 1;
  module_0 modCall_1 ();
  logic id_12;
endmodule
program module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9[-1 : 1],
    id_10,
    id_11[-1 : 1],
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  inout wire id_15;
  module_0 modCall_1 ();
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  output logic [7:0] id_11;
  output wire id_10;
  input logic [7:0] id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
endprogram
