// Seed: 2495061731
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  id_9(
      -1, ~id_7, id_3
  );
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    output tri id_2,
    output supply0 id_3,
    input wire id_4,
    input wire id_5,
    input wire id_6,
    input wor id_7,
    output supply1 id_8,
    input tri1 id_9,
    input supply0 id_10,
    input tri1 id_11,
    input tri0 id_12
);
  wire  id_14;
  wire  id_15;
  int   id_16;
  wire  id_17;
  tri   id_18;
  wor   id_19 = id_9;
  wire  id_20;
  uwire id_21, id_22 = 1;
  module_0 modCall_1 (
      id_20,
      id_17,
      id_20,
      id_18,
      id_15,
      id_21,
      id_22,
      id_17
  );
  initial id_18 = -1;
endmodule
