$date
<<< HEAD
	Thu Dec 03 22:15:31 2020
=======
	Thu Dec 03 01:36:37 2020
>>>>>>> 3294f9e5d3c467e46dfd0ca964d063eb1f41de5f
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_alu $end
$var wire 1 ! zero $end
$var wire 8 " resultado [7:0] $end
$var reg 8 # a [7:0] $end
$var reg 8 $ b [7:0] $end
$var reg 4 % opcode [3:0] $end
$var integer 32 & i [31:0] $end
$scope module test_unit $end
$var wire 8 ' a [7:0] $end
$var wire 8 ( b [7:0] $end
$var wire 4 ) opcode [3:0] $end
$var wire 8 * resultado [7:0] $end
$var wire 1 ! zero $end
$var wire 9 + tmp [8:0] $end
$var reg 8 , ALU_Result [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000 ,
b1100 +
b1000 *
b1 )
b10 (
b1010 '
b0 &
b1 %
b10 $
b1010 #
b1000 "
0!
$end
#10
b10100 "
b10100 *
b10100 ,
b10 %
b10 )
b1 &
#20
b101 "
b101 *
b101 ,
b11 %
b11 )
b10 &
#30
b10100 "
b10100 *
b10100 ,
b100 %
b100 )
b11 &
#40
b101 "
b101 *
b101 ,
b101 %
b101 )
b100 &
#50
b10100 "
b10100 *
b10100 ,
b110 %
b110 )
b101 &
#60
b101 "
b101 *
b101 ,
b111 %
b111 )
b110 &
#70
b10 "
b10 *
b10 ,
b1000 %
b1000 )
b111 &
#80
b1010 "
b1010 *
b1010 ,
b1001 %
b1001 )
b1000 &
#90
<<< HEAD
=======
<<< HEAD
>>>>>>> 3294f9e5d3c467e46dfd0ca964d063eb1f41de5f
b1000 "
b1000 *
b1000 ,
b1010 %
b1010 )
b1001 &
#100
b11110101 "
b11110101 *
b11110101 ,
b1011 %
b1011 )
b1010 &
#110
b11111101 "
b11111101 *
b11111101 ,
b1100 %
b1100 )
b1011 &
#120
b11110111 "
b11110111 *
b11110111 ,
b1101 %
b1101 )
b1100 &
#130
b1 "
b1 *
b1 ,
b1110 %
b1110 )
b1101 &
#140
b0 "
b0 *
b0 ,
b1111 %
b1111 )
b1110 &
#150
b1100 "
b1100 *
b1100 ,
b0 %
b0 )
b1111 &
#160
<<< HEAD
=======
b10000 &
=======
>>>>>>> 3294f9e5d3c467e46dfd0ca964d063eb1f41de5f
1!
b0 "
b0 *
b0 ,
b1010 $
b1010 (
b100000000 +
b11110110 #
b11110110 '
<<< HEAD
b10000 &
=======
b1001 &
>>>>>>> 3e16256713578cabe13a5e43ecb01cea6d106d5a
>>>>>>> 3294f9e5d3c467e46dfd0ca964d063eb1f41de5f
