{
    "memspec": {
        "memarchitecturespec": {
            "burstLength": 16,
            "maxBurstLength": 32,
            "dataRate": 2,
            "nbrOfBanks": 16,
            "nbrOfBankGroups": 8,
            "nbrOfBanksPerGroup": 2,
            "bankGroupMode": 0,
            "wckCkRatio": 4,
            "nbrOfColumns": 1024,
            "nbrOfRanks": 1,
            "nbrOfRows": 65536,
            "width": 16,
            "nbrOfDevices": 1,
            "nbrOfChannels": 1
        },
        "memoryId": "JEDEC_LPDDR5-6400",
        "memoryType": "LPDDR5",
        "mempowerspec": {
            "idd0": 3.5,
            "idd02": 45.0,
            "idd2n": 2.0,
            "idd2n2": 27.0,
            "idd2p": 1.2,
            "idd2p2": 3.0,
            "idd3n": 2.25,
            "idd3n2": 30.0,
            "idd3p": 1.2,
            "idd3p2": 9.0,
            "idd4r": 2.25,
            "idd4r2": 275.0,
            "idd4w": 2.25,
            "idd4w2": 210.0,
            "idd5": 10.0,
            "idd52": 90.0,
            "idd6": 0.3,
            "idd62": 0.5,
            "vdd": 1.8,
            "vdd2": 1.05,
            "vddq": 0.5
        },
        "memtimingspec": {
            "clkMhz": 1600,
            "RCD": 18,
            "RAS": 42,
            "RPPB": 18,
            "RPAB": 21,
            "RC": 60,
            "RRD": 8,
            "FAW": 32,
            "CCD": 8,
            "CCD_L": 8,
            "CCD_S": 4,
            "WTR": 12,
            "WTR_L": 12,
            "WTR_S": 6,
            "RL": 16,
            "WL": 8,
            "RTP": 8,
            "WR": 18,
            "WPRE": 2,
            "RPRE": 2,
            "RPST": 1,
            "DQSCK": 3,
            "DQSS": 1,
            "DQS2DQ": 1,
            "REFI": 3904,
            "REFIPB": 244,
            "RFCAB": 280,
            "RFCPB": 140,
            "PBR2PBR": 90,
            "PBR2ACT": 140,
            "CKE": 8,
            "XP": 8,
            "XSR": 300,
            "SR": 15,
            "CMDCKE": 3,
            "ESCKE": 3,
            "PPD": 4,
            "RTRS": 2,
            "CCDMW": 16
        }
    }
}
