---
layout: post
title: "verilog检测10010序列"
date: 2025-03-16 21:37:33 +08:00
description: "/syte 1//    if(!rst_n)//    else//////    if(!rst_n)//    else//if(!rst_n)elseIDLE:elseS0:elseS1:elseS2:elseS3:elseS4:elsedefault:endcaseendmodule。"
keywords: "verilog检测10010序列"
categories: ['未分类']
tags: ['笔记']
artid: "138258279"
image:
    path: https://api.vvhan.com/api/bing?rand=sj&artid=138258279
    alt: "verilog检测10010序列"
render_with_liquid: false
featuredImage: https://bing.ee123.net/img/rand?artid=138258279
featuredImagePreview: https://bing.ee123.net/img/rand?artid=138258279
cover: https://bing.ee123.net/img/rand?artid=138258279
image: https://bing.ee123.net/img/rand?artid=138258279
img: https://bing.ee123.net/img/rand?artid=138258279
---

# verilog检测10010序列
module squence\_check
(
input clk,
input rst\_n,
input i\_din,
output o\_flg
)
//syte 1
//always @(posedge clk or negedge rst\_n)
// if(!rst\_n)
// dat\_sequence <= 5'd0;
// else
// dat\_sequence <= {dat\_sequence[3 : 0],i\_din};
//
//assign flg = {dat\_sequence[3 : 0],i\_din} == 5'b10010;
//
//always @(posedge clk or negedge rst\_n)
// if(!rst\_n)
// o\_flg <= 1'd0;
// else
// o\_flg <= flg;
//
always @(posedge clk or negedge rst\_n)
if(!rst\_n)
curr\_state <= IDLE;
else
curr\_state <= nxt\_state;
always@ (\*)
case(curr\_state)
IDLE:
if(i\_din == 1'd1)
nxt\_state = S0;
else
nxt\_state = IDLE;
S0:
if(i\_din == 1'd0)
nxt\_state = S1;
else
nxt\_state = S0;
S1:
if(i\_din == 1'd0)
nxt\_state = S2;
else
nxt\_state = S0;
S2:
if(i\_din == 1'd1)
nxt\_state = S3;
else
nxt\_state = IDLE;
S3:
if(i\_din == 1'd0)
nxt\_state = S4;
else
nxt\_state = S0;
S4:
if(i\_din == 1'd0)
nxt\_state = IDLE;
else
nxt\_state = S0;
default:
nxt\_state = IDLE;
endcase
assign o\_flg = (curr\_state == S4);
endmodule