{"vcs1":{"timestamp_begin":1747552947.632929898, "rt":9.40, "ut":9.50, "st":0.60}}
{"vcselab":{"timestamp_begin":1747552957.120936073, "rt":0.39, "ut":0.26, "st":0.12}}
{"link":{"timestamp_begin":1747552957.567232218, "rt":0.44, "ut":0.18, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747552946.988949083}
{"VCS_COMP_START_TIME": 1747552946.988949083}
{"VCS_COMP_END_TIME": 1747552958.154769584}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 486704}}
{"vcselab": {"peak_mem": 183888}}
