{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 497, "design__inferred_latch__count": 0, "design__instance__count": 6505, "design__instance__area": 47354.2, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 1, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 20, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 3, "power__internal__total": 0.0014179953141137958, "power__switching__total": 0.0009287489810958505, "power__leakage__total": 7.224095099900296e-08, "power__total": 0.002346816472709179, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.3675314601131828, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.10350963434914671, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.4506308787004706, "timing__setup__ws__corner:nom_tt_025C_1v80": 3.258023276714548, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.450631, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 228, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 14, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.5567217955326622, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.10353761197015854, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.9977101649469496, "timing__setup__ws__corner:nom_ss_100C_1v60": -4.095598642818928, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": -31.22620828073189, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": -4.095598642818928, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.99771, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 11, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.28774622388158627, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.1034814901946765, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.25374203456590666, "timing__setup__ws__corner:nom_ff_n40C_1v95": 6.500601130273685, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.253742, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 286, "design__max_fanout_violation__count": 0, "design__max_cap_violation__count": 16, "clock__skew__worst_hold": -0.2742991467158658, "clock__skew__worst_setup": 0.10190575061126106, "timing__hold__ws": 0.25025238145621076, "timing__setup__ws": -4.47856697736999, "timing__hold__tns": 0, "timing__setup__tns": -35.05445632987569, "timing__hold__wns": 0, "timing__setup__wns": -4.47856697736999, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.250252, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 35, "timing__setup_r2r__ws": Infinity, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 1605.0 105.0", "design__core__bbox": "5.06 5.44 1599.88 97.92", "design__io": 616, "design__die__area": 168525, "design__core__area": 147489, "design__instance__count__stdcell": 8719, "design__instance__area__stdcell": 50124.3, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.339851, "design__instance__utilization__stdcell": 0.339851, "design__rows": 34, "design__rows:unithd": 34, "design__sites": 117878, "design__sites:unithd": 117878, "design__instance__count__class:buffer": 1, "design__instance__area__class:buffer": 3.7536, "design__instance__count__class:inverter": 17, "design__instance__area__class:inverter": 80.0768, "design__instance__count__class:sequential_cell": 500, "design__instance__area__class:sequential_cell": 13472.9, "design__instance__count__class:multi_input_combinational_cell": 1197, "design__instance__area__class:multi_input_combinational_cell": 12914.9, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:vssd0": 0, "design__power_grid_violation__count__net:vccd0": 0, "design__power_grid_violation__count": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 286, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 0, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 16, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.5774554331485293, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.10761634943338101, "timing__hold__ws__corner:max_ss_100C_1v60": 0.996026400660183, "timing__setup__ws__corner:max_ss_100C_1v60": -4.47856697736999, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": -35.05445632987569, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": -4.47856697736999, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 1.008728, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 13, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 356815, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 803, "design__instance__area__class:timing_repair_buffer": 10527.6, "design__instance__count__class:clock_buffer": 40, "design__instance__area__class:clock_buffer": 477.958, "design__instance__count__setup_buffer": 88, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 8, "antenna__violating__pins": 8, "route__antenna_violation__count": 8, "design__instance__count__class:antenna_cell": 3947, "design__instance__area__class:antenna_cell": 9876.97, "antenna_diodes_count": 3, "route__net": 2621, "route__net__special": 2, "route__drc_errors__iter:0": 7415, "route__wirelength__iter:0": 400788, "route__drc_errors__iter:1": 4199, "route__wirelength__iter:1": 399279, "route__drc_errors__iter:2": 3537, "route__wirelength__iter:2": 398489, "route__drc_errors__iter:3": 1713, "route__wirelength__iter:3": 399496, "route__drc_errors__iter:4": 1181, "route__wirelength__iter:4": 399876, "route__drc_errors__iter:5": 905, "route__wirelength__iter:5": 400112, "route__drc_errors__iter:6": 601, "route__wirelength__iter:6": 400267, "route__drc_errors__iter:7": 347, "route__wirelength__iter:7": 400335, "route__drc_errors__iter:8": 240, "route__wirelength__iter:8": 400382, "route__drc_errors__iter:9": 171, "route__wirelength__iter:9": 400410, "route__drc_errors__iter:10": 87, "route__wirelength__iter:10": 400605, "route__drc_errors__iter:11": 29, "route__wirelength__iter:11": 400562, "route__drc_errors__iter:12": 2, "route__wirelength__iter:12": 400595, "route__drc_errors__iter:13": 0, "route__wirelength__iter:13": 400592, "route__drc_errors": 0, "route__wirelength": 400592, "route__vias": 36714, "route__vias__singlecut": 36714, "route__vias__multicut": 0, "design__disconnected_pin__count": 18, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1533.13, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 37, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 37, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 37, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 12, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 0, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 2, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.34893211530021706, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.10191602017452929, "timing__hold__ws__corner:min_tt_025C_1v80": 0.4447233818193647, "timing__setup__ws__corner:min_tt_025C_1v80": 3.671627550362771, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.444723, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 37, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 62, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 0, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 7, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.5245832805514788, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.10192712240508953, "timing__hold__ws__corner:min_ss_100C_1v60": 0.9868530716374757, "timing__setup__ws__corner:min_ss_100C_1v60": -3.4102392985877183, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": -24.9329222103342, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": -3.4102392985877183, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.986853, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 11, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 37, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.2742991467158658, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.10190575061126106, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.25025238145621076, "timing__setup__ws__corner:min_ff_n40C_1v95": 6.8146166194396285, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.250252, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 37, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 20, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 0, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 3, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.38025073055452646, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.10743571614216584, "timing__hold__ws__corner:max_tt_025C_1v80": 0.4560741913218527, "timing__setup__ws__corner:max_tt_025C_1v80": 2.8500758115813807, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.456074, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 37, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 37, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.2965850982086662, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.10726962677298459, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.25692870780361354, "timing__setup__ws__corner:max_ff_n40C_1v95": 6.185416798274358, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.256929, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 37, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 37, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:vccd0__corner:max_ss_100C_1v60": 1.59916, "design_powergrid__drop__average__net:vccd0__corner:max_ss_100C_1v60": 1.5999, "design_powergrid__drop__worst__net:vccd0__corner:max_ss_100C_1v60": 0.000839852, "design_powergrid__voltage__worst__net:vssd0__corner:max_ss_100C_1v60": 0.000931916, "design_powergrid__drop__average__net:vssd0__corner:max_ss_100C_1v60": 9.99606e-05, "design_powergrid__drop__worst__net:vssd0__corner:max_ss_100C_1v60": 0.000931916, "design_powergrid__voltage__worst": 0.000931916, "design_powergrid__voltage__worst__net:vccd0": 1.59916, "design_powergrid__drop__worst": 0.000931916, "design_powergrid__drop__worst__net:vccd0": 0.000839852, "design_powergrid__voltage__worst__net:vssd0": 0.000931916, "design_powergrid__drop__worst__net:vssd0": 0.000931916, "ir__voltage__worst": 1.6, "ir__drop__avg": 0.000104, "ir__drop__worst": 0.00084, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}