23:55:50 **** Incremental Build of configuration Emulation-HW for project wide_vadd2_kernels ****
make -j16 all 
/mnt/data2/Xilinx_2022.2/Vitis/2022.2/bin/v++ --target hw_emu --compile -I"../src" --config vadd-compile.cfg -o"build/vadd.xo" "../src/wide_vadd.cpp"
Option Map File Used: '/mnt/data2/Xilinx_2022.2/Vitis/2022.2/data/vitis/vpp/optMap.xml'

****** v++ v2022.2 (64-bit)
  **** SW Build 3671529 on 2022-10-13-17:52:11
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /mnt/data2/lab_fpga/Student5/wide_vadd2_kernels/Emulation-HW/build/reports/vadd
	Log files: /mnt/data2/lab_fpga/Student5/wide_vadd2_kernels/Emulation-HW/build/logs/vadd
Running Dispatch Server on port: 42769
INFO: [v++ 60-1548] Creating build summary session with primary output /mnt/data2/lab_fpga/Student5/wide_vadd2_kernels/Emulation-HW/build/vadd.xo.compile_summary, at Wed Dec 11 23:56:07 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/mnt/data2/lab_fpga/Student5/wide_vadd2_kernels/Emulation-HW/build/reports/vadd/vadd_guidance.html', at Wed Dec 11 23:56:07 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u200_gen3x16_xdma_2_202110_1/xilinx_u200_gen3x16_xdma_2_202110_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u200_gen3x16_xdma_2_202110_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2022.2
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_u200_gen3x16_xdma_2_202110_1
INFO: [v++ 60-242] Creating kernel: 'vadd'

===>The following messages were generated while  performing high-level synthesis for kernel: vadd Log file: /mnt/data2/lab_fpga/Student5/wide_vadd2_kernels/Emulation-HW/build/vadd/vadd/vitis_hls.log :
ERROR: [v++ 200-994] Cannot read value of  'phi.ln88' (/mnt/data2/lab_fpga/Student5/wide_vadd2_kernels/src/wide_vadd.cpp:88:26) from previous iterations in dataflow VITIS_LOOP_88_1  (/mnt/data2/lab_fpga/Student5/wide_vadd2_kernels/src/wide_vadd.cpp:91)  of function 'vadd'.
ERROR: [v++ 200-994] Cannot read value of  'indvars.iv6' from previous iterations in dataflow VITIS_LOOP_88_1  (/mnt/data2/lab_fpga/Student5/wide_vadd2_kernels/src/wide_vadd.cpp:91)  of function 'vadd'.
ERROR: [v++ 200-994] Cannot read value of  'i' from previous iterations in dataflow VITIS_LOOP_88_1  (/mnt/data2/lab_fpga/Student5/wide_vadd2_kernels/src/wide_vadd.cpp:91)  of function 'vadd'.
ERROR: [v++ 200-1715] Encountered problem during source synthesis
ERROR: [v++ 200-70] Pre-synthesis failed.
ERROR: [v++ 60-300] Failed to build kernel(ip) vadd, see log for details: /mnt/data2/lab_fpga/Student5/wide_vadd2_kernels/Emulation-HW/build/vadd/vadd/vitis_hls.log
ERROR: [v++ 60-773] In '/mnt/data2/lab_fpga/Student5/wide_vadd2_kernels/Emulation-HW/build/vadd/vadd/vitis_hls.log', caught Tcl error: ERROR: [HLS 200-994] Cannot read value of  'phi.ln88' (/mnt/data2/lab_fpga/Student5/wide_vadd2_kernels/src/wide_vadd.cpp:88:26) from previous iterations in dataflow VITIS_LOOP_88_1  (/mnt/data2/lab_fpga/Student5/wide_vadd2_kernels/src/wide_vadd.cpp:91)  of function 'vadd'.
ERROR: [v++ 60-773] In '/mnt/data2/lab_fpga/Student5/wide_vadd2_kernels/Emulation-HW/build/vadd/vadd/vitis_hls.log', caught Tcl error: ERROR: [HLS 200-994] Cannot read value of  'indvars.iv6' from previous iterations in dataflow VITIS_LOOP_88_1  (/mnt/data2/lab_fpga/Student5/wide_vadd2_kernels/src/wide_vadd.cpp:91)  of function 'vadd'.
ERROR: [v++ 60-773] In '/mnt/data2/lab_fpga/Student5/wide_vadd2_kernels/Emulation-HW/build/vadd/vadd/vitis_hls.log', caught Tcl error: ERROR: [HLS 200-994] Cannot read value of  'i' from previous iterations in dataflow VITIS_LOOP_88_1  (/mnt/data2/lab_fpga/Student5/wide_vadd2_kernels/src/wide_vadd.cpp:91)  of function 'vadd'.
ERROR: [v++ 60-773] In '/mnt/data2/lab_fpga/Student5/wide_vadd2_kernels/Emulation-HW/build/vadd/vadd/vitis_hls.log', caught Tcl error: ERROR: [HLS 200-1715] Encountered problem during source synthesis
ERROR: [v++ 60-773] In '/mnt/data2/lab_fpga/Student5/wide_vadd2_kernels/Emulation-HW/build/vadd/vadd/vitis_hls.log', caught Tcl error: ERROR: [HLS 200-70] Pre-synthesis failed.
ERROR: [v++ 60-599] Kernel compilation failed to complete
ERROR: [v++ 60-592] Failed to finish compilation
INFO: [v++ 60-1653] Closing dispatch client.
makefile:56: recipe for target 'build/vadd.xo' failed
make: *** [build/vadd.xo] Error 1

23:57:00 Build Finished (took 1m:10s.618ms)
