1:"$Sreact.fragment"
2:I[91756,[],""]
3:I[42746,[],""]
4:I[62341,["177","static/chunks/app/layout-77fbc08c8df43996.js"],"Analytics"]
5:I[15110,["113","static/chunks/113-28af5d86d1203892.js","974","static/chunks/app/page-db98495b00b38195.js"],"default"]
6:I[29587,["113","static/chunks/113-28af5d86d1203892.js","974","static/chunks/app/page-db98495b00b38195.js"],"default"]
7:I[79659,["113","static/chunks/113-28af5d86d1203892.js","974","static/chunks/app/page-db98495b00b38195.js"],"default"]
8:I[10998,["113","static/chunks/113-28af5d86d1203892.js","974","static/chunks/app/page-db98495b00b38195.js"],"default"]
9:I[66339,["113","static/chunks/113-28af5d86d1203892.js","974","static/chunks/app/page-db98495b00b38195.js"],"default"]
a:I[9686,["113","static/chunks/113-28af5d86d1203892.js","974","static/chunks/app/page-db98495b00b38195.js"],"default"]
b:I[67277,["113","static/chunks/113-28af5d86d1203892.js","974","static/chunks/app/page-db98495b00b38195.js"],"default"]
c:I[29638,["113","static/chunks/113-28af5d86d1203892.js","974","static/chunks/app/page-db98495b00b38195.js"],"default"]
d:I[54336,["113","static/chunks/113-28af5d86d1203892.js","974","static/chunks/app/page-db98495b00b38195.js"],"default"]
e:I[50560,["113","static/chunks/113-28af5d86d1203892.js","974","static/chunks/app/page-db98495b00b38195.js"],"default"]
f:I[5159,["113","static/chunks/113-28af5d86d1203892.js","974","static/chunks/app/page-db98495b00b38195.js"],"default"]
10:I[72554,["113","static/chunks/113-28af5d86d1203892.js","974","static/chunks/app/page-db98495b00b38195.js"],"default"]
11:I[59897,[],"OutletBoundary"]
13:I[30804,[],"AsyncMetadataOutlet"]
15:I[59897,[],"ViewportBoundary"]
17:I[59897,[],"MetadataBoundary"]
18:"$Sreact.suspense"
1a:I[57576,[],""]
:HL["/PJDissanayake.github.io/_next/static/media/93f479601ee12b01-s.p.woff2","font",{"crossOrigin":"","type":"font/woff2"}]
:HL["/PJDissanayake.github.io/_next/static/media/e4af272ccee01ff0-s.p.woff2","font",{"crossOrigin":"","type":"font/woff2"}]
:HL["/PJDissanayake.github.io/_next/static/css/c60e1423f52c89ba.css","style"]
:HL["/PJDissanayake.github.io/_next/static/css/12b4aff6ac779497.css","style"]
0:{"P":null,"b":"eXH6y0Ull-NWCgb6ImVVp","p":"/PJDissanayake.github.io","c":["",""],"i":false,"f":[[["",{"children":["__PAGE__",{}]},"$undefined","$undefined",true],["",["$","$1","c",{"children":[[["$","link","0",{"rel":"stylesheet","href":"/PJDissanayake.github.io/_next/static/css/c60e1423f52c89ba.css","precedence":"next","crossOrigin":"$undefined","nonce":"$undefined"}],["$","link","1",{"rel":"stylesheet","href":"/PJDissanayake.github.io/_next/static/css/12b4aff6ac779497.css","precedence":"next","crossOrigin":"$undefined","nonce":"$undefined"}]],["$","html",null,{"lang":"en","suppressHydrationWarning":true,"children":[["$","head",null,{"children":["$","script",null,{"type":"application/ld+json","dangerouslySetInnerHTML":{"__html":"{\"@context\":\"https://schema.org\",\"@type\":\"Person\",\"name\":\"Alex Rivera\",\"jobTitle\":\"Electronics Engineer\",\"description\":\"Electronics Engineer specializing in RF design, PCB layout, and FPGA development\",\"url\":\"https://alexrivera.dev\",\"sameAs\":[\"https://github.com/alexrivera\",\"https://linkedin.com/in/alexrivera\"]}"}}]}],["$","body",null,{"className":"__variable_47205d __variable_98d7e3 font-sans antialiased","children":[["$","$L2",null,{"parallelRouterKey":"children","error":"$undefined","errorStyles":"$undefined","errorScripts":"$undefined","template":["$","$L3",null,{}],"templateStyles":"$undefined","templateScripts":"$undefined","notFound":[[["$","title",null,{"children":"404: This page could not be found."}],["$","div",null,{"style":{"fontFamily":"system-ui,\"Segoe UI\",Roboto,Helvetica,Arial,sans-serif,\"Apple Color Emoji\",\"Segoe UI Emoji\"","height":"100vh","textAlign":"center","display":"flex","flexDirection":"column","alignItems":"center","justifyContent":"center"},"children":["$","div",null,{"children":[["$","style",null,{"dangerouslySetInnerHTML":{"__html":"body{color:#000;background:#fff;margin:0}.next-error-h1{border-right:1px solid rgba(0,0,0,.3)}@media (prefers-color-scheme:dark){body{color:#fff;background:#000}.next-error-h1{border-right:1px solid rgba(255,255,255,.3)}}"}}],["$","h1",null,{"className":"next-error-h1","style":{"display":"inline-block","margin":"0 20px 0 0","padding":"0 23px 0 0","fontSize":24,"fontWeight":500,"verticalAlign":"top","lineHeight":"49px"},"children":404}],["$","div",null,{"style":{"display":"inline-block"},"children":["$","h2",null,{"style":{"fontSize":14,"fontWeight":400,"lineHeight":"49px","margin":0},"children":"This page could not be found."}]}]]}]}]],[]],"forbidden":"$undefined","unauthorized":"$undefined"}],["$","$L4",null,{}]]}]]}]]}],{"children":["__PAGE__",["$","$1","c",{"children":[["$","$L5",null,{"children":["$","$L6",null,{"children":[["$","$L7",null,{}],["$","$L8",null,{}],["$","$L9",null,{}],["$","main",null,{"className":"relative","children":[["$","$La",null,{}],["$","$Lb",null,{}],["$","$Lc",null,{}],["$","$Ld",null,{}],["$","$Le",null,{}],["$","$Lf",null,{}],["$","$L10",null,{}]]}]]}]}],null,["$","$L11",null,{"children":["$L12",["$","$L13",null,{"promise":"$@14"}]]}]]}],{},null,false]},null,false],["$","$1","h",{"children":[null,[["$","$L15",null,{"children":"$L16"}],["$","meta",null,{"name":"next-size-adjust","content":""}]],["$","$L17",null,{"children":["$","div",null,{"hidden":true,"children":["$","$18",null,{"fallback":null,"children":"$L19"}]}]}]]}],false]],"m":"$undefined","G":["$1a",[]],"s":false,"S":true}
16:[["$","meta","0",{"charSet":"utf-8"}],["$","meta","1",{"name":"viewport","content":"width=device-width, initial-scale=1"}]]
12:null
1b:I[14124,[],"IconMark"]
14:{"metadata":[["$","title","0",{"children":"Alex Rivera | Electronics Engineer Portfolio"}],["$","meta","1",{"name":"description","content":"Electronics Engineer specializing in RF design, PCB layout, FPGA development, and analog circuit design. Designing tomorrow's circuits, today."}],["$","meta","2",{"name":"author","content":"Alex Rivera"}],["$","meta","3",{"name":"generator","content":"v0.app"}],["$","meta","4",{"name":"keywords","content":"Electronics Engineer,RF Design,PCB,FPGA,Verilog,Analog Circuits,Alex Rivera"}],["$","meta","5",{"property":"og:title","content":"Alex Rivera | Electronics Engineer"}],["$","meta","6",{"property":"og:description","content":"Designing Tomorrow's Circuits, Today"}],["$","meta","7",{"property":"og:url","content":"https://alexrivera.dev/"}],["$","meta","8",{"property":"og:image","content":"http://localhost:3000/og-image.jpg"}],["$","meta","9",{"property":"og:image:width","content":"1200"}],["$","meta","10",{"property":"og:image:height","content":"630"}],["$","meta","11",{"property":"og:image:alt","content":"Alex Rivera Portfolio"}],["$","meta","12",{"property":"og:type","content":"website"}],["$","meta","13",{"name":"twitter:card","content":"summary_large_image"}],["$","meta","14",{"name":"twitter:title","content":"Alex Rivera | Electronics Engineer"}],["$","meta","15",{"name":"twitter:description","content":"Designing Tomorrow's Circuits, Today"}],["$","meta","16",{"name":"twitter:image","content":"http://localhost:3000/og-image.jpg"}],["$","link","17",{"rel":"icon","href":"/icon-light-32x32.png","media":"(prefers-color-scheme: light)"}],["$","link","18",{"rel":"icon","href":"/icon-dark-32x32.png","media":"(prefers-color-scheme: dark)"}],["$","link","19",{"rel":"icon","href":"/icon.svg","type":"image/svg+xml"}],["$","link","20",{"rel":"apple-touch-icon","href":"/apple-icon.png"}],["$","$L1b","21",{}]],"error":null,"digest":"$undefined"}
19:"$14:metadata"
