# Logic Synthesis
#### 1. Download library files

Here we are going to use TSMC 0.18 micro meter process technology.
iit018_stdcells.db
iit018_stdcells.lib

#### 2. Start design_vision
```
source /softwares/setup/synopsys/setup.ecen454.bash
source .synopsys_dctcl.setup
```
#### 3. Setup library

Open *"File>Setup"*, fill **iit018_stdcells.db** in *"Link Library"* and *"Target Library"*, **generic.sdb** in *"Symbol Library"*.

#### 4. Load design
  4.1 Analyze design
  
  4.2 Elaborate design
  
  4.3 Read design
  
  4.4 Save attribute settings
  
#### 5. Select Top design

Create symbol view.

### 6. Set the Drive Strength on Input Ports

