INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_0/lab_0.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_0/lab_0.srcs/sources_1/new/my_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_0/lab_0.srcs/sim_1/new/my_counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_counter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_0/lab_0.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
