{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623552521108 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623552521108 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 12 20:48:41 2021 " "Processing started: Sat Jun 12 20:48:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623552521108 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623552521108 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proyecto_cpu -c Proyecto_cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off Proyecto_cpu -c Proyecto_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623552521108 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1623552521370 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1623552521370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/text-module/pixels.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/text-module/pixels.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pixels " "Found entity 1: Pixels" {  } { { "VGA/text-module/Pixels.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/VGA/text-module/Pixels.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623552526705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623552526705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/VGA/VGA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623552526706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623552526706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/sincronizadorv.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/sincronizadorv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sincronizadorV " "Found entity 1: sincronizadorV" {  } { { "VGA/sincronizadorV.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/VGA/sincronizadorV.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623552526707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623552526707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/sincronizadorh.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/sincronizadorh.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sincronizadorH " "Found entity 1: sincronizadorH" {  } { { "VGA/sincronizadorH.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/VGA/sincronizadorH.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623552526708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623552526708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/controlador_color.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/controlador_color.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlador_color " "Found entity 1: controlador_color" {  } { { "VGA/controlador_color.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/VGA/controlador_color.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623552526710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623552526710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/clk_mitad_mhz.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/clk_mitad_mhz.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clk_mitad_MHz " "Found entity 1: clk_mitad_MHz" {  } { { "VGA/clk_mitad_MHz.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/VGA/clk_mitad_MHz.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623552526710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623552526710 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Decoder.sv(28) " "Verilog HDL warning at Decoder.sv(28): extended using \"x\" or \"z\"" {  } { { "Decoder.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/Decoder.sv" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1623552526711 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Decoder.sv(45) " "Verilog HDL warning at Decoder.sv(45): extended using \"x\" or \"z\"" {  } { { "Decoder.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/Decoder.sv" 45 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1623552526711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/Decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623552526712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623552526712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "Register_File.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/Register_File.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623552526712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623552526712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Memory " "Found entity 1: Instruction_Memory" {  } { { "Instruction_Memory.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/Instruction_Memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623552526713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623552526713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Control_Unit.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/Control_Unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623552526714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623552526714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condition_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file condition_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Condition_Logic " "Found entity 1: Condition_Logic" {  } { { "Condition_Logic.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/Condition_Logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623552526715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623552526715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/sumador_nb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/sumador_nb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador_nb " "Found entity 1: sumador_nb" {  } { { "ALU/sumador_nb.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/ALU/sumador_nb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623552526716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623552526716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/sumador_1b.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/sumador_1b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador_1b " "Found entity 1: sumador_1b" {  } { { "ALU/sumador_1b.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/ALU/sumador_1b.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623552526717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623552526717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/shiftr.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/shiftr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftR " "Found entity 1: shiftR" {  } { { "ALU/shiftR.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/ALU/shiftR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623552526717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623552526717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/shiftl.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/shiftl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftL " "Found entity 1: shiftL" {  } { { "ALU/shiftL.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/ALU/shiftL.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623552526718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623552526718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/restador_nb_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/restador_nb_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restador_nb_test " "Found entity 1: restador_nb_test" {  } { { "ALU/restador_nb_test.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/ALU/restador_nb_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623552526719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623552526719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/restador_nb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/restador_nb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restador_nb " "Found entity 1: restador_nb" {  } { { "ALU/restador_nb.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/ALU/restador_nb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623552526720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623552526720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/negador_nb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/negador_nb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 negador_nb " "Found entity 1: negador_nb" {  } { { "ALU/negador_nb.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/ALU/negador_nb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623552526721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623552526721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/negador_1b.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/negador_1b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 negador_1b " "Found entity 1: negador_1b" {  } { { "ALU/negador_1b.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/ALU/negador_1b.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623552526722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623552526722 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux ALU/Mux.sv " "Entity \"Mux\" obtained from \"ALU/Mux.sv\" instead of from Quartus Prime megafunction library" {  } { { "ALU/Mux.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/ALU/Mux.sv" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1623552526722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "ALU/Mux.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/ALU/Mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623552526723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623552526723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/multiplicador.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/multiplicador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicador " "Found entity 1: multiplicador" {  } { { "ALU/multiplicador.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/ALU/multiplicador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623552526723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623552526723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/modulo_nb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/modulo_nb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_nb " "Found entity 1: modulo_nb" {  } { { "ALU/modulo_nb.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/ALU/modulo_nb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623552526724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623552526724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/flag_overflow.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/flag_overflow.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_overflow " "Found entity 1: flag_overflow" {  } { { "ALU/flag_overflow.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/ALU/flag_overflow.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623552526725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623552526725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/flag_negativo.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/flag_negativo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_negativo " "Found entity 1: flag_negativo" {  } { { "ALU/flag_negativo.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/ALU/flag_negativo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623552526726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623552526726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/flag_cero.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/flag_cero.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_cero " "Found entity 1: flag_cero" {  } { { "ALU/flag_cero.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/ALU/flag_cero.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623552526727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623552526727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/flag_carry.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/flag_carry.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_carry " "Found entity 1: flag_carry" {  } { { "ALU/flag_carry.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/ALU/flag_carry.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623552526727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623552526727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/divisor_nb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/divisor_nb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_nb " "Found entity 1: divisor_nb" {  } { { "ALU/divisor_nb.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/ALU/divisor_nb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623552526728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623552526728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/decoc_1b_display_bin.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/decoc_1b_display_bin.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoc_1b_display_bin " "Found entity 1: decoc_1b_display_bin" {  } { { "ALU/decoc_1b_display_bin.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/ALU/decoc_1b_display_bin.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623552526729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623552526729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/c_xor.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/c_xor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 c_xor " "Found entity 1: c_xor" {  } { { "ALU/c_xor.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/ALU/c_xor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623552526730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623552526730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/c_or.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/c_or.sv" { { "Info" "ISGN_ENTITY_NAME" "1 c_or " "Found entity 1: c_or" {  } { { "ALU/c_or.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/ALU/c_or.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623552526731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623552526731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/c_and.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/c_and.sv" { { "Info" "ISGN_ENTITY_NAME" "1 c_and " "Found entity 1: c_and" {  } { { "ALU/c_and.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/ALU/c_and.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623552526732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623552526732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_test " "Found entity 1: ALU_test" {  } { { "ALU/ALU_test.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/ALU/ALU_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623552526733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623552526733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu_4b_display.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu_4b_display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Alu_4b_display " "Found entity 1: Alu_4b_display" {  } { { "ALU/Alu_4b_display.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/ALU/Alu_4b_display.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623552526734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623552526734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU/ALU.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/ALU/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623552526735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623552526735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_management.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_management.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Memory_Management " "Found entity 1: Memory_Management" {  } { { "Memory_Management.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/Memory_Management.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623552526735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623552526735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/ROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623552526736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623552526736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/RAM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623552526737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623552526737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2_1 " "Found entity 1: Mux2_1" {  } { { "Mux2_1.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/Mux2_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623552526738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623552526738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/PC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623552526739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623552526739 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Extender.sv(12) " "Verilog HDL warning at Extender.sv(12): extended using \"x\" or \"z\"" {  } { { "Extender.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/Extender.sv" 12 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1623552526739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender.sv 1 1 " "Found 1 design units, including 1 entities, in source file extender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Extender " "Found entity 1: Extender" {  } { { "Extender.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/Extender.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623552526740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623552526740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/memory_management_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file test/memory_management_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Memory_Management_test " "Found entity 1: Memory_Management_test" {  } { { "test/Memory_Management_test.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/test/Memory_Management_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623552526740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623552526740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/extender_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file test/extender_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Extender_test " "Found entity 1: Extender_test" {  } { { "test/Extender_test.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/test/Extender_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623552526741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623552526741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_enable.sv 1 1 " "Found 1 design units, including 1 entities, in source file ff_enable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ff_enable " "Found entity 1: ff_enable" {  } { { "ff_enable.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/ff_enable.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623552526742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623552526742 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc CPU.sv(5) " "Verilog HDL Declaration information at CPU.sv(5): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "CPU.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/CPU.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623552526743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/CPU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623552526743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623552526743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condition_check.sv 1 1 " "Found 1 design units, including 1 entities, in source file condition_check.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condition_check " "Found entity 1: condition_check" {  } { { "condition_check.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/condition_check.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623552526744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623552526744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/text-module/wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/text-module/wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wrapper-Behavioral " "Found design unit 1: wrapper-Behavioral" {  } { { "VGA/text-module/wrapper.vhd" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/VGA/text-module/wrapper.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623552527034 ""} { "Info" "ISGN_ENTITY_NAME" "1 wrapper " "Found entity 1: wrapper" {  } { { "VGA/text-module/wrapper.vhd" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/VGA/text-module/wrapper.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623552527034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623552527034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/text-module/pixel_on_text2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/text-module/pixel_on_text2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pixel_On_Text2-Behavioral " "Found design unit 1: Pixel_On_Text2-Behavioral" {  } { { "VGA/text-module/Pixel_On_Text2.vhd" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/VGA/text-module/Pixel_On_Text2.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623552527035 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pixel_On_Text2 " "Found entity 1: Pixel_On_Text2" {  } { { "VGA/text-module/Pixel_On_Text2.vhd" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/VGA/text-module/Pixel_On_Text2.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623552527035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623552527035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/text-module/pixel_on_text.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/text-module/pixel_on_text.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pixel_On_Text-Behavioral " "Found design unit 1: Pixel_On_Text-Behavioral" {  } { { "VGA/text-module/Pixel_On_Text.vhd" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/VGA/text-module/Pixel_On_Text.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623552527036 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pixel_On_Text " "Found entity 1: Pixel_On_Text" {  } { { "VGA/text-module/Pixel_On_Text.vhd" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/VGA/text-module/Pixel_On_Text.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623552527036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623552527036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/text-module/font_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/text-module/font_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Font_Rom-Behavioral " "Found design unit 1: Font_Rom-Behavioral" {  } { { "VGA/text-module/Font_Rom.vhd" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/VGA/text-module/Font_Rom.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623552527038 ""} { "Info" "ISGN_ENTITY_NAME" "1 Font_Rom " "Found entity 1: Font_Rom" {  } { { "VGA/text-module/Font_Rom.vhd" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/VGA/text-module/Font_Rom.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623552527038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623552527038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/text-module/commonpak.vhd 2 0 " "Found 2 design units, including 0 entities, in source file vga/text-module/commonpak.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 commonPak " "Found design unit 1: commonPak" {  } { { "VGA/text-module/commonPak.vhd" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/VGA/text-module/commonPak.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623552527039 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 commonPak-body " "Found design unit 2: commonPak-body" {  } { { "VGA/text-module/commonPak.vhd" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/VGA/text-module/commonPak.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623552527039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623552527039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_VGA " "Found entity 1: CPU_VGA" {  } { { "CPU_VGA.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/CPU_VGA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623552527040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623552527040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxmov.sv 1 1 " "Found 1 design units, including 1 entities, in source file muxmov.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MuxMOV " "Found entity 1: MuxMOV" {  } { { "MuxMOV.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/MuxMOV.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623552527041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623552527041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imm_rotation.sv 1 1 " "Found 1 design units, including 1 entities, in source file imm_rotation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Imm_Rotation " "Found entity 1: Imm_Rotation" {  } { { "Imm_Rotation.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/Imm_Rotation.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623552527042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623552527042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/cpu_vga_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file test/cpu_vga_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_VGA_test " "Found entity 1: CPU_VGA_test" {  } { { "test/CPU_VGA_test.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/test/CPU_VGA_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623552527043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623552527043 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU_VGA " "Elaborating entity \"CPU_VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1623552527083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:arm " "Elaborating entity \"CPU\" for hierarchy \"CPU:arm\"" {  } { { "CPU_VGA.sv" "arm" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/CPU_VGA.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623552527086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit CPU:arm\|Control_Unit:c " "Elaborating entity \"Control_Unit\" for hierarchy \"CPU:arm\|Control_Unit:c\"" {  } { { "CPU.sv" "c" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/CPU.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623552527087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder CPU:arm\|Control_Unit:c\|Decoder:dec " "Elaborating entity \"Decoder\" for hierarchy \"CPU:arm\|Control_Unit:c\|Decoder:dec\"" {  } { { "Control_Unit.sv" "dec" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/Control_Unit.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623552527088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Condition_Logic CPU:arm\|Control_Unit:c\|Condition_Logic:cl " "Elaborating entity \"Condition_Logic\" for hierarchy \"CPU:arm\|Control_Unit:c\|Condition_Logic:cl\"" {  } { { "Control_Unit.sv" "cl" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/Control_Unit.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623552527089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ff_enable CPU:arm\|Control_Unit:c\|Condition_Logic:cl\|ff_enable:flagreg1 " "Elaborating entity \"ff_enable\" for hierarchy \"CPU:arm\|Control_Unit:c\|Condition_Logic:cl\|ff_enable:flagreg1\"" {  } { { "Condition_Logic.sv" "flagreg1" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/Condition_Logic.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623552527090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condition_check CPU:arm\|Control_Unit:c\|Condition_Logic:cl\|condition_check:cc " "Elaborating entity \"condition_check\" for hierarchy \"CPU:arm\|Control_Unit:c\|Condition_Logic:cl\|condition_check:cc\"" {  } { { "Condition_Logic.sv" "cc" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/Condition_Logic.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623552527091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2_1 CPU:arm\|Mux2_1:pcmux " "Elaborating entity \"Mux2_1\" for hierarchy \"CPU:arm\|Mux2_1:pcmux\"" {  } { { "CPU.sv" "pcmux" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/CPU.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623552527091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC CPU:arm\|PC:pc " "Elaborating entity \"PC\" for hierarchy \"CPU:arm\|PC:pc\"" {  } { { "CPU.sv" "pc" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/CPU.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623552527092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador_nb CPU:arm\|sumador_nb:sump4 " "Elaborating entity \"sumador_nb\" for hierarchy \"CPU:arm\|sumador_nb:sump4\"" {  } { { "CPU.sv" "sump4" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/CPU.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623552527093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador_1b CPU:arm\|sumador_nb:sump4\|sumador_1b:sum1b2 " "Elaborating entity \"sumador_1b\" for hierarchy \"CPU:arm\|sumador_nb:sump4\|sumador_1b:sum1b2\"" {  } { { "ALU/sumador_nb.sv" "sum1b2" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/ALU/sumador_nb.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623552527094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2_1 CPU:arm\|Mux2_1:rselector1mux " "Elaborating entity \"Mux2_1\" for hierarchy \"CPU:arm\|Mux2_1:rselector1mux\"" {  } { { "CPU.sv" "rselector1mux" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/CPU.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623552527105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File CPU:arm\|Register_File:rf " "Elaborating entity \"Register_File\" for hierarchy \"CPU:arm\|Register_File:rf\"" {  } { { "CPU.sv" "rf" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/CPU.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623552527106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxMOV CPU:arm\|MuxMOV:movmox " "Elaborating entity \"MuxMOV\" for hierarchy \"CPU:arm\|MuxMOV:movmox\"" {  } { { "CPU.sv" "movmox" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/CPU.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623552527107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extender CPU:arm\|Extender:ext " "Elaborating entity \"Extender\" for hierarchy \"CPU:arm\|Extender:ext\"" {  } { { "CPU.sv" "ext" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/CPU.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623552527108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Imm_Rotation CPU:arm\|Imm_Rotation:ir " "Elaborating entity \"Imm_Rotation\" for hierarchy \"CPU:arm\|Imm_Rotation:ir\"" {  } { { "CPU.sv" "ir" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/CPU.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623552527109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CPU:arm\|ALU:uut " "Elaborating entity \"ALU\" for hierarchy \"CPU:arm\|ALU:uut\"" {  } { { "CPU.sv" "uut" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/CPU.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623552527110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restador_nb CPU:arm\|ALU:uut\|restador_nb:rest " "Elaborating entity \"restador_nb\" for hierarchy \"CPU:arm\|ALU:uut\|restador_nb:rest\"" {  } { { "ALU/ALU.sv" "rest" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/ALU/ALU.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623552527118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negador_nb CPU:arm\|ALU:uut\|restador_nb:rest\|negador_nb:neg " "Elaborating entity \"negador_nb\" for hierarchy \"CPU:arm\|ALU:uut\|restador_nb:rest\|negador_nb:neg\"" {  } { { "ALU/restador_nb.sv" "neg" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/ALU/restador_nb.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623552527119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negador_1b CPU:arm\|ALU:uut\|restador_nb:rest\|negador_nb:neg\|negador_1b:gen_loop\[0\].uut " "Elaborating entity \"negador_1b\" for hierarchy \"CPU:arm\|ALU:uut\|restador_nb:rest\|negador_nb:neg\|negador_1b:gen_loop\[0\].uut\"" {  } { { "ALU/negador_nb.sv" "gen_loop\[0\].uut" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/ALU/negador_nb.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623552527120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicador CPU:arm\|ALU:uut\|multiplicador:mult " "Elaborating entity \"multiplicador\" for hierarchy \"CPU:arm\|ALU:uut\|multiplicador:mult\"" {  } { { "ALU/ALU.sv" "mult" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/ALU/ALU.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623552527136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_nb CPU:arm\|ALU:uut\|divisor_nb:div " "Elaborating entity \"divisor_nb\" for hierarchy \"CPU:arm\|ALU:uut\|divisor_nb:div\"" {  } { { "ALU/ALU.sv" "div" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/ALU/ALU.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623552527137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_nb CPU:arm\|ALU:uut\|modulo_nb:mod " "Elaborating entity \"modulo_nb\" for hierarchy \"CPU:arm\|ALU:uut\|modulo_nb:mod\"" {  } { { "ALU/ALU.sv" "mod" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/ALU/ALU.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623552527138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c_and CPU:arm\|ALU:uut\|c_and:cand " "Elaborating entity \"c_and\" for hierarchy \"CPU:arm\|ALU:uut\|c_and:cand\"" {  } { { "ALU/ALU.sv" "cand" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/ALU/ALU.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623552527139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c_or CPU:arm\|ALU:uut\|c_or:cor " "Elaborating entity \"c_or\" for hierarchy \"CPU:arm\|ALU:uut\|c_or:cor\"" {  } { { "ALU/ALU.sv" "cor" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/ALU/ALU.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623552527139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c_xor CPU:arm\|ALU:uut\|c_xor:cxor " "Elaborating entity \"c_xor\" for hierarchy \"CPU:arm\|ALU:uut\|c_xor:cxor\"" {  } { { "ALU/ALU.sv" "cxor" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/ALU/ALU.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623552527140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftL CPU:arm\|ALU:uut\|shiftL:Lshift " "Elaborating entity \"shiftL\" for hierarchy \"CPU:arm\|ALU:uut\|shiftL:Lshift\"" {  } { { "ALU/ALU.sv" "Lshift" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/ALU/ALU.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623552527141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftR CPU:arm\|ALU:uut\|shiftR:Rshift " "Elaborating entity \"shiftR\" for hierarchy \"CPU:arm\|ALU:uut\|shiftR:Rshift\"" {  } { { "ALU/ALU.sv" "Rshift" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/ALU/ALU.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623552527142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux CPU:arm\|ALU:uut\|Mux:m " "Elaborating entity \"Mux\" for hierarchy \"CPU:arm\|ALU:uut\|Mux:m\"" {  } { { "ALU/ALU.sv" "m" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/ALU/ALU.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623552527142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_negativo CPU:arm\|ALU:uut\|flag_negativo:fn " "Elaborating entity \"flag_negativo\" for hierarchy \"CPU:arm\|ALU:uut\|flag_negativo:fn\"" {  } { { "ALU/ALU.sv" "fn" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/ALU/ALU.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623552527143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_carry CPU:arm\|ALU:uut\|flag_carry:fC " "Elaborating entity \"flag_carry\" for hierarchy \"CPU:arm\|ALU:uut\|flag_carry:fC\"" {  } { { "ALU/ALU.sv" "fC" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/ALU/ALU.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623552527144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_cero CPU:arm\|ALU:uut\|flag_cero:fz " "Elaborating entity \"flag_cero\" for hierarchy \"CPU:arm\|ALU:uut\|flag_cero:fz\"" {  } { { "ALU/ALU.sv" "fz" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/ALU/ALU.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623552527145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_overflow CPU:arm\|ALU:uut\|flag_overflow:fv " "Elaborating entity \"flag_overflow\" for hierarchy \"CPU:arm\|ALU:uut\|flag_overflow:fv\"" {  } { { "ALU/ALU.sv" "fv" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/ALU/ALU.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623552527145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Memory Instruction_Memory:im " "Elaborating entity \"Instruction_Memory\" for hierarchy \"Instruction_Memory:im\"" {  } { { "CPU_VGA.sv" "im" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/CPU_VGA.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623552527147 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "60 0 63 Instruction_Memory.sv(7) " "Verilog HDL warning at Instruction_Memory.sv(7): number of words (60) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "Instruction_Memory.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/Instruction_Memory.sv" 7 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1623552527147 "|CPU_VGA_test|CPU_VGA:uut|Instruction_Memory:im"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Instructiondata.data_a 0 Instruction_Memory.sv(3) " "Net \"Instructiondata.data_a\" at Instruction_Memory.sv(3) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_Memory.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/Instruction_Memory.sv" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1623552527147 "|CPU_VGA_test|CPU_VGA:uut|Instruction_Memory:im"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Instructiondata.waddr_a 0 Instruction_Memory.sv(3) " "Net \"Instructiondata.waddr_a\" at Instruction_Memory.sv(3) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_Memory.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/Instruction_Memory.sv" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1623552527147 "|CPU_VGA_test|CPU_VGA:uut|Instruction_Memory:im"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Instructiondata.we_a 0 Instruction_Memory.sv(3) " "Net \"Instructiondata.we_a\" at Instruction_Memory.sv(3) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_Memory.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/Instruction_Memory.sv" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1623552527147 "|CPU_VGA_test|CPU_VGA:uut|Instruction_Memory:im"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory_Management Memory_Management:mm " "Elaborating entity \"Memory_Management\" for hierarchy \"Memory_Management:mm\"" {  } { { "CPU_VGA.sv" "mm" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/CPU_VGA.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623552527148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM Memory_Management:mm\|RAM:ram " "Elaborating entity \"RAM\" for hierarchy \"Memory_Management:mm\|RAM:ram\"" {  } { { "Memory_Management.sv" "ram" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/Memory_Management.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623552527152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM Memory_Management:mm\|ROM:rom " "Elaborating entity \"ROM\" for hierarchy \"Memory_Management:mm\|ROM:rom\"" {  } { { "Memory_Management.sv" "rom" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/Memory_Management.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623552527169 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.data_a 0 ROM.sv(4) " "Net \"ROM.data_a\" at ROM.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "ROM.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/ROM.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1623552527170 "|CPU_VGA|Memory_Management:mm|ROM:rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.waddr_a 0 ROM.sv(4) " "Net \"ROM.waddr_a\" at ROM.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "ROM.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/ROM.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1623552527170 "|CPU_VGA|Memory_Management:mm|ROM:rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.we_a 0 ROM.sv(4) " "Net \"ROM.we_a\" at ROM.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "ROM.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/ROM.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1623552527170 "|CPU_VGA|Memory_Management:mm|ROM:rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA VGA:vga " "Elaborating entity \"VGA\" for hierarchy \"VGA:vga\"" {  } { { "CPU_VGA.sv" "vga" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/CPU_VGA.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623552527170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_mitad_MHz VGA:vga\|clk_mitad_MHz:cmh " "Elaborating entity \"clk_mitad_MHz\" for hierarchy \"VGA:vga\|clk_mitad_MHz:cmh\"" {  } { { "VGA/VGA.sv" "cmh" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/VGA/VGA.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623552527173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sincronizadorV VGA:vga\|sincronizadorV:sv " "Elaborating entity \"sincronizadorV\" for hierarchy \"VGA:vga\|sincronizadorV:sv\"" {  } { { "VGA/VGA.sv" "sv" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/VGA/VGA.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623552527174 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sincpulsos sincronizadorV.sv(8) " "Verilog HDL or VHDL warning at sincronizadorV.sv(8): object \"sincpulsos\" assigned a value but never read" {  } { { "VGA/sincronizadorV.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/VGA/sincronizadorV.sv" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623552527175 "|CPU_VGA|VGA:vga|sincronizadorV:sv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sincronizadorH VGA:vga\|sincronizadorH:sh " "Elaborating entity \"sincronizadorH\" for hierarchy \"VGA:vga\|sincronizadorH:sh\"" {  } { { "VGA/VGA.sv" "sh" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/VGA/VGA.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623552527175 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sincpulsos sincronizadorH.sv(8) " "Verilog HDL or VHDL warning at sincronizadorH.sv(8): object \"sincpulsos\" assigned a value but never read" {  } { { "VGA/sincronizadorH.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/VGA/sincronizadorH.sv" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623552527175 "|CPU_VGA|VGA:vga|sincronizadorH:sh"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pixels VGA:vga\|Pixels:p " "Elaborating entity \"Pixels\" for hierarchy \"VGA:vga\|Pixels:p\"" {  } { { "VGA/VGA.sv" "p" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/VGA/VGA.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623552527176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Font_Rom VGA:vga\|Pixels:p\|Font_Rom:rom " "Elaborating entity \"Font_Rom\" for hierarchy \"VGA:vga\|Pixels:p\|Font_Rom:rom\"" {  } { { "VGA/text-module/Pixels.sv" "rom" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/VGA/text-module/Pixels.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623552527179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador_color VGA:vga\|controlador_color:cc " "Elaborating entity \"controlador_color\" for hierarchy \"VGA:vga\|controlador_color:cc\"" {  } { { "VGA/VGA.sv" "cc" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/VGA/VGA.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623552527180 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "R\[0\] GND " "Pin \"R\[0\]\" is stuck at GND" {  } { { "CPU_VGA.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/CPU_VGA.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623552527865 "|CPU_VGA|R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[1\] GND " "Pin \"R\[1\]\" is stuck at GND" {  } { { "CPU_VGA.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/CPU_VGA.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623552527865 "|CPU_VGA|R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[2\] GND " "Pin \"R\[2\]\" is stuck at GND" {  } { { "CPU_VGA.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/CPU_VGA.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623552527865 "|CPU_VGA|R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[3\] GND " "Pin \"R\[3\]\" is stuck at GND" {  } { { "CPU_VGA.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/CPU_VGA.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623552527865 "|CPU_VGA|R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[4\] GND " "Pin \"R\[4\]\" is stuck at GND" {  } { { "CPU_VGA.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/CPU_VGA.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623552527865 "|CPU_VGA|R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[5\] GND " "Pin \"R\[5\]\" is stuck at GND" {  } { { "CPU_VGA.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/CPU_VGA.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623552527865 "|CPU_VGA|R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[6\] GND " "Pin \"R\[6\]\" is stuck at GND" {  } { { "CPU_VGA.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/CPU_VGA.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623552527865 "|CPU_VGA|R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[7\] GND " "Pin \"R\[7\]\" is stuck at GND" {  } { { "CPU_VGA.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/CPU_VGA.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623552527865 "|CPU_VGA|R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[0\] GND " "Pin \"G\[0\]\" is stuck at GND" {  } { { "CPU_VGA.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/CPU_VGA.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623552527865 "|CPU_VGA|G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[1\] GND " "Pin \"G\[1\]\" is stuck at GND" {  } { { "CPU_VGA.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/CPU_VGA.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623552527865 "|CPU_VGA|G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[2\] GND " "Pin \"G\[2\]\" is stuck at GND" {  } { { "CPU_VGA.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/CPU_VGA.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623552527865 "|CPU_VGA|G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[3\] GND " "Pin \"G\[3\]\" is stuck at GND" {  } { { "CPU_VGA.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/CPU_VGA.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623552527865 "|CPU_VGA|G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[4\] GND " "Pin \"G\[4\]\" is stuck at GND" {  } { { "CPU_VGA.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/CPU_VGA.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623552527865 "|CPU_VGA|G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[5\] GND " "Pin \"G\[5\]\" is stuck at GND" {  } { { "CPU_VGA.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/CPU_VGA.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623552527865 "|CPU_VGA|G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[6\] GND " "Pin \"G\[6\]\" is stuck at GND" {  } { { "CPU_VGA.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/CPU_VGA.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623552527865 "|CPU_VGA|G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[7\] GND " "Pin \"G\[7\]\" is stuck at GND" {  } { { "CPU_VGA.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/CPU_VGA.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623552527865 "|CPU_VGA|G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[0\] GND " "Pin \"B\[0\]\" is stuck at GND" {  } { { "CPU_VGA.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/CPU_VGA.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623552527865 "|CPU_VGA|B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[1\] GND " "Pin \"B\[1\]\" is stuck at GND" {  } { { "CPU_VGA.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/CPU_VGA.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623552527865 "|CPU_VGA|B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[2\] GND " "Pin \"B\[2\]\" is stuck at GND" {  } { { "CPU_VGA.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/CPU_VGA.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623552527865 "|CPU_VGA|B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[3\] GND " "Pin \"B\[3\]\" is stuck at GND" {  } { { "CPU_VGA.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/CPU_VGA.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623552527865 "|CPU_VGA|B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[4\] GND " "Pin \"B\[4\]\" is stuck at GND" {  } { { "CPU_VGA.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/CPU_VGA.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623552527865 "|CPU_VGA|B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[5\] GND " "Pin \"B\[5\]\" is stuck at GND" {  } { { "CPU_VGA.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/CPU_VGA.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623552527865 "|CPU_VGA|B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[6\] GND " "Pin \"B\[6\]\" is stuck at GND" {  } { { "CPU_VGA.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/CPU_VGA.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623552527865 "|CPU_VGA|B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[7\] GND " "Pin \"B\[7\]\" is stuck at GND" {  } { { "CPU_VGA.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/CPU_VGA.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623552527865 "|CPU_VGA|B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sync GND " "Pin \"sync\" is stuck at GND" {  } { { "CPU_VGA.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/CPU_VGA.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623552527865 "|CPU_VGA|sync"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1623552527865 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1623552527908 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/output_files/Proyecto_cpu.map.smsg " "Generated suppressed messages file C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/output_files/Proyecto_cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623552528029 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1623552528115 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623552528115 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "swxor2 " "No output dependent on input pin \"swxor2\"" {  } { { "CPU_VGA.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/CPU_VGA.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623552528137 "|CPU_VGA|swxor2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "swxor1 " "No output dependent on input pin \"swxor1\"" {  } { { "CPU_VGA.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/CPU_VGA.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623552528137 "|CPU_VGA|swxor1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "swxor0 " "No output dependent on input pin \"swxor0\"" {  } { { "CPU_VGA.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/CPU_VGA.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623552528137 "|CPU_VGA|swxor0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "swxor " "No output dependent on input pin \"swxor\"" {  } { { "CPU_VGA.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/CPU_VGA.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623552528137 "|CPU_VGA|swxor"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "swnot " "No output dependent on input pin \"swnot\"" {  } { { "CPU_VGA.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/CPU_VGA.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623552528137 "|CPU_VGA|swnot"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "swadd " "No output dependent on input pin \"swadd\"" {  } { { "CPU_VGA.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/CPU_VGA.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623552528137 "|CPU_VGA|swadd"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "swinit " "No output dependent on input pin \"swinit\"" {  } { { "CPU_VGA.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/CPU_VGA.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623552528137 "|CPU_VGA|swinit"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1623552528137 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "71 " "Implemented 71 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1623552528138 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1623552528138 ""} { "Info" "ICUT_CUT_TM_LCELLS" "33 " "Implemented 33 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1623552528138 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1623552528138 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4908 " "Peak virtual memory: 4908 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623552528158 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 12 20:48:48 2021 " "Processing ended: Sat Jun 12 20:48:48 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623552528158 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623552528158 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623552528158 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623552528158 ""}
