// Seed: 1874256143
module module_0 (
    output tri id_0,
    output supply0 id_1,
    output wire id_2,
    output tri0 id_3,
    input uwire id_4,
    input wand id_5,
    input wand id_6,
    output uwire id_7,
    input wor id_8,
    input tri id_9,
    output tri id_10,
    output wor id_11,
    input supply1 id_12,
    input tri0 id_13,
    input tri1 id_14,
    input tri1 id_15
);
endmodule
module module_1 (
    output logic id_0,
    input  wire  id_1,
    output wor   id_2,
    input  logic id_3,
    input  tri1  id_4,
    input  wor   id_5
);
  always @(1'b0 or id_1) begin
    id_0 <= id_3;
  end
  tri0 id_7 = id_7;
  supply1 id_8 = id_8 || 1;
  tri0 id_9 = id_4;
  assign id_7 = 1;
  assign id_8 = 1;
  module_0(
      id_9, id_9, id_9, id_9, id_5, id_5, id_5, id_9, id_5, id_4, id_9, id_9, id_5, id_1, id_1, id_1
  ); id_10(
      .id_0(1'b0), .id_1((1))
  );
  nor (id_0, id_1, id_7, id_5, id_4, id_8, id_9, id_3);
endmodule
