--- Log Started ---
--- ZoniStation One Emulator ---
Attempting to load BIOS from: roms/SCPH1001.BIN
Initializing SDL Video...
Creating SDL Window (1024x512, OpenGL)...
Creating OpenGL Context...
Initializing GLEW...
GLEW Initialized. OpenGL Version: 4.1 (Core Profile) Mesa 24.2.8-1ubuntu1~24.04.1
Initializing Emulator Components...
  Initializing RAM...
RAM Initialized (2097152 bytes, filled with 0xCA).
  Loading BIOS...
BIOS loaded successfully from roms/SCPH1001.BIN (524288 bytes)
  Initializing Interconnect...
DMA Initialized. DPCR=0x07654321, Channels initialized.
GPU Initializing...
VRAM Initialized (1048576 bytes, filled with 0x00).
GPU Initialized (State reset, VRAM initialized).
Initializing CD-ROM...
  CDROM Initial Status: 0x0c
Initializing Timers...
Interconnect Initialized (BIOS, RAM, DMA, GPU, CDROM, IRQ states set).
  Initializing Renderer...
Initializing Renderer...
Compiling vertex shader...
Shader compiled successfully (Type: Vertex)
Compiling fragment shader...
Shader compiled successfully (Type: Fragment)
Linking shader program...
Shader program linked successfully (ID: 3)
Found uniform 'offset' at location: 0
Creating VAO...
VAO created (ID: 1) and bound.
Creating Position VBO...
Position VBO created (ID: 1) and bound.
Position VBO allocated 262144 bytes.
Attribute 'vertex_position' found at location 0.
Position VBO linked to vertex shader attribute location 0.
Creating Color VBO...
Color VBO created (ID: 2) and bound.
Color VBO allocated 196608 bytes.
Attribute 'vertex_color' found at location 1.
Color VBO linked to vertex shader attribute location 1.
VAO and VBO unbound.
Renderer Initialized Successfully.
CDROM: Attempting to load disc image 'games/'
Warning: Could not load game disc. Running BIOS only.
  Initializing CPU...
Initializing CPU...
  Initializing I-Cache...
CPU Initialized: PC=0xbfc00000, NextPC=0xbfc00004, SR=0x00000000
All Emulator Components Initialized.
Starting Emulation Loop...
~ Write32 to Unknown MEM_CONTROL addr 0x1f801010 = 0x0013243f (Ignoring)
~ Write32 to RAM_SIZE register (0x1f801060) = 0x00000b88 (Ignoring)
~ Write32 to Unknown MEM_CONTROL addr 0x1f801020 = 0x00031125 (Ignoring)
~ Write32 to EXP1_BASE_ADDR = 0x1f000000
~ Write32 to EXP2_BASE_ADDR = 0x1f802000
~ Write32 to Unknown MEM_CONTROL addr 0x1f801008 = 0x0013243f (Ignoring)
~ Write32 to Unknown MEM_CONTROL addr 0x1f801014 = 0x200931e1 (Ignoring)
~ Write32 to Unknown MEM_CONTROL addr 0x1f801018 = 0x00020843 (Ignoring)
~ Write32 to Unknown MEM_CONTROL addr 0x1f80100c = 0x00003022 (Ignoring)
~ Write32 to Unknown MEM_CONTROL addr 0x1f80101c = 0x00070777 (Ignoring)
~ Write32 to CACHE_CONTROL register (0xfffe0130) = 0x00000804 (Ignoring)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ Write32 to CACHE_CONTROL register (0xfffe0130) = 0x00000800 (Ignoring)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ Write32 to CACHE_CONTROL register (0xfffe0130) = 0x0001e988 (Ignoring)
~ Write32 to RAM_SIZE register (0x1f801060) = 0x00000b88 (Ignoring)
~ Write32 to CACHE_CONTROL register (0xfffe0130) = 0x00000804 (Ignoring)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ Write32 to CACHE_CONTROL register (0xfffe0130) = 0x00000800 (Ignoring)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ Write32 to CACHE_CONTROL register (0xfffe0130) = 0x0001e988 (Ignoring)
~ Write32 to IRQ_MASK: Value=0x00000000 -> I_MASK=0x0000
~ Write32 to IRQ_STATUS (Ack): Value=0x00000000 -> I_STAT=0x0000
~ Write32 to CACHE_CONTROL register (0xfffe0130) = 0x00000804 (Ignoring)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ Write32 to CACHE_CONTROL register (0xfffe0130) = 0x00000800 (Ignoring)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ Write32 to CACHE_CONTROL register (0xfffe0130) = 0x0001e988 (Ignoring)
~ Write32 to CACHE_CONTROL register (0xfffe0130) = 0x00000804 (Ignoring)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ Write32 to CACHE_CONTROL register (0xfffe0130) = 0x00000800 (Ignoring)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ Write32 to CACHE_CONTROL register (0xfffe0130) = 0x0001e988 (Ignoring)
~ Write32 to CACHE_CONTROL register (0xfffe0130) = 0x00000804 (Ignoring)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ Write32 to CACHE_CONTROL register (0xfffe0130) = 0x00000800 (Ignoring)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ Write32 to CACHE_CONTROL register (0xfffe0130) = 0x0001e988 (Ignoring)
~ Read32 from IRQ_MASK (0x1f801074): Returning 0x0000
~ Write32 to IRQ_MASK: Value=0x00000000 -> I_MASK=0x0000
~ Write32 to CACHE_CONTROL register (0xfffe0130) = 0x00000804 (Ignoring)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ Write32 to CACHE_CONTROL register (0xfffe0130) = 0x00000800 (Ignoring)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ SW Ignored (Cache Isolated, SR=0x00010000)
~ Write32 to CACHE_CONTROL register (0xfffe0130) = 0x0001e988 (Ignoring)
SYSCALL instruction executed (PC=0xbfc0d964)
!!! CPU Exception: Cause=0x08, PC=0xbfc0d964, InDelaySlot=0 !!!
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x076f4321
SYSCALL instruction executed (PC=0x8005aa94)
!!! CPU Exception: Cause=0x08, PC=0x8005aa94, InDelaySlot=0 !!!
SYSCALL instruction executed (PC=0x8005aa14)
!!! CPU Exception: Cause=0x08, PC=0x8005aa14, InDelaySlot=0 !!!
SYSCALL instruction executed (PC=0x8005aa94)
!!! CPU Exception: Cause=0x08, PC=0x8005aa94, InDelaySlot=0 !!!
SYSCALL instruction executed (PC=0xbfc0d964)
!!! CPU Exception: Cause=0x08, PC=0xbfc0d964, InDelaySlot=0 !!!
~ Read16 from IRQ_MASK (0x1f801074): Returning 0x0000
~ Write16 to IRQ_MASK: Value=0x0001 -> I_MASK=0x0001
~ Read16 from IRQ_MASK (0x1f801074): Returning 0x0001
~ Write16 to IRQ_MASK: Value=0x0009 -> I_MASK=0x0009
~ Write32 to DMA region: Addr=0x1f8010f4 Offset=0x74 = 0x00000000
SYSCALL instruction executed (PC=0x8005aa14)
!!! CPU Exception: Cause=0x08, PC=0x8005aa14, InDelaySlot=0 !!!
~ Read32 from DMA region: Addr=0x1f8010f4 Offset=0x74
~ Write32 to DMA region: Addr=0x1f8010f4 Offset=0x74 = 0x04840000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x00000401
GPU: Soft Reset (GP1 Cmd 0x00)
GPU Initializing...
VRAM Initialized (1048576 bytes, filled with 0x00).
GPU Initialized (State reset, VRAM initialized).
~ Read32 from GPUREAD (0x1f801810)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4321
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 1), forcing draw first.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=241 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 241), forcing draw first.
Renderer: Drawing 6 vertices...
  Uploading position data (24 bytes)...
  Uploading color data (18 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=1 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 1), forcing draw first.
Renderer: Drawing 6 vertices...
  Uploading position data (24 bytes)...
  Uploading color data (18 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=241 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 241), forcing draw first.
Renderer: Drawing 6 vertices...
  Uploading position data (24 bytes)...
  Uploading color data (18 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=1 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x00000401
GPU: Soft Reset (GP1 Cmd 0x00)
GPU Initializing...
VRAM Initialized (1048576 bytes, filled with 0x00).
GPU Initialized (State reset, VRAM initialized).
~ Read32 from GPUREAD (0x1f801810)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 6 vertices...
  Uploading position data (24 bytes)...
  Uploading color data (18 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 6 vertices...
  Uploading position data (24 bytes)...
  Uploading color data (18 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 6 vertices...
  Uploading position data (24 bytes)...
  Uploading color data (18 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 6 vertices...
  Uploading position data (24 bytes)...
  Uploading color data (18 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GP0(0x01): Clear Cache (Ignoring - No texture cache implemented)
GP0(0xA0): Setup Image Load to VRAM (640,0) Size=(60x48) -> Expecting 1440 words
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x80074c70
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x005a0010
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000201
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA Block/Request: Chan=2, Dir=FROM_RAM, Sync=REQUEST, Step=4, Addr=0x00074c70, Size=1440 words
DMA Block/Request: Finished transfer for channel 2.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GP0(0x01): Clear Cache (Ignoring - No texture cache implemented)
GP0(0xA0): Setup Image Load to VRAM (0,480) Size=(16x1) -> Expecting 8 words
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GP0(0x01): Clear Cache (Ignoring - No texture cache implemented)
GP0(0xA0): Setup Image Load to VRAM (704,0) Size=(60x60) -> Expecting 1800 words
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x80076350
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00700010
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000201
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA Block/Request: Chan=2, Dir=FROM_RAM, Sync=REQUEST, Step=4, Addr=0x00076350, Size=1792 words
DMA Block/Request: Finished transfer for channel 2.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GP0(0x01): Clear Cache (Ignoring - No texture cache implemented)
GP0(0xA0): Setup Image Load to VRAM (64,480) Size=(16x1) -> Expecting 8 words
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GP0(0x01): Clear Cache (Ignoring - No texture cache implemented)
GP0(0xA0): Setup Image Load to VRAM (768,0) Size=(6x12) -> Expecting 36 words
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x80077fa0
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00020010
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000201
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA Block/Request: Chan=2, Dir=FROM_RAM, Sync=REQUEST, Step=4, Addr=0x00077fa0, Size=32 words
DMA Block/Request: Finished transfer for channel 2.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GP0(0x01): Clear Cache (Ignoring - No texture cache implemented)
GP0(0xA0): Setup Image Load to VRAM (128,480) Size=(16x1) -> Expecting 8 words
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GP0(0x01): Clear Cache (Ignoring - No texture cache implemented)
GP0(0xA0): Setup Image Load to VRAM (832,0) Size=(60x48) -> Expecting 1440 words
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x80074c70
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x005a0010
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000201
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA Block/Request: Chan=2, Dir=FROM_RAM, Sync=REQUEST, Step=4, Addr=0x00074c70, Size=1440 words
DMA Block/Request: Finished transfer for channel 2.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GP0(0x01): Clear Cache (Ignoring - No texture cache implemented)
GP0(0xA0): Setup Image Load to VRAM (192,480) Size=(16x1) -> Expecting 8 words
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GP0(0x01): Clear Cache (Ignoring - No texture cache implemented)
GP0(0xA0): Setup Image Load to VRAM (896,0) Size=(60x60) -> Expecting 1800 words
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x80076350
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00700010
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000201
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA Block/Request: Chan=2, Dir=FROM_RAM, Sync=REQUEST, Step=4, Addr=0x00076350, Size=1792 words
DMA Block/Request: Finished transfer for channel 2.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GP0(0x01): Clear Cache (Ignoring - No texture cache implemented)
GP0(0xA0): Setup Image Load to VRAM (256,480) Size=(16x1) -> Expecting 8 words
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GP0(0x01): Clear Cache (Ignoring - No texture cache implemented)
GP0(0xA0): Setup Image Load to VRAM (960,0) Size=(6x12) -> Expecting 36 words
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x80077fa0
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00020010
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000201
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA Block/Request: Chan=2, Dir=FROM_RAM, Sync=REQUEST, Step=4, Addr=0x00077fa0, Size=32 words
DMA Block/Request: Finished transfer for channel 2.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GP0(0x01): Clear Cache (Ignoring - No texture cache implemented)
GP0(0xA0): Setup Image Load to VRAM (320,480) Size=(16x1) -> Expecting 8 words
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display Enable = Enabled (GP1 Cmd 0x03)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 6 vertices...
  Uploading position data (24 bytes)...
  Uploading color data (18 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 6 vertices...
  Uploading position data (24 bytes)...
  Uploading color data (18 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 6 vertices...
  Uploading position data (24 bytes)...
  Uploading color data (18 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 6 vertices...
  Uploading position data (24 bytes)...
  Uploading color data (18 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 6 vertices...
  Uploading position data (24 bytes)...
  Uploading color data (18 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 6 vertices...
  Uploading position data (24 bytes)...
  Uploading color data (18 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 6 vertices...
  Uploading position data (24 bytes)...
  Uploading color data (18 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 6 vertices...
  Uploading position data (24 bytes)...
  Uploading color data (18 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 6 vertices...
  Uploading position data (24 bytes)...
  Uploading color data (18 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 6 vertices...
  Uploading position data (24 bytes)...
  Uploading color data (18 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 6 vertices...
  Uploading position data (24 bytes)...
  Uploading color data (18 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 6 vertices...
  Uploading position data (24 bytes)...
  Uploading color data (18 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 6 vertices...
  Uploading position data (24 bytes)...
  Uploading color data (18 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 6 vertices...
  Uploading position data (24 bytes)...
  Uploading color data (18 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 6 vertices...
  Uploading position data (24 bytes)...
  Uploading color data (18 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 6 vertices...
  Uploading position data (24 bytes)...
  Uploading color data (18 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 6 vertices...
  Uploading position data (24 bytes)...
  Uploading color data (18 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 6 vertices...
  Uploading position data (24 bytes)...
  Uploading color data (18 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 6 vertices...
  Uploading position data (24 bytes)...
  Uploading color data (18 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 6 vertices...
  Uploading position data (24 bytes)...
  Uploading color data (18 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 6 vertices...
  Uploading position data (24 bytes)...
  Uploading color data (18 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 6 vertices...
  Uploading position data (24 bytes)...
  Uploading color data (18 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 6 vertices...
  Uploading position data (24 bytes)...
  Uploading color data (18 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 6 vertices...
  Uploading position data (24 bytes)...
  Uploading color data (18 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 6 vertices...
  Uploading position data (24 bytes)...
  Uploading color data (18 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 6 vertices...
  Uploading position data (24 bytes)...
  Uploading color data (18 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 6 vertices...
  Uploading position data (24 bytes)...
  Uploading color data (18 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 6 vertices...
  Uploading position data (24 bytes)...
  Uploading color data (18 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 6 vertices...
  Uploading position data (24 bytes)...
  Uploading color data (18 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 6 vertices...
  Uploading position data (24 bytes)...
  Uploading color data (18 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 6 vertices...
  Uploading position data (24 bytes)...
  Uploading color data (18 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 6 vertices...
  Uploading position data (24 bytes)...
  Uploading color data (18 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 6 vertices...
  Uploading position data (24 bytes)...
  Uploading color data (18 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 6 vertices...
  Uploading position data (24 bytes)...
  Uploading color data (18 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 6 vertices...
  Uploading position data (24 bytes)...
  Uploading color data (18 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 6 vertices...
  Uploading position data (24 bytes)...
  Uploading color data (18 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 6 vertices...
  Uploading position data (24 bytes)...
  Uploading color data (18 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 6 vertices...
  Uploading position data (24 bytes)...
  Uploading color data (18 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 6 vertices...
  Uploading position data (24 bytes)...
  Uploading color data (18 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 6 vertices...
  Uploading position data (24 bytes)...
  Uploading color data (18 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 6 vertices...
  Uploading position data (24 bytes)...
  Uploading color data (18 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 6 vertices...
  Uploading position data (24 bytes)...
  Uploading color data (18 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 6 vertices...
  Uploading position data (24 bytes)...
  Uploading color data (18 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 6 vertices...
  Uploading position data (24 bytes)...
  Uploading color data (18 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 6 vertices...
  Uploading position data (24 bytes)...
  Uploading color data (18 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 6 vertices...
  Uploading position data (24 bytes)...
  Uploading color data (18 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 6 vertices...
  Uploading position data (24 bytes)...
  Uploading color data (18 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 6 vertices...
  Uploading position data (24 bytes)...
  Uploading color data (18 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 6 vertices...
  Uploading position data (24 bytes)...
  Uploading color data (18 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 6 vertices...
  Uploading position data (24 bytes)...
  Uploading color data (18 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 6 vertices...
  Uploading position data (24 bytes)...
  Uploading color data (18 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 6 vertices...
  Uploading position data (24 bytes)...
  Uploading color data (18 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 6 vertices...
  Uploading position data (24 bytes)...
  Uploading color data (18 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 6 vertices...
  Uploading position data (24 bytes)...
  Uploading color data (18 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 6 vertices...
  Uploading position data (24 bytes)...
  Uploading color data (18 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 6 vertices...
  Uploading position data (24 bytes)...
  Uploading color data (18 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 6 vertices...
  Uploading position data (24 bytes)...
  Uploading color data (18 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 6 vertices...
  Uploading position data (24 bytes)...
  Uploading color data (18 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 6 vertices...
  Uploading position data (24 bytes)...
  Uploading color data (18 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 6 vertices...
  Uploading position data (24 bytes)...
  Uploading color data (18 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 6 vertices...
  Uploading position data (24 bytes)...
  Uploading color data (18 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GP0(0x01): Clear Cache (Ignoring - No texture cache implemented)
GP0(0xC0): Image Store (16x1) - VRAM Read Not Implemented
~ Read32 from GPUREAD (0x1f801810)
~ Read32 from GPUREAD (0x1f801810)
~ Read32 from GPUREAD (0x1f801810)
~ Read32 from GPUREAD (0x1f801810)
~ Read32 from GPUREAD (0x1f801810)
~ Read32 from GPUREAD (0x1f801810)
~ Read32 from GPUREAD (0x1f801810)
~ Read32 from GPUREAD (0x1f801810)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GP0(0x01): Clear Cache (Ignoring - No texture cache implemented)
GP0(0xC0): Image Store (16x1) - VRAM Read Not Implemented
~ Read32 from GPUREAD (0x1f801810)
~ Read32 from GPUREAD (0x1f801810)
~ Read32 from GPUREAD (0x1f801810)
~ Read32 from GPUREAD (0x1f801810)
~ Read32 from GPUREAD (0x1f801810)
~ Read32 from GPUREAD (0x1f801810)
~ Read32 from GPUREAD (0x1f801810)
~ Read32 from GPUREAD (0x1f801810)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GP0(0x01): Clear Cache (Ignoring - No texture cache implemented)
GP0(0xC0): Image Store (16x1) - VRAM Read Not Implemented
~ Read32 from GPUREAD (0x1f801810)
~ Read32 from GPUREAD (0x1f801810)
~ Read32 from GPUREAD (0x1f801810)
~ Read32 from GPUREAD (0x1f801810)
~ Read32 from GPUREAD (0x1f801810)
~ Read32 from GPUREAD (0x1f801810)
~ Read32 from GPUREAD (0x1f801810)
~ Read32 from GPUREAD (0x1f801810)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GP0(0x01): Clear Cache (Ignoring - No texture cache implemented)
GP0(0xA0): Setup Image Load to VRAM (0,480) Size=(16x1) -> Expecting 8 words
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GP0(0x01): Clear Cache (Ignoring - No texture cache implemented)
GP0(0xA0): Setup Image Load to VRAM (64,480) Size=(16x1) -> Expecting 8 words
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GP0(0x01): Clear Cache (Ignoring - No texture cache implemented)
GP0(0xA0): Setup Image Load to VRAM (128,480) Size=(16x1) -> Expecting 8 words
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 6 vertices...
  Uploading position data (24 bytes)...
  Uploading color data (18 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 18 vertices...
  Uploading position data (72 bytes)...
  Uploading color data (54 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 18 vertices...
  Uploading position data (72 bytes)...
  Uploading color data (54 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 18 vertices...
  Uploading position data (72 bytes)...
  Uploading color data (54 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 18 vertices...
  Uploading position data (72 bytes)...
  Uploading color data (54 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 18 vertices...
  Uploading position data (72 bytes)...
  Uploading color data (54 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 18 vertices...
  Uploading position data (72 bytes)...
  Uploading color data (54 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 18 vertices...
  Uploading position data (72 bytes)...
  Uploading color data (54 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 18 vertices...
  Uploading position data (72 bytes)...
  Uploading color data (54 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 18 vertices...
  Uploading position data (72 bytes)...
  Uploading color data (54 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 18 vertices...
  Uploading position data (72 bytes)...
  Uploading color data (54 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 18 vertices...
  Uploading position data (72 bytes)...
  Uploading color data (54 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 18 vertices...
  Uploading position data (72 bytes)...
  Uploading color data (54 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 18 vertices...
  Uploading position data (72 bytes)...
  Uploading color data (54 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 18 vertices...
  Uploading position data (72 bytes)...
  Uploading color data (54 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 18 vertices...
  Uploading position data (72 bytes)...
  Uploading color data (54 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 18 vertices...
  Uploading position data (72 bytes)...
  Uploading color data (54 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 18 vertices...
  Uploading position data (72 bytes)...
  Uploading color data (54 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 18 vertices...
  Uploading position data (72 bytes)...
  Uploading color data (54 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 18 vertices...
  Uploading position data (72 bytes)...
  Uploading color data (54 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 18 vertices...
  Uploading position data (72 bytes)...
  Uploading color data (54 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 18 vertices...
  Uploading position data (72 bytes)...
  Uploading color data (54 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 18 vertices...
  Uploading position data (72 bytes)...
  Uploading color data (54 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 18 vertices...
  Uploading position data (72 bytes)...
  Uploading color data (54 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 18 vertices...
  Uploading position data (72 bytes)...
  Uploading color data (54 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 18 vertices...
  Uploading position data (72 bytes)...
  Uploading color data (54 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 18 vertices...
  Uploading position data (72 bytes)...
  Uploading color data (54 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 18 vertices...
  Uploading position data (72 bytes)...
  Uploading color data (54 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 18 vertices...
  Uploading position data (72 bytes)...
  Uploading color data (54 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 18 vertices...
  Uploading position data (72 bytes)...
  Uploading color data (54 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 18 vertices...
  Uploading position data (72 bytes)...
  Uploading color data (54 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 18 vertices...
  Uploading position data (72 bytes)...
  Uploading color data (54 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 18 vertices...
  Uploading position data (72 bytes)...
  Uploading color data (54 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 18 vertices...
  Uploading position data (72 bytes)...
  Uploading color data (54 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 18 vertices...
  Uploading position data (72 bytes)...
  Uploading color data (54 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 18 vertices...
  Uploading position data (72 bytes)...
  Uploading color data (54 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 18 vertices...
  Uploading position data (72 bytes)...
  Uploading color data (54 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 18 vertices...
  Uploading position data (72 bytes)...
  Uploading color data (54 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 18 vertices...
  Uploading position data (72 bytes)...
  Uploading color data (54 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 18 vertices...
  Uploading position data (72 bytes)...
  Uploading color data (54 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 18 vertices...
  Uploading position data (72 bytes)...
  Uploading color data (54 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 18 vertices...
  Uploading position data (72 bytes)...
  Uploading color data (54 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 18 vertices...
  Uploading position data (72 bytes)...
  Uploading color data (54 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 18 vertices...
  Uploading position data (72 bytes)...
  Uploading color data (54 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 18 vertices...
  Uploading position data (72 bytes)...
  Uploading color data (54 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 18 vertices...
  Uploading position data (72 bytes)...
  Uploading color data (54 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 18 vertices...
  Uploading position data (72 bytes)...
  Uploading color data (54 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 18 vertices...
  Uploading position data (72 bytes)...
  Uploading color data (54 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 18 vertices...
  Uploading position data (72 bytes)...
  Uploading color data (54 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 18 vertices...
  Uploading position data (72 bytes)...
  Uploading color data (54 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 18 vertices...
  Uploading position data (72 bytes)...
  Uploading color data (54 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 18 vertices...
  Uploading position data (72 bytes)...
  Uploading color data (54 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 18 vertices...
  Uploading position data (72 bytes)...
  Uploading color data (54 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 18 vertices...
  Uploading position data (72 bytes)...
  Uploading color data (54 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 18 vertices...
  Uploading position data (72 bytes)...
  Uploading color data (54 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 18 vertices...
  Uploading position data (72 bytes)...
  Uploading color data (54 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 18 vertices...
  Uploading position data (72 bytes)...
  Uploading color data (54 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 18 vertices...
  Uploading position data (72 bytes)...
  Uploading color data (54 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 18 vertices...
  Uploading position data (72 bytes)...
  Uploading color data (54 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 18 vertices...
  Uploading position data (72 bytes)...
  Uploading color data (54 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GP0(0x01): Clear Cache (Ignoring - No texture cache implemented)
GP0(0xA0): Setup Image Load to VRAM (0,480) Size=(16x1) -> Expecting 8 words
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GP0(0x01): Clear Cache (Ignoring - No texture cache implemented)
GP0(0xA0): Setup Image Load to VRAM (64,480) Size=(16x1) -> Expecting 8 words
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GP0(0x01): Clear Cache (Ignoring - No texture cache implemented)
GP0(0xA0): Setup Image Load to VRAM (128,480) Size=(16x1) -> Expecting 8 words
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 18 vertices...
  Uploading position data (72 bytes)...
  Uploading color data (54 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GP0(0x01): Clear Cache (Ignoring - No texture cache implemented)
GP0(0xA0): Setup Image Load to VRAM (0,480) Size=(16x1) -> Expecting 8 words
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GP0(0x01): Clear Cache (Ignoring - No texture cache implemented)
GP0(0xA0): Setup Image Load to VRAM (64,480) Size=(16x1) -> Expecting 8 words
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GP0(0x01): Clear Cache (Ignoring - No texture cache implemented)
GP0(0xA0): Setup Image Load to VRAM (128,480) Size=(16x1) -> Expecting 8 words
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GP0(0x01): Clear Cache (Ignoring - No texture cache implemented)
GP0(0xA0): Setup Image Load to VRAM (0,480) Size=(16x1) -> Expecting 8 words
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GP0(0x01): Clear Cache (Ignoring - No texture cache implemented)
GP0(0xA0): Setup Image Load to VRAM (64,480) Size=(16x1) -> Expecting 8 words
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GP0(0x01): Clear Cache (Ignoring - No texture cache implemented)
GP0(0xA0): Setup Image Load to VRAM (128,480) Size=(16x1) -> Expecting 8 words
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GP0(0x01): Clear Cache (Ignoring - No texture cache implemented)
GP0(0xA0): Setup Image Load to VRAM (0,480) Size=(16x1) -> Expecting 8 words
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GP0(0x01): Clear Cache (Ignoring - No texture cache implemented)
GP0(0xA0): Setup Image Load to VRAM (64,480) Size=(16x1) -> Expecting 8 words
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GP0(0x01): Clear Cache (Ignoring - No texture cache implemented)
GP0(0xA0): Setup Image Load to VRAM (128,480) Size=(16x1) -> Expecting 8 words
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GP0(0x01): Clear Cache (Ignoring - No texture cache implemented)
GP0(0xA0): Setup Image Load to VRAM (0,480) Size=(16x1) -> Expecting 8 words
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GP0(0x01): Clear Cache (Ignoring - No texture cache implemented)
GP0(0xA0): Setup Image Load to VRAM (64,480) Size=(16x1) -> Expecting 8 words
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GP0(0x01): Clear Cache (Ignoring - No texture cache implemented)
GP0(0xA0): Setup Image Load to VRAM (128,480) Size=(16x1) -> Expecting 8 words
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GP0(0x01): Clear Cache (Ignoring - No texture cache implemented)
GP0(0xA0): Setup Image Load to VRAM (0,480) Size=(16x1) -> Expecting 8 words
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GP0(0x01): Clear Cache (Ignoring - No texture cache implemented)
GP0(0xA0): Setup Image Load to VRAM (64,480) Size=(16x1) -> Expecting 8 words
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GP0(0x01): Clear Cache (Ignoring - No texture cache implemented)
GP0(0xA0): Setup Image Load to VRAM (128,480) Size=(16x1) -> Expecting 8 words
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GP0(0x01): Clear Cache (Ignoring - No texture cache implemented)
GP0(0xA0): Setup Image Load to VRAM (0,480) Size=(16x1) -> Expecting 8 words
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GP0(0x01): Clear Cache (Ignoring - No texture cache implemented)
GP0(0xA0): Setup Image Load to VRAM (64,480) Size=(16x1) -> Expecting 8 words
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GP0(0x01): Clear Cache (Ignoring - No texture cache implemented)
GP0(0xA0): Setup Image Load to VRAM (128,480) Size=(16x1) -> Expecting 8 words
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GP0(0x01): Clear Cache (Ignoring - No texture cache implemented)
GP0(0xA0): Setup Image Load to VRAM (0,480) Size=(16x1) -> Expecting 8 words
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GP0(0x01): Clear Cache (Ignoring - No texture cache implemented)
GP0(0xA0): Setup Image Load to VRAM (64,480) Size=(16x1) -> Expecting 8 words
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GP0(0x01): Clear Cache (Ignoring - No texture cache implemented)
GP0(0xA0): Setup Image Load to VRAM (128,480) Size=(16x1) -> Expecting 8 words
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GP0(0x01): Clear Cache (Ignoring - No texture cache implemented)
GP0(0xA0): Setup Image Load to VRAM (0,480) Size=(16x1) -> Expecting 8 words
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GP0(0x01): Clear Cache (Ignoring - No texture cache implemented)
GP0(0xA0): Setup Image Load to VRAM (64,480) Size=(16x1) -> Expecting 8 words
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GP0(0x01): Clear Cache (Ignoring - No texture cache implemented)
GP0(0xA0): Setup Image Load to VRAM (128,480) Size=(16x1) -> Expecting 8 words
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GP0(0x01): Clear Cache (Ignoring - No texture cache implemented)
GP0(0xA0): Setup Image Load to VRAM (0,480) Size=(16x1) -> Expecting 8 words
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GP0(0x01): Clear Cache (Ignoring - No texture cache implemented)
GP0(0xA0): Setup Image Load to VRAM (64,480) Size=(16x1) -> Expecting 8 words
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GP0(0x01): Clear Cache (Ignoring - No texture cache implemented)
GP0(0xA0): Setup Image Load to VRAM (128,480) Size=(16x1) -> Expecting 8 words
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GP0(0x01): Clear Cache (Ignoring - No texture cache implemented)
GP0(0xA0): Setup Image Load to VRAM (0,480) Size=(16x1) -> Expecting 8 words
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GP0(0x01): Clear Cache (Ignoring - No texture cache implemented)
GP0(0xA0): Setup Image Load to VRAM (64,480) Size=(16x1) -> Expecting 8 words
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GP0(0x01): Clear Cache (Ignoring - No texture cache implemented)
GP0(0xA0): Setup Image Load to VRAM (128,480) Size=(16x1) -> Expecting 8 words
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GP0(0x01): Clear Cache (Ignoring - No texture cache implemented)
GP0(0xA0): Setup Image Load to VRAM (0,480) Size=(16x1) -> Expecting 8 words
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GP0(0x01): Clear Cache (Ignoring - No texture cache implemented)
GP0(0xA0): Setup Image Load to VRAM (64,480) Size=(16x1) -> Expecting 8 words
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GP0(0x01): Clear Cache (Ignoring - No texture cache implemented)
GP0(0xA0): Setup Image Load to VRAM (128,480) Size=(16x1) -> Expecting 8 words
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GP0(0x01): Clear Cache (Ignoring - No texture cache implemented)
GP0(0xA0): Setup Image Load to VRAM (0,480) Size=(16x1) -> Expecting 8 words
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GP0(0x01): Clear Cache (Ignoring - No texture cache implemented)
GP0(0xA0): Setup Image Load to VRAM (64,480) Size=(16x1) -> Expecting 8 words
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GP0(0x01): Clear Cache (Ignoring - No texture cache implemented)
GP0(0xA0): Setup Image Load to VRAM (128,480) Size=(16x1) -> Expecting 8 words
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GP0(0x01): Clear Cache (Ignoring - No texture cache implemented)
GP0(0xA0): Setup Image Load to VRAM (0,480) Size=(16x1) -> Expecting 8 words
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GP0(0x01): Clear Cache (Ignoring - No texture cache implemented)
GP0(0xA0): Setup Image Load to VRAM (64,480) Size=(16x1) -> Expecting 8 words
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GP0(0x01): Clear Cache (Ignoring - No texture cache implemented)
GP0(0xA0): Setup Image Load to VRAM (128,480) Size=(16x1) -> Expecting 8 words
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GP0(0x01): Clear Cache (Ignoring - No texture cache implemented)
GP0(0xA0): Setup Image Load to VRAM (0,480) Size=(16x1) -> Expecting 8 words
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GP0(0x01): Clear Cache (Ignoring - No texture cache implemented)
GP0(0xA0): Setup Image Load to VRAM (64,480) Size=(16x1) -> Expecting 8 words
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GP0(0x01): Clear Cache (Ignoring - No texture cache implemented)
GP0(0xA0): Setup Image Load to VRAM (128,480) Size=(16x1) -> Expecting 8 words
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GP0(0x01): Clear Cache (Ignoring - No texture cache implemented)
GP0(0xA0): Setup Image Load to VRAM (0,480) Size=(16x1) -> Expecting 8 words
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GP0(0x01): Clear Cache (Ignoring - No texture cache implemented)
GP0(0xA0): Setup Image Load to VRAM (64,480) Size=(16x1) -> Expecting 8 words
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GP0(0x01): Clear Cache (Ignoring - No texture cache implemented)
GP0(0xA0): Setup Image Load to VRAM (128,480) Size=(16x1) -> Expecting 8 words
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eccf4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ebca4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ebca4
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eccf4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eccf4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010e0 Offset=0x60 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010e4 Offset=0x64 = 0x00000400
~ Write32 to DMA region: Addr=0x1f8010e8 Offset=0x68 = 0x11000002
  DMA Channel 6 activated by write to offset 0x68.
--- Starting DMA Transfer for Channel 6 ---
DMA Block/Request: Chan=6, Dir=TO_RAM, Sync=MANUAL, Step=-4, Addr=0x000eb8d4, Size=1024 words
DMA Block/Request: Finished transfer for channel 6.
--- Finished DMA Transfer Processing for Channel 6 ---
~ Read32 from DMA region: Addr=0x1f8010e8 Offset=0x68
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800ea884
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000ea884
Renderer: Setting Draw Offset (0, 0), forcing draw first.
Renderer: Drawing 36 vertices...
  Uploading position data (144 bytes)...
  Uploading color data (108 bytes)...
  Issuing glDrawArrays...
Renderer: Draw finished, vertex count reset.
Renderer: Display requested.
DMA GPU Linked List: End marker (0x800000) found in header 0x06ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: Display VRAM Start X=0 Y=2 (GP1 Cmd 0x05)
GPU: Display H-Range Start=608 End=3168 (GP1 Cmd 0x06)
GPU: Display V-Range Start=16 End=255 (GP1 Cmd 0x07)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: DMA Direction = 2 (GP1 Cmd 0x04)
~ Read32 from DMA region: Addr=0x1f8010f0 Offset=0x70
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x0f6f4b21
~ Write32 to DMA region: Addr=0x1f8010a0 Offset=0x20 = 0x800eb8d4
~ Write32 to DMA region: Addr=0x1f8010a4 Offset=0x24 = 0x00000000
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x01000401
  DMA Channel 2 activated by write to offset 0x28.
--- Starting DMA Transfer for Channel 2 ---
DMA GPU Linked List: Starting at 0x000eb8d4
Renderer: Buffering Quad (Start Index: 0)
Renderer: Buffering Quad (Start Index: 6)
Renderer: Buffering Triangle (Start Index: 12)
Renderer: Buffering Triangle (Start Index: 15)
Renderer: Buffering Quad (Start Index: 18)
Renderer: Buffering Quad (Start Index: 24)
Renderer: Buffering Quad (Start Index: 30)
DMA GPU Linked List: End marker (0x800000) found in header 0x00ffffff.
DMA GPU Linked List: Finished.
--- Finished DMA Transfer Processing for Channel 2 ---
~ Read32 from DMA region: Addr=0x1f8010a8 Offset=0x28
~ Write32 to DMA region: Addr=0x1f8010a8 Offset=0x28 = 0x00000401
GPU: DMA Direction = 0 (GP1 Cmd 0x04)
GPU: Acknowledge IRQ (GP1 Cmd 0x02)
GPU: Reset Command Buffer (GP1 Cmd 0x01)
~ Read32 from GPUREAD (0x1f801810)
GPU: Display Mode set (GP1 Cmd 0x08)
~ Read32 from IRQ_MASK (0x1f801074): Returning 0x0009
~ Write32 to IRQ_MASK: Value=0x00000009 -> I_MASK=0x0009
~ Read32 from IRQ_MASK (0x1f801074): Returning 0x0009
~ Write32 to IRQ_MASK: Value=0x00000001 -> I_MASK=0x0001
~ Write32 to IRQ_STATUS (Ack): Value=0xfffffffb -> I_STAT=0x0000
~ Write32 to IRQ_STATUS (Ack): Value=0xfffffff7 -> I_STAT=0x0000
~ Write32 to DMA region: Addr=0x1f8010f0 Offset=0x70 = 0x00009099
~ Read32 from DMA region: Addr=0x1f8010f4 Offset=0x74
~ Write32 to DMA region: Addr=0x1f8010f4 Offset=0x74 = 0x88840000
~ Write8 to CDROM Reg (0x1f801800) = 0x01 (Ignoring)
~ Write8 to CDROM Reg (0x1f801803) = 0x1f (Ignoring)
~ Write8 to CDROM Reg (0x1f801800) = 0x01 (Ignoring)
~ Write8 to CDROM Reg (0x1f801802) = 0x1f (Ignoring)
~ Write32 to IRQ_STATUS (Ack): Value=0xfffffffb -> I_STAT=0x0000
~ Read32 from IRQ_MASK (0x1f801074): Returning 0x0001
~ Write32 to IRQ_MASK: Value=0x00000005 -> I_MASK=0x0005
~ Read32 from IRQ_MASK (0x1f801074): Returning 0x0005
~ Write32 to IRQ_MASK: Value=0x0000000d -> I_MASK=0x000d
SYSCALL instruction executed (PC=0x8005aa14)
!!! CPU Exception: Cause=0x08, PC=0x8005aa14, InDelaySlot=0 !!!
~ Read32 from IRQ_MASK (0x1f801074): Returning 0x000d
~ Read32 from IRQ_STATUS (0x1f801070): Returning 0x0000
~ Read32 from IRQ_MASK (0x1f801074): Returning 0x000d
~ Read32 from IRQ_STATUS (0x1f801070): Returning 0x0000
SYSCALL instruction executed (PC=0x8005aa14)
!!! CPU Exception: Cause=0x08, PC=0x8005aa14, InDelaySlot=0 !!!
~ Read32 from IRQ_MASK (0x1f801074): Returning 0x000d
~ Read32 from IRQ_STATUS (0x1f801070): Returning 0x0000
~ Read32 from IRQ_MASK (0x1f801074): Returning 0x000d
~ Read32 from IRQ_STATUS (0x1f801070): Returning 0x0000
SYSCALL instruction executed (PC=0x8005aa14)
!!! CPU Exception: Cause=0x08, PC=0x8005aa14, InDelaySlot=0 !!!
~ Read32 from IRQ_MASK (0x1f801074): Returning 0x000d
~ Read32 from IRQ_STATUS (0x1f801070): Returning 0x0000
~ Read32 from IRQ_MASK (0x1f801074): Returning 0x000d
~ Read32 from IRQ_STATUS (0x1f801070): Returning 0x0000
SYSCALL instruction executed (PC=0x8005aa14)
!!! CPU Exception: Cause=0x08, PC=0x8005aa14, InDelaySlot=0 !!!
~ Read32 from IRQ_MASK (0x1f801074): Returning 0x000d
~ Read32 from IRQ_STATUS (0x1f801070): Returning 0x0000
~ Read32 from IRQ_MASK (0x1f801074): Returning 0x000d
~ Read32 from IRQ_STATUS (0x1f801070): Returning 0x0000
SYSCALL instruction executed (PC=0x8005aa14)
!!! CPU Exception: Cause=0x08, PC=0x8005aa14, InDelaySlot=0 !!!
~ Read32 from IRQ_MASK (0x1f801074): Returning 0x000d
~ Read32 from IRQ_STATUS (0x1f801070): Returning 0x0000
~ Read32 from IRQ_MASK (0x1f801074): Returning 0x000d
~ Read32 from IRQ_STATUS (0x1f801070): Returning 0x0000
SYSCALL instruction executed (PC=0x8005aa14)
!!! CPU Exception: Cause=0x08, PC=0x8005aa14, InDelaySlot=0 !!!
~ Read32 from IRQ_MASK (0x1f801074): Returning 0x000d
~ Read32 from IRQ_STATUS (0x1f801070): Returning 0x0000
~ Read32 from IRQ_MASK (0x1f801074): Returning 0x000d
~ Read32 from IRQ_STATUS (0x1f801070): Returning 0x0000
SYSCALL instruction executed (PC=0x8005aa14)
!!! CPU Exception: Cause=0x08, PC=0x8005aa14, InDelaySlot=0 !!!
~ Read32 from IRQ_MASK (0x1f801074): Returning 0x000d
~ Read32 from IRQ_STATUS (0x1f801070): Returning 0x0000
~ Read32 from IRQ_MASK (0x1f801074): Returning 0x000d
~ Read32 from IRQ_STATUS (0x1f801070): Returning 0x0000
SYSCALL instruction executed (PC=0x8005aa14)
!!! CPU Exception: Cause=0x08, PC=0x8005aa14, InDelaySlot=0 !!!
~ Read32 from IRQ_MASK (0x1f801074): Returning 0x000d
~ Read32 from IRQ_STATUS (0x1f801070): Returning 0x0000
~ Read32 from IRQ_MASK (0x1f801074): Returning 0x000d
~ Read32 from IRQ_STATUS (0x1f801070): Returning 0x0000
SYSCALL instruction executed (PC=0x8005aa14)
!!! CPU Exception: Cause=0x08, PC=0x8005aa14, InDelaySlot=0 !!!
~ Read32 from IRQ_MASK (0x1f801074): Returning 0x000d
~ Read32 from IRQ_STATUS (0x1f801070): Returning 0x0000
~ Read32 from IRQ_MASK (0x1f801074): Returning 0x000d
~ Read32 from IRQ_STATUS (0x1f801070): Returning 0x0000
SYSCALL instruction executed (PC=0x8005aa14)
!!! CPU Exception: Cause=0x08, PC=0x8005aa14, InDelaySlot=0 !!!
~ Read32 from IRQ_MASK (0x1f801074): Returning 0x000d
~ Read32 from IRQ_STATUS (0x1f801070): Returning 0x0000
~ Read32 from IRQ_MASK (0x1f801074): Returning 0x000d
~ Read32 from IRQ_STATUS (0x1f801070): Returning 0x0000
SYSCALL instruction executed (PC=0x8005aa14)
!!! CPU Exception: Cause=0x08, PC=0x8005aa14, InDelaySlot=0 !!!
~ Read32 from IRQ_MASK (0x1f801074): Returning 0x000d
~ Read32 from IRQ_STATUS (0x1f801070): Returning 0x0000
~ Read32 from IRQ_MASK (0x1f801074): Returning 0x000d
~ Read32 from IRQ_STATUS (0x1f801070): Returning 0x0000
SYSCALL instruction executed (PC=0x8005aa14)
!!! CPU Exception: Cause=0x08, PC=0x8005aa14, InDelaySlot=0 !!!
~ Read32 from IRQ_MASK (0x1f801074): Returning 0x000d
~ Read32 from IRQ_STATUS (0x1f801070): Returning 0x0000
~ Read32 from IRQ_MASK (0x1f801074): Returning 0x000d
~ Read32 from IRQ_STATUS (0x1f801070): Returning 0x0000
SYSCALL instruction executed (PC=0x8005aa14)
!!! CPU Exception: Cause=0x08, PC=0x8005aa14, InDelaySlot=0 !!!
~ Read32 from IRQ_MASK (0x1f801074): Returning 0x000d
~ Read32 from IRQ_STATUS (0x1f801070): Returning 0x0000
~ Read32 from IRQ_MASK (0x1f801074): Returning 0x000d
~ Read32 from IRQ_STATUS (0x1f801070): Returning 0x0000
SYSCALL instruction executed (PC=0x8005aa14)
!!! CPU Exception: Cause=0x08, PC=0x8005aa14, InDelaySlot=0 !!!
~ Read32 from IRQ_MASK (0x1f801074): Returning 0x000d
~ Read32 from IRQ_STATUS (0x1f801070): Returning 0x0000
~ Read32 from IRQ_MASK (0x1f801074): Returning 0x000d
~ Read32 from IRQ_STATUS (0x1f801070): Returning 0x0000
SYSCALL instruction executed (PC=0x8005aa14)
!!! CPU Exception: Cause=0x08, PC=0x8005aa14, InDelaySlot=0 !!!
~ Read32 from IRQ_MASK (0x1f801074): Returning 0x000d
~ Read32 from IRQ_STATUS (0x1f801070): Returning 0x0000
~ Read32 from IRQ_MASK (0x1f801074): Returning 0x000d
~ Read32 from IRQ_STATUS (0x1f801070): Returning 0x0000
SYSCALL instruction executed (PC=0x8005aa14)
!!! CPU Exception: Cause=0x08, PC=0x8005aa14, InDelaySlot=0 !!!
~ Read32 from IRQ_MASK (0x1f801074): Returning 0x000d
~ Read32 from IRQ_STATUS (0x1f801070): Returning 0x0000
~ Read32 from IRQ_MASK (0x1f801074): Returning 0x000d
~ Read32 from IRQ_STATUS (0x1f801070): Returning 0x0000
SYSCALL instruction executed (PC=0x8005aa14)
!!! CPU Exception: Cause=0x08, PC=0x8005aa14, InDelaySlot=0 !!!
~ Read32 from IRQ_MASK (0x1f801074): Returning 0x000d
~ Read32 from IRQ_STATUS (0x1f801070): Returning 0x0000
~ Read32 from IRQ_MASK (0x1f801074): Returning 0x000d
~ Read32 from IRQ_STATUS (0x1f801070): Returning 0x0000
SDL_QUIT event received.
Emulation loop finished. Cleaning up...
Destroying Renderer...
  Deleting shader program (ID: 3)
  Deleting VBOs (Pos: 1, Col: 2)
  Deleting VAO (ID: 1)
Renderer Destroyed.
Destroying SDL GL Context and Window...
SDL Quit.
--- ZoniStation One Emulator Finished ---
