// Seed: 1358392329
module module_0 (
    input  uwire   id_0,
    output supply0 id_1
);
  task id_3(input [1 : (  1  )] id_4 = id_4, id_5, input integer id_6);
    if ("") begin : LABEL_0
      id_3 <= -1;
    end
  endtask
endmodule
module module_1 #(
    parameter id_3 = 32'd27
) (
    input supply0 id_0,
    input wand id_1,
    input uwire id_2,
    output wand _id_3,
    output wor id_4,
    output supply1 id_5,
    input tri0 id_6,
    input wire id_7,
    output supply0 id_8,
    input tri1 id_9,
    input uwire id_10
);
  wire  id_12;
  logic id_13;
  ;
  wire id_14[id_3 : 1];
  module_0 modCall_1 (
      id_0,
      id_5
  );
  assign modCall_1.id_3 = 0;
  wire id_15;
  ;
  logic id_16 = (1);
endmodule
