#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Sep 23 16:12:26 2023
# Process ID: 3004
# Current directory: D:/DigitalLogic/lab/CPU_design
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5304 D:\DigitalLogic\lab\CPU_design\CPU_design.xpr
# Log file: D:/DigitalLogic/lab/CPU_design/vivado.log
# Journal file: D:/DigitalLogic/lab/CPU_design\vivado.jou
# Running On: LAPTOP-L5KSI83J, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 6, Host memory: 16940 MB
#-----------------------------------------------------------
start_gui
open_project D:/DigitalLogic/lab/CPU_design/CPU_design.xpr
update_compile_order -fileset sources_1
close [ open D:/DigitalLogic/lab/CPU_design/CPU_design.srcs/sources_1/new/register.v w ]
add_files D:/DigitalLogic/lab/CPU_design/CPU_design.srcs/sources_1/new/register.v
update_compile_order -fileset sources_1
close [ open D:/DigitalLogic/lab/CPU_design/CPU_design.srcs/sources_1/new/reg_group.v w ]
add_files D:/DigitalLogic/lab/CPU_design/CPU_design.srcs/sources_1/new/reg_group.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open D:/DigitalLogic/lab/CPU_design/CPU_design.srcs/sources_1/new/pc.v w ]
add_files D:/DigitalLogic/lab/CPU_design/CPU_design.srcs/sources_1/new/pc.v
update_compile_order -fileset sources_1
close [ open D:/DigitalLogic/lab/CPU_design/CPU_design.srcs/sources_1/new/data_path.v w ]
add_files D:/DigitalLogic/lab/CPU_design/CPU_design.srcs/sources_1/new/data_path.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open D:/DigitalLogic/lab/CPU_design/CPU_design.srcs/sources_1/new/control_unit.v w ]
add_files D:/DigitalLogic/lab/CPU_design/CPU_design.srcs/sources_1/new/control_unit.v
close [ open D:/DigitalLogic/lab/CPU_design/CPU_design.srcs/sources_1/new/state_transition.v w ]
add_files D:/DigitalLogic/lab/CPU_design/CPU_design.srcs/sources_1/new/state_transition.v
close [ open D:/DigitalLogic/lab/CPU_design/CPU_design.srcs/sources_1/new/ir.v w ]
add_files D:/DigitalLogic/lab/CPU_design/CPU_design.srcs/sources_1/new/ir.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/DigitalLogic/lab/CPU_design/CPU_design.srcs/sources_1/new/ir.v] -no_script -reset -force -quiet
remove_files  D:/DigitalLogic/lab/CPU_design/CPU_design.srcs/sources_1/new/ir.v
file delete -force D:/DigitalLogic/lab/CPU_design/CPU_design.srcs/sources_1/new/ir.v
export_ip_user_files -of_objects  [get_files D:/DigitalLogic/lab/CPU_design/CPU_design.srcs/sources_1/new/state_transition.v] -no_script -reset -force -quiet
remove_files  D:/DigitalLogic/lab/CPU_design/CPU_design.srcs/sources_1/new/state_transition.v
file delete -force D:/DigitalLogic/lab/CPU_design/CPU_design.srcs/sources_1/new/state_transition.v
export_ip_user_files -of_objects  [get_files D:/DigitalLogic/lab/CPU_design/CPU_design.srcs/sources_1/new/control_unit.v] -no_script -reset -force -quiet
remove_files  D:/DigitalLogic/lab/CPU_design/CPU_design.srcs/sources_1/new/control_unit.v
file delete -force D:/DigitalLogic/lab/CPU_design/CPU_design.srcs/sources_1/new/control_unit.v
close [ open D:/DigitalLogic/lab/CPU_design/CPU_design.srcs/sources_1/new/ir.v w ]
add_files D:/DigitalLogic/lab/CPU_design/CPU_design.srcs/sources_1/new/ir.v
update_compile_order -fileset sources_1
