# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-cc --exe -Mdir /mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_lp_mon_power_management -DCOCOTB_SIM=1 --top-module axi4_master_rd_lp_mon --vpi --public-flat-rw --prefix Vtop -o axi4_master_rd_lp_mon -LDFLAGS -Wl,-rpath,/mnt/data/github/rtldesignsherpa/venv/lib/python3.12/site-packages/cocotb/libs -L/mnt/data/github/rtldesignsherpa/venv/lib/python3.12/site-packages/cocotb/libs -lcocotbvpi_verilator --trace-fst --trace-structs --trace-depth 99 -Wall -Wno-UNUSED -Wno-DECLFILENAME -Wno-PINMISSING -Wno-UNDRIVEN -Wno-WIDTHEXPAND -Wno-WIDTHTRUNC -Wno-SELRANGE -Wno-CASEINCOMPLETE -Wno-TIMESCALEMOD --trace-fst --trace-structs -I/mnt/data/github/rtldesignsherpa/rtl/amba/includes -I/mnt/data/github/rtldesignsherpa/rtl/common -I/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_lp_mon_power_management -GAXI_ID_WIDTH=8 -GAXI_ADDR_WIDTH=32 -GAXI_DATA_WIDTH=32 -GAXI_USER_WIDTH=1 -GAXI_WSTRB_WIDTH=4 -GUNIT_ID=1 -GAGENT_ID=16 -GMAX_TRANSACTIONS=16 -GENABLE_FILTERING=1 -GADD_PIPELINE_STAGE=0 -GSLEEP_IDLE_CYCLES=16 -GWAKE_UP_CYCLES=2 -GCOALESCE_WINDOW=8 -GPOWER_DOMAINS=4 -GENABLE_SLEEP_MODE=1 -GENABLE_DVFS=1 -GENABLE_POWER_BUDGET=1 -GPOWER_BUDGET_BITS=16 -GVF_LEVELS=4 /mnt/data/github/rtldesignsherpa/venv/lib/python3.12/site-packages/cocotb/share/lib/verilator/verilator.cpp /mnt/data/github/rtldesignsherpa/rtl/amba/includes/monitor_pkg.sv /mnt/data/github/rtldesignsherpa/rtl/common/counter_bin.sv /mnt/data/github/rtldesignsherpa/rtl/common/counter_load_clear.sv /mnt/data/github/rtldesignsherpa/rtl/common/fifo_control.sv /mnt/data/github/rtldesignsherpa/rtl/common/counter_freq_invariant.sv /mnt/data/github/rtldesignsherpa/rtl/amba/gaxi/gaxi_fifo_sync.sv /mnt/data/github/rtldesignsherpa/rtl/amba/gaxi/gaxi_skid_buffer.sv /mnt/data/github/rtldesignsherpa/rtl/amba/axi4/axi4_master_rd.sv /mnt/data/github/rtldesignsherpa/rtl/amba/axi4/axi4_master_rd_mon.sv /mnt/data/github/rtldesignsherpa/rtl/amba/axi4/axi4_master_rd_mon_cg.sv /mnt/data/github/rtldesignsherpa/rtl/amba/shared/axi_monitor_trans_mgr.sv /mnt/data/github/rtldesignsherpa/rtl/amba/shared/axi_monitor_timer.sv /mnt/data/github/rtldesignsherpa/rtl/amba/shared/axi_monitor_timeout.sv /mnt/data/github/rtldesignsherpa/rtl/amba/shared/axi_monitor_reporter.sv /mnt/data/github/rtldesignsherpa/rtl/amba/shared/axi_monitor_base.sv /mnt/data/github/rtldesignsherpa/rtl/amba/shared/axi_monitor_filtered.sv /mnt/data/github/rtldesignsherpa/rtl/amba/axi4/axi4_master_rd_lp_mon.sv"
S      6145 217579989  1756600004    78456245  1756600004    78456245 "/mnt/data/github/rtldesignsherpa/rtl/amba/axi4/axi4_master_rd.sv"
S     23335 217600105  1759045095   207449416  1759045095   207449416 "/mnt/data/github/rtldesignsherpa/rtl/amba/axi4/axi4_master_rd_lp_mon.sv"
S     13916 217600097  1759009745   475243423  1759009745   458243252 "/mnt/data/github/rtldesignsherpa/rtl/amba/axi4/axi4_master_rd_mon.sv"
S     17852 217598515  1759043189   342583584  1759043189   342583584 "/mnt/data/github/rtldesignsherpa/rtl/amba/axi4/axi4_master_rd_mon_cg.sv"
S      5382 217580840  1754955480   120100518  1754955480   120100518 "/mnt/data/github/rtldesignsherpa/rtl/amba/gaxi/gaxi_fifo_sync.sv"
S      2835 217580841  1755236001   833058409  1755236001   833058409 "/mnt/data/github/rtldesignsherpa/rtl/amba/gaxi/gaxi_skid_buffer.sv"
S     79787 217614123  1758836750   172144838  1758836750   157144842 "/mnt/data/github/rtldesignsherpa/rtl/amba/includes/monitor_pkg.sv"
S     11243 217580857  1754955480   120572614  1754955480   120572614 "/mnt/data/github/rtldesignsherpa/rtl/amba/shared/axi_monitor_base.sv"
S     12816 217600088  1759009734   880136487  1759009734   880136487 "/mnt/data/github/rtldesignsherpa/rtl/amba/shared/axi_monitor_filtered.sv"
S     23882 217614110  1758836525   920769938  1758836525   899770045 "/mnt/data/github/rtldesignsherpa/rtl/amba/shared/axi_monitor_reporter.sv"
S      6403 217580858  1758836531   638740750  1758836531   633740775 "/mnt/data/github/rtldesignsherpa/rtl/amba/shared/axi_monitor_timeout.sv"
S      1879 217580860  1754955480   120652944  1754955480   120652944 "/mnt/data/github/rtldesignsherpa/rtl/amba/shared/axi_monitor_timer.sv"
S     25144 217580861  1758836778   607133026  1758836778   601133029 "/mnt/data/github/rtldesignsherpa/rtl/amba/shared/axi_monitor_trans_mgr.sv"
S      1107 217580891  1754955480   121448794  1754955480   121448794 "/mnt/data/github/rtldesignsherpa/rtl/common/counter_bin.sv"
S     11107 217580893  1754955480   121490286  1754955480   121490286 "/mnt/data/github/rtldesignsherpa/rtl/common/counter_freq_invariant.sv"
S      1356 217580895  1754955480   121535253  1754955480   121535253 "/mnt/data/github/rtldesignsherpa/rtl/common/counter_load_clear.sv"
S      4977 217580910  1754955480   121861621  1754955480   121861621 "/mnt/data/github/rtldesignsherpa/rtl/common/fifo_control.sv"
T      9771 217867042  1759154854   321831846  1759154854   321831846 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_lp_mon_power_management/Vtop.cpp"
T      6678 217867041  1759154854   321648551  1759154854   321648551 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_lp_mon_power_management/Vtop.h"
T      2250 217867214  1759154854   423157674  1759154854   423157674 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_lp_mon_power_management/Vtop.mk"
T      2390 217867040  1759154854   321321782  1759154854   321321782 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_lp_mon_power_management/Vtop__ConstPool_0.cpp"
T       669 217867039  1759154854   320451969  1759154854   320451969 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_lp_mon_power_management/Vtop__Dpi.cpp"
T       520 217867038  1759154854   320419320  1759154854   320419320 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_lp_mon_power_management/Vtop__Dpi.h"
T    299941 217867023  1759154854   319326644  1759154854   319326644 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_lp_mon_power_management/Vtop__Syms.cpp"
T      7518 217867037  1759154854   320373562  1759154854   320373562 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_lp_mon_power_management/Vtop__Syms.h"
T      5011 217867149  1759154854   402673352  1759154854   402673352 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_lp_mon_power_management/Vtop__TraceDecls__0__Slow.cpp"
T   1026267 217867194  1759154854   419947216  1759154854   419947216 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_lp_mon_power_management/Vtop__Trace__0.cpp"
T   1775577 217867148  1759154854   400947267  1759154854   400947267 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_lp_mon_power_management/Vtop__Trace__0__Slow.cpp"
T    114129 217867212  1759154854   421947211  1759154854   421947211 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_lp_mon_power_management/Vtop__Trace__1.cpp"
T    114888 217867193  1759154854   402673352  1759154854   402673352 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_lp_mon_power_management/Vtop__Trace__1__Slow.cpp"
T    122469 217867044  1759154854   323011813  1759154854   323011813 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_lp_mon_power_management/Vtop___024root.h"
T     16616 217867069  1759154854   332201608  1759154854   332201608 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_lp_mon_power_management/Vtop___024root__DepSet_h84412442__0.cpp"
T       838 217867055  1759154854   324168095  1759154854   324168095 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_lp_mon_power_management/Vtop___024root__DepSet_h84412442__0__Slow.cpp"
T    787685 217867070  1759154854   342947421  1759154854   342947421 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_lp_mon_power_management/Vtop___024root__DepSet_heccd7ead__0.cpp"
T    153967 217867056  1759154854   324947468  1759154854   324947468 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_lp_mon_power_management/Vtop___024root__DepSet_heccd7ead__0__Slow.cpp"
T   1823721 217867087  1759154854   369449899  1759154854   369449899 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_lp_mon_power_management/Vtop___024root__DepSet_heccd7ead__1.cpp"
T     60960 217867144  1759154854   370649016  1759154854   370649016 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_lp_mon_power_management/Vtop___024root__DepSet_heccd7ead__2.cpp"
T     25254 217867054  1759154854   323896288  1759154854   323896288 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_lp_mon_power_management/Vtop___024root__Slow.cpp"
T       711 217867043  1759154854   321892146  1759154854   321892146 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_lp_mon_power_management/Vtop__pch.h"
T      4658 217867215  1759154854   423157674  1759154854   423157674 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_lp_mon_power_management/Vtop__ver.d"
T         0        0  1759154854   423157674  1759154854   423157674 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_lp_mon_power_management/Vtop__verFiles.dat"
T      1972 217867213  1759154854   423097554  1759154854   423097554 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_lp_mon_power_management/Vtop_classes.mk"
T      2115 217867053  1759154854   323571612  1759154854   323571612 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_lp_mon_power_management/Vtop_monitor_pkg.h"
T       485 217867147  1759154854   370856226  1759154854   370856226 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_lp_mon_power_management/Vtop_monitor_pkg__DepSet_he7167729__0__Slow.cpp"
T      2170 217867146  1759154854   370804549  1759154854   370804549 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_lp_mon_power_management/Vtop_monitor_pkg__Slow.cpp"
S  10993608 87592870  1755366507   391696485  1705136080           0 "/usr/bin/verilator_bin"
S      4942 88481313  1755366507   462698635  1705136080           0 "/usr/share/verilator/include/verilated_std.sv"
