// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module reversi_accel_xfVoting_Pipeline_VITIS_LOOP_250_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        sext_ln859,
        sext_ln859_1,
        accval_reg_set1_V_59_out,
        accval_reg_set1_V_59_out_ap_vld,
        accval_reg_set1_V_58_out,
        accval_reg_set1_V_58_out_ap_vld,
        accval_reg_set1_V_57_out,
        accval_reg_set1_V_57_out_ap_vld,
        accval_reg_set1_V_56_out,
        accval_reg_set1_V_56_out_ap_vld,
        accval_reg_set1_V_55_out,
        accval_reg_set1_V_55_out_ap_vld,
        accval_reg_set1_V_54_out,
        accval_reg_set1_V_54_out_ap_vld,
        accval_reg_set1_V_53_out,
        accval_reg_set1_V_53_out_ap_vld,
        accval_reg_set1_V_52_out,
        accval_reg_set1_V_52_out_ap_vld,
        accval_reg_set1_V_51_out,
        accval_reg_set1_V_51_out_ap_vld,
        accval_reg_set1_V_50_out,
        accval_reg_set1_V_50_out_ap_vld,
        accval_reg_set1_V_49_out,
        accval_reg_set1_V_49_out_ap_vld,
        accval_reg_set1_V_48_out,
        accval_reg_set1_V_48_out_ap_vld,
        accval_reg_set1_V_47_out,
        accval_reg_set1_V_47_out_ap_vld,
        accval_reg_set1_V_46_out,
        accval_reg_set1_V_46_out_ap_vld,
        accval_reg_set1_V_45_out,
        accval_reg_set1_V_45_out_ap_vld,
        accval_reg_set1_V_44_out,
        accval_reg_set1_V_44_out_ap_vld,
        accval_reg_set1_V_43_out,
        accval_reg_set1_V_43_out_ap_vld,
        accval_reg_set1_V_42_out,
        accval_reg_set1_V_42_out_ap_vld,
        accval_reg_set1_V_41_out,
        accval_reg_set1_V_41_out_ap_vld,
        accval_reg_set1_V_40_out,
        accval_reg_set1_V_40_out_ap_vld,
        accval_reg_set1_V_39_out,
        accval_reg_set1_V_39_out_ap_vld,
        accval_reg_set1_V_38_out,
        accval_reg_set1_V_38_out_ap_vld,
        accval_reg_set1_V_37_out,
        accval_reg_set1_V_37_out_ap_vld,
        accval_reg_set1_V_36_out,
        accval_reg_set1_V_36_out_ap_vld,
        accval_reg_set1_V_35_out,
        accval_reg_set1_V_35_out_ap_vld,
        accval_reg_set1_V_34_out,
        accval_reg_set1_V_34_out_ap_vld,
        accval_reg_set1_V_33_out,
        accval_reg_set1_V_33_out_ap_vld,
        accval_reg_set1_V_32_out,
        accval_reg_set1_V_32_out_ap_vld,
        accval_reg_set1_V_31_out,
        accval_reg_set1_V_31_out_ap_vld,
        accval_reg_set1_V_30_out,
        accval_reg_set1_V_30_out_ap_vld,
        accval_reg_set1_V_29_out,
        accval_reg_set1_V_29_out_ap_vld,
        accval_reg_set1_V_28_out,
        accval_reg_set1_V_28_out_ap_vld,
        accval_reg_set1_V_27_out,
        accval_reg_set1_V_27_out_ap_vld,
        accval_reg_set1_V_26_out,
        accval_reg_set1_V_26_out_ap_vld,
        accval_reg_set1_V_25_out,
        accval_reg_set1_V_25_out_ap_vld,
        accval_reg_set1_V_24_out,
        accval_reg_set1_V_24_out_ap_vld,
        accval_reg_set1_V_23_out,
        accval_reg_set1_V_23_out_ap_vld,
        accval_reg_set1_V_22_out,
        accval_reg_set1_V_22_out_ap_vld,
        accval_reg_set1_V_21_out,
        accval_reg_set1_V_21_out_ap_vld,
        accval_reg_set1_V_20_out,
        accval_reg_set1_V_20_out_ap_vld,
        accval_reg_set1_V_19_out,
        accval_reg_set1_V_19_out_ap_vld,
        accval_reg_set1_V_18_out,
        accval_reg_set1_V_18_out_ap_vld,
        accval_reg_set1_V_17_out,
        accval_reg_set1_V_17_out_ap_vld,
        accval_reg_set1_V_16_out,
        accval_reg_set1_V_16_out_ap_vld,
        accval_reg_set1_V_15_out,
        accval_reg_set1_V_15_out_ap_vld,
        accval_reg_set1_V_14_out,
        accval_reg_set1_V_14_out_ap_vld,
        accval_reg_set1_V_13_out,
        accval_reg_set1_V_13_out_ap_vld,
        accval_reg_set1_V_12_out,
        accval_reg_set1_V_12_out_ap_vld,
        accval_reg_set1_V_11_out,
        accval_reg_set1_V_11_out_ap_vld,
        accval_reg_set1_V_10_out,
        accval_reg_set1_V_10_out_ap_vld,
        accval_reg_set1_V_9_out,
        accval_reg_set1_V_9_out_ap_vld,
        accval_reg_set1_V_8_out,
        accval_reg_set1_V_8_out_ap_vld,
        accval_reg_set1_V_7_out,
        accval_reg_set1_V_7_out_ap_vld,
        accval_reg_set1_V_6_out,
        accval_reg_set1_V_6_out_ap_vld,
        accval_reg_set1_V_5_out,
        accval_reg_set1_V_5_out_ap_vld,
        accval_reg_set1_V_4_out,
        accval_reg_set1_V_4_out_ap_vld,
        accval_reg_set1_V_3_out,
        accval_reg_set1_V_3_out_ap_vld,
        accval_reg_set1_V_2_out,
        accval_reg_set1_V_2_out_ap_vld,
        accval_reg_set1_V_1_out,
        accval_reg_set1_V_1_out_ap_vld,
        accval_reg_set1_V_out,
        accval_reg_set1_V_out_ap_vld,
        rho_stg1_sin_V_59_out,
        rho_stg1_sin_V_59_out_ap_vld,
        rho_stg1_sin_V_58_out,
        rho_stg1_sin_V_58_out_ap_vld,
        rho_stg1_sin_V_57_out,
        rho_stg1_sin_V_57_out_ap_vld,
        rho_stg1_sin_V_56_out,
        rho_stg1_sin_V_56_out_ap_vld,
        rho_stg1_sin_V_55_out,
        rho_stg1_sin_V_55_out_ap_vld,
        rho_stg1_sin_V_54_out,
        rho_stg1_sin_V_54_out_ap_vld,
        rho_stg1_sin_V_53_out,
        rho_stg1_sin_V_53_out_ap_vld,
        rho_stg1_sin_V_52_out,
        rho_stg1_sin_V_52_out_ap_vld,
        rho_stg1_sin_V_51_out,
        rho_stg1_sin_V_51_out_ap_vld,
        rho_stg1_sin_V_50_out,
        rho_stg1_sin_V_50_out_ap_vld,
        rho_stg1_sin_V_49_out,
        rho_stg1_sin_V_49_out_ap_vld,
        rho_stg1_sin_V_48_out,
        rho_stg1_sin_V_48_out_ap_vld,
        rho_stg1_sin_V_47_out,
        rho_stg1_sin_V_47_out_ap_vld,
        rho_stg1_sin_V_46_out,
        rho_stg1_sin_V_46_out_ap_vld,
        rho_stg1_sin_V_45_out,
        rho_stg1_sin_V_45_out_ap_vld,
        rho_stg1_sin_V_44_out,
        rho_stg1_sin_V_44_out_ap_vld,
        rho_stg1_sin_V_43_out,
        rho_stg1_sin_V_43_out_ap_vld,
        rho_stg1_sin_V_42_out,
        rho_stg1_sin_V_42_out_ap_vld,
        rho_stg1_sin_V_41_out,
        rho_stg1_sin_V_41_out_ap_vld,
        rho_stg1_sin_V_40_out,
        rho_stg1_sin_V_40_out_ap_vld,
        rho_stg1_sin_V_39_out,
        rho_stg1_sin_V_39_out_ap_vld,
        rho_stg1_sin_V_38_out,
        rho_stg1_sin_V_38_out_ap_vld,
        rho_stg1_sin_V_37_out,
        rho_stg1_sin_V_37_out_ap_vld,
        rho_stg1_sin_V_36_out,
        rho_stg1_sin_V_36_out_ap_vld,
        rho_stg1_sin_V_35_out,
        rho_stg1_sin_V_35_out_ap_vld,
        rho_stg1_sin_V_34_out,
        rho_stg1_sin_V_34_out_ap_vld,
        rho_stg1_sin_V_33_out,
        rho_stg1_sin_V_33_out_ap_vld,
        rho_stg1_sin_V_32_out,
        rho_stg1_sin_V_32_out_ap_vld,
        rho_stg1_sin_V_31_out,
        rho_stg1_sin_V_31_out_ap_vld,
        rho_stg1_sin_V_30_out,
        rho_stg1_sin_V_30_out_ap_vld,
        rho_stg1_sin_V_29_out,
        rho_stg1_sin_V_29_out_ap_vld,
        rho_stg1_sin_V_28_out,
        rho_stg1_sin_V_28_out_ap_vld,
        rho_stg1_sin_V_27_out,
        rho_stg1_sin_V_27_out_ap_vld,
        rho_stg1_sin_V_26_out,
        rho_stg1_sin_V_26_out_ap_vld,
        rho_stg1_sin_V_25_out,
        rho_stg1_sin_V_25_out_ap_vld,
        rho_stg1_sin_V_24_out,
        rho_stg1_sin_V_24_out_ap_vld,
        rho_stg1_sin_V_23_out,
        rho_stg1_sin_V_23_out_ap_vld,
        rho_stg1_sin_V_22_out,
        rho_stg1_sin_V_22_out_ap_vld,
        rho_stg1_sin_V_21_out,
        rho_stg1_sin_V_21_out_ap_vld,
        rho_stg1_sin_V_20_out,
        rho_stg1_sin_V_20_out_ap_vld,
        rho_stg1_sin_V_19_out,
        rho_stg1_sin_V_19_out_ap_vld,
        rho_stg1_sin_V_18_out,
        rho_stg1_sin_V_18_out_ap_vld,
        rho_stg1_sin_V_17_out,
        rho_stg1_sin_V_17_out_ap_vld,
        rho_stg1_sin_V_16_out,
        rho_stg1_sin_V_16_out_ap_vld,
        rho_stg1_sin_V_15_out,
        rho_stg1_sin_V_15_out_ap_vld,
        rho_stg1_sin_V_14_out,
        rho_stg1_sin_V_14_out_ap_vld,
        rho_stg1_sin_V_13_out,
        rho_stg1_sin_V_13_out_ap_vld,
        rho_stg1_sin_V_12_out,
        rho_stg1_sin_V_12_out_ap_vld,
        rho_stg1_sin_V_11_out,
        rho_stg1_sin_V_11_out_ap_vld,
        rho_stg1_sin_V_10_out,
        rho_stg1_sin_V_10_out_ap_vld,
        rho_stg1_sin_V_9_out,
        rho_stg1_sin_V_9_out_ap_vld,
        rho_stg1_sin_V_8_out,
        rho_stg1_sin_V_8_out_ap_vld,
        rho_stg1_sin_V_7_out,
        rho_stg1_sin_V_7_out_ap_vld,
        rho_stg1_sin_V_6_out,
        rho_stg1_sin_V_6_out_ap_vld,
        rho_stg1_sin_V_5_out,
        rho_stg1_sin_V_5_out_ap_vld,
        rho_stg1_sin_V_4_out,
        rho_stg1_sin_V_4_out_ap_vld,
        rho_stg1_sin_V_3_out,
        rho_stg1_sin_V_3_out_ap_vld,
        rho_stg1_sin_V_2_out,
        rho_stg1_sin_V_2_out_ap_vld,
        rho_stg1_sin_V_1_out,
        rho_stg1_sin_V_1_out_ap_vld,
        rho_stg1_sin_V_out,
        rho_stg1_sin_V_out_ap_vld,
        rho_stg3_reg_V_59_out,
        rho_stg3_reg_V_59_out_ap_vld,
        rho_stg3_reg_V_58_out,
        rho_stg3_reg_V_58_out_ap_vld,
        rho_stg3_reg_V_57_out,
        rho_stg3_reg_V_57_out_ap_vld,
        rho_stg3_reg_V_56_out,
        rho_stg3_reg_V_56_out_ap_vld,
        rho_stg3_reg_V_55_out,
        rho_stg3_reg_V_55_out_ap_vld,
        rho_stg3_reg_V_54_out,
        rho_stg3_reg_V_54_out_ap_vld,
        rho_stg3_reg_V_53_out,
        rho_stg3_reg_V_53_out_ap_vld,
        rho_stg3_reg_V_52_out,
        rho_stg3_reg_V_52_out_ap_vld,
        rho_stg3_reg_V_51_out,
        rho_stg3_reg_V_51_out_ap_vld,
        rho_stg3_reg_V_50_out,
        rho_stg3_reg_V_50_out_ap_vld,
        rho_stg3_reg_V_49_out,
        rho_stg3_reg_V_49_out_ap_vld,
        rho_stg3_reg_V_48_out,
        rho_stg3_reg_V_48_out_ap_vld,
        rho_stg3_reg_V_47_out,
        rho_stg3_reg_V_47_out_ap_vld,
        rho_stg3_reg_V_46_out,
        rho_stg3_reg_V_46_out_ap_vld,
        rho_stg3_reg_V_45_out,
        rho_stg3_reg_V_45_out_ap_vld,
        rho_stg3_reg_V_44_out,
        rho_stg3_reg_V_44_out_ap_vld,
        rho_stg3_reg_V_43_out,
        rho_stg3_reg_V_43_out_ap_vld,
        rho_stg3_reg_V_42_out,
        rho_stg3_reg_V_42_out_ap_vld,
        rho_stg3_reg_V_41_out,
        rho_stg3_reg_V_41_out_ap_vld,
        rho_stg3_reg_V_40_out,
        rho_stg3_reg_V_40_out_ap_vld,
        rho_stg3_reg_V_39_out,
        rho_stg3_reg_V_39_out_ap_vld,
        rho_stg3_reg_V_38_out,
        rho_stg3_reg_V_38_out_ap_vld,
        rho_stg3_reg_V_37_out,
        rho_stg3_reg_V_37_out_ap_vld,
        rho_stg3_reg_V_36_out,
        rho_stg3_reg_V_36_out_ap_vld,
        rho_stg3_reg_V_35_out,
        rho_stg3_reg_V_35_out_ap_vld,
        rho_stg3_reg_V_34_out,
        rho_stg3_reg_V_34_out_ap_vld,
        rho_stg3_reg_V_33_out,
        rho_stg3_reg_V_33_out_ap_vld,
        rho_stg3_reg_V_32_out,
        rho_stg3_reg_V_32_out_ap_vld,
        rho_stg3_reg_V_31_out,
        rho_stg3_reg_V_31_out_ap_vld,
        rho_stg3_reg_V_30_out,
        rho_stg3_reg_V_30_out_ap_vld,
        rho_stg3_reg_V_29_out,
        rho_stg3_reg_V_29_out_ap_vld,
        rho_stg3_reg_V_28_out,
        rho_stg3_reg_V_28_out_ap_vld,
        rho_stg3_reg_V_27_out,
        rho_stg3_reg_V_27_out_ap_vld,
        rho_stg3_reg_V_26_out,
        rho_stg3_reg_V_26_out_ap_vld,
        rho_stg3_reg_V_25_out,
        rho_stg3_reg_V_25_out_ap_vld,
        rho_stg3_reg_V_24_out,
        rho_stg3_reg_V_24_out_ap_vld,
        rho_stg3_reg_V_23_out,
        rho_stg3_reg_V_23_out_ap_vld,
        rho_stg3_reg_V_22_out,
        rho_stg3_reg_V_22_out_ap_vld,
        rho_stg3_reg_V_21_out,
        rho_stg3_reg_V_21_out_ap_vld,
        rho_stg3_reg_V_20_out,
        rho_stg3_reg_V_20_out_ap_vld,
        rho_stg3_reg_V_19_out,
        rho_stg3_reg_V_19_out_ap_vld,
        rho_stg3_reg_V_18_out,
        rho_stg3_reg_V_18_out_ap_vld,
        rho_stg3_reg_V_17_out,
        rho_stg3_reg_V_17_out_ap_vld,
        rho_stg3_reg_V_16_out,
        rho_stg3_reg_V_16_out_ap_vld,
        rho_stg3_reg_V_15_out,
        rho_stg3_reg_V_15_out_ap_vld,
        rho_stg3_reg_V_14_out,
        rho_stg3_reg_V_14_out_ap_vld,
        rho_stg3_reg_V_13_out,
        rho_stg3_reg_V_13_out_ap_vld,
        rho_stg3_reg_V_12_out,
        rho_stg3_reg_V_12_out_ap_vld,
        rho_stg3_reg_V_11_out,
        rho_stg3_reg_V_11_out_ap_vld,
        rho_stg3_reg_V_10_out,
        rho_stg3_reg_V_10_out_ap_vld,
        rho_stg3_reg_V_9_out,
        rho_stg3_reg_V_9_out_ap_vld,
        rho_stg3_reg_V_8_out,
        rho_stg3_reg_V_8_out_ap_vld,
        rho_stg3_reg_V_7_out,
        rho_stg3_reg_V_7_out_ap_vld,
        rho_stg3_reg_V_6_out,
        rho_stg3_reg_V_6_out_ap_vld,
        rho_stg3_reg_V_5_out,
        rho_stg3_reg_V_5_out_ap_vld,
        rho_stg3_reg_V_4_out,
        rho_stg3_reg_V_4_out_ap_vld,
        rho_stg3_reg_V_3_out,
        rho_stg3_reg_V_3_out_ap_vld,
        rho_stg3_reg_V_2_out,
        rho_stg3_reg_V_2_out_ap_vld,
        rho_stg3_reg_V_1_out,
        rho_stg3_reg_V_1_out_ap_vld,
        rho_stg3_reg_V_out,
        rho_stg3_reg_V_out_ap_vld,
        rho_prev_set1_V_59_out,
        rho_prev_set1_V_59_out_ap_vld,
        rho_prev_set1_V_58_out,
        rho_prev_set1_V_58_out_ap_vld,
        rho_prev_set1_V_57_out,
        rho_prev_set1_V_57_out_ap_vld,
        rho_prev_set1_V_56_out,
        rho_prev_set1_V_56_out_ap_vld,
        rho_prev_set1_V_55_out,
        rho_prev_set1_V_55_out_ap_vld,
        rho_prev_set1_V_54_out,
        rho_prev_set1_V_54_out_ap_vld,
        rho_prev_set1_V_53_out,
        rho_prev_set1_V_53_out_ap_vld,
        rho_prev_set1_V_52_out,
        rho_prev_set1_V_52_out_ap_vld,
        rho_prev_set1_V_51_out,
        rho_prev_set1_V_51_out_ap_vld,
        rho_prev_set1_V_50_out,
        rho_prev_set1_V_50_out_ap_vld,
        rho_prev_set1_V_49_out,
        rho_prev_set1_V_49_out_ap_vld,
        rho_prev_set1_V_48_out,
        rho_prev_set1_V_48_out_ap_vld,
        rho_prev_set1_V_47_out,
        rho_prev_set1_V_47_out_ap_vld,
        rho_prev_set1_V_46_out,
        rho_prev_set1_V_46_out_ap_vld,
        rho_prev_set1_V_45_out,
        rho_prev_set1_V_45_out_ap_vld,
        rho_prev_set1_V_44_out,
        rho_prev_set1_V_44_out_ap_vld,
        rho_prev_set1_V_43_out,
        rho_prev_set1_V_43_out_ap_vld,
        rho_prev_set1_V_42_out,
        rho_prev_set1_V_42_out_ap_vld,
        rho_prev_set1_V_41_out,
        rho_prev_set1_V_41_out_ap_vld,
        rho_prev_set1_V_40_out,
        rho_prev_set1_V_40_out_ap_vld,
        rho_prev_set1_V_39_out,
        rho_prev_set1_V_39_out_ap_vld,
        rho_prev_set1_V_38_out,
        rho_prev_set1_V_38_out_ap_vld,
        rho_prev_set1_V_37_out,
        rho_prev_set1_V_37_out_ap_vld,
        rho_prev_set1_V_36_out,
        rho_prev_set1_V_36_out_ap_vld,
        rho_prev_set1_V_35_out,
        rho_prev_set1_V_35_out_ap_vld,
        rho_prev_set1_V_34_out,
        rho_prev_set1_V_34_out_ap_vld,
        rho_prev_set1_V_33_out,
        rho_prev_set1_V_33_out_ap_vld,
        rho_prev_set1_V_32_out,
        rho_prev_set1_V_32_out_ap_vld,
        rho_prev_set1_V_31_out,
        rho_prev_set1_V_31_out_ap_vld,
        rho_prev_set1_V_30_out,
        rho_prev_set1_V_30_out_ap_vld,
        rho_prev_set1_V_29_out,
        rho_prev_set1_V_29_out_ap_vld,
        rho_prev_set1_V_28_out,
        rho_prev_set1_V_28_out_ap_vld,
        rho_prev_set1_V_27_out,
        rho_prev_set1_V_27_out_ap_vld,
        rho_prev_set1_V_26_out,
        rho_prev_set1_V_26_out_ap_vld,
        rho_prev_set1_V_25_out,
        rho_prev_set1_V_25_out_ap_vld,
        rho_prev_set1_V_24_out,
        rho_prev_set1_V_24_out_ap_vld,
        rho_prev_set1_V_23_out,
        rho_prev_set1_V_23_out_ap_vld,
        rho_prev_set1_V_22_out,
        rho_prev_set1_V_22_out_ap_vld,
        rho_prev_set1_V_21_out,
        rho_prev_set1_V_21_out_ap_vld,
        rho_prev_set1_V_20_out,
        rho_prev_set1_V_20_out_ap_vld,
        rho_prev_set1_V_19_out,
        rho_prev_set1_V_19_out_ap_vld,
        rho_prev_set1_V_18_out,
        rho_prev_set1_V_18_out_ap_vld,
        rho_prev_set1_V_17_out,
        rho_prev_set1_V_17_out_ap_vld,
        rho_prev_set1_V_16_out,
        rho_prev_set1_V_16_out_ap_vld,
        rho_prev_set1_V_15_out,
        rho_prev_set1_V_15_out_ap_vld,
        rho_prev_set1_V_14_out,
        rho_prev_set1_V_14_out_ap_vld,
        rho_prev_set1_V_13_out,
        rho_prev_set1_V_13_out_ap_vld,
        rho_prev_set1_V_12_out,
        rho_prev_set1_V_12_out_ap_vld,
        rho_prev_set1_V_11_out,
        rho_prev_set1_V_11_out_ap_vld,
        rho_prev_set1_V_10_out,
        rho_prev_set1_V_10_out_ap_vld,
        rho_prev_set1_V_9_out,
        rho_prev_set1_V_9_out_ap_vld,
        rho_prev_set1_V_8_out,
        rho_prev_set1_V_8_out_ap_vld,
        rho_prev_set1_V_7_out,
        rho_prev_set1_V_7_out_ap_vld,
        rho_prev_set1_V_6_out,
        rho_prev_set1_V_6_out_ap_vld,
        rho_prev_set1_V_5_out,
        rho_prev_set1_V_5_out_ap_vld,
        rho_prev_set1_V_4_out,
        rho_prev_set1_V_4_out_ap_vld,
        rho_prev_set1_V_3_out,
        rho_prev_set1_V_3_out_ap_vld,
        rho_prev_set1_V_2_out,
        rho_prev_set1_V_2_out_ap_vld,
        rho_prev_set1_V_1_out,
        rho_prev_set1_V_1_out_ap_vld,
        rho_prev_set1_V_out,
        rho_prev_set1_V_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [11:0] sext_ln859;
input  [11:0] sext_ln859_1;
output  [11:0] accval_reg_set1_V_59_out;
output   accval_reg_set1_V_59_out_ap_vld;
output  [11:0] accval_reg_set1_V_58_out;
output   accval_reg_set1_V_58_out_ap_vld;
output  [11:0] accval_reg_set1_V_57_out;
output   accval_reg_set1_V_57_out_ap_vld;
output  [11:0] accval_reg_set1_V_56_out;
output   accval_reg_set1_V_56_out_ap_vld;
output  [11:0] accval_reg_set1_V_55_out;
output   accval_reg_set1_V_55_out_ap_vld;
output  [11:0] accval_reg_set1_V_54_out;
output   accval_reg_set1_V_54_out_ap_vld;
output  [11:0] accval_reg_set1_V_53_out;
output   accval_reg_set1_V_53_out_ap_vld;
output  [11:0] accval_reg_set1_V_52_out;
output   accval_reg_set1_V_52_out_ap_vld;
output  [11:0] accval_reg_set1_V_51_out;
output   accval_reg_set1_V_51_out_ap_vld;
output  [11:0] accval_reg_set1_V_50_out;
output   accval_reg_set1_V_50_out_ap_vld;
output  [11:0] accval_reg_set1_V_49_out;
output   accval_reg_set1_V_49_out_ap_vld;
output  [11:0] accval_reg_set1_V_48_out;
output   accval_reg_set1_V_48_out_ap_vld;
output  [11:0] accval_reg_set1_V_47_out;
output   accval_reg_set1_V_47_out_ap_vld;
output  [11:0] accval_reg_set1_V_46_out;
output   accval_reg_set1_V_46_out_ap_vld;
output  [11:0] accval_reg_set1_V_45_out;
output   accval_reg_set1_V_45_out_ap_vld;
output  [11:0] accval_reg_set1_V_44_out;
output   accval_reg_set1_V_44_out_ap_vld;
output  [11:0] accval_reg_set1_V_43_out;
output   accval_reg_set1_V_43_out_ap_vld;
output  [11:0] accval_reg_set1_V_42_out;
output   accval_reg_set1_V_42_out_ap_vld;
output  [11:0] accval_reg_set1_V_41_out;
output   accval_reg_set1_V_41_out_ap_vld;
output  [11:0] accval_reg_set1_V_40_out;
output   accval_reg_set1_V_40_out_ap_vld;
output  [11:0] accval_reg_set1_V_39_out;
output   accval_reg_set1_V_39_out_ap_vld;
output  [11:0] accval_reg_set1_V_38_out;
output   accval_reg_set1_V_38_out_ap_vld;
output  [11:0] accval_reg_set1_V_37_out;
output   accval_reg_set1_V_37_out_ap_vld;
output  [11:0] accval_reg_set1_V_36_out;
output   accval_reg_set1_V_36_out_ap_vld;
output  [11:0] accval_reg_set1_V_35_out;
output   accval_reg_set1_V_35_out_ap_vld;
output  [11:0] accval_reg_set1_V_34_out;
output   accval_reg_set1_V_34_out_ap_vld;
output  [11:0] accval_reg_set1_V_33_out;
output   accval_reg_set1_V_33_out_ap_vld;
output  [11:0] accval_reg_set1_V_32_out;
output   accval_reg_set1_V_32_out_ap_vld;
output  [11:0] accval_reg_set1_V_31_out;
output   accval_reg_set1_V_31_out_ap_vld;
output  [11:0] accval_reg_set1_V_30_out;
output   accval_reg_set1_V_30_out_ap_vld;
output  [11:0] accval_reg_set1_V_29_out;
output   accval_reg_set1_V_29_out_ap_vld;
output  [11:0] accval_reg_set1_V_28_out;
output   accval_reg_set1_V_28_out_ap_vld;
output  [11:0] accval_reg_set1_V_27_out;
output   accval_reg_set1_V_27_out_ap_vld;
output  [11:0] accval_reg_set1_V_26_out;
output   accval_reg_set1_V_26_out_ap_vld;
output  [11:0] accval_reg_set1_V_25_out;
output   accval_reg_set1_V_25_out_ap_vld;
output  [11:0] accval_reg_set1_V_24_out;
output   accval_reg_set1_V_24_out_ap_vld;
output  [11:0] accval_reg_set1_V_23_out;
output   accval_reg_set1_V_23_out_ap_vld;
output  [11:0] accval_reg_set1_V_22_out;
output   accval_reg_set1_V_22_out_ap_vld;
output  [11:0] accval_reg_set1_V_21_out;
output   accval_reg_set1_V_21_out_ap_vld;
output  [11:0] accval_reg_set1_V_20_out;
output   accval_reg_set1_V_20_out_ap_vld;
output  [11:0] accval_reg_set1_V_19_out;
output   accval_reg_set1_V_19_out_ap_vld;
output  [11:0] accval_reg_set1_V_18_out;
output   accval_reg_set1_V_18_out_ap_vld;
output  [11:0] accval_reg_set1_V_17_out;
output   accval_reg_set1_V_17_out_ap_vld;
output  [11:0] accval_reg_set1_V_16_out;
output   accval_reg_set1_V_16_out_ap_vld;
output  [11:0] accval_reg_set1_V_15_out;
output   accval_reg_set1_V_15_out_ap_vld;
output  [11:0] accval_reg_set1_V_14_out;
output   accval_reg_set1_V_14_out_ap_vld;
output  [11:0] accval_reg_set1_V_13_out;
output   accval_reg_set1_V_13_out_ap_vld;
output  [11:0] accval_reg_set1_V_12_out;
output   accval_reg_set1_V_12_out_ap_vld;
output  [11:0] accval_reg_set1_V_11_out;
output   accval_reg_set1_V_11_out_ap_vld;
output  [11:0] accval_reg_set1_V_10_out;
output   accval_reg_set1_V_10_out_ap_vld;
output  [11:0] accval_reg_set1_V_9_out;
output   accval_reg_set1_V_9_out_ap_vld;
output  [11:0] accval_reg_set1_V_8_out;
output   accval_reg_set1_V_8_out_ap_vld;
output  [11:0] accval_reg_set1_V_7_out;
output   accval_reg_set1_V_7_out_ap_vld;
output  [11:0] accval_reg_set1_V_6_out;
output   accval_reg_set1_V_6_out_ap_vld;
output  [11:0] accval_reg_set1_V_5_out;
output   accval_reg_set1_V_5_out_ap_vld;
output  [11:0] accval_reg_set1_V_4_out;
output   accval_reg_set1_V_4_out_ap_vld;
output  [11:0] accval_reg_set1_V_3_out;
output   accval_reg_set1_V_3_out_ap_vld;
output  [11:0] accval_reg_set1_V_2_out;
output   accval_reg_set1_V_2_out_ap_vld;
output  [11:0] accval_reg_set1_V_1_out;
output   accval_reg_set1_V_1_out_ap_vld;
output  [11:0] accval_reg_set1_V_out;
output   accval_reg_set1_V_out_ap_vld;
output  [27:0] rho_stg1_sin_V_59_out;
output   rho_stg1_sin_V_59_out_ap_vld;
output  [27:0] rho_stg1_sin_V_58_out;
output   rho_stg1_sin_V_58_out_ap_vld;
output  [27:0] rho_stg1_sin_V_57_out;
output   rho_stg1_sin_V_57_out_ap_vld;
output  [27:0] rho_stg1_sin_V_56_out;
output   rho_stg1_sin_V_56_out_ap_vld;
output  [27:0] rho_stg1_sin_V_55_out;
output   rho_stg1_sin_V_55_out_ap_vld;
output  [27:0] rho_stg1_sin_V_54_out;
output   rho_stg1_sin_V_54_out_ap_vld;
output  [27:0] rho_stg1_sin_V_53_out;
output   rho_stg1_sin_V_53_out_ap_vld;
output  [27:0] rho_stg1_sin_V_52_out;
output   rho_stg1_sin_V_52_out_ap_vld;
output  [27:0] rho_stg1_sin_V_51_out;
output   rho_stg1_sin_V_51_out_ap_vld;
output  [27:0] rho_stg1_sin_V_50_out;
output   rho_stg1_sin_V_50_out_ap_vld;
output  [27:0] rho_stg1_sin_V_49_out;
output   rho_stg1_sin_V_49_out_ap_vld;
output  [27:0] rho_stg1_sin_V_48_out;
output   rho_stg1_sin_V_48_out_ap_vld;
output  [27:0] rho_stg1_sin_V_47_out;
output   rho_stg1_sin_V_47_out_ap_vld;
output  [27:0] rho_stg1_sin_V_46_out;
output   rho_stg1_sin_V_46_out_ap_vld;
output  [27:0] rho_stg1_sin_V_45_out;
output   rho_stg1_sin_V_45_out_ap_vld;
output  [27:0] rho_stg1_sin_V_44_out;
output   rho_stg1_sin_V_44_out_ap_vld;
output  [27:0] rho_stg1_sin_V_43_out;
output   rho_stg1_sin_V_43_out_ap_vld;
output  [27:0] rho_stg1_sin_V_42_out;
output   rho_stg1_sin_V_42_out_ap_vld;
output  [27:0] rho_stg1_sin_V_41_out;
output   rho_stg1_sin_V_41_out_ap_vld;
output  [27:0] rho_stg1_sin_V_40_out;
output   rho_stg1_sin_V_40_out_ap_vld;
output  [27:0] rho_stg1_sin_V_39_out;
output   rho_stg1_sin_V_39_out_ap_vld;
output  [27:0] rho_stg1_sin_V_38_out;
output   rho_stg1_sin_V_38_out_ap_vld;
output  [27:0] rho_stg1_sin_V_37_out;
output   rho_stg1_sin_V_37_out_ap_vld;
output  [27:0] rho_stg1_sin_V_36_out;
output   rho_stg1_sin_V_36_out_ap_vld;
output  [27:0] rho_stg1_sin_V_35_out;
output   rho_stg1_sin_V_35_out_ap_vld;
output  [27:0] rho_stg1_sin_V_34_out;
output   rho_stg1_sin_V_34_out_ap_vld;
output  [27:0] rho_stg1_sin_V_33_out;
output   rho_stg1_sin_V_33_out_ap_vld;
output  [27:0] rho_stg1_sin_V_32_out;
output   rho_stg1_sin_V_32_out_ap_vld;
output  [27:0] rho_stg1_sin_V_31_out;
output   rho_stg1_sin_V_31_out_ap_vld;
output  [27:0] rho_stg1_sin_V_30_out;
output   rho_stg1_sin_V_30_out_ap_vld;
output  [27:0] rho_stg1_sin_V_29_out;
output   rho_stg1_sin_V_29_out_ap_vld;
output  [27:0] rho_stg1_sin_V_28_out;
output   rho_stg1_sin_V_28_out_ap_vld;
output  [27:0] rho_stg1_sin_V_27_out;
output   rho_stg1_sin_V_27_out_ap_vld;
output  [27:0] rho_stg1_sin_V_26_out;
output   rho_stg1_sin_V_26_out_ap_vld;
output  [27:0] rho_stg1_sin_V_25_out;
output   rho_stg1_sin_V_25_out_ap_vld;
output  [27:0] rho_stg1_sin_V_24_out;
output   rho_stg1_sin_V_24_out_ap_vld;
output  [27:0] rho_stg1_sin_V_23_out;
output   rho_stg1_sin_V_23_out_ap_vld;
output  [27:0] rho_stg1_sin_V_22_out;
output   rho_stg1_sin_V_22_out_ap_vld;
output  [27:0] rho_stg1_sin_V_21_out;
output   rho_stg1_sin_V_21_out_ap_vld;
output  [27:0] rho_stg1_sin_V_20_out;
output   rho_stg1_sin_V_20_out_ap_vld;
output  [27:0] rho_stg1_sin_V_19_out;
output   rho_stg1_sin_V_19_out_ap_vld;
output  [27:0] rho_stg1_sin_V_18_out;
output   rho_stg1_sin_V_18_out_ap_vld;
output  [27:0] rho_stg1_sin_V_17_out;
output   rho_stg1_sin_V_17_out_ap_vld;
output  [27:0] rho_stg1_sin_V_16_out;
output   rho_stg1_sin_V_16_out_ap_vld;
output  [27:0] rho_stg1_sin_V_15_out;
output   rho_stg1_sin_V_15_out_ap_vld;
output  [27:0] rho_stg1_sin_V_14_out;
output   rho_stg1_sin_V_14_out_ap_vld;
output  [27:0] rho_stg1_sin_V_13_out;
output   rho_stg1_sin_V_13_out_ap_vld;
output  [27:0] rho_stg1_sin_V_12_out;
output   rho_stg1_sin_V_12_out_ap_vld;
output  [27:0] rho_stg1_sin_V_11_out;
output   rho_stg1_sin_V_11_out_ap_vld;
output  [27:0] rho_stg1_sin_V_10_out;
output   rho_stg1_sin_V_10_out_ap_vld;
output  [27:0] rho_stg1_sin_V_9_out;
output   rho_stg1_sin_V_9_out_ap_vld;
output  [27:0] rho_stg1_sin_V_8_out;
output   rho_stg1_sin_V_8_out_ap_vld;
output  [27:0] rho_stg1_sin_V_7_out;
output   rho_stg1_sin_V_7_out_ap_vld;
output  [27:0] rho_stg1_sin_V_6_out;
output   rho_stg1_sin_V_6_out_ap_vld;
output  [27:0] rho_stg1_sin_V_5_out;
output   rho_stg1_sin_V_5_out_ap_vld;
output  [27:0] rho_stg1_sin_V_4_out;
output   rho_stg1_sin_V_4_out_ap_vld;
output  [27:0] rho_stg1_sin_V_3_out;
output   rho_stg1_sin_V_3_out_ap_vld;
output  [27:0] rho_stg1_sin_V_2_out;
output   rho_stg1_sin_V_2_out_ap_vld;
output  [27:0] rho_stg1_sin_V_1_out;
output   rho_stg1_sin_V_1_out_ap_vld;
output  [27:0] rho_stg1_sin_V_out;
output   rho_stg1_sin_V_out_ap_vld;
output  [12:0] rho_stg3_reg_V_59_out;
output   rho_stg3_reg_V_59_out_ap_vld;
output  [12:0] rho_stg3_reg_V_58_out;
output   rho_stg3_reg_V_58_out_ap_vld;
output  [12:0] rho_stg3_reg_V_57_out;
output   rho_stg3_reg_V_57_out_ap_vld;
output  [12:0] rho_stg3_reg_V_56_out;
output   rho_stg3_reg_V_56_out_ap_vld;
output  [12:0] rho_stg3_reg_V_55_out;
output   rho_stg3_reg_V_55_out_ap_vld;
output  [12:0] rho_stg3_reg_V_54_out;
output   rho_stg3_reg_V_54_out_ap_vld;
output  [12:0] rho_stg3_reg_V_53_out;
output   rho_stg3_reg_V_53_out_ap_vld;
output  [12:0] rho_stg3_reg_V_52_out;
output   rho_stg3_reg_V_52_out_ap_vld;
output  [12:0] rho_stg3_reg_V_51_out;
output   rho_stg3_reg_V_51_out_ap_vld;
output  [12:0] rho_stg3_reg_V_50_out;
output   rho_stg3_reg_V_50_out_ap_vld;
output  [12:0] rho_stg3_reg_V_49_out;
output   rho_stg3_reg_V_49_out_ap_vld;
output  [12:0] rho_stg3_reg_V_48_out;
output   rho_stg3_reg_V_48_out_ap_vld;
output  [12:0] rho_stg3_reg_V_47_out;
output   rho_stg3_reg_V_47_out_ap_vld;
output  [12:0] rho_stg3_reg_V_46_out;
output   rho_stg3_reg_V_46_out_ap_vld;
output  [12:0] rho_stg3_reg_V_45_out;
output   rho_stg3_reg_V_45_out_ap_vld;
output  [12:0] rho_stg3_reg_V_44_out;
output   rho_stg3_reg_V_44_out_ap_vld;
output  [12:0] rho_stg3_reg_V_43_out;
output   rho_stg3_reg_V_43_out_ap_vld;
output  [12:0] rho_stg3_reg_V_42_out;
output   rho_stg3_reg_V_42_out_ap_vld;
output  [12:0] rho_stg3_reg_V_41_out;
output   rho_stg3_reg_V_41_out_ap_vld;
output  [12:0] rho_stg3_reg_V_40_out;
output   rho_stg3_reg_V_40_out_ap_vld;
output  [12:0] rho_stg3_reg_V_39_out;
output   rho_stg3_reg_V_39_out_ap_vld;
output  [12:0] rho_stg3_reg_V_38_out;
output   rho_stg3_reg_V_38_out_ap_vld;
output  [12:0] rho_stg3_reg_V_37_out;
output   rho_stg3_reg_V_37_out_ap_vld;
output  [12:0] rho_stg3_reg_V_36_out;
output   rho_stg3_reg_V_36_out_ap_vld;
output  [12:0] rho_stg3_reg_V_35_out;
output   rho_stg3_reg_V_35_out_ap_vld;
output  [12:0] rho_stg3_reg_V_34_out;
output   rho_stg3_reg_V_34_out_ap_vld;
output  [12:0] rho_stg3_reg_V_33_out;
output   rho_stg3_reg_V_33_out_ap_vld;
output  [12:0] rho_stg3_reg_V_32_out;
output   rho_stg3_reg_V_32_out_ap_vld;
output  [12:0] rho_stg3_reg_V_31_out;
output   rho_stg3_reg_V_31_out_ap_vld;
output  [12:0] rho_stg3_reg_V_30_out;
output   rho_stg3_reg_V_30_out_ap_vld;
output  [12:0] rho_stg3_reg_V_29_out;
output   rho_stg3_reg_V_29_out_ap_vld;
output  [12:0] rho_stg3_reg_V_28_out;
output   rho_stg3_reg_V_28_out_ap_vld;
output  [12:0] rho_stg3_reg_V_27_out;
output   rho_stg3_reg_V_27_out_ap_vld;
output  [12:0] rho_stg3_reg_V_26_out;
output   rho_stg3_reg_V_26_out_ap_vld;
output  [12:0] rho_stg3_reg_V_25_out;
output   rho_stg3_reg_V_25_out_ap_vld;
output  [12:0] rho_stg3_reg_V_24_out;
output   rho_stg3_reg_V_24_out_ap_vld;
output  [12:0] rho_stg3_reg_V_23_out;
output   rho_stg3_reg_V_23_out_ap_vld;
output  [12:0] rho_stg3_reg_V_22_out;
output   rho_stg3_reg_V_22_out_ap_vld;
output  [12:0] rho_stg3_reg_V_21_out;
output   rho_stg3_reg_V_21_out_ap_vld;
output  [12:0] rho_stg3_reg_V_20_out;
output   rho_stg3_reg_V_20_out_ap_vld;
output  [12:0] rho_stg3_reg_V_19_out;
output   rho_stg3_reg_V_19_out_ap_vld;
output  [12:0] rho_stg3_reg_V_18_out;
output   rho_stg3_reg_V_18_out_ap_vld;
output  [12:0] rho_stg3_reg_V_17_out;
output   rho_stg3_reg_V_17_out_ap_vld;
output  [12:0] rho_stg3_reg_V_16_out;
output   rho_stg3_reg_V_16_out_ap_vld;
output  [12:0] rho_stg3_reg_V_15_out;
output   rho_stg3_reg_V_15_out_ap_vld;
output  [12:0] rho_stg3_reg_V_14_out;
output   rho_stg3_reg_V_14_out_ap_vld;
output  [12:0] rho_stg3_reg_V_13_out;
output   rho_stg3_reg_V_13_out_ap_vld;
output  [12:0] rho_stg3_reg_V_12_out;
output   rho_stg3_reg_V_12_out_ap_vld;
output  [12:0] rho_stg3_reg_V_11_out;
output   rho_stg3_reg_V_11_out_ap_vld;
output  [12:0] rho_stg3_reg_V_10_out;
output   rho_stg3_reg_V_10_out_ap_vld;
output  [12:0] rho_stg3_reg_V_9_out;
output   rho_stg3_reg_V_9_out_ap_vld;
output  [12:0] rho_stg3_reg_V_8_out;
output   rho_stg3_reg_V_8_out_ap_vld;
output  [12:0] rho_stg3_reg_V_7_out;
output   rho_stg3_reg_V_7_out_ap_vld;
output  [12:0] rho_stg3_reg_V_6_out;
output   rho_stg3_reg_V_6_out_ap_vld;
output  [12:0] rho_stg3_reg_V_5_out;
output   rho_stg3_reg_V_5_out_ap_vld;
output  [12:0] rho_stg3_reg_V_4_out;
output   rho_stg3_reg_V_4_out_ap_vld;
output  [12:0] rho_stg3_reg_V_3_out;
output   rho_stg3_reg_V_3_out_ap_vld;
output  [12:0] rho_stg3_reg_V_2_out;
output   rho_stg3_reg_V_2_out_ap_vld;
output  [12:0] rho_stg3_reg_V_1_out;
output   rho_stg3_reg_V_1_out_ap_vld;
output  [12:0] rho_stg3_reg_V_out;
output   rho_stg3_reg_V_out_ap_vld;
output  [12:0] rho_prev_set1_V_59_out;
output   rho_prev_set1_V_59_out_ap_vld;
output  [12:0] rho_prev_set1_V_58_out;
output   rho_prev_set1_V_58_out_ap_vld;
output  [12:0] rho_prev_set1_V_57_out;
output   rho_prev_set1_V_57_out_ap_vld;
output  [12:0] rho_prev_set1_V_56_out;
output   rho_prev_set1_V_56_out_ap_vld;
output  [12:0] rho_prev_set1_V_55_out;
output   rho_prev_set1_V_55_out_ap_vld;
output  [12:0] rho_prev_set1_V_54_out;
output   rho_prev_set1_V_54_out_ap_vld;
output  [12:0] rho_prev_set1_V_53_out;
output   rho_prev_set1_V_53_out_ap_vld;
output  [12:0] rho_prev_set1_V_52_out;
output   rho_prev_set1_V_52_out_ap_vld;
output  [12:0] rho_prev_set1_V_51_out;
output   rho_prev_set1_V_51_out_ap_vld;
output  [12:0] rho_prev_set1_V_50_out;
output   rho_prev_set1_V_50_out_ap_vld;
output  [12:0] rho_prev_set1_V_49_out;
output   rho_prev_set1_V_49_out_ap_vld;
output  [12:0] rho_prev_set1_V_48_out;
output   rho_prev_set1_V_48_out_ap_vld;
output  [12:0] rho_prev_set1_V_47_out;
output   rho_prev_set1_V_47_out_ap_vld;
output  [12:0] rho_prev_set1_V_46_out;
output   rho_prev_set1_V_46_out_ap_vld;
output  [12:0] rho_prev_set1_V_45_out;
output   rho_prev_set1_V_45_out_ap_vld;
output  [12:0] rho_prev_set1_V_44_out;
output   rho_prev_set1_V_44_out_ap_vld;
output  [12:0] rho_prev_set1_V_43_out;
output   rho_prev_set1_V_43_out_ap_vld;
output  [12:0] rho_prev_set1_V_42_out;
output   rho_prev_set1_V_42_out_ap_vld;
output  [12:0] rho_prev_set1_V_41_out;
output   rho_prev_set1_V_41_out_ap_vld;
output  [12:0] rho_prev_set1_V_40_out;
output   rho_prev_set1_V_40_out_ap_vld;
output  [12:0] rho_prev_set1_V_39_out;
output   rho_prev_set1_V_39_out_ap_vld;
output  [12:0] rho_prev_set1_V_38_out;
output   rho_prev_set1_V_38_out_ap_vld;
output  [12:0] rho_prev_set1_V_37_out;
output   rho_prev_set1_V_37_out_ap_vld;
output  [12:0] rho_prev_set1_V_36_out;
output   rho_prev_set1_V_36_out_ap_vld;
output  [12:0] rho_prev_set1_V_35_out;
output   rho_prev_set1_V_35_out_ap_vld;
output  [12:0] rho_prev_set1_V_34_out;
output   rho_prev_set1_V_34_out_ap_vld;
output  [12:0] rho_prev_set1_V_33_out;
output   rho_prev_set1_V_33_out_ap_vld;
output  [12:0] rho_prev_set1_V_32_out;
output   rho_prev_set1_V_32_out_ap_vld;
output  [12:0] rho_prev_set1_V_31_out;
output   rho_prev_set1_V_31_out_ap_vld;
output  [12:0] rho_prev_set1_V_30_out;
output   rho_prev_set1_V_30_out_ap_vld;
output  [12:0] rho_prev_set1_V_29_out;
output   rho_prev_set1_V_29_out_ap_vld;
output  [12:0] rho_prev_set1_V_28_out;
output   rho_prev_set1_V_28_out_ap_vld;
output  [12:0] rho_prev_set1_V_27_out;
output   rho_prev_set1_V_27_out_ap_vld;
output  [12:0] rho_prev_set1_V_26_out;
output   rho_prev_set1_V_26_out_ap_vld;
output  [12:0] rho_prev_set1_V_25_out;
output   rho_prev_set1_V_25_out_ap_vld;
output  [12:0] rho_prev_set1_V_24_out;
output   rho_prev_set1_V_24_out_ap_vld;
output  [12:0] rho_prev_set1_V_23_out;
output   rho_prev_set1_V_23_out_ap_vld;
output  [12:0] rho_prev_set1_V_22_out;
output   rho_prev_set1_V_22_out_ap_vld;
output  [12:0] rho_prev_set1_V_21_out;
output   rho_prev_set1_V_21_out_ap_vld;
output  [12:0] rho_prev_set1_V_20_out;
output   rho_prev_set1_V_20_out_ap_vld;
output  [12:0] rho_prev_set1_V_19_out;
output   rho_prev_set1_V_19_out_ap_vld;
output  [12:0] rho_prev_set1_V_18_out;
output   rho_prev_set1_V_18_out_ap_vld;
output  [12:0] rho_prev_set1_V_17_out;
output   rho_prev_set1_V_17_out_ap_vld;
output  [12:0] rho_prev_set1_V_16_out;
output   rho_prev_set1_V_16_out_ap_vld;
output  [12:0] rho_prev_set1_V_15_out;
output   rho_prev_set1_V_15_out_ap_vld;
output  [12:0] rho_prev_set1_V_14_out;
output   rho_prev_set1_V_14_out_ap_vld;
output  [12:0] rho_prev_set1_V_13_out;
output   rho_prev_set1_V_13_out_ap_vld;
output  [12:0] rho_prev_set1_V_12_out;
output   rho_prev_set1_V_12_out_ap_vld;
output  [12:0] rho_prev_set1_V_11_out;
output   rho_prev_set1_V_11_out_ap_vld;
output  [12:0] rho_prev_set1_V_10_out;
output   rho_prev_set1_V_10_out_ap_vld;
output  [12:0] rho_prev_set1_V_9_out;
output   rho_prev_set1_V_9_out_ap_vld;
output  [12:0] rho_prev_set1_V_8_out;
output   rho_prev_set1_V_8_out_ap_vld;
output  [12:0] rho_prev_set1_V_7_out;
output   rho_prev_set1_V_7_out_ap_vld;
output  [12:0] rho_prev_set1_V_6_out;
output   rho_prev_set1_V_6_out_ap_vld;
output  [12:0] rho_prev_set1_V_5_out;
output   rho_prev_set1_V_5_out_ap_vld;
output  [12:0] rho_prev_set1_V_4_out;
output   rho_prev_set1_V_4_out_ap_vld;
output  [12:0] rho_prev_set1_V_3_out;
output   rho_prev_set1_V_3_out_ap_vld;
output  [12:0] rho_prev_set1_V_2_out;
output   rho_prev_set1_V_2_out_ap_vld;
output  [12:0] rho_prev_set1_V_1_out;
output   rho_prev_set1_V_1_out_ap_vld;
output  [12:0] rho_prev_set1_V_out;
output   rho_prev_set1_V_out_ap_vld;

reg ap_idle;
reg accval_reg_set1_V_59_out_ap_vld;
reg accval_reg_set1_V_58_out_ap_vld;
reg accval_reg_set1_V_57_out_ap_vld;
reg accval_reg_set1_V_56_out_ap_vld;
reg accval_reg_set1_V_55_out_ap_vld;
reg accval_reg_set1_V_54_out_ap_vld;
reg accval_reg_set1_V_53_out_ap_vld;
reg accval_reg_set1_V_52_out_ap_vld;
reg accval_reg_set1_V_51_out_ap_vld;
reg accval_reg_set1_V_50_out_ap_vld;
reg accval_reg_set1_V_49_out_ap_vld;
reg accval_reg_set1_V_48_out_ap_vld;
reg accval_reg_set1_V_47_out_ap_vld;
reg accval_reg_set1_V_46_out_ap_vld;
reg accval_reg_set1_V_45_out_ap_vld;
reg accval_reg_set1_V_44_out_ap_vld;
reg accval_reg_set1_V_43_out_ap_vld;
reg accval_reg_set1_V_42_out_ap_vld;
reg accval_reg_set1_V_41_out_ap_vld;
reg accval_reg_set1_V_40_out_ap_vld;
reg accval_reg_set1_V_39_out_ap_vld;
reg accval_reg_set1_V_38_out_ap_vld;
reg accval_reg_set1_V_37_out_ap_vld;
reg accval_reg_set1_V_36_out_ap_vld;
reg accval_reg_set1_V_35_out_ap_vld;
reg accval_reg_set1_V_34_out_ap_vld;
reg accval_reg_set1_V_33_out_ap_vld;
reg accval_reg_set1_V_32_out_ap_vld;
reg accval_reg_set1_V_31_out_ap_vld;
reg accval_reg_set1_V_30_out_ap_vld;
reg accval_reg_set1_V_29_out_ap_vld;
reg accval_reg_set1_V_28_out_ap_vld;
reg accval_reg_set1_V_27_out_ap_vld;
reg accval_reg_set1_V_26_out_ap_vld;
reg accval_reg_set1_V_25_out_ap_vld;
reg accval_reg_set1_V_24_out_ap_vld;
reg accval_reg_set1_V_23_out_ap_vld;
reg accval_reg_set1_V_22_out_ap_vld;
reg accval_reg_set1_V_21_out_ap_vld;
reg accval_reg_set1_V_20_out_ap_vld;
reg accval_reg_set1_V_19_out_ap_vld;
reg accval_reg_set1_V_18_out_ap_vld;
reg accval_reg_set1_V_17_out_ap_vld;
reg accval_reg_set1_V_16_out_ap_vld;
reg accval_reg_set1_V_15_out_ap_vld;
reg accval_reg_set1_V_14_out_ap_vld;
reg accval_reg_set1_V_13_out_ap_vld;
reg accval_reg_set1_V_12_out_ap_vld;
reg accval_reg_set1_V_11_out_ap_vld;
reg accval_reg_set1_V_10_out_ap_vld;
reg accval_reg_set1_V_9_out_ap_vld;
reg accval_reg_set1_V_8_out_ap_vld;
reg accval_reg_set1_V_7_out_ap_vld;
reg accval_reg_set1_V_6_out_ap_vld;
reg accval_reg_set1_V_5_out_ap_vld;
reg accval_reg_set1_V_4_out_ap_vld;
reg accval_reg_set1_V_3_out_ap_vld;
reg accval_reg_set1_V_2_out_ap_vld;
reg accval_reg_set1_V_1_out_ap_vld;
reg accval_reg_set1_V_out_ap_vld;
reg[27:0] rho_stg1_sin_V_59_out;
reg rho_stg1_sin_V_59_out_ap_vld;
reg[27:0] rho_stg1_sin_V_58_out;
reg rho_stg1_sin_V_58_out_ap_vld;
reg[27:0] rho_stg1_sin_V_57_out;
reg rho_stg1_sin_V_57_out_ap_vld;
reg[27:0] rho_stg1_sin_V_56_out;
reg rho_stg1_sin_V_56_out_ap_vld;
reg[27:0] rho_stg1_sin_V_55_out;
reg rho_stg1_sin_V_55_out_ap_vld;
reg[27:0] rho_stg1_sin_V_54_out;
reg rho_stg1_sin_V_54_out_ap_vld;
reg[27:0] rho_stg1_sin_V_53_out;
reg rho_stg1_sin_V_53_out_ap_vld;
reg[27:0] rho_stg1_sin_V_52_out;
reg rho_stg1_sin_V_52_out_ap_vld;
reg[27:0] rho_stg1_sin_V_51_out;
reg rho_stg1_sin_V_51_out_ap_vld;
reg[27:0] rho_stg1_sin_V_50_out;
reg rho_stg1_sin_V_50_out_ap_vld;
reg[27:0] rho_stg1_sin_V_49_out;
reg rho_stg1_sin_V_49_out_ap_vld;
reg[27:0] rho_stg1_sin_V_48_out;
reg rho_stg1_sin_V_48_out_ap_vld;
reg[27:0] rho_stg1_sin_V_47_out;
reg rho_stg1_sin_V_47_out_ap_vld;
reg[27:0] rho_stg1_sin_V_46_out;
reg rho_stg1_sin_V_46_out_ap_vld;
reg[27:0] rho_stg1_sin_V_45_out;
reg rho_stg1_sin_V_45_out_ap_vld;
reg[27:0] rho_stg1_sin_V_44_out;
reg rho_stg1_sin_V_44_out_ap_vld;
reg[27:0] rho_stg1_sin_V_43_out;
reg rho_stg1_sin_V_43_out_ap_vld;
reg[27:0] rho_stg1_sin_V_42_out;
reg rho_stg1_sin_V_42_out_ap_vld;
reg[27:0] rho_stg1_sin_V_41_out;
reg rho_stg1_sin_V_41_out_ap_vld;
reg[27:0] rho_stg1_sin_V_40_out;
reg rho_stg1_sin_V_40_out_ap_vld;
reg[27:0] rho_stg1_sin_V_39_out;
reg rho_stg1_sin_V_39_out_ap_vld;
reg[27:0] rho_stg1_sin_V_38_out;
reg rho_stg1_sin_V_38_out_ap_vld;
reg[27:0] rho_stg1_sin_V_37_out;
reg rho_stg1_sin_V_37_out_ap_vld;
reg[27:0] rho_stg1_sin_V_36_out;
reg rho_stg1_sin_V_36_out_ap_vld;
reg[27:0] rho_stg1_sin_V_35_out;
reg rho_stg1_sin_V_35_out_ap_vld;
reg[27:0] rho_stg1_sin_V_34_out;
reg rho_stg1_sin_V_34_out_ap_vld;
reg[27:0] rho_stg1_sin_V_33_out;
reg rho_stg1_sin_V_33_out_ap_vld;
reg[27:0] rho_stg1_sin_V_32_out;
reg rho_stg1_sin_V_32_out_ap_vld;
reg[27:0] rho_stg1_sin_V_31_out;
reg rho_stg1_sin_V_31_out_ap_vld;
reg[27:0] rho_stg1_sin_V_30_out;
reg rho_stg1_sin_V_30_out_ap_vld;
reg[27:0] rho_stg1_sin_V_29_out;
reg rho_stg1_sin_V_29_out_ap_vld;
reg[27:0] rho_stg1_sin_V_28_out;
reg rho_stg1_sin_V_28_out_ap_vld;
reg[27:0] rho_stg1_sin_V_27_out;
reg rho_stg1_sin_V_27_out_ap_vld;
reg[27:0] rho_stg1_sin_V_26_out;
reg rho_stg1_sin_V_26_out_ap_vld;
reg[27:0] rho_stg1_sin_V_25_out;
reg rho_stg1_sin_V_25_out_ap_vld;
reg[27:0] rho_stg1_sin_V_24_out;
reg rho_stg1_sin_V_24_out_ap_vld;
reg[27:0] rho_stg1_sin_V_23_out;
reg rho_stg1_sin_V_23_out_ap_vld;
reg[27:0] rho_stg1_sin_V_22_out;
reg rho_stg1_sin_V_22_out_ap_vld;
reg[27:0] rho_stg1_sin_V_21_out;
reg rho_stg1_sin_V_21_out_ap_vld;
reg[27:0] rho_stg1_sin_V_20_out;
reg rho_stg1_sin_V_20_out_ap_vld;
reg[27:0] rho_stg1_sin_V_19_out;
reg rho_stg1_sin_V_19_out_ap_vld;
reg[27:0] rho_stg1_sin_V_18_out;
reg rho_stg1_sin_V_18_out_ap_vld;
reg[27:0] rho_stg1_sin_V_17_out;
reg rho_stg1_sin_V_17_out_ap_vld;
reg[27:0] rho_stg1_sin_V_16_out;
reg rho_stg1_sin_V_16_out_ap_vld;
reg[27:0] rho_stg1_sin_V_15_out;
reg rho_stg1_sin_V_15_out_ap_vld;
reg[27:0] rho_stg1_sin_V_14_out;
reg rho_stg1_sin_V_14_out_ap_vld;
reg[27:0] rho_stg1_sin_V_13_out;
reg rho_stg1_sin_V_13_out_ap_vld;
reg[27:0] rho_stg1_sin_V_12_out;
reg rho_stg1_sin_V_12_out_ap_vld;
reg[27:0] rho_stg1_sin_V_11_out;
reg rho_stg1_sin_V_11_out_ap_vld;
reg[27:0] rho_stg1_sin_V_10_out;
reg rho_stg1_sin_V_10_out_ap_vld;
reg[27:0] rho_stg1_sin_V_9_out;
reg rho_stg1_sin_V_9_out_ap_vld;
reg[27:0] rho_stg1_sin_V_8_out;
reg rho_stg1_sin_V_8_out_ap_vld;
reg[27:0] rho_stg1_sin_V_7_out;
reg rho_stg1_sin_V_7_out_ap_vld;
reg[27:0] rho_stg1_sin_V_6_out;
reg rho_stg1_sin_V_6_out_ap_vld;
reg[27:0] rho_stg1_sin_V_5_out;
reg rho_stg1_sin_V_5_out_ap_vld;
reg[27:0] rho_stg1_sin_V_4_out;
reg rho_stg1_sin_V_4_out_ap_vld;
reg[27:0] rho_stg1_sin_V_3_out;
reg rho_stg1_sin_V_3_out_ap_vld;
reg[27:0] rho_stg1_sin_V_2_out;
reg rho_stg1_sin_V_2_out_ap_vld;
reg[27:0] rho_stg1_sin_V_1_out;
reg rho_stg1_sin_V_1_out_ap_vld;
reg rho_stg1_sin_V_out_ap_vld;
reg rho_stg3_reg_V_59_out_ap_vld;
reg rho_stg3_reg_V_58_out_ap_vld;
reg rho_stg3_reg_V_57_out_ap_vld;
reg rho_stg3_reg_V_56_out_ap_vld;
reg rho_stg3_reg_V_55_out_ap_vld;
reg rho_stg3_reg_V_54_out_ap_vld;
reg rho_stg3_reg_V_53_out_ap_vld;
reg rho_stg3_reg_V_52_out_ap_vld;
reg rho_stg3_reg_V_51_out_ap_vld;
reg rho_stg3_reg_V_50_out_ap_vld;
reg rho_stg3_reg_V_49_out_ap_vld;
reg rho_stg3_reg_V_48_out_ap_vld;
reg rho_stg3_reg_V_47_out_ap_vld;
reg rho_stg3_reg_V_46_out_ap_vld;
reg rho_stg3_reg_V_45_out_ap_vld;
reg rho_stg3_reg_V_44_out_ap_vld;
reg rho_stg3_reg_V_43_out_ap_vld;
reg rho_stg3_reg_V_42_out_ap_vld;
reg rho_stg3_reg_V_41_out_ap_vld;
reg rho_stg3_reg_V_40_out_ap_vld;
reg rho_stg3_reg_V_39_out_ap_vld;
reg rho_stg3_reg_V_38_out_ap_vld;
reg rho_stg3_reg_V_37_out_ap_vld;
reg rho_stg3_reg_V_36_out_ap_vld;
reg rho_stg3_reg_V_35_out_ap_vld;
reg rho_stg3_reg_V_34_out_ap_vld;
reg rho_stg3_reg_V_33_out_ap_vld;
reg rho_stg3_reg_V_32_out_ap_vld;
reg rho_stg3_reg_V_31_out_ap_vld;
reg rho_stg3_reg_V_30_out_ap_vld;
reg rho_stg3_reg_V_29_out_ap_vld;
reg rho_stg3_reg_V_28_out_ap_vld;
reg rho_stg3_reg_V_27_out_ap_vld;
reg rho_stg3_reg_V_26_out_ap_vld;
reg rho_stg3_reg_V_25_out_ap_vld;
reg rho_stg3_reg_V_24_out_ap_vld;
reg rho_stg3_reg_V_23_out_ap_vld;
reg rho_stg3_reg_V_22_out_ap_vld;
reg rho_stg3_reg_V_21_out_ap_vld;
reg rho_stg3_reg_V_20_out_ap_vld;
reg rho_stg3_reg_V_19_out_ap_vld;
reg rho_stg3_reg_V_18_out_ap_vld;
reg rho_stg3_reg_V_17_out_ap_vld;
reg rho_stg3_reg_V_16_out_ap_vld;
reg rho_stg3_reg_V_15_out_ap_vld;
reg rho_stg3_reg_V_14_out_ap_vld;
reg rho_stg3_reg_V_13_out_ap_vld;
reg rho_stg3_reg_V_12_out_ap_vld;
reg rho_stg3_reg_V_11_out_ap_vld;
reg rho_stg3_reg_V_10_out_ap_vld;
reg rho_stg3_reg_V_9_out_ap_vld;
reg rho_stg3_reg_V_8_out_ap_vld;
reg rho_stg3_reg_V_7_out_ap_vld;
reg rho_stg3_reg_V_6_out_ap_vld;
reg rho_stg3_reg_V_5_out_ap_vld;
reg rho_stg3_reg_V_4_out_ap_vld;
reg rho_stg3_reg_V_3_out_ap_vld;
reg rho_stg3_reg_V_2_out_ap_vld;
reg rho_stg3_reg_V_1_out_ap_vld;
reg rho_stg3_reg_V_out_ap_vld;
reg rho_prev_set1_V_59_out_ap_vld;
reg rho_prev_set1_V_58_out_ap_vld;
reg rho_prev_set1_V_57_out_ap_vld;
reg rho_prev_set1_V_56_out_ap_vld;
reg rho_prev_set1_V_55_out_ap_vld;
reg rho_prev_set1_V_54_out_ap_vld;
reg rho_prev_set1_V_53_out_ap_vld;
reg rho_prev_set1_V_52_out_ap_vld;
reg rho_prev_set1_V_51_out_ap_vld;
reg rho_prev_set1_V_50_out_ap_vld;
reg rho_prev_set1_V_49_out_ap_vld;
reg rho_prev_set1_V_48_out_ap_vld;
reg rho_prev_set1_V_47_out_ap_vld;
reg rho_prev_set1_V_46_out_ap_vld;
reg rho_prev_set1_V_45_out_ap_vld;
reg rho_prev_set1_V_44_out_ap_vld;
reg rho_prev_set1_V_43_out_ap_vld;
reg rho_prev_set1_V_42_out_ap_vld;
reg rho_prev_set1_V_41_out_ap_vld;
reg rho_prev_set1_V_40_out_ap_vld;
reg rho_prev_set1_V_39_out_ap_vld;
reg rho_prev_set1_V_38_out_ap_vld;
reg rho_prev_set1_V_37_out_ap_vld;
reg rho_prev_set1_V_36_out_ap_vld;
reg rho_prev_set1_V_35_out_ap_vld;
reg rho_prev_set1_V_34_out_ap_vld;
reg rho_prev_set1_V_33_out_ap_vld;
reg rho_prev_set1_V_32_out_ap_vld;
reg rho_prev_set1_V_31_out_ap_vld;
reg rho_prev_set1_V_30_out_ap_vld;
reg rho_prev_set1_V_29_out_ap_vld;
reg rho_prev_set1_V_28_out_ap_vld;
reg rho_prev_set1_V_27_out_ap_vld;
reg rho_prev_set1_V_26_out_ap_vld;
reg rho_prev_set1_V_25_out_ap_vld;
reg rho_prev_set1_V_24_out_ap_vld;
reg rho_prev_set1_V_23_out_ap_vld;
reg rho_prev_set1_V_22_out_ap_vld;
reg rho_prev_set1_V_21_out_ap_vld;
reg rho_prev_set1_V_20_out_ap_vld;
reg rho_prev_set1_V_19_out_ap_vld;
reg rho_prev_set1_V_18_out_ap_vld;
reg rho_prev_set1_V_17_out_ap_vld;
reg rho_prev_set1_V_16_out_ap_vld;
reg rho_prev_set1_V_15_out_ap_vld;
reg rho_prev_set1_V_14_out_ap_vld;
reg rho_prev_set1_V_13_out_ap_vld;
reg rho_prev_set1_V_12_out_ap_vld;
reg rho_prev_set1_V_11_out_ap_vld;
reg rho_prev_set1_V_10_out_ap_vld;
reg rho_prev_set1_V_9_out_ap_vld;
reg rho_prev_set1_V_8_out_ap_vld;
reg rho_prev_set1_V_7_out_ap_vld;
reg rho_prev_set1_V_6_out_ap_vld;
reg rho_prev_set1_V_5_out_ap_vld;
reg rho_prev_set1_V_4_out_ap_vld;
reg rho_prev_set1_V_3_out_ap_vld;
reg rho_prev_set1_V_2_out_ap_vld;
reg rho_prev_set1_V_1_out_ap_vld;
reg rho_prev_set1_V_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln1073_fu_2235_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire  signed [27:0] sext_ln859_cast_fu_789_p1;
reg  signed [27:0] sext_ln859_cast_reg_3985;
reg   [5:0] ki_V_1_reg_3990;
reg   [5:0] ki_V_1_reg_3990_pp0_iter1_reg;
reg   [5:0] ki_V_1_reg_3990_pp0_iter2_reg;
reg   [5:0] ki_V_1_reg_3990_pp0_iter3_reg;
reg   [0:0] icmp_ln1073_reg_3995;
reg   [0:0] icmp_ln1073_reg_3995_pp0_iter1_reg;
reg   [0:0] icmp_ln1073_reg_3995_pp0_iter2_reg;
wire  signed [27:0] grp_fu_3894_p2;
wire    ap_block_pp0_stage0;
wire    ap_loop_init;
wire  signed [27:0] grp_fu_3900_p3;
reg   [5:0] ki_V_fu_758;
wire   [5:0] add_ln886_fu_2241_p2;
reg   [5:0] ap_sig_allocacmp_ki_V_1;
reg   [27:0] rho_stg1_sin_V_fu_762;
wire    ap_block_pp0_stage0_01001;
wire  signed [15:0] tmp_1_fu_2247_p62;
wire  signed [15:0] tmp_fu_2382_p62;
wire  signed [11:0] grp_fu_3900_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_1288;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_done_reg = 1'b0;
end

reversi_accel_mux_606_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 16 ),
    .din10_WIDTH( 16 ),
    .din11_WIDTH( 16 ),
    .din12_WIDTH( 16 ),
    .din13_WIDTH( 16 ),
    .din14_WIDTH( 16 ),
    .din15_WIDTH( 16 ),
    .din16_WIDTH( 16 ),
    .din17_WIDTH( 16 ),
    .din18_WIDTH( 16 ),
    .din19_WIDTH( 16 ),
    .din20_WIDTH( 16 ),
    .din21_WIDTH( 16 ),
    .din22_WIDTH( 16 ),
    .din23_WIDTH( 16 ),
    .din24_WIDTH( 16 ),
    .din25_WIDTH( 16 ),
    .din26_WIDTH( 16 ),
    .din27_WIDTH( 16 ),
    .din28_WIDTH( 16 ),
    .din29_WIDTH( 16 ),
    .din30_WIDTH( 16 ),
    .din31_WIDTH( 16 ),
    .din32_WIDTH( 16 ),
    .din33_WIDTH( 16 ),
    .din34_WIDTH( 16 ),
    .din35_WIDTH( 16 ),
    .din36_WIDTH( 16 ),
    .din37_WIDTH( 16 ),
    .din38_WIDTH( 16 ),
    .din39_WIDTH( 16 ),
    .din40_WIDTH( 16 ),
    .din41_WIDTH( 16 ),
    .din42_WIDTH( 16 ),
    .din43_WIDTH( 16 ),
    .din44_WIDTH( 16 ),
    .din45_WIDTH( 16 ),
    .din46_WIDTH( 16 ),
    .din47_WIDTH( 16 ),
    .din48_WIDTH( 16 ),
    .din49_WIDTH( 16 ),
    .din50_WIDTH( 16 ),
    .din51_WIDTH( 16 ),
    .din52_WIDTH( 16 ),
    .din53_WIDTH( 16 ),
    .din54_WIDTH( 16 ),
    .din55_WIDTH( 16 ),
    .din56_WIDTH( 16 ),
    .din57_WIDTH( 16 ),
    .din58_WIDTH( 16 ),
    .din59_WIDTH( 16 ),
    .din60_WIDTH( 6 ),
    .dout_WIDTH( 16 ))
mux_606_16_1_1_U497(
    .din0(16'd0),
    .din1(16'd571),
    .din2(16'd1141),
    .din3(16'd1708),
    .din4(16'd2271),
    .din5(16'd2827),
    .din6(16'd3375),
    .din7(16'd3914),
    .din8(16'd4442),
    .din9(16'd4958),
    .din10(16'd5461),
    .din11(16'd5949),
    .din12(16'd6420),
    .din13(16'd6874),
    .din14(16'd7308),
    .din15(16'd7723),
    .din16(16'd8117),
    .din17(16'd8488),
    .din18(16'd8836),
    .din19(16'd9160),
    .din20(16'd9459),
    .din21(16'd9732),
    .din22(16'd9978),
    .din23(16'd10197),
    .din24(16'd10388),
    .din25(16'd10550),
    .din26(16'd10684),
    .din27(16'd10788),
    .din28(16'd10862),
    .din29(16'd10907),
    .din30(16'd10922),
    .din31(16'd10907),
    .din32(16'd10862),
    .din33(16'd10788),
    .din34(16'd10684),
    .din35(16'd10550),
    .din36(16'd10388),
    .din37(16'd10197),
    .din38(16'd9978),
    .din39(16'd9732),
    .din40(16'd9459),
    .din41(16'd9160),
    .din42(16'd8836),
    .din43(16'd8488),
    .din44(16'd8117),
    .din45(16'd7723),
    .din46(16'd7308),
    .din47(16'd6874),
    .din48(16'd6420),
    .din49(16'd5949),
    .din50(16'd5461),
    .din51(16'd4958),
    .din52(16'd4442),
    .din53(16'd3914),
    .din54(16'd3375),
    .din55(16'd2827),
    .din56(16'd2271),
    .din57(16'd1708),
    .din58(16'd1141),
    .din59(16'd571),
    .din60(ap_sig_allocacmp_ki_V_1),
    .dout(tmp_1_fu_2247_p62)
);

reversi_accel_mux_606_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 16 ),
    .din10_WIDTH( 16 ),
    .din11_WIDTH( 16 ),
    .din12_WIDTH( 16 ),
    .din13_WIDTH( 16 ),
    .din14_WIDTH( 16 ),
    .din15_WIDTH( 16 ),
    .din16_WIDTH( 16 ),
    .din17_WIDTH( 16 ),
    .din18_WIDTH( 16 ),
    .din19_WIDTH( 16 ),
    .din20_WIDTH( 16 ),
    .din21_WIDTH( 16 ),
    .din22_WIDTH( 16 ),
    .din23_WIDTH( 16 ),
    .din24_WIDTH( 16 ),
    .din25_WIDTH( 16 ),
    .din26_WIDTH( 16 ),
    .din27_WIDTH( 16 ),
    .din28_WIDTH( 16 ),
    .din29_WIDTH( 16 ),
    .din30_WIDTH( 16 ),
    .din31_WIDTH( 16 ),
    .din32_WIDTH( 16 ),
    .din33_WIDTH( 16 ),
    .din34_WIDTH( 16 ),
    .din35_WIDTH( 16 ),
    .din36_WIDTH( 16 ),
    .din37_WIDTH( 16 ),
    .din38_WIDTH( 16 ),
    .din39_WIDTH( 16 ),
    .din40_WIDTH( 16 ),
    .din41_WIDTH( 16 ),
    .din42_WIDTH( 16 ),
    .din43_WIDTH( 16 ),
    .din44_WIDTH( 16 ),
    .din45_WIDTH( 16 ),
    .din46_WIDTH( 16 ),
    .din47_WIDTH( 16 ),
    .din48_WIDTH( 16 ),
    .din49_WIDTH( 16 ),
    .din50_WIDTH( 16 ),
    .din51_WIDTH( 16 ),
    .din52_WIDTH( 16 ),
    .din53_WIDTH( 16 ),
    .din54_WIDTH( 16 ),
    .din55_WIDTH( 16 ),
    .din56_WIDTH( 16 ),
    .din57_WIDTH( 16 ),
    .din58_WIDTH( 16 ),
    .din59_WIDTH( 16 ),
    .din60_WIDTH( 6 ),
    .dout_WIDTH( 16 ))
mux_606_16_1_1_U498(
    .din0(16'd10922),
    .din1(16'd10907),
    .din2(16'd10862),
    .din3(16'd10788),
    .din4(16'd10684),
    .din5(16'd10550),
    .din6(16'd10388),
    .din7(16'd10197),
    .din8(16'd9978),
    .din9(16'd9732),
    .din10(16'd9459),
    .din11(16'd9160),
    .din12(16'd8836),
    .din13(16'd8488),
    .din14(16'd8117),
    .din15(16'd7723),
    .din16(16'd7308),
    .din17(16'd6874),
    .din18(16'd6420),
    .din19(16'd5949),
    .din20(16'd5461),
    .din21(16'd4958),
    .din22(16'd4442),
    .din23(16'd3914),
    .din24(16'd3375),
    .din25(16'd2827),
    .din26(16'd2271),
    .din27(16'd1708),
    .din28(16'd1141),
    .din29(16'd571),
    .din30(16'd0),
    .din31(16'd64965),
    .din32(16'd64395),
    .din33(16'd63828),
    .din34(16'd63265),
    .din35(16'd62709),
    .din36(16'd62161),
    .din37(16'd61622),
    .din38(16'd61094),
    .din39(16'd60578),
    .din40(16'd60075),
    .din41(16'd59587),
    .din42(16'd59116),
    .din43(16'd58662),
    .din44(16'd58228),
    .din45(16'd57813),
    .din46(16'd57419),
    .din47(16'd57048),
    .din48(16'd56700),
    .din49(16'd56376),
    .din50(16'd56077),
    .din51(16'd55804),
    .din52(16'd55558),
    .din53(16'd55339),
    .din54(16'd55148),
    .din55(16'd54986),
    .din56(16'd54852),
    .din57(16'd54748),
    .din58(16'd54674),
    .din59(16'd54629),
    .din60(ki_V_1_reg_3990),
    .dout(tmp_fu_2382_p62)
);

reversi_accel_mul_mul_16s_12s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 28 ))
mul_mul_16s_12s_28_4_1_U499(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_1_fu_2247_p62),
    .din1(sext_ln859_1),
    .ce(1'b1),
    .dout(grp_fu_3894_p2)
);

reversi_accel_mac_muladd_16s_12s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_12s_28s_28_4_1_U500(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_fu_2382_p62),
    .din1(grp_fu_3900_p1),
    .din2(grp_fu_3894_p2),
    .ce(1'b1),
    .dout(grp_fu_3900_p3)
);

reversi_accel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln1073_fu_2235_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            ki_V_fu_758 <= add_ln886_fu_2241_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            ki_V_fu_758 <= 6'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln1073_reg_3995 <= icmp_ln1073_fu_2235_p2;
        icmp_ln1073_reg_3995_pp0_iter1_reg <= icmp_ln1073_reg_3995;
        ki_V_1_reg_3990 <= ap_sig_allocacmp_ki_V_1;
        ki_V_1_reg_3990_pp0_iter1_reg <= ki_V_1_reg_3990;
        sext_ln859_cast_reg_3985 <= sext_ln859_cast_fu_789_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        icmp_ln1073_reg_3995_pp0_iter2_reg <= icmp_ln1073_reg_3995_pp0_iter1_reg;
        ki_V_1_reg_3990_pp0_iter2_reg <= ki_V_1_reg_3990_pp0_iter1_reg;
        ki_V_1_reg_3990_pp0_iter3_reg <= ki_V_1_reg_3990_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ki_V_1_reg_3990_pp0_iter3_reg == 6'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        rho_stg1_sin_V_fu_762 <= grp_fu_3900_p3;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        accval_reg_set1_V_10_out_ap_vld = 1'b1;
    end else begin
        accval_reg_set1_V_10_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        accval_reg_set1_V_11_out_ap_vld = 1'b1;
    end else begin
        accval_reg_set1_V_11_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        accval_reg_set1_V_12_out_ap_vld = 1'b1;
    end else begin
        accval_reg_set1_V_12_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        accval_reg_set1_V_13_out_ap_vld = 1'b1;
    end else begin
        accval_reg_set1_V_13_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        accval_reg_set1_V_14_out_ap_vld = 1'b1;
    end else begin
        accval_reg_set1_V_14_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        accval_reg_set1_V_15_out_ap_vld = 1'b1;
    end else begin
        accval_reg_set1_V_15_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        accval_reg_set1_V_16_out_ap_vld = 1'b1;
    end else begin
        accval_reg_set1_V_16_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd17) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        accval_reg_set1_V_17_out_ap_vld = 1'b1;
    end else begin
        accval_reg_set1_V_17_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd18) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        accval_reg_set1_V_18_out_ap_vld = 1'b1;
    end else begin
        accval_reg_set1_V_18_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        accval_reg_set1_V_19_out_ap_vld = 1'b1;
    end else begin
        accval_reg_set1_V_19_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        accval_reg_set1_V_1_out_ap_vld = 1'b1;
    end else begin
        accval_reg_set1_V_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd20) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        accval_reg_set1_V_20_out_ap_vld = 1'b1;
    end else begin
        accval_reg_set1_V_20_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd21) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        accval_reg_set1_V_21_out_ap_vld = 1'b1;
    end else begin
        accval_reg_set1_V_21_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd22) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        accval_reg_set1_V_22_out_ap_vld = 1'b1;
    end else begin
        accval_reg_set1_V_22_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd23) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        accval_reg_set1_V_23_out_ap_vld = 1'b1;
    end else begin
        accval_reg_set1_V_23_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd24) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        accval_reg_set1_V_24_out_ap_vld = 1'b1;
    end else begin
        accval_reg_set1_V_24_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd25) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        accval_reg_set1_V_25_out_ap_vld = 1'b1;
    end else begin
        accval_reg_set1_V_25_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd26) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        accval_reg_set1_V_26_out_ap_vld = 1'b1;
    end else begin
        accval_reg_set1_V_26_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd27) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        accval_reg_set1_V_27_out_ap_vld = 1'b1;
    end else begin
        accval_reg_set1_V_27_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd28) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        accval_reg_set1_V_28_out_ap_vld = 1'b1;
    end else begin
        accval_reg_set1_V_28_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd29) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        accval_reg_set1_V_29_out_ap_vld = 1'b1;
    end else begin
        accval_reg_set1_V_29_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        accval_reg_set1_V_2_out_ap_vld = 1'b1;
    end else begin
        accval_reg_set1_V_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd30) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        accval_reg_set1_V_30_out_ap_vld = 1'b1;
    end else begin
        accval_reg_set1_V_30_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd31) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        accval_reg_set1_V_31_out_ap_vld = 1'b1;
    end else begin
        accval_reg_set1_V_31_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd32) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        accval_reg_set1_V_32_out_ap_vld = 1'b1;
    end else begin
        accval_reg_set1_V_32_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd33) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        accval_reg_set1_V_33_out_ap_vld = 1'b1;
    end else begin
        accval_reg_set1_V_33_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd34) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        accval_reg_set1_V_34_out_ap_vld = 1'b1;
    end else begin
        accval_reg_set1_V_34_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd35) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        accval_reg_set1_V_35_out_ap_vld = 1'b1;
    end else begin
        accval_reg_set1_V_35_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd36) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        accval_reg_set1_V_36_out_ap_vld = 1'b1;
    end else begin
        accval_reg_set1_V_36_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd37) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        accval_reg_set1_V_37_out_ap_vld = 1'b1;
    end else begin
        accval_reg_set1_V_37_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd38) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        accval_reg_set1_V_38_out_ap_vld = 1'b1;
    end else begin
        accval_reg_set1_V_38_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd39) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        accval_reg_set1_V_39_out_ap_vld = 1'b1;
    end else begin
        accval_reg_set1_V_39_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        accval_reg_set1_V_3_out_ap_vld = 1'b1;
    end else begin
        accval_reg_set1_V_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd40) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        accval_reg_set1_V_40_out_ap_vld = 1'b1;
    end else begin
        accval_reg_set1_V_40_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd41) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        accval_reg_set1_V_41_out_ap_vld = 1'b1;
    end else begin
        accval_reg_set1_V_41_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd42) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        accval_reg_set1_V_42_out_ap_vld = 1'b1;
    end else begin
        accval_reg_set1_V_42_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd43) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        accval_reg_set1_V_43_out_ap_vld = 1'b1;
    end else begin
        accval_reg_set1_V_43_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd44) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        accval_reg_set1_V_44_out_ap_vld = 1'b1;
    end else begin
        accval_reg_set1_V_44_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd45) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        accval_reg_set1_V_45_out_ap_vld = 1'b1;
    end else begin
        accval_reg_set1_V_45_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd46) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        accval_reg_set1_V_46_out_ap_vld = 1'b1;
    end else begin
        accval_reg_set1_V_46_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd47) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        accval_reg_set1_V_47_out_ap_vld = 1'b1;
    end else begin
        accval_reg_set1_V_47_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd48) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        accval_reg_set1_V_48_out_ap_vld = 1'b1;
    end else begin
        accval_reg_set1_V_48_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd49) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        accval_reg_set1_V_49_out_ap_vld = 1'b1;
    end else begin
        accval_reg_set1_V_49_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        accval_reg_set1_V_4_out_ap_vld = 1'b1;
    end else begin
        accval_reg_set1_V_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd50) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        accval_reg_set1_V_50_out_ap_vld = 1'b1;
    end else begin
        accval_reg_set1_V_50_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd51) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        accval_reg_set1_V_51_out_ap_vld = 1'b1;
    end else begin
        accval_reg_set1_V_51_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd52) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        accval_reg_set1_V_52_out_ap_vld = 1'b1;
    end else begin
        accval_reg_set1_V_52_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd53) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        accval_reg_set1_V_53_out_ap_vld = 1'b1;
    end else begin
        accval_reg_set1_V_53_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd54) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        accval_reg_set1_V_54_out_ap_vld = 1'b1;
    end else begin
        accval_reg_set1_V_54_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd55) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        accval_reg_set1_V_55_out_ap_vld = 1'b1;
    end else begin
        accval_reg_set1_V_55_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd56) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        accval_reg_set1_V_56_out_ap_vld = 1'b1;
    end else begin
        accval_reg_set1_V_56_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd57) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        accval_reg_set1_V_57_out_ap_vld = 1'b1;
    end else begin
        accval_reg_set1_V_57_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd58) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        accval_reg_set1_V_58_out_ap_vld = 1'b1;
    end else begin
        accval_reg_set1_V_58_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & ((ki_V_1_reg_3990_pp0_iter3_reg == 6'd59) | ((ki_V_1_reg_3990_pp0_iter3_reg == 6'd60) | ((ki_V_1_reg_3990_pp0_iter3_reg == 6'd61) | ((ki_V_1_reg_3990_pp0_iter3_reg == 6'd62) | (ki_V_1_reg_3990_pp0_iter3_reg == 6'd63)))))))) begin
        accval_reg_set1_V_59_out_ap_vld = 1'b1;
    end else begin
        accval_reg_set1_V_59_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        accval_reg_set1_V_5_out_ap_vld = 1'b1;
    end else begin
        accval_reg_set1_V_5_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        accval_reg_set1_V_6_out_ap_vld = 1'b1;
    end else begin
        accval_reg_set1_V_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        accval_reg_set1_V_7_out_ap_vld = 1'b1;
    end else begin
        accval_reg_set1_V_7_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        accval_reg_set1_V_8_out_ap_vld = 1'b1;
    end else begin
        accval_reg_set1_V_8_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        accval_reg_set1_V_9_out_ap_vld = 1'b1;
    end else begin
        accval_reg_set1_V_9_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        accval_reg_set1_V_out_ap_vld = 1'b1;
    end else begin
        accval_reg_set1_V_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1073_fu_2235_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_ki_V_1 = 6'd0;
    end else begin
        ap_sig_allocacmp_ki_V_1 = ki_V_fu_758;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_prev_set1_V_10_out_ap_vld = 1'b1;
    end else begin
        rho_prev_set1_V_10_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_prev_set1_V_11_out_ap_vld = 1'b1;
    end else begin
        rho_prev_set1_V_11_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_prev_set1_V_12_out_ap_vld = 1'b1;
    end else begin
        rho_prev_set1_V_12_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_prev_set1_V_13_out_ap_vld = 1'b1;
    end else begin
        rho_prev_set1_V_13_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_prev_set1_V_14_out_ap_vld = 1'b1;
    end else begin
        rho_prev_set1_V_14_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_prev_set1_V_15_out_ap_vld = 1'b1;
    end else begin
        rho_prev_set1_V_15_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_prev_set1_V_16_out_ap_vld = 1'b1;
    end else begin
        rho_prev_set1_V_16_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd17) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_prev_set1_V_17_out_ap_vld = 1'b1;
    end else begin
        rho_prev_set1_V_17_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd18) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_prev_set1_V_18_out_ap_vld = 1'b1;
    end else begin
        rho_prev_set1_V_18_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_prev_set1_V_19_out_ap_vld = 1'b1;
    end else begin
        rho_prev_set1_V_19_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_prev_set1_V_1_out_ap_vld = 1'b1;
    end else begin
        rho_prev_set1_V_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd20) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_prev_set1_V_20_out_ap_vld = 1'b1;
    end else begin
        rho_prev_set1_V_20_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd21) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_prev_set1_V_21_out_ap_vld = 1'b1;
    end else begin
        rho_prev_set1_V_21_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd22) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_prev_set1_V_22_out_ap_vld = 1'b1;
    end else begin
        rho_prev_set1_V_22_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd23) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_prev_set1_V_23_out_ap_vld = 1'b1;
    end else begin
        rho_prev_set1_V_23_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd24) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_prev_set1_V_24_out_ap_vld = 1'b1;
    end else begin
        rho_prev_set1_V_24_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd25) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_prev_set1_V_25_out_ap_vld = 1'b1;
    end else begin
        rho_prev_set1_V_25_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd26) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_prev_set1_V_26_out_ap_vld = 1'b1;
    end else begin
        rho_prev_set1_V_26_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd27) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_prev_set1_V_27_out_ap_vld = 1'b1;
    end else begin
        rho_prev_set1_V_27_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd28) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_prev_set1_V_28_out_ap_vld = 1'b1;
    end else begin
        rho_prev_set1_V_28_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd29) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_prev_set1_V_29_out_ap_vld = 1'b1;
    end else begin
        rho_prev_set1_V_29_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_prev_set1_V_2_out_ap_vld = 1'b1;
    end else begin
        rho_prev_set1_V_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd30) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_prev_set1_V_30_out_ap_vld = 1'b1;
    end else begin
        rho_prev_set1_V_30_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd31) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_prev_set1_V_31_out_ap_vld = 1'b1;
    end else begin
        rho_prev_set1_V_31_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd32) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_prev_set1_V_32_out_ap_vld = 1'b1;
    end else begin
        rho_prev_set1_V_32_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd33) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_prev_set1_V_33_out_ap_vld = 1'b1;
    end else begin
        rho_prev_set1_V_33_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd34) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_prev_set1_V_34_out_ap_vld = 1'b1;
    end else begin
        rho_prev_set1_V_34_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd35) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_prev_set1_V_35_out_ap_vld = 1'b1;
    end else begin
        rho_prev_set1_V_35_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd36) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_prev_set1_V_36_out_ap_vld = 1'b1;
    end else begin
        rho_prev_set1_V_36_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd37) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_prev_set1_V_37_out_ap_vld = 1'b1;
    end else begin
        rho_prev_set1_V_37_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd38) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_prev_set1_V_38_out_ap_vld = 1'b1;
    end else begin
        rho_prev_set1_V_38_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd39) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_prev_set1_V_39_out_ap_vld = 1'b1;
    end else begin
        rho_prev_set1_V_39_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_prev_set1_V_3_out_ap_vld = 1'b1;
    end else begin
        rho_prev_set1_V_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd40) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_prev_set1_V_40_out_ap_vld = 1'b1;
    end else begin
        rho_prev_set1_V_40_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd41) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_prev_set1_V_41_out_ap_vld = 1'b1;
    end else begin
        rho_prev_set1_V_41_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd42) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_prev_set1_V_42_out_ap_vld = 1'b1;
    end else begin
        rho_prev_set1_V_42_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd43) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_prev_set1_V_43_out_ap_vld = 1'b1;
    end else begin
        rho_prev_set1_V_43_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd44) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_prev_set1_V_44_out_ap_vld = 1'b1;
    end else begin
        rho_prev_set1_V_44_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd45) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_prev_set1_V_45_out_ap_vld = 1'b1;
    end else begin
        rho_prev_set1_V_45_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd46) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_prev_set1_V_46_out_ap_vld = 1'b1;
    end else begin
        rho_prev_set1_V_46_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd47) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_prev_set1_V_47_out_ap_vld = 1'b1;
    end else begin
        rho_prev_set1_V_47_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd48) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_prev_set1_V_48_out_ap_vld = 1'b1;
    end else begin
        rho_prev_set1_V_48_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd49) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_prev_set1_V_49_out_ap_vld = 1'b1;
    end else begin
        rho_prev_set1_V_49_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_prev_set1_V_4_out_ap_vld = 1'b1;
    end else begin
        rho_prev_set1_V_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd50) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_prev_set1_V_50_out_ap_vld = 1'b1;
    end else begin
        rho_prev_set1_V_50_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd51) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_prev_set1_V_51_out_ap_vld = 1'b1;
    end else begin
        rho_prev_set1_V_51_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd52) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_prev_set1_V_52_out_ap_vld = 1'b1;
    end else begin
        rho_prev_set1_V_52_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd53) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_prev_set1_V_53_out_ap_vld = 1'b1;
    end else begin
        rho_prev_set1_V_53_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd54) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_prev_set1_V_54_out_ap_vld = 1'b1;
    end else begin
        rho_prev_set1_V_54_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd55) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_prev_set1_V_55_out_ap_vld = 1'b1;
    end else begin
        rho_prev_set1_V_55_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd56) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_prev_set1_V_56_out_ap_vld = 1'b1;
    end else begin
        rho_prev_set1_V_56_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd57) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_prev_set1_V_57_out_ap_vld = 1'b1;
    end else begin
        rho_prev_set1_V_57_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd58) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_prev_set1_V_58_out_ap_vld = 1'b1;
    end else begin
        rho_prev_set1_V_58_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & ((ki_V_1_reg_3990_pp0_iter3_reg == 6'd59) | ((ki_V_1_reg_3990_pp0_iter3_reg == 6'd60) | ((ki_V_1_reg_3990_pp0_iter3_reg == 6'd61) | ((ki_V_1_reg_3990_pp0_iter3_reg == 6'd62) | (ki_V_1_reg_3990_pp0_iter3_reg == 6'd63)))))))) begin
        rho_prev_set1_V_59_out_ap_vld = 1'b1;
    end else begin
        rho_prev_set1_V_59_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_prev_set1_V_5_out_ap_vld = 1'b1;
    end else begin
        rho_prev_set1_V_5_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_prev_set1_V_6_out_ap_vld = 1'b1;
    end else begin
        rho_prev_set1_V_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_prev_set1_V_7_out_ap_vld = 1'b1;
    end else begin
        rho_prev_set1_V_7_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_prev_set1_V_8_out_ap_vld = 1'b1;
    end else begin
        rho_prev_set1_V_8_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_prev_set1_V_9_out_ap_vld = 1'b1;
    end else begin
        rho_prev_set1_V_9_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_prev_set1_V_out_ap_vld = 1'b1;
    end else begin
        rho_prev_set1_V_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rho_stg1_sin_V_10_out = 28'd0;
        end else if (((ki_V_1_reg_3990_pp0_iter3_reg == 6'd10) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            rho_stg1_sin_V_10_out = grp_fu_3900_p3;
        end else begin
            rho_stg1_sin_V_10_out = 'bx;
        end
    end else begin
        rho_stg1_sin_V_10_out = 'bx;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg1_sin_V_10_out_ap_vld = 1'b1;
    end else begin
        rho_stg1_sin_V_10_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rho_stg1_sin_V_11_out = 28'd0;
        end else if (((ki_V_1_reg_3990_pp0_iter3_reg == 6'd11) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            rho_stg1_sin_V_11_out = grp_fu_3900_p3;
        end else begin
            rho_stg1_sin_V_11_out = 'bx;
        end
    end else begin
        rho_stg1_sin_V_11_out = 'bx;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg1_sin_V_11_out_ap_vld = 1'b1;
    end else begin
        rho_stg1_sin_V_11_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rho_stg1_sin_V_12_out = 28'd0;
        end else if (((ki_V_1_reg_3990_pp0_iter3_reg == 6'd12) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            rho_stg1_sin_V_12_out = grp_fu_3900_p3;
        end else begin
            rho_stg1_sin_V_12_out = 'bx;
        end
    end else begin
        rho_stg1_sin_V_12_out = 'bx;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg1_sin_V_12_out_ap_vld = 1'b1;
    end else begin
        rho_stg1_sin_V_12_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rho_stg1_sin_V_13_out = 28'd0;
        end else if (((ki_V_1_reg_3990_pp0_iter3_reg == 6'd13) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            rho_stg1_sin_V_13_out = grp_fu_3900_p3;
        end else begin
            rho_stg1_sin_V_13_out = 'bx;
        end
    end else begin
        rho_stg1_sin_V_13_out = 'bx;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg1_sin_V_13_out_ap_vld = 1'b1;
    end else begin
        rho_stg1_sin_V_13_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rho_stg1_sin_V_14_out = 28'd0;
        end else if (((ki_V_1_reg_3990_pp0_iter3_reg == 6'd14) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            rho_stg1_sin_V_14_out = grp_fu_3900_p3;
        end else begin
            rho_stg1_sin_V_14_out = 'bx;
        end
    end else begin
        rho_stg1_sin_V_14_out = 'bx;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg1_sin_V_14_out_ap_vld = 1'b1;
    end else begin
        rho_stg1_sin_V_14_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rho_stg1_sin_V_15_out = 28'd0;
        end else if (((ki_V_1_reg_3990_pp0_iter3_reg == 6'd15) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            rho_stg1_sin_V_15_out = grp_fu_3900_p3;
        end else begin
            rho_stg1_sin_V_15_out = 'bx;
        end
    end else begin
        rho_stg1_sin_V_15_out = 'bx;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg1_sin_V_15_out_ap_vld = 1'b1;
    end else begin
        rho_stg1_sin_V_15_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rho_stg1_sin_V_16_out = 28'd0;
        end else if (((ki_V_1_reg_3990_pp0_iter3_reg == 6'd16) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            rho_stg1_sin_V_16_out = grp_fu_3900_p3;
        end else begin
            rho_stg1_sin_V_16_out = 'bx;
        end
    end else begin
        rho_stg1_sin_V_16_out = 'bx;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg1_sin_V_16_out_ap_vld = 1'b1;
    end else begin
        rho_stg1_sin_V_16_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rho_stg1_sin_V_17_out = 28'd0;
        end else if (((ki_V_1_reg_3990_pp0_iter3_reg == 6'd17) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            rho_stg1_sin_V_17_out = grp_fu_3900_p3;
        end else begin
            rho_stg1_sin_V_17_out = 'bx;
        end
    end else begin
        rho_stg1_sin_V_17_out = 'bx;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd17) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg1_sin_V_17_out_ap_vld = 1'b1;
    end else begin
        rho_stg1_sin_V_17_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rho_stg1_sin_V_18_out = 28'd0;
        end else if (((ki_V_1_reg_3990_pp0_iter3_reg == 6'd18) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            rho_stg1_sin_V_18_out = grp_fu_3900_p3;
        end else begin
            rho_stg1_sin_V_18_out = 'bx;
        end
    end else begin
        rho_stg1_sin_V_18_out = 'bx;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd18) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg1_sin_V_18_out_ap_vld = 1'b1;
    end else begin
        rho_stg1_sin_V_18_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rho_stg1_sin_V_19_out = 28'd0;
        end else if (((ki_V_1_reg_3990_pp0_iter3_reg == 6'd19) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            rho_stg1_sin_V_19_out = grp_fu_3900_p3;
        end else begin
            rho_stg1_sin_V_19_out = 'bx;
        end
    end else begin
        rho_stg1_sin_V_19_out = 'bx;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg1_sin_V_19_out_ap_vld = 1'b1;
    end else begin
        rho_stg1_sin_V_19_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rho_stg1_sin_V_1_out = 28'd0;
        end else if (((ki_V_1_reg_3990_pp0_iter3_reg == 6'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            rho_stg1_sin_V_1_out = grp_fu_3900_p3;
        end else begin
            rho_stg1_sin_V_1_out = 'bx;
        end
    end else begin
        rho_stg1_sin_V_1_out = 'bx;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg1_sin_V_1_out_ap_vld = 1'b1;
    end else begin
        rho_stg1_sin_V_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rho_stg1_sin_V_20_out = 28'd0;
        end else if (((ki_V_1_reg_3990_pp0_iter3_reg == 6'd20) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            rho_stg1_sin_V_20_out = grp_fu_3900_p3;
        end else begin
            rho_stg1_sin_V_20_out = 'bx;
        end
    end else begin
        rho_stg1_sin_V_20_out = 'bx;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd20) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg1_sin_V_20_out_ap_vld = 1'b1;
    end else begin
        rho_stg1_sin_V_20_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rho_stg1_sin_V_21_out = 28'd0;
        end else if (((ki_V_1_reg_3990_pp0_iter3_reg == 6'd21) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            rho_stg1_sin_V_21_out = grp_fu_3900_p3;
        end else begin
            rho_stg1_sin_V_21_out = 'bx;
        end
    end else begin
        rho_stg1_sin_V_21_out = 'bx;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd21) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg1_sin_V_21_out_ap_vld = 1'b1;
    end else begin
        rho_stg1_sin_V_21_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rho_stg1_sin_V_22_out = 28'd0;
        end else if (((ki_V_1_reg_3990_pp0_iter3_reg == 6'd22) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            rho_stg1_sin_V_22_out = grp_fu_3900_p3;
        end else begin
            rho_stg1_sin_V_22_out = 'bx;
        end
    end else begin
        rho_stg1_sin_V_22_out = 'bx;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd22) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg1_sin_V_22_out_ap_vld = 1'b1;
    end else begin
        rho_stg1_sin_V_22_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rho_stg1_sin_V_23_out = 28'd0;
        end else if (((ki_V_1_reg_3990_pp0_iter3_reg == 6'd23) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            rho_stg1_sin_V_23_out = grp_fu_3900_p3;
        end else begin
            rho_stg1_sin_V_23_out = 'bx;
        end
    end else begin
        rho_stg1_sin_V_23_out = 'bx;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd23) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg1_sin_V_23_out_ap_vld = 1'b1;
    end else begin
        rho_stg1_sin_V_23_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rho_stg1_sin_V_24_out = 28'd0;
        end else if (((ki_V_1_reg_3990_pp0_iter3_reg == 6'd24) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            rho_stg1_sin_V_24_out = grp_fu_3900_p3;
        end else begin
            rho_stg1_sin_V_24_out = 'bx;
        end
    end else begin
        rho_stg1_sin_V_24_out = 'bx;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd24) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg1_sin_V_24_out_ap_vld = 1'b1;
    end else begin
        rho_stg1_sin_V_24_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rho_stg1_sin_V_25_out = 28'd0;
        end else if (((ki_V_1_reg_3990_pp0_iter3_reg == 6'd25) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            rho_stg1_sin_V_25_out = grp_fu_3900_p3;
        end else begin
            rho_stg1_sin_V_25_out = 'bx;
        end
    end else begin
        rho_stg1_sin_V_25_out = 'bx;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd25) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg1_sin_V_25_out_ap_vld = 1'b1;
    end else begin
        rho_stg1_sin_V_25_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rho_stg1_sin_V_26_out = 28'd0;
        end else if (((ki_V_1_reg_3990_pp0_iter3_reg == 6'd26) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            rho_stg1_sin_V_26_out = grp_fu_3900_p3;
        end else begin
            rho_stg1_sin_V_26_out = 'bx;
        end
    end else begin
        rho_stg1_sin_V_26_out = 'bx;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd26) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg1_sin_V_26_out_ap_vld = 1'b1;
    end else begin
        rho_stg1_sin_V_26_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rho_stg1_sin_V_27_out = 28'd0;
        end else if (((ki_V_1_reg_3990_pp0_iter3_reg == 6'd27) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            rho_stg1_sin_V_27_out = grp_fu_3900_p3;
        end else begin
            rho_stg1_sin_V_27_out = 'bx;
        end
    end else begin
        rho_stg1_sin_V_27_out = 'bx;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd27) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg1_sin_V_27_out_ap_vld = 1'b1;
    end else begin
        rho_stg1_sin_V_27_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rho_stg1_sin_V_28_out = 28'd0;
        end else if (((ki_V_1_reg_3990_pp0_iter3_reg == 6'd28) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            rho_stg1_sin_V_28_out = grp_fu_3900_p3;
        end else begin
            rho_stg1_sin_V_28_out = 'bx;
        end
    end else begin
        rho_stg1_sin_V_28_out = 'bx;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd28) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg1_sin_V_28_out_ap_vld = 1'b1;
    end else begin
        rho_stg1_sin_V_28_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rho_stg1_sin_V_29_out = 28'd0;
        end else if (((ki_V_1_reg_3990_pp0_iter3_reg == 6'd29) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            rho_stg1_sin_V_29_out = grp_fu_3900_p3;
        end else begin
            rho_stg1_sin_V_29_out = 'bx;
        end
    end else begin
        rho_stg1_sin_V_29_out = 'bx;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd29) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg1_sin_V_29_out_ap_vld = 1'b1;
    end else begin
        rho_stg1_sin_V_29_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rho_stg1_sin_V_2_out = 28'd0;
        end else if (((ki_V_1_reg_3990_pp0_iter3_reg == 6'd2) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            rho_stg1_sin_V_2_out = grp_fu_3900_p3;
        end else begin
            rho_stg1_sin_V_2_out = 'bx;
        end
    end else begin
        rho_stg1_sin_V_2_out = 'bx;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg1_sin_V_2_out_ap_vld = 1'b1;
    end else begin
        rho_stg1_sin_V_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rho_stg1_sin_V_30_out = 28'd0;
        end else if (((ki_V_1_reg_3990_pp0_iter3_reg == 6'd30) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            rho_stg1_sin_V_30_out = grp_fu_3900_p3;
        end else begin
            rho_stg1_sin_V_30_out = 'bx;
        end
    end else begin
        rho_stg1_sin_V_30_out = 'bx;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd30) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg1_sin_V_30_out_ap_vld = 1'b1;
    end else begin
        rho_stg1_sin_V_30_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rho_stg1_sin_V_31_out = 28'd0;
        end else if (((ki_V_1_reg_3990_pp0_iter3_reg == 6'd31) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            rho_stg1_sin_V_31_out = grp_fu_3900_p3;
        end else begin
            rho_stg1_sin_V_31_out = 'bx;
        end
    end else begin
        rho_stg1_sin_V_31_out = 'bx;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd31) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg1_sin_V_31_out_ap_vld = 1'b1;
    end else begin
        rho_stg1_sin_V_31_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rho_stg1_sin_V_32_out = 28'd0;
        end else if (((ki_V_1_reg_3990_pp0_iter3_reg == 6'd32) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            rho_stg1_sin_V_32_out = grp_fu_3900_p3;
        end else begin
            rho_stg1_sin_V_32_out = 'bx;
        end
    end else begin
        rho_stg1_sin_V_32_out = 'bx;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd32) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg1_sin_V_32_out_ap_vld = 1'b1;
    end else begin
        rho_stg1_sin_V_32_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rho_stg1_sin_V_33_out = 28'd0;
        end else if (((ki_V_1_reg_3990_pp0_iter3_reg == 6'd33) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            rho_stg1_sin_V_33_out = grp_fu_3900_p3;
        end else begin
            rho_stg1_sin_V_33_out = 'bx;
        end
    end else begin
        rho_stg1_sin_V_33_out = 'bx;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd33) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg1_sin_V_33_out_ap_vld = 1'b1;
    end else begin
        rho_stg1_sin_V_33_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rho_stg1_sin_V_34_out = 28'd0;
        end else if (((ki_V_1_reg_3990_pp0_iter3_reg == 6'd34) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            rho_stg1_sin_V_34_out = grp_fu_3900_p3;
        end else begin
            rho_stg1_sin_V_34_out = 'bx;
        end
    end else begin
        rho_stg1_sin_V_34_out = 'bx;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd34) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg1_sin_V_34_out_ap_vld = 1'b1;
    end else begin
        rho_stg1_sin_V_34_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rho_stg1_sin_V_35_out = 28'd0;
        end else if (((ki_V_1_reg_3990_pp0_iter3_reg == 6'd35) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            rho_stg1_sin_V_35_out = grp_fu_3900_p3;
        end else begin
            rho_stg1_sin_V_35_out = 'bx;
        end
    end else begin
        rho_stg1_sin_V_35_out = 'bx;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd35) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg1_sin_V_35_out_ap_vld = 1'b1;
    end else begin
        rho_stg1_sin_V_35_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rho_stg1_sin_V_36_out = 28'd0;
        end else if (((ki_V_1_reg_3990_pp0_iter3_reg == 6'd36) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            rho_stg1_sin_V_36_out = grp_fu_3900_p3;
        end else begin
            rho_stg1_sin_V_36_out = 'bx;
        end
    end else begin
        rho_stg1_sin_V_36_out = 'bx;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd36) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg1_sin_V_36_out_ap_vld = 1'b1;
    end else begin
        rho_stg1_sin_V_36_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rho_stg1_sin_V_37_out = 28'd0;
        end else if (((ki_V_1_reg_3990_pp0_iter3_reg == 6'd37) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            rho_stg1_sin_V_37_out = grp_fu_3900_p3;
        end else begin
            rho_stg1_sin_V_37_out = 'bx;
        end
    end else begin
        rho_stg1_sin_V_37_out = 'bx;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd37) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg1_sin_V_37_out_ap_vld = 1'b1;
    end else begin
        rho_stg1_sin_V_37_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rho_stg1_sin_V_38_out = 28'd0;
        end else if (((ki_V_1_reg_3990_pp0_iter3_reg == 6'd38) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            rho_stg1_sin_V_38_out = grp_fu_3900_p3;
        end else begin
            rho_stg1_sin_V_38_out = 'bx;
        end
    end else begin
        rho_stg1_sin_V_38_out = 'bx;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd38) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg1_sin_V_38_out_ap_vld = 1'b1;
    end else begin
        rho_stg1_sin_V_38_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rho_stg1_sin_V_39_out = 28'd0;
        end else if (((ki_V_1_reg_3990_pp0_iter3_reg == 6'd39) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            rho_stg1_sin_V_39_out = grp_fu_3900_p3;
        end else begin
            rho_stg1_sin_V_39_out = 'bx;
        end
    end else begin
        rho_stg1_sin_V_39_out = 'bx;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd39) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg1_sin_V_39_out_ap_vld = 1'b1;
    end else begin
        rho_stg1_sin_V_39_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rho_stg1_sin_V_3_out = 28'd0;
        end else if (((ki_V_1_reg_3990_pp0_iter3_reg == 6'd3) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            rho_stg1_sin_V_3_out = grp_fu_3900_p3;
        end else begin
            rho_stg1_sin_V_3_out = 'bx;
        end
    end else begin
        rho_stg1_sin_V_3_out = 'bx;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg1_sin_V_3_out_ap_vld = 1'b1;
    end else begin
        rho_stg1_sin_V_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rho_stg1_sin_V_40_out = 28'd0;
        end else if (((ki_V_1_reg_3990_pp0_iter3_reg == 6'd40) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            rho_stg1_sin_V_40_out = grp_fu_3900_p3;
        end else begin
            rho_stg1_sin_V_40_out = 'bx;
        end
    end else begin
        rho_stg1_sin_V_40_out = 'bx;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd40) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg1_sin_V_40_out_ap_vld = 1'b1;
    end else begin
        rho_stg1_sin_V_40_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rho_stg1_sin_V_41_out = 28'd0;
        end else if (((ki_V_1_reg_3990_pp0_iter3_reg == 6'd41) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            rho_stg1_sin_V_41_out = grp_fu_3900_p3;
        end else begin
            rho_stg1_sin_V_41_out = 'bx;
        end
    end else begin
        rho_stg1_sin_V_41_out = 'bx;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd41) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg1_sin_V_41_out_ap_vld = 1'b1;
    end else begin
        rho_stg1_sin_V_41_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rho_stg1_sin_V_42_out = 28'd0;
        end else if (((ki_V_1_reg_3990_pp0_iter3_reg == 6'd42) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            rho_stg1_sin_V_42_out = grp_fu_3900_p3;
        end else begin
            rho_stg1_sin_V_42_out = 'bx;
        end
    end else begin
        rho_stg1_sin_V_42_out = 'bx;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd42) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg1_sin_V_42_out_ap_vld = 1'b1;
    end else begin
        rho_stg1_sin_V_42_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rho_stg1_sin_V_43_out = 28'd0;
        end else if (((ki_V_1_reg_3990_pp0_iter3_reg == 6'd43) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            rho_stg1_sin_V_43_out = grp_fu_3900_p3;
        end else begin
            rho_stg1_sin_V_43_out = 'bx;
        end
    end else begin
        rho_stg1_sin_V_43_out = 'bx;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd43) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg1_sin_V_43_out_ap_vld = 1'b1;
    end else begin
        rho_stg1_sin_V_43_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rho_stg1_sin_V_44_out = 28'd0;
        end else if (((ki_V_1_reg_3990_pp0_iter3_reg == 6'd44) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            rho_stg1_sin_V_44_out = grp_fu_3900_p3;
        end else begin
            rho_stg1_sin_V_44_out = 'bx;
        end
    end else begin
        rho_stg1_sin_V_44_out = 'bx;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd44) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg1_sin_V_44_out_ap_vld = 1'b1;
    end else begin
        rho_stg1_sin_V_44_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rho_stg1_sin_V_45_out = 28'd0;
        end else if (((ki_V_1_reg_3990_pp0_iter3_reg == 6'd45) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            rho_stg1_sin_V_45_out = grp_fu_3900_p3;
        end else begin
            rho_stg1_sin_V_45_out = 'bx;
        end
    end else begin
        rho_stg1_sin_V_45_out = 'bx;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd45) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg1_sin_V_45_out_ap_vld = 1'b1;
    end else begin
        rho_stg1_sin_V_45_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rho_stg1_sin_V_46_out = 28'd0;
        end else if (((ki_V_1_reg_3990_pp0_iter3_reg == 6'd46) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            rho_stg1_sin_V_46_out = grp_fu_3900_p3;
        end else begin
            rho_stg1_sin_V_46_out = 'bx;
        end
    end else begin
        rho_stg1_sin_V_46_out = 'bx;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd46) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg1_sin_V_46_out_ap_vld = 1'b1;
    end else begin
        rho_stg1_sin_V_46_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rho_stg1_sin_V_47_out = 28'd0;
        end else if (((ki_V_1_reg_3990_pp0_iter3_reg == 6'd47) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            rho_stg1_sin_V_47_out = grp_fu_3900_p3;
        end else begin
            rho_stg1_sin_V_47_out = 'bx;
        end
    end else begin
        rho_stg1_sin_V_47_out = 'bx;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd47) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg1_sin_V_47_out_ap_vld = 1'b1;
    end else begin
        rho_stg1_sin_V_47_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rho_stg1_sin_V_48_out = 28'd0;
        end else if (((ki_V_1_reg_3990_pp0_iter3_reg == 6'd48) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            rho_stg1_sin_V_48_out = grp_fu_3900_p3;
        end else begin
            rho_stg1_sin_V_48_out = 'bx;
        end
    end else begin
        rho_stg1_sin_V_48_out = 'bx;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd48) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg1_sin_V_48_out_ap_vld = 1'b1;
    end else begin
        rho_stg1_sin_V_48_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rho_stg1_sin_V_49_out = 28'd0;
        end else if (((ki_V_1_reg_3990_pp0_iter3_reg == 6'd49) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            rho_stg1_sin_V_49_out = grp_fu_3900_p3;
        end else begin
            rho_stg1_sin_V_49_out = 'bx;
        end
    end else begin
        rho_stg1_sin_V_49_out = 'bx;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd49) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg1_sin_V_49_out_ap_vld = 1'b1;
    end else begin
        rho_stg1_sin_V_49_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rho_stg1_sin_V_4_out = 28'd0;
        end else if (((ki_V_1_reg_3990_pp0_iter3_reg == 6'd4) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            rho_stg1_sin_V_4_out = grp_fu_3900_p3;
        end else begin
            rho_stg1_sin_V_4_out = 'bx;
        end
    end else begin
        rho_stg1_sin_V_4_out = 'bx;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg1_sin_V_4_out_ap_vld = 1'b1;
    end else begin
        rho_stg1_sin_V_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rho_stg1_sin_V_50_out = 28'd0;
        end else if (((ki_V_1_reg_3990_pp0_iter3_reg == 6'd50) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            rho_stg1_sin_V_50_out = grp_fu_3900_p3;
        end else begin
            rho_stg1_sin_V_50_out = 'bx;
        end
    end else begin
        rho_stg1_sin_V_50_out = 'bx;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd50) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg1_sin_V_50_out_ap_vld = 1'b1;
    end else begin
        rho_stg1_sin_V_50_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rho_stg1_sin_V_51_out = 28'd0;
        end else if (((ki_V_1_reg_3990_pp0_iter3_reg == 6'd51) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            rho_stg1_sin_V_51_out = grp_fu_3900_p3;
        end else begin
            rho_stg1_sin_V_51_out = 'bx;
        end
    end else begin
        rho_stg1_sin_V_51_out = 'bx;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd51) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg1_sin_V_51_out_ap_vld = 1'b1;
    end else begin
        rho_stg1_sin_V_51_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rho_stg1_sin_V_52_out = 28'd0;
        end else if (((ki_V_1_reg_3990_pp0_iter3_reg == 6'd52) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            rho_stg1_sin_V_52_out = grp_fu_3900_p3;
        end else begin
            rho_stg1_sin_V_52_out = 'bx;
        end
    end else begin
        rho_stg1_sin_V_52_out = 'bx;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd52) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg1_sin_V_52_out_ap_vld = 1'b1;
    end else begin
        rho_stg1_sin_V_52_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rho_stg1_sin_V_53_out = 28'd0;
        end else if (((ki_V_1_reg_3990_pp0_iter3_reg == 6'd53) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            rho_stg1_sin_V_53_out = grp_fu_3900_p3;
        end else begin
            rho_stg1_sin_V_53_out = 'bx;
        end
    end else begin
        rho_stg1_sin_V_53_out = 'bx;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd53) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg1_sin_V_53_out_ap_vld = 1'b1;
    end else begin
        rho_stg1_sin_V_53_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rho_stg1_sin_V_54_out = 28'd0;
        end else if (((ki_V_1_reg_3990_pp0_iter3_reg == 6'd54) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            rho_stg1_sin_V_54_out = grp_fu_3900_p3;
        end else begin
            rho_stg1_sin_V_54_out = 'bx;
        end
    end else begin
        rho_stg1_sin_V_54_out = 'bx;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd54) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg1_sin_V_54_out_ap_vld = 1'b1;
    end else begin
        rho_stg1_sin_V_54_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rho_stg1_sin_V_55_out = 28'd0;
        end else if (((ki_V_1_reg_3990_pp0_iter3_reg == 6'd55) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            rho_stg1_sin_V_55_out = grp_fu_3900_p3;
        end else begin
            rho_stg1_sin_V_55_out = 'bx;
        end
    end else begin
        rho_stg1_sin_V_55_out = 'bx;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd55) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg1_sin_V_55_out_ap_vld = 1'b1;
    end else begin
        rho_stg1_sin_V_55_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rho_stg1_sin_V_56_out = 28'd0;
        end else if (((ki_V_1_reg_3990_pp0_iter3_reg == 6'd56) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            rho_stg1_sin_V_56_out = grp_fu_3900_p3;
        end else begin
            rho_stg1_sin_V_56_out = 'bx;
        end
    end else begin
        rho_stg1_sin_V_56_out = 'bx;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd56) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg1_sin_V_56_out_ap_vld = 1'b1;
    end else begin
        rho_stg1_sin_V_56_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rho_stg1_sin_V_57_out = 28'd0;
        end else if (((ki_V_1_reg_3990_pp0_iter3_reg == 6'd57) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            rho_stg1_sin_V_57_out = grp_fu_3900_p3;
        end else begin
            rho_stg1_sin_V_57_out = 'bx;
        end
    end else begin
        rho_stg1_sin_V_57_out = 'bx;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd57) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg1_sin_V_57_out_ap_vld = 1'b1;
    end else begin
        rho_stg1_sin_V_57_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rho_stg1_sin_V_58_out = 28'd0;
        end else if (((ki_V_1_reg_3990_pp0_iter3_reg == 6'd58) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            rho_stg1_sin_V_58_out = grp_fu_3900_p3;
        end else begin
            rho_stg1_sin_V_58_out = 'bx;
        end
    end else begin
        rho_stg1_sin_V_58_out = 'bx;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd58) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg1_sin_V_58_out_ap_vld = 1'b1;
    end else begin
        rho_stg1_sin_V_58_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rho_stg1_sin_V_59_out = 28'd0;
        end else if ((1'b1 == ap_condition_1288)) begin
            rho_stg1_sin_V_59_out = grp_fu_3900_p3;
        end else begin
            rho_stg1_sin_V_59_out = 'bx;
        end
    end else begin
        rho_stg1_sin_V_59_out = 'bx;
    end
end

always @ (*) begin
    if ((((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & ((ki_V_1_reg_3990_pp0_iter3_reg == 6'd59) | ((ki_V_1_reg_3990_pp0_iter3_reg == 6'd60) | ((ki_V_1_reg_3990_pp0_iter3_reg == 6'd61) | ((ki_V_1_reg_3990_pp0_iter3_reg == 6'd62) | (ki_V_1_reg_3990_pp0_iter3_reg == 6'd63)))))))) begin
        rho_stg1_sin_V_59_out_ap_vld = 1'b1;
    end else begin
        rho_stg1_sin_V_59_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rho_stg1_sin_V_5_out = 28'd0;
        end else if (((ki_V_1_reg_3990_pp0_iter3_reg == 6'd5) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            rho_stg1_sin_V_5_out = grp_fu_3900_p3;
        end else begin
            rho_stg1_sin_V_5_out = 'bx;
        end
    end else begin
        rho_stg1_sin_V_5_out = 'bx;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg1_sin_V_5_out_ap_vld = 1'b1;
    end else begin
        rho_stg1_sin_V_5_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rho_stg1_sin_V_6_out = 28'd0;
        end else if (((ki_V_1_reg_3990_pp0_iter3_reg == 6'd6) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            rho_stg1_sin_V_6_out = grp_fu_3900_p3;
        end else begin
            rho_stg1_sin_V_6_out = 'bx;
        end
    end else begin
        rho_stg1_sin_V_6_out = 'bx;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg1_sin_V_6_out_ap_vld = 1'b1;
    end else begin
        rho_stg1_sin_V_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rho_stg1_sin_V_7_out = 28'd0;
        end else if (((ki_V_1_reg_3990_pp0_iter3_reg == 6'd7) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            rho_stg1_sin_V_7_out = grp_fu_3900_p3;
        end else begin
            rho_stg1_sin_V_7_out = 'bx;
        end
    end else begin
        rho_stg1_sin_V_7_out = 'bx;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg1_sin_V_7_out_ap_vld = 1'b1;
    end else begin
        rho_stg1_sin_V_7_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rho_stg1_sin_V_8_out = 28'd0;
        end else if (((ki_V_1_reg_3990_pp0_iter3_reg == 6'd8) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            rho_stg1_sin_V_8_out = grp_fu_3900_p3;
        end else begin
            rho_stg1_sin_V_8_out = 'bx;
        end
    end else begin
        rho_stg1_sin_V_8_out = 'bx;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg1_sin_V_8_out_ap_vld = 1'b1;
    end else begin
        rho_stg1_sin_V_8_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rho_stg1_sin_V_9_out = 28'd0;
        end else if (((ki_V_1_reg_3990_pp0_iter3_reg == 6'd9) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            rho_stg1_sin_V_9_out = grp_fu_3900_p3;
        end else begin
            rho_stg1_sin_V_9_out = 'bx;
        end
    end else begin
        rho_stg1_sin_V_9_out = 'bx;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg1_sin_V_9_out_ap_vld = 1'b1;
    end else begin
        rho_stg1_sin_V_9_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1073_reg_3995_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rho_stg1_sin_V_out_ap_vld = 1'b1;
    end else begin
        rho_stg1_sin_V_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg3_reg_V_10_out_ap_vld = 1'b1;
    end else begin
        rho_stg3_reg_V_10_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg3_reg_V_11_out_ap_vld = 1'b1;
    end else begin
        rho_stg3_reg_V_11_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg3_reg_V_12_out_ap_vld = 1'b1;
    end else begin
        rho_stg3_reg_V_12_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg3_reg_V_13_out_ap_vld = 1'b1;
    end else begin
        rho_stg3_reg_V_13_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg3_reg_V_14_out_ap_vld = 1'b1;
    end else begin
        rho_stg3_reg_V_14_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg3_reg_V_15_out_ap_vld = 1'b1;
    end else begin
        rho_stg3_reg_V_15_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg3_reg_V_16_out_ap_vld = 1'b1;
    end else begin
        rho_stg3_reg_V_16_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd17) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg3_reg_V_17_out_ap_vld = 1'b1;
    end else begin
        rho_stg3_reg_V_17_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd18) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg3_reg_V_18_out_ap_vld = 1'b1;
    end else begin
        rho_stg3_reg_V_18_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg3_reg_V_19_out_ap_vld = 1'b1;
    end else begin
        rho_stg3_reg_V_19_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg3_reg_V_1_out_ap_vld = 1'b1;
    end else begin
        rho_stg3_reg_V_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd20) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg3_reg_V_20_out_ap_vld = 1'b1;
    end else begin
        rho_stg3_reg_V_20_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd21) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg3_reg_V_21_out_ap_vld = 1'b1;
    end else begin
        rho_stg3_reg_V_21_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd22) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg3_reg_V_22_out_ap_vld = 1'b1;
    end else begin
        rho_stg3_reg_V_22_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd23) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg3_reg_V_23_out_ap_vld = 1'b1;
    end else begin
        rho_stg3_reg_V_23_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd24) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg3_reg_V_24_out_ap_vld = 1'b1;
    end else begin
        rho_stg3_reg_V_24_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd25) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg3_reg_V_25_out_ap_vld = 1'b1;
    end else begin
        rho_stg3_reg_V_25_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd26) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg3_reg_V_26_out_ap_vld = 1'b1;
    end else begin
        rho_stg3_reg_V_26_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd27) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg3_reg_V_27_out_ap_vld = 1'b1;
    end else begin
        rho_stg3_reg_V_27_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd28) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg3_reg_V_28_out_ap_vld = 1'b1;
    end else begin
        rho_stg3_reg_V_28_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd29) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg3_reg_V_29_out_ap_vld = 1'b1;
    end else begin
        rho_stg3_reg_V_29_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg3_reg_V_2_out_ap_vld = 1'b1;
    end else begin
        rho_stg3_reg_V_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd30) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg3_reg_V_30_out_ap_vld = 1'b1;
    end else begin
        rho_stg3_reg_V_30_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd31) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg3_reg_V_31_out_ap_vld = 1'b1;
    end else begin
        rho_stg3_reg_V_31_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd32) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg3_reg_V_32_out_ap_vld = 1'b1;
    end else begin
        rho_stg3_reg_V_32_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd33) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg3_reg_V_33_out_ap_vld = 1'b1;
    end else begin
        rho_stg3_reg_V_33_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd34) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg3_reg_V_34_out_ap_vld = 1'b1;
    end else begin
        rho_stg3_reg_V_34_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd35) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg3_reg_V_35_out_ap_vld = 1'b1;
    end else begin
        rho_stg3_reg_V_35_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd36) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg3_reg_V_36_out_ap_vld = 1'b1;
    end else begin
        rho_stg3_reg_V_36_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd37) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg3_reg_V_37_out_ap_vld = 1'b1;
    end else begin
        rho_stg3_reg_V_37_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd38) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg3_reg_V_38_out_ap_vld = 1'b1;
    end else begin
        rho_stg3_reg_V_38_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd39) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg3_reg_V_39_out_ap_vld = 1'b1;
    end else begin
        rho_stg3_reg_V_39_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg3_reg_V_3_out_ap_vld = 1'b1;
    end else begin
        rho_stg3_reg_V_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd40) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg3_reg_V_40_out_ap_vld = 1'b1;
    end else begin
        rho_stg3_reg_V_40_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd41) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg3_reg_V_41_out_ap_vld = 1'b1;
    end else begin
        rho_stg3_reg_V_41_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd42) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg3_reg_V_42_out_ap_vld = 1'b1;
    end else begin
        rho_stg3_reg_V_42_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd43) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg3_reg_V_43_out_ap_vld = 1'b1;
    end else begin
        rho_stg3_reg_V_43_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd44) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg3_reg_V_44_out_ap_vld = 1'b1;
    end else begin
        rho_stg3_reg_V_44_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd45) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg3_reg_V_45_out_ap_vld = 1'b1;
    end else begin
        rho_stg3_reg_V_45_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd46) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg3_reg_V_46_out_ap_vld = 1'b1;
    end else begin
        rho_stg3_reg_V_46_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd47) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg3_reg_V_47_out_ap_vld = 1'b1;
    end else begin
        rho_stg3_reg_V_47_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd48) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg3_reg_V_48_out_ap_vld = 1'b1;
    end else begin
        rho_stg3_reg_V_48_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd49) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg3_reg_V_49_out_ap_vld = 1'b1;
    end else begin
        rho_stg3_reg_V_49_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg3_reg_V_4_out_ap_vld = 1'b1;
    end else begin
        rho_stg3_reg_V_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd50) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg3_reg_V_50_out_ap_vld = 1'b1;
    end else begin
        rho_stg3_reg_V_50_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd51) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg3_reg_V_51_out_ap_vld = 1'b1;
    end else begin
        rho_stg3_reg_V_51_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd52) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg3_reg_V_52_out_ap_vld = 1'b1;
    end else begin
        rho_stg3_reg_V_52_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd53) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg3_reg_V_53_out_ap_vld = 1'b1;
    end else begin
        rho_stg3_reg_V_53_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd54) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg3_reg_V_54_out_ap_vld = 1'b1;
    end else begin
        rho_stg3_reg_V_54_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd55) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg3_reg_V_55_out_ap_vld = 1'b1;
    end else begin
        rho_stg3_reg_V_55_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd56) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg3_reg_V_56_out_ap_vld = 1'b1;
    end else begin
        rho_stg3_reg_V_56_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd57) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg3_reg_V_57_out_ap_vld = 1'b1;
    end else begin
        rho_stg3_reg_V_57_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd58) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg3_reg_V_58_out_ap_vld = 1'b1;
    end else begin
        rho_stg3_reg_V_58_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & ((ki_V_1_reg_3990_pp0_iter3_reg == 6'd59) | ((ki_V_1_reg_3990_pp0_iter3_reg == 6'd60) | ((ki_V_1_reg_3990_pp0_iter3_reg == 6'd61) | ((ki_V_1_reg_3990_pp0_iter3_reg == 6'd62) | (ki_V_1_reg_3990_pp0_iter3_reg == 6'd63)))))))) begin
        rho_stg3_reg_V_59_out_ap_vld = 1'b1;
    end else begin
        rho_stg3_reg_V_59_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg3_reg_V_5_out_ap_vld = 1'b1;
    end else begin
        rho_stg3_reg_V_5_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg3_reg_V_6_out_ap_vld = 1'b1;
    end else begin
        rho_stg3_reg_V_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg3_reg_V_7_out_ap_vld = 1'b1;
    end else begin
        rho_stg3_reg_V_7_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg3_reg_V_8_out_ap_vld = 1'b1;
    end else begin
        rho_stg3_reg_V_8_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg3_reg_V_9_out_ap_vld = 1'b1;
    end else begin
        rho_stg3_reg_V_9_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ki_V_1_reg_3990_pp0_iter3_reg == 6'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rho_stg3_reg_V_out_ap_vld = 1'b1;
    end else begin
        rho_stg3_reg_V_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign accval_reg_set1_V_10_out = 12'd0;

assign accval_reg_set1_V_11_out = 12'd0;

assign accval_reg_set1_V_12_out = 12'd0;

assign accval_reg_set1_V_13_out = 12'd0;

assign accval_reg_set1_V_14_out = 12'd0;

assign accval_reg_set1_V_15_out = 12'd0;

assign accval_reg_set1_V_16_out = 12'd0;

assign accval_reg_set1_V_17_out = 12'd0;

assign accval_reg_set1_V_18_out = 12'd0;

assign accval_reg_set1_V_19_out = 12'd0;

assign accval_reg_set1_V_1_out = 12'd0;

assign accval_reg_set1_V_20_out = 12'd0;

assign accval_reg_set1_V_21_out = 12'd0;

assign accval_reg_set1_V_22_out = 12'd0;

assign accval_reg_set1_V_23_out = 12'd0;

assign accval_reg_set1_V_24_out = 12'd0;

assign accval_reg_set1_V_25_out = 12'd0;

assign accval_reg_set1_V_26_out = 12'd0;

assign accval_reg_set1_V_27_out = 12'd0;

assign accval_reg_set1_V_28_out = 12'd0;

assign accval_reg_set1_V_29_out = 12'd0;

assign accval_reg_set1_V_2_out = 12'd0;

assign accval_reg_set1_V_30_out = 12'd0;

assign accval_reg_set1_V_31_out = 12'd0;

assign accval_reg_set1_V_32_out = 12'd0;

assign accval_reg_set1_V_33_out = 12'd0;

assign accval_reg_set1_V_34_out = 12'd0;

assign accval_reg_set1_V_35_out = 12'd0;

assign accval_reg_set1_V_36_out = 12'd0;

assign accval_reg_set1_V_37_out = 12'd0;

assign accval_reg_set1_V_38_out = 12'd0;

assign accval_reg_set1_V_39_out = 12'd0;

assign accval_reg_set1_V_3_out = 12'd0;

assign accval_reg_set1_V_40_out = 12'd0;

assign accval_reg_set1_V_41_out = 12'd0;

assign accval_reg_set1_V_42_out = 12'd0;

assign accval_reg_set1_V_43_out = 12'd0;

assign accval_reg_set1_V_44_out = 12'd0;

assign accval_reg_set1_V_45_out = 12'd0;

assign accval_reg_set1_V_46_out = 12'd0;

assign accval_reg_set1_V_47_out = 12'd0;

assign accval_reg_set1_V_48_out = 12'd0;

assign accval_reg_set1_V_49_out = 12'd0;

assign accval_reg_set1_V_4_out = 12'd0;

assign accval_reg_set1_V_50_out = 12'd0;

assign accval_reg_set1_V_51_out = 12'd0;

assign accval_reg_set1_V_52_out = 12'd0;

assign accval_reg_set1_V_53_out = 12'd0;

assign accval_reg_set1_V_54_out = 12'd0;

assign accval_reg_set1_V_55_out = 12'd0;

assign accval_reg_set1_V_56_out = 12'd0;

assign accval_reg_set1_V_57_out = 12'd0;

assign accval_reg_set1_V_58_out = 12'd0;

assign accval_reg_set1_V_59_out = 12'd0;

assign accval_reg_set1_V_5_out = 12'd0;

assign accval_reg_set1_V_6_out = 12'd0;

assign accval_reg_set1_V_7_out = 12'd0;

assign accval_reg_set1_V_8_out = 12'd0;

assign accval_reg_set1_V_9_out = 12'd0;

assign accval_reg_set1_V_out = 12'd0;

assign add_ln886_fu_2241_p2 = (ap_sig_allocacmp_ki_V_1 + 6'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1288 = ((ap_enable_reg_pp0_iter4 == 1'b1) & ((ki_V_1_reg_3990_pp0_iter3_reg == 6'd59) | ((ki_V_1_reg_3990_pp0_iter3_reg == 6'd60) | ((ki_V_1_reg_3990_pp0_iter3_reg == 6'd61) | ((ki_V_1_reg_3990_pp0_iter3_reg == 6'd62) | (ki_V_1_reg_3990_pp0_iter3_reg == 6'd63))))));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign grp_fu_3900_p1 = sext_ln859_cast_reg_3985;

assign icmp_ln1073_fu_2235_p2 = ((ap_sig_allocacmp_ki_V_1 == 6'd60) ? 1'b1 : 1'b0);

assign rho_prev_set1_V_10_out = 13'd0;

assign rho_prev_set1_V_11_out = 13'd0;

assign rho_prev_set1_V_12_out = 13'd0;

assign rho_prev_set1_V_13_out = 13'd0;

assign rho_prev_set1_V_14_out = 13'd0;

assign rho_prev_set1_V_15_out = 13'd0;

assign rho_prev_set1_V_16_out = 13'd0;

assign rho_prev_set1_V_17_out = 13'd0;

assign rho_prev_set1_V_18_out = 13'd0;

assign rho_prev_set1_V_19_out = 13'd0;

assign rho_prev_set1_V_1_out = 13'd0;

assign rho_prev_set1_V_20_out = 13'd0;

assign rho_prev_set1_V_21_out = 13'd0;

assign rho_prev_set1_V_22_out = 13'd0;

assign rho_prev_set1_V_23_out = 13'd0;

assign rho_prev_set1_V_24_out = 13'd0;

assign rho_prev_set1_V_25_out = 13'd0;

assign rho_prev_set1_V_26_out = 13'd0;

assign rho_prev_set1_V_27_out = 13'd0;

assign rho_prev_set1_V_28_out = 13'd0;

assign rho_prev_set1_V_29_out = 13'd0;

assign rho_prev_set1_V_2_out = 13'd0;

assign rho_prev_set1_V_30_out = 13'd0;

assign rho_prev_set1_V_31_out = 13'd0;

assign rho_prev_set1_V_32_out = 13'd0;

assign rho_prev_set1_V_33_out = 13'd0;

assign rho_prev_set1_V_34_out = 13'd0;

assign rho_prev_set1_V_35_out = 13'd0;

assign rho_prev_set1_V_36_out = 13'd0;

assign rho_prev_set1_V_37_out = 13'd0;

assign rho_prev_set1_V_38_out = 13'd0;

assign rho_prev_set1_V_39_out = 13'd0;

assign rho_prev_set1_V_3_out = 13'd0;

assign rho_prev_set1_V_40_out = 13'd0;

assign rho_prev_set1_V_41_out = 13'd0;

assign rho_prev_set1_V_42_out = 13'd0;

assign rho_prev_set1_V_43_out = 13'd0;

assign rho_prev_set1_V_44_out = 13'd0;

assign rho_prev_set1_V_45_out = 13'd0;

assign rho_prev_set1_V_46_out = 13'd0;

assign rho_prev_set1_V_47_out = 13'd0;

assign rho_prev_set1_V_48_out = 13'd0;

assign rho_prev_set1_V_49_out = 13'd0;

assign rho_prev_set1_V_4_out = 13'd0;

assign rho_prev_set1_V_50_out = 13'd0;

assign rho_prev_set1_V_51_out = 13'd0;

assign rho_prev_set1_V_52_out = 13'd0;

assign rho_prev_set1_V_53_out = 13'd0;

assign rho_prev_set1_V_54_out = 13'd0;

assign rho_prev_set1_V_55_out = 13'd0;

assign rho_prev_set1_V_56_out = 13'd0;

assign rho_prev_set1_V_57_out = 13'd0;

assign rho_prev_set1_V_58_out = 13'd0;

assign rho_prev_set1_V_59_out = 13'd0;

assign rho_prev_set1_V_5_out = 13'd0;

assign rho_prev_set1_V_6_out = 13'd0;

assign rho_prev_set1_V_7_out = 13'd0;

assign rho_prev_set1_V_8_out = 13'd0;

assign rho_prev_set1_V_9_out = 13'd0;

assign rho_prev_set1_V_out = 13'd0;

assign rho_stg1_sin_V_out = rho_stg1_sin_V_fu_762;

assign rho_stg3_reg_V_10_out = 13'd0;

assign rho_stg3_reg_V_11_out = 13'd0;

assign rho_stg3_reg_V_12_out = 13'd0;

assign rho_stg3_reg_V_13_out = 13'd0;

assign rho_stg3_reg_V_14_out = 13'd0;

assign rho_stg3_reg_V_15_out = 13'd0;

assign rho_stg3_reg_V_16_out = 13'd0;

assign rho_stg3_reg_V_17_out = 13'd0;

assign rho_stg3_reg_V_18_out = 13'd0;

assign rho_stg3_reg_V_19_out = 13'd0;

assign rho_stg3_reg_V_1_out = 13'd0;

assign rho_stg3_reg_V_20_out = 13'd0;

assign rho_stg3_reg_V_21_out = 13'd0;

assign rho_stg3_reg_V_22_out = 13'd0;

assign rho_stg3_reg_V_23_out = 13'd0;

assign rho_stg3_reg_V_24_out = 13'd0;

assign rho_stg3_reg_V_25_out = 13'd0;

assign rho_stg3_reg_V_26_out = 13'd0;

assign rho_stg3_reg_V_27_out = 13'd0;

assign rho_stg3_reg_V_28_out = 13'd0;

assign rho_stg3_reg_V_29_out = 13'd0;

assign rho_stg3_reg_V_2_out = 13'd0;

assign rho_stg3_reg_V_30_out = 13'd0;

assign rho_stg3_reg_V_31_out = 13'd0;

assign rho_stg3_reg_V_32_out = 13'd0;

assign rho_stg3_reg_V_33_out = 13'd0;

assign rho_stg3_reg_V_34_out = 13'd0;

assign rho_stg3_reg_V_35_out = 13'd0;

assign rho_stg3_reg_V_36_out = 13'd0;

assign rho_stg3_reg_V_37_out = 13'd0;

assign rho_stg3_reg_V_38_out = 13'd0;

assign rho_stg3_reg_V_39_out = 13'd0;

assign rho_stg3_reg_V_3_out = 13'd0;

assign rho_stg3_reg_V_40_out = 13'd0;

assign rho_stg3_reg_V_41_out = 13'd0;

assign rho_stg3_reg_V_42_out = 13'd0;

assign rho_stg3_reg_V_43_out = 13'd0;

assign rho_stg3_reg_V_44_out = 13'd0;

assign rho_stg3_reg_V_45_out = 13'd0;

assign rho_stg3_reg_V_46_out = 13'd0;

assign rho_stg3_reg_V_47_out = 13'd0;

assign rho_stg3_reg_V_48_out = 13'd0;

assign rho_stg3_reg_V_49_out = 13'd0;

assign rho_stg3_reg_V_4_out = 13'd0;

assign rho_stg3_reg_V_50_out = 13'd0;

assign rho_stg3_reg_V_51_out = 13'd0;

assign rho_stg3_reg_V_52_out = 13'd0;

assign rho_stg3_reg_V_53_out = 13'd0;

assign rho_stg3_reg_V_54_out = 13'd0;

assign rho_stg3_reg_V_55_out = 13'd0;

assign rho_stg3_reg_V_56_out = 13'd0;

assign rho_stg3_reg_V_57_out = 13'd0;

assign rho_stg3_reg_V_58_out = 13'd0;

assign rho_stg3_reg_V_59_out = 13'd0;

assign rho_stg3_reg_V_5_out = 13'd0;

assign rho_stg3_reg_V_6_out = 13'd0;

assign rho_stg3_reg_V_7_out = 13'd0;

assign rho_stg3_reg_V_8_out = 13'd0;

assign rho_stg3_reg_V_9_out = 13'd0;

assign rho_stg3_reg_V_out = 13'd0;

assign sext_ln859_cast_fu_789_p1 = $signed(sext_ln859);

endmodule //reversi_accel_xfVoting_Pipeline_VITIS_LOOP_250_1
