# This script segment is generated automatically by AutoPilot

# Memory (RAM/ROM)  definition:
set ID 2
set MemName sha512_compress_1bkb
set CoreName ap_simcore_mem
set PortList { 1 }
set DataWd 64
set AddrRange 80
set AddrWd 7
set TrueReset 0
set IsROM 1
set ROMData { "0100001010001010001011111001100011010111001010001010111000100010" "0111000100110111010001001001000100100011111011110110010111001101" "1011010111000000111110111100111111101100010011010011101100101111" "1110100110110101110110111010010110000001100010011101101110111100" "0011100101010110110000100101101111110011010010001011010100111000" "0101100111110001000100011111000110110110000001011101000000011001" "1001001000111111100000101010010010101111000110010100111110011011" "1010101100011100010111101101010111011010011011011000000100011000" "1101100000000111101010101001100010100011000000110000001001000010" "0001001010000011010110110000000101000101011100000110111110111110" "0010010000110001100001011011111001001110111001001011001010001100" "0101010100001100011111011100001111010101111111111011010011100010" "0111001010111110010111010111010011110010011110111000100101101111" "1000000011011110101100011111111000111011000101101001011010110001" "1001101111011100000001101010011100100101110001110001001000110101" "1100000110011011111100010111010011001111011010010010011010010100" "1110010010011011011010011100000110011110111100010100101011010010" "1110111110111110010001111000011000111000010011110010010111100011" "0000111111000001100111011100011010001011100011001101010110110101" "0010010000001100101000011100110001110111101011001001110001100101" "0010110111101001001011000110111101011001001010110000001001110101" "0100101001110100100001001010101001101110101001101110010010000011" "0101110010110000101010011101110010111101010000011111101111010100" "0111011011111001100010001101101010000011000100010101001110110101" "1001100000111110010100010101001011101110011001101101111110101011" "1010100000110001110001100110110100101101101101000011001000010000" "1011000000000011001001111100100010011000111110110010000100111111" "1011111101011001011111111100011110111110111011110000111011100100" "1100011011100000000010111111001100111101101010001000111111000010" "1101010110100111100100010100011110010011000010101010011100100101" "0000011011001010011000110101000111100000000000111000001001101111" "0001010000101001001010010110011100001010000011100110111001110000" "0010011110110111000010101000010101000110110100100010111111111100" "0010111000011011001000010011100001011100001001101100100100100110" "0100110100101100011011011111110001011010110001000010101011101101" "0101001100111000000011010001001110011101100101011011001111011111" "0110010100001010011100110101010010001011101011110110001111011110" "0111011001101010000010101011101100111100011101111011001010101000" "1000000111000010110010010010111001000111111011011010111011100110" "1001001001110010001011001000010100010100100000100011010100111011" "1010001010111111111010001010000101001100111100010000001101100100" "1010100000011010011001100100101110111100010000100011000000000001" "1100001001001011100010110111000011010000111110001001011110010001" "1100011101101100010100011010001100000110010101001011111000110000" "1101000110010010111010000001100111010110111011110101001000011000" "1101011010011001000001100010010001010101011001011010100100010000" "1111010000001110001101011000010101010111011100010010000000101010" "0001000001101010101000000111000000110010101110111101000110111000" "0001100110100100110000010001011010111000110100101101000011001000" "0001111000110111011011000000100001010001010000011010101101010011" "0010011101001000011101110100110011011111100011101110101110011001" "0011010010110000101111001011010111100001100110110100100010101000" "0011100100011100000011001011001111000101110010010101101001100011" "0100111011011000101010100100101011100011010000011000101011001011" "0101101110011100110010100100111101110111011000111110001101110011" "0110100000101110011011111111001111010110101100101011100010100011" "0111010010001111100000101110111001011101111011111011001011111100" "0111100010100101011000110110111101000011000101110010111101100000" "1000010011001000011110000001010010100001111100001010101101110010" "1000110011000111000000100000100000011010011001000011100111101100" "1001000010111110111111111111101000100011011000110001111000101000" "1010010001010000011011001110101111011110100000101011110111101001" "1011111011111001101000111111011110110010110001100111100100010101" "1100011001110001011110001111001011100011011100100101001100101011" "1100101000100111001111101100111011101010001001100110000110011100" "1101000110000110101110001100011100100001110000001100001000000111" "1110101011011010011111011101011011001101111000001110101100011110" "1111010101111101010011110111111111101110011011101101000101111000" "0000011011110000011001111010101001110010000101110110111110111010" "0000101001100011011111011100010110100010110010001001100010100110" "0001000100111111100110000000010010111110111110010000110110101110" "0001101101110001000010110011010100010011000111000100011100011011" "0010100011011011011101111111010100100011000001000111110110000100" "0011001011001010101010110111101101000000110001110010010010010011" "0011110010011110101111100000101000010101110010011011111010111100" "0100001100011101011001111100010010011100000100000000110101001100" "0100110011000101110101001011111011001011001111100100001010110110" "0101100101111111001010011001110011111100011001010111111000101010" "0101111111001011011011111010101100111010110101101111101011101100" "0110110001000100000110011000110001001010010001110101100000010111" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 1.237
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName ROM_nP
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_ROM] == "::AESL_LIB_VIRTEX::xil_gen_ROM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_ROM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_ROM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 3
set MemName sha512_compress_1cud
set CoreName ap_simcore_mem
set PortList { 2 2 }
set DataWd 64
set AddrRange 8
set AddrWd 3
set impl_style block
set TrueReset 0
set HasInitializer 0
set IsROM 0
set ROMData {}
set NumOfStage 2
set MaxLatency -1
set DelayBudget 0.677
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName RAM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_RAM] == "::AESL_LIB_VIRTEX::xil_gen_RAM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_RAM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_RAM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 4
set MemName sha512_compress_1dEe
set CoreName ap_simcore_mem
set PortList { 2 2 }
set DataWd 64
set AddrRange 80
set AddrWd 7
set impl_style block
set TrueReset 0
set HasInitializer 0
set IsROM 0
set ROMData {}
set NumOfStage 2
set MaxLatency -1
set DelayBudget 1.237
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName RAM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_RAM] == "::AESL_LIB_VIRTEX::xil_gen_RAM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_RAM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_RAM, check your platform lib"
  }
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5 \
    name md_state \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename md_state \
    op interface \
    ports { md_state_address0 { O 3 vector } md_state_ce0 { O 1 bit } md_state_we0 { O 1 bit } md_state_d0 { O 64 vector } md_state_q0 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'md_state'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6 \
    name buf_r \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename buf_r \
    op interface \
    ports { buf_r_address0 { O 7 vector } buf_r_ce0 { O 1 bit } buf_r_q0 { I 8 vector } buf_r_address1 { O 7 vector } buf_r_ce1 { O 1 bit } buf_r_q1 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buf_r'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


