
<html>

<head>
<title>Zhufei Chu</title>
</head>

<!body background="images/background.jpg" BGCOLOR="#8C7853">
<body>

<base target="_top">

<table border=0 cellspacing=5>
<td width=143>
<img src="images/chu_2022.jpg" width=120>
</td>
<td width=600>
<h2>Zhufei Chu, Professor, Ningbo Univ.</h2>
<h4>
[<a href="#tools">Tools</a>]
[<a href="#news">Recent News</a>]
[<a href="#about">About me</a>]
[<a href="#publications">Publications</a>]
[<a href="#services">Professional Services</a>]
[<a href="#links">Links</a>]
[<a href="#address">Address</a>]
</h4>

<a href="mailto:chuzhufei@nbu.edu.cn">E-Mail: <b>chuzhufei@nbu.edu.cn</b></a> <br>
Phone:(+86 574)8760-9496<br>

<br>
<strong>Research Interests:</strong><br>
Logic Synthesis, Physical Design, FPGA Synthesis, Emerging Nanotechnologies<br>
</td>

</td>
<td width=200>
</td>

<td>
	<td width=350>
		<img src="images/nbu.jpg" width=320> 
</td>
</table>

<HR>
<h2> <a name="tools">Tools</a> 
</h2><a
  href="https://github.com/nbulsi/also"><font
  color="#FF0000">  ALSO </font> : Advanced Logic Synthesis and
    Optimization tool<a>

<h2> <a name="news">Recent News</a> </h2>

<UL>
	 <p class="big">
   <li> Mar. 2023, Invited to served as Editorial Board Member of <A
       HREF="https://jeit.ac.cn/news/About%20Journal.htm">JEIT</a>.</li>
   <li> Mar. 2023, Invited to served as TPC Chair of <A
       HREF="http://iccs.org/index.html">ICCS'23</a>.</li>
    <li> Dec. 2022, Promoted to be a Full Professor.</li>
    <li> Dec. 2022, Invited to served as Finance Chair and TPC
      member of <A HREF="https://www.iwls.org/iwls2023/">IWLS'23</a>.</li>
   <li>Nov. 2022, Invited to served as Research TPC Subcommittee Member of <A
       HREF="https://www.dac.com/">
       DAC'23</a>.</li>
   <li>Oct. 2022, Invited to served as Digital Design & Verification Track
     Chair of <A HREF="https://www.eda2.com/conferenceHome/">ISEDA'23</a>.</li>
   <li> May 2022, Invited to served as sub-forum co-chair and TPC member of <A
                                                          HREF="http://conf.ccf.org.cn/chip2022">CCF
                                                          Chip'22</a>.</li>
   <li> Oct. 2021, Invited to served as TPC member of <A
                                                          HREF="https://embeddedandvlsidesignconference.org/">VLSID'22</a>.</li>
    <li> Oct. 2021, Won the Best Paper Award at <A HREF="http://conf.ccf.org.cn/ccfdac2021">CCFDAC'21</a>. (<A HREF="https://news.nbu.edu.cn/info/1004/42169.htm">NBU link</a>)</li>
    <li> Aug. 2021, Invited to served as Finance Chair and TPC
      member of <A HREF="https://www.iwls.org/iwsl2022/">IWLS'22</a>.</li>
    <li> Jan. 2021, Invited to served as Proceedings Chair and TPC member of <A HREF="https://www.iwls.org/iwls2021/">IWLS'21</a>.</li>
  <li> Oct. 2020, Invited to served as TPC member of <A
                                                          HREF="https://embeddedandvlsidesignconference.org/">VLSID'21</a>.</li>
  <li> Aug. 2020, Invited to served as TPC member of <A
      HREF="https://www.semiconchina.org/en/7">
      CSTIC'21</a> (Symposium IX). </li>
  <li> Aug. 2020, Invited to served as TPC member of <A
      HREF="https://sites.google.com/view/vlsi-soc-2020/home">
      VLSI-SoC'20</a> (PhD Forum). </li>
  <li> Aug. 2020, Invited to served as TPC member of <A
      HREF="http://www.iccd-conf.com/Home.html">
      ICCD'20</a> (Special Sessions). </li>
  <li> Mar. 2020, Invited to served as TPC member of <A
      HREF="https://conf.ccf.org.cn/web/html5/index.html?globalId=574c0f1ef8c04db9bd3b5d718e091b5c&type=1"> CCFDAC'20</a>. </li>
  <li> Feb. 2020, Invited to served as TPC member of <A
      HREF="https://coinsconf.com/"> COINS'20</a>. </li>
  <li> Jan. 2020, Invited to served as Proceedings Chair of <A
      HREF="http://www.iwls.org/iwls2020/"> IWLS'20</a>. </li>
  <li> June 2019, Invited to served as TPC member of <A
                                                          HREF="https://embeddedandvlsidesignconference.org/">VLSID'20</a>.</li>
  <li> Feb. 2019, Invited to served as Proceedings Chair and
    Session Chair of <A HREF="http://www.iwls.org/iwls2019/"> IWLS'19</a>. </li>
</UL>

<HR>
	
<h2> <a name="about">About me</a> </h2>

<UL>
	 <p class="big">
    <strong>Zhufei Chu</strong>, born on Oct. 24th, 1986,  received his B.S. degree in electronic engineering from Shandong University, Weihai, China, in 2008, and his M.S. and Ph.D. degrees in communication and information systems from Ningbo University, Ningbo, in 2011 and 2014, respectively.
    He was a postdoctoral fellow at the Ecole Polytechnique Federale de Lausanne (EPFL), Lausanne, from 2016 to 2017, in the group of <A HREF="http://si2.epfl.ch/~demichel/">Prof. Giovanni De Micheli</a>.
    He is currently a full professor at Ningbo University, Ningbo. His current research interests include many aspects of logic synthesis and its applications.
</UL>	
<HR>
	
<h2> <a name="publications">Publications <a href="https://scholar.google.com/citations?hl=en&user=0spez40AAAAJ&view_op=list_works&gmla=AJsN-F7L0_K-NorY6eoZe8Pw5s7fVCiAq78gP2ooH9ToyokXmHtZMdOpLqZcA1SdxYMErXBK7c3ojrJANocYOruEoCCtFhL_X66ox6BQu7pD55qOLBSKisIgW6UyODbwLeEAWXk-sFtfYo8WCNcAkyazMLZ_JKn6yQ"> [Google Scholar]</a> <a href="http://dblp.uni-trier.de/pers/hd/c/Chu:Zhufei"> [DBLP] 
<a href="https://orcid.org/0000-0001-5718-4822" target="orcid.widget" rel="noopener noreferrer"
  style="vertical-align:top;"><img
  src="https://orcid.org/sites/default/files/images/orcid_16x16.png"
style="width:1em;margin-right:.5em;" alt="ORCID iD icon">[orcid]</a>
    </a></a> </h2>
<p>
<OL>
  <h3> 2023 </h3>
   <p class="big">
<li>
    <A HREF="https://zfchu.github.io/">储著飞</a>，潘鸿洋，"<A
       HREF="<https://jeit.ac.cn/cn/article/doi/10.11999/JEIT220391">基于布尔可满足性的精确逻辑综合综述</a>"，<i>电子与信息学报</i>，2023,
    45(1):14-23. (<strong>Invited</strong>)
</li>
   <li> Ruibing Zhang, Hongyang Pan, and <A HREF="https://zfchu.github.io/">Zhufei Chu</a>, "Logic Circuit Simulation based on Semi-Tensor Product", <strong>CSTIC' 23</strong>, <i> China Semiconductor Technology International Conference</i>, June
2023, Shanghai, China.</li>
   <li> Kunmei Hu and <A HREF="https://zfchu.github.io/">Zhufei Chu</a>, "CirSAT: An Efficient Circuit-based SAT Solver via Fanout-driven Decision Heuristic", <strong>CSTIC' 23</strong>, <i> China Semiconductor Technology International Conference</i>, June
2023, Shanghai, China.</li>

  <h3> 2022 </h3>
   <p class="big">
   <li>
<A HREF="https://zfchu.github.io/">Zhufei Chu</a>, Chuanhe Shang, Tingting
Zhang, Yinshui Xia, Lunyao Wang, and Weiqiang Liu, "<A
  HREF="https://ieeexplore.ieee.org/document/9916208">Efficient Design of
  Majority-Logic-Based Approximate Arithmetic Circuits</a>", <i>IEEE Transactions
  on Very Large Scale Integration Systems (<strong>TVLSI</strong>)</i>, Dec.
2022, 30(12):1827-1839.
     </li>
   <li>Hongyang Pan and <A HREF="https://zfchu.github.io/">Zhufei Chu</a>, "<A
  HREF="https://jcst.ict.ac.cn/EN/10.1007/s11390-022-1981-4">A
     Semi-Tensor Product Based All Solutions Boolean Satisfiability Solver</a>",<i>Journal of Computer Science and
    Technology (<strong>JCST</strong>)</i>, Accepted for publication, 2022. </li>
   <li>
     Hongyang Pan and <A HREF="https://zfchu.github.io/">Zhufei Chu</a>, "Exact Synthesis based on Semi-Tensor Product
     Circuit Solver", <strong> DATE' 23</strong>, <i>2023 Design, Automation
       and Test in Europe Conference</i>, Antwerp, Belgium, Accepted for publication, 2022. 
   </li>
   <li>
     朱柏成，<A HREF="https://zfchu.github.io/">储著飞</a>，潘鸿洋，王伦耀，夏银水，基于XMG的乘法器电路等价性验证算法，计算机辅助设计与图形学学报，2022，录用待发表.
     </li>
   <li>
     赵子豪，<A HREF="https://zfchu.github.io/">储著飞</a>, 王伦耀，夏银水，多级混合极性Reed-Muller逻辑电路功耗优化，计算机辅助设计与图形学学报，2022，录用待发表.
     </li>
	   <li>
Qing Wan, Changjin Wan, Huaqiang Wu, Yuchao Yang, Xiaohe Huang, Peng Zhou, Lin Chen, Tian-Yu Wang, Yi Li, Kanhao Xue, Yuhui He, Xiangshui Miao, Xi Li, Chenchen Xie, Houpeng Chen, Zhitang Song, Hong Wang, Yue Hao, Junyao Zhang, Jia Huang, Zheng Yu Ren, Li Qiang Zhu, Jianyu Du, Chen Ge, Yang Liu, Guanglong Ding, Ye Zhou, Su-Ting Han, Guosheng Wang, Xiao Yu, Bing Chen, <A HREF="https://zfchu.github.io/">Zhufei Chu</a>, Lunyao Wang, Yinshui Xia, Chen Mu, Feng Lin, Chixiao Chen, Bojun Cheng, Yannan Xing, Weitao Zeng, Hong Chen, Lei Yu, Giacomo Indiveri and Ning Qiao, "<A HREF="http://iopscience.iop.org/article/10.1088/2634-4386/ac7a5a">2022 roadmap on neuromorphic devices & applications research in China </a>" (Section 12: Automated synthesis and mapping), <i>Neuromorphic Computing and Engineering</i>, 2022, 2(4): 042501. (<strong>Invited</strong>)
	   </li>
  <li> Chenghao Yang, Yinshui Xia, <A HREF="https://zfchu.github.io/">Zhufei
      Chu</a>, and Xiaojing Zha "<A HREF="https://ieeexplore.ieee.org/abstract/document/9759467/">Logic Synthesis Optimization Sequence tuning using RL-based LSTM and Graph Isomorphism Network</a>",
    <i>IEEE Transactions on Circuits and Systems II: Express Briefs
      (<strong>TCAS-II</strong>)</i>, Aug. 2022, 69(8):3600-3604.</li>
  
  <li> Peng Liu, Jianguo Ni, and <A HREF="https://zfchu.github.io/">Zhufei
      Chu</a>, "<A HREF="https://link.springer.com/article/10.1007/s10773-022-05000-5">Wire-crossings Optimization
    Based on Majority-of-five and XOR-of-three Primitives in QCA </a>",
  <i>International Journal of Theoretical Physics</i>, Mar. 2022, 61(3): 1-22.</li>

  <li>Xiang He and <A HREF="https://zfchu.github.io/">Zhufei Chu</a>,
    "<A HREF="https://www.sciencedirect.com/science/article/pii/S0167926021001243">Stochastic Circuit Synthesis via Satisfiability</a>", <i> Integration, the
       VLSI Journal</i>, May 2022, 84:84-91. </li>
  
  <li>Hongwei Zhou, Yong Xiao, Yun Shao, and <A HREF="https://zfchu.github.io/">Zhufei Chu</a>,
    "<A HREF="https://ieeexplore.ieee.org/document/9856871/">Area-aware optimization of XOR-AND Graph based on Reed-Muller logic expansion</a>",
<strong>CSTIC' 22</strong>, <i> China Semiconductor Technology International Conference</i>, Mar
2022, Hangzhou, China. </li>

<li>Liangtao Shi, Yong Xiao, Yun Shao, and <A HREF="https://zfchu.github.io/">Zhufei Chu</a>,
  "<A HREF="https://ieeexplore.ieee.org/document/9856889/">Using Mixed Logic Synthesis Tools in Open-Source FPGA Design Framework</a>",
<strong>CSTIC' 22</strong>, <i> China Semiconductor Technology International Conference</i>, Mar
2022, Hangzhou, China. </li>

<h3> 2021 </h3>
 <p class="big">
<li>
    储著飞，王伦耀，夏银水，"<A HREF="https://kns.cnki.net/kcms/detail/detail.aspx?dbcode=CJFD&dbname=CJFDLAST2022&filename=WNDZ202102009&uniplatform=NZKPT&v=_El82ADdqgNbVp5AMgwZhyulUs-dshiUQttIuWQgT_wsDkSjI_rbpqIctDSEoTOG">基于多逻辑域的逻辑综合研究进展</a>"，<i>微纳电子与智能制造</i>，2021, 3(2):64-73. (<strong>Invited</strong>)
</li>
  <li> 
    Hongyang Pan and <A HREF="https://zfchu.github.io/">Zhufei
      Chu</a>, "A Semi-Tensor Product Based SAT All Solutions Solver",
    <strong>CCFDAC'21</strong>, CCF Integrated
    Circuit Design and Automation Conference, Oct. 2021, Wuhan, China. (<strong>Best Paper Award</strong>)
    </li>
<li>Hui-Ming Tian and <A HREF="https://zfchu.github.io">Zhu-Fei
    Chu</a>, "<A HREF="http://jcst.ict.ac.cn/EN/10.1007/s11390-021-0898-7">Inversion Optimization Strategy based on Primitives
    with Complement Attributes</a>", <i>Journal of Computer Science and
    Technology (<strong>JCST</strong>)</i>, Sep. 2021, 36(5):1145-1154.

<li>Xiao-Jing Zha, Yin-Shui Xia, Shang-Luan Xie, and <A HREF="https://zfchu.github.io">Zhu-Fei
    Chu</a>, "<A HREF="http://jcst.ict.ac.cn/EN/10.1007/s11390-021-0904-0">Defect-Tolerant Mapping of CMOL Circuit Targeting Delay Optimization</a>", <i>Journal of Computer Science and
    Technology (<strong>JCST</strong>)</i>, Sep. 2021, 36(5):1118-1132.

<li> Jianguo Ni, and <A HREF="https://zfchu.github.io">Zhufei
        Chu</a>, "<A HREF="https://ieeexplore.ieee.org/document/9620355/">An Efficient Demultiplexer Design in Quantum-dot Cellular Automata</a>", <strong> ASICON'21 </strong>, <i>IEEE 14th International Conference on ASIC</i>, Oct. 2021, Virtual online.

<li> Chuanhe Shang, and <A HREF="https://zfchu.github.io">Zhufei
        Chu</a>, "<A HREF="https://ieeexplore.ieee.org/document/9620344/">Design of Majority Logic Based 4-bit Approximate Subtractors and Its
    Application in Divider </a>", <strong> ASICON'21 </strong>, <i>IEEE 14th International Conference on ASIC</i>, Oct. 2021, Virtual online.

<li>Xuan Wang, <A HREF="https://zfchu.github.io">Zhufei Chu</a>, and Weikang Qian, "<A HREF="https://ieeexplore.ieee.org/document/9643580/">MinSC: An Exact Synthesis-Based Method for Minimal Area Stochastic Circuits under Relaxed Error Bound</a>",
    <strong>ICCAD' 21</strong>, <i>International Conference On Computer Aided Design</i>, Nov. 2021, Virtual online.

<li><A HREF="https://zfchu.github.io/">Zhufei Chu</a>, 
  Zeqiang Li, Yinshui Xia, Lunyao Wang, and Weiqiang Liu, "<A
                                                          HREF="https://ieeexplore.ieee.org/document/9311242">BCD Adder Designs based on Three-Input XOR and Majority Gates</a>", <i> IEEE Transactions on Circuits and Systems II:
  Express Briefs(<strong>TCAS-II</strong>)</i>,
June 2021, 68(6):1942-1946.
</li>
  
<li>Huiming Tian, and <A HREF="https://zfchu.github.io/">Zhufei Chu</a>,
    "<A HREF="https://ieeexplore.ieee.org/document/9461426">A Novel Toffoli Gate Design Using Quantum-dot Cellular Automata</a>",
<strong>CSTIC' 21</strong>, <i> China Semiconductor Technology International Conference</i>, Mar
2021, Shanghai, China. </li>

<li>Xiang He, and <A HREF="https://zfchu.github.io/">Zhufei Chu</a>,
    "<A HREF="https://ieeexplore.ieee.org/document/9461462">Stochastic Circuit Design Based on Exact Synthesis</a>",
<strong>CSTIC' 21</strong>, <i> China Semiconductor Technology International Conference</i>, Mar
2021, Shanghai, China. </li>

  <h3> 2020 </h3>
   <p class="big">
<li><A HREF="https://zfchu.github.io/">Zhufei Chu</a>, Mathias
  Soeken, Yinshui Xia, Lunyao Wang, and Giovanni De Micheli, "<A
    HREF="https://ieeexplore.ieee.org/document/8747480">Advanced Functional Decomposition Using Majority and Its
Applications</a>", <i> IEEE Transactions on Computer-Aided Design
of Integrated Circuits and Systems (<strong>TCAD</strong>)</i>,
August 2020, 39(8):1621-1634.
</li>
  <li> 
    Huiming Tian, <A HREF="https://zfchu.github.io/">Zhufei
      Chu</a>, "Inversion Optimization Strategy
    based on Primitives with Complement Attribute",
    <strong>CCFDAC'20</strong>, CCF Integrated
    Circuit Design and Automation Conference, Aug. 2020, Beijing, China.
    </li>

  <li> <A HREF="https://zfchu.github.io/">Zhufei Chu</a>, Huiming
    Tian, Zeqiang Li, Yinshui Xia, and Lunyao Wang, "<A HREF="https://ieeexplore.ieee.org/document/9061012">A
      High-Performance Design of Generalized Pipeline Cellular
      Array</a>", IEEE Computer Architecture Letters, Jan.-June 1 2020,
    19(1):47-50.</li>

  <li>Lin Chen, and <A HREF="https://zfchu.github.io/">Zhufei Chu</a>,
"<A HREF="https://ieeexplore.ieee.org/document/9282401">Towards Optimal Logic Representations for Implication-based
Memristive Circuit</a>", <strong>CSTIC' 20</strong>, <i> China Semiconductor Technology International Conference</i>, Mar
2020, Shanghai, China. </li>

<li>Zeqi Chen, Jianping Hu, Hao Ye, and <A
  HREF="https://zfchu.github.io/">Zhufei Chu</a>, "<A
    HREF="https://www.mdpi.com/2072-666X/11/1/64">T-Channel
    Field Effect Transistor with Three Input Terminals
    (Ti-TcFET)</a>". Micromachines. Jan. 2020, 11(1):64. </li>

<h3> 2019 </h3>
 <p class="big">
<li><A HREF="https://zfchu.github.io/">Zhufei Chu</a>, Lei Shi,
  Lunyao Wang, and Yinshui Xia, "<A HREF="https://www.sciencedirect.com/science/article/pii/S0167926019301932"> Multi-Objective Algebraic
       Rewriting in XOR-Majority Graphs</a>", <i> Integration, the
       VLSI Journal</i>, 69:40-49, Sep. 2019.
</li>
<li>Libo Qian, Kefang Qian, Xitao He, <A
    HREF="https://zfchu.github.io/">Zhufei Chu</a>, Yidie Ye, Ge
  Shi, and Yinshui Xia, "<A HREF="https://ieeexplore.ieee.org/document/8677263">Through Silicon Via based Capacitor and Its Application in
LDO Regulator Design</a>", <i> IEEE Transactions on Very Large
Scale Integration Systems (<strong>TVLSI</strong>)</i>,
27(8):1947-1951, 2019.
</li>
<li><A HREF="https://zfchu.github.io/">Zhufei Chu</a>, Winston
  Haaswijk, Mathias Soeken, Lunyao Wang, Yinshui Xia, and Giovanni
  De Micheli,  "<A HREF="https://ieeexplore.ieee.org/document/8702141">Exact Synthesis of Boolean Functions in Majority-of-five Forms</a>",
  <strong>ISCAS' 19</strong>, <i> IEEE International Symposium on Circuits and Systems</i>, May
  2019, Sapporo, Japan.
</li>
<li>Lei Shi, and <A HREF="https://zfchu.github.io/">Zhufei
    Chu</a>,  "<A HREF="https://ieeexplore.ieee.org/document/8755713">Inversions Optimization in
  XOR-Majority Graphs with an Application to QCA</a>",
  <strong>CSTIC' 19</strong>, <i> China Semiconductor Technology International Conference</i>, Mar
  2019, Shanghai, China.
</li>
<li><A HREF="https://zfchu.github.io/">Zhufei Chu</a>, Mathias Soeken, Yinshui
  Xia, Lunyao Wang and Giovanni De Micheli, "<A HREF="https://dl.acm.org/citation.cfm?id=3287671">Structural Rewriting in XOR-Majority Graphs </a>",
  <strong>ASPDAC' 19</strong>, <i>Asia and South Pacific Design Automation
    Conference</i>, Jan 2019, Tokyo, Japan.	
</li>
<li>Qiuhong Ying, Lunyao Wang, <A
    HREF="https://zfchu.github.io/">Zhufei Chu</a>, and Yinshui Xia, "<A HREF="https://ieeexplore.ieee.org/abstract/document/8983435">Area Optimization of MPRM Circuits Using Approximate Computing</a>",
  <strong>ASICON' 19</strong>, <i>International Conference on
    ASIC</i>, Oct 2019, Chongqing, China.	
</li>

<h3> 2018 </h3>
 <p class="big">
<li>Qi Yu, Lunyao Wang, <A HREF="https://zfchu.github.io/">Zhufei
    Chu</a>, and Yinshui Xia , "<A
    HREF="https://ieeexplore.ieee.org/abstract/document/8565775">
    Approximate Computing for 4-bit Adder Design
  </a>",
  <strong>ICSICT' 18</strong>, <i>The 14th International Conference on Solid-State and Integrated
    Circuit Technology</i>, Oct. 2018, Qingdao, Shandong, China.
</li>
<li>Zeqiang Li, <A HREF="https://zfchu.github.io/">Zhufei Chu</a>, Yinshui
  Xia and  Lunyao Wang, "<A HREF="https://ieeexplore.ieee.org/abstract/document/8565642">Efficient Design of Decimal Full Adder Using Quantum-dot Cellular Automata </a>",
  <strong>ICSICT' 18</strong>, <i>The 14th International Conference on Solid-State and Integrated
    Circuit Technology</i>, Oct. 2018, Qingdao, Shandong, China.
</li>
<li><A HREF="https://zfchu.github.io/">Zhufei Chu</a>, Mathias Soeken, Yinshui
  Xia and Lunyao Wang, "Structural Rewriting in XOR-Majority Graphs </a>",
  <strong>IWLS' 18</strong>, <i>International Workshop on Logic & Synthesis</i>, June 2018, San
  Francisco, CA, USA.
</li>
<li><A HREF="https://zfchu.github.io/">Zhufei Chu</a>, Mathias Soeken, Yinshui
  Xia and  Giovanni De Micheli, "<A
    HREF="http://ieeexplore.ieee.org/document/8297400/">Functional Decomposition
    Using Majority</a>",
  <strong>ASPDAC' 18</strong>, <i>Asia and South Pacific Design Automation
    Conference</i>, Jan 2018, Jeju Island, Korea.
</li>
<h3> 2017 </h3>
 <p class="big">
<li><A HREF="https://zfchu.github.io/">Zhufei Chu</a>, Mathias Soeken, Yinshui
  Xia and  Giovanni De Micheli, "<A
    HREF="http://www.iwls.org/iwls2017/program.php">Functional Decomposition
    Using Majority</a>",
  <strong>IWLS' 17</strong>, <i>International Workshop on Logic & Synthesis</i>, June 2017, Austin, TX, USA.
</li>

<li><A HREF="https://zfchu.github.io/">Zhufei Chu</a>, Xifan Tang, Mathias
  Soeken, Ana Petkovska, Grace Zgheib, Luca Amaru, Yinshui Xia, Paolo Ienne,
  Giovanni De Micheli and Pierre-Emmanuel Gaillardon, "<A
       HREF="http://dl.acm.org/citation.cfm?id=3060432&CFID=765266662&CFTOKEN=93643535">Improving
       Circuit Mapping Performance Through MIG-based Synthesis for Carry
       Chains</a>", <strong>GLSVLSI' 17</strong>, <i>ACM Great Lakes Symposium on VLSI</i>, May 2017, Banff, Alberta, Canada.
</li>

<li>
	Jibo Wang, Yinshui Xia, <A HREF="https://zfchu.github.io/">Zhufei Chu</a>, and Lunyao Wang, "Fast Cells Defect-Tolerant Mapping Based on Gate Node Interval Selection in CMOL Circuits", <i> Journal of Computer-Aided Design and Computer graphics</i>, 29(1):172-179, Jan 2017. (in Chinese)
</li>

<h3> 2016 </h3>
 <p class="big">
<li><A HREF="https://zfchu.github.io/">Zhufei Chu</a>, Yinshui Xia, Lunyao Wang and Jian Wang, "<a href="http://onlinelibrary.wiley.com/doi/10.1002/cta.2178/full"> Efficient power pad assignment for multi-voltage SoC and its application in floorplanning</a>", <i>International Journal of Circuit Theory and Applications</i>, 44(8): 1533–1550, 2016.</li>
	
<li><A HREF="https://zfchu.github.io/">Zhufei Chu</a>, Yinshui Xia and Lunyao Wang, "<a href="http://www.sciencedirect.com/science/article/pii/S0167926015001170"> Multi-supply voltage (MSV) driven SoC floorplanning for fast design convergence </a>", <i>Integration, the VLSI Journal</i>, 52:335-346, Jan 2016.</li>


<h3> 2014 </h3>
 <p class="big">
<li><A HREF="https://zfchu.github.io/">Zhufei Chu</a>, Yinshui Xia, Lunyao Wang and Jian Wang, "<a href="http://www.sciencedirect.com/science/article/pii/S002626921400007X">Efficient nonrectangular shaped voltage island aware floorplanning with nonrandomized searching engine</a>", <i>Microelectronics Journal</i>, 45(4):382-393, Apr. 2014. </li>

<li> <A HREF="https://zfchu.github.io/">Zhufei Chu</a>, Yinshui Xia, Lunyao Wang, and Jun Zhai "Wire-bonding Power Pad Assignment and Power Mesh Topological Optimization for Multiple Voltage SoC", <i> Journal of Computer-Aided Design and Computer graphics</i>, 26(9):1501-1508, Sep 2014. </li>
	
<li><A HREF="https://zfchu.github.io/">Zhufei Chu</a>, Yinshui Xia, Lunyao Wang, "<a href="http://dl.acm.org/citation.cfm?id=2591587"> Level shifter planning for timing constrained multi-voltage SoC floorplanning </a>", <strong>GLSVLSI' 14</strong>, <i>ACM Great Lakes Symposium on VLSI</i>, May 2014, Houston, USA, pp.329-334.</li>



<h3> Before 2014 </h3>
 <p class="big">
<li><A HREF="https://zfchu.github.io/">Zhufei Chu</a>, Yinshui Xia，William N. N. Hung, Xiaoyu Song and Lunyao Wang, “<a href="http://www.tandfonline.com/doi/abs/10.1080/00207217.2012.720945"> Timing-driven logic restructuring for nano-hybrid circuits </a>”, International Journal of Electronics, 100(5):669-685, May 2013.</li>

<li><A HREF="https://zfchu.github.io/">Zhufei Chu</a>, Yinshui Xia and Lunyao Wang, “<a href="https://link.springer.com/article/10.1007/s11390-012-1210-7">Cell mapping for nanohybrid circuit architecture using genetic algorithm</a>”，Journal of Computer Science and Technology, 27(1):113-120, Jan. 2012. </li>

<li>Yinshui Xia, <A HREF="https://zfchu.github.io/">Zhufei Chu</a>, William N. N. Hung, Lunyao Wang and Xiaoyu Song, “<a href="http://ieeexplore.ieee.org/document/5738347/">An integrated optimization approach for nanohybrid circuit cell mapping </a>”，IEEE Transactions on Nanotechnology, 10(6):1275-1284, Nov. 2011. </li>

<li>Lunyao Wang, <A HREF="https://zfchu.github.io/">Zhufei Chu</a>, and Yinshui Xia, "<a href="https://link.springer.com/article/10.1007/s11390-013-1397-2">Low power state assignment algorithm for FSMs considering peak current optimization</a>", Journal of Computer Science and Technology, 28(6):1054-1062, Nov. 2013. </li>	

<li><A HREF="https://zfchu.github.io/">Zhufei Chu</a>, Yinshui Xia, Lunyao Wang and Jian Wang, "Voltage drop aware power pad assignment and floorplanning for multi-voltage SoC designs", <i>13th International Conference on Computer-Aided Design and Computer Graphics (<strong>CAD/Graphics 2013</strong>)</i>, Nov. 2013, Hongkong, pp. 87-94. </li>
	
<li><A HREF="https://zfchu.github.io/">Zhufei Chu</a>, Yinshui Xia, William N. N. Hung, Lunyao Wang and Xiaoyu Song , “A memetic approach for nanoscale circuit cell mapping”，<i>13th EUROMICRO Conference on Digital System Design (<strong>DSD 2010</strong>)</i>, Sep. 2010, Lille, France. </li>
	
<li><A HREF="https://zfchu.github.io/">Zhufei Chu</a>, Yinshui Xia, Lunyao Wang and Meiqun Hu, “CMOL cell assignment based on dynamic interchange”，<i>Proceedings 2009 8th IEEE International Conference on ASIC (<strong>ASICON 2009</strong>)</i>，Oct. 2009, Changsha, China. </li>
	
<li> Yinshui Xia, <A HREF="https://zfchu.github.io/">Zhufei Chu</a>, William N. N. Hung, Lunyao Wang and Xiaoyu Song, “CMOL cell assignment by genetic algorithm”，<i>8th IEEE NEWCAS Conference (<strong>NEWCAS 2010</strong>)</i>，Jun. 2010, Montreal, Canada. </li>
	
<li>Zhufei Chu, Yinshui Xia and Lunyao Wang, "Fast mapping of Nano/CMOS cells", <i> Journal of Computer-Aided Design and Computer graphics</i>, 23(3):514-520, Mar 2011.</li>

<li>Yinshui Xia, Zhufei Chu, Lunyao Wang, William N N Hung and Xiaoyu Song, "Logic Equivalent Transformation for Nano-meter CMOS Hybrid Circuits", <i> Journal of Electronics and Information Technology</i>, 33(7):1733-1737, July 2011.</li>
</OL>
<HR>

<h2><a name="services">Professional Services</a></h2>
<ul> 
  <p class="big">
  <li>Proceedings Chair, TPC member, and Session Chair  for the International Workshop on Logic and Synthesis, 2019-2021.</li>
   <li>Finance Chair, TPC member, and Session Chair  for the International Workshop on Logic and Synthesis, 2022.</li>
   <li>Digital Design & Verification Track Chair of the IEEE International Symposium of EDA (ISEDA 2023).</li>
   <li>TPC Chair for the International Conference on Circuits and Systems
     (ICCS), 2023.</li>
   <li>Editorial Board Member for the Journal of Electronics and Enformation Technology (JEIT), 2023-2026 </li>
  <li>TPC member for the Design Automation Conference, 2023.</li>
  <li>TPC member for the International Conference on VLSI Design, 2020-2022. </li>
  <li>TPC member for the China Semiconductor Technology International Conference (Symposium IX), 2021-2022. </li>
  <li>TPC member for the IFIP/IEEE International Conference on Very Large Scale Integration (PhD Forum), 2020. </li>
  <li>TPC member for the IEEE International Conference on Computer Design (Special Sessions), 2020. </li>
  <li>TPC member for the IEEE International Conference on Omni-layer Intelligent systems, 2019-2020. </li>
  <li>TPC member and Session Chair for the CCF Integrated Circuit Design and Automation Conference, 2020-2021. </li>
  <li>Reviewer for the journal IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. </li>
  <li>Reviewer for the journal IEEE Transactions on Very Large Scale Integration (VLSI) Systems. </li>
  <li>Reviewer for the journal IEEE Transactions on Emerging Topics in Computing. </li>
  <li>Reviewer for the journal IEEE Transactions on Circuits and Systems-Part I. </li>
  <li>Reviewer for the journal IEEE Transactions on Circuits and Systems-Part II. </li>
  <li>Reviewer for the journal IET Circuits, Devices & Systems. </li>
  <li>Reviewer for the journal Journal of Computer Science and Technology. </li>
  <li>Reviewer for the journal Integration, the VLSI Journal. </li>
  <li>Reviewer for the journal Microelectronics Journal. </li>
  <li>Reviewer for the journal International Journal of Circuit Theory and Applications. </li>
  <li>Reviewer for the journal IET Quantum Communication. </li>
  <li>Reviewer for the journal IET Computers & Digital Techniques. </li>
  <li>Reviewer for the journal Optik, International Journal for Light and Electron Optics. </li>
  <li>Reviewer for the journal Journal of Combinatorial Optimization. </li>
  <li>Reviewer for the journal Journal of Supercomputing. </li>
</ul>

<h2><a name="links">Links</a></h2>
<ul> 
<li><a href="http://www.cse.chalmers.se/research/group/vlsi/conference/">VLSI
    Conference Table</a>, <a href="http://www.ieee-ceda.org/">CEDA</a>, 
  <a href="http://ieeexplore.ieee.org/Xplore/dynhome.jsp">Xplore</a>
</li>
</ul>

<table border=0 cellspacing=5>
<td width=500>
<h2><a name="address">Address</a></h2>	
Yuxiu Road 505, Zhenhai, Ningbo, 315211<br>
Faculty of Electrical Engineering and Computer Science (EECS)<br>
Ningbo Univeristy, Zhejiang, China
</td>

<td>
	<td width = 500>
</td>

<td>
	<td width = 350>
		<img src="images/yangym.jpg" width=320>
</td>


</BODY>
</HTML>
