Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2700185 Thu Oct 24 18:46:05 MDT 2019
| Date         : Mon Feb 10 19:35:13 2020
| Host         : LAPTOP-7Q5UGIUP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ov7670_top_control_sets_placed.rpt
| Design       : ov7670_top
| Device       : xc7z010
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    41 |
|    Minimum number of control sets                        |    41 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   126 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    41 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     8 |
| >= 14 to < 16      |     0 |
| >= 16              |    18 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             151 |           69 |
| No           | No                    | Yes                    |             223 |           90 |
| No           | Yes                   | No                     |              78 |           30 |
| Yes          | No                    | No                     |              73 |           33 |
| Yes          | No                    | Yes                    |             263 |           95 |
| Yes          | Yes                   | No                     |              54 |           21 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+------------------+----------------+
|        Clock Signal       |                                                    Enable Signal                                                   |                           Set/Reset Signal                           | Slice Load Count | Bel Load Count |
+---------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+------------------+----------------+
|  OV7670_PCLK_IBUF_BUFG    |                                                                                                                    |                                                                      |                1 |              1 |
|  clock_inst/inst/clk_out1 | u_VGA_Dispay/u_scaling/x_loc                                                                                       |                                                                      |                1 |              1 |
|  clock_inst/inst/clk_out1 | u_VGA_Dispay/u_scoreboard/x_loc                                                                                    |                                                                      |                1 |              1 |
|  OV7670_PCLK_IBUF_BUFG    | capture/we                                                                                                         | u_VGA_Dispay/u_application/rst_n                                     |                2 |              2 |
|  OV7670_PCLK_IBUF_BUFG    | capture/u_Video_Image_Processor/VIP_Bit_Dilation_Detector_inst/per_frame_clken_r_reg[1]_0[0]                       | u_VGA_Dispay/u_application/rst_n                                     |                1 |              2 |
|  OV7670_PCLK_IBUF_BUFG    |                                                                                                                    | capture/u_Video_Image_Processor/VIP_Bit_Erosion_Detector_inst/SR[1]  |                1 |              4 |
|  clock_inst/inst/clk_out1 | IIC/u_I2C_Controller/mI2C_GO4_out                                                                                  |                                                                      |                1 |              4 |
|  clock_inst/inst/clk_out1 | IIC/u_I2C_Controller/SD_COUNTER                                                                                    |                                                                      |                2 |              6 |
|  OV7670_PCLK_IBUF_BUFG    |                                                                                                                    | OV7670_VSYNC_IBUF                                                    |                3 |              6 |
|  clock_inst/inst/clk_out1 | u_VGA_Dispay/u_application/y_g                                                                                     | u_VGA_Dispay/u_application/rst_n                                     |                2 |              7 |
|  OV7670_PCLK_IBUF_BUFG    | capture/u_Video_Image_Processor/VIP_Bit_Erosion_Detector_inst/u_VIP_Matrix_Generate_3X3_1Bit/matrix_p13_i_1__0_n_0 | u_VGA_Dispay/u_application/rst_n                                     |                2 |              8 |
|  clock_inst/inst/clk_out1 | u_VGA_Dispay/u_scoreboard/u_bin_dec/one[3]_i_1_n_0                                                                 | u_VGA_Dispay/u_application/rst_n                                     |                2 |              8 |
|  clock_inst/inst/clk_out1 | u_VGA_Dispay/u_application/score0                                                                                  | u_VGA_Dispay/u_application/rst_n                                     |                3 |              8 |
|  OV7670_PCLK_IBUF_BUFG    | capture/u_Video_Image_Processor/VIP_Bit_Dilation_Detector_inst/u_VIP_Matrix_Generate_3X3_1Bit/matrix_p13_i_1_n_0   | u_VGA_Dispay/u_application/rst_n                                     |                3 |              8 |
|  clock_inst/inst/clk_out1 |                                                                                                                    | rgb_to_hdmi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0 |                4 |             10 |
|  OV7670_PCLK_IBUF_BUFG    | capture/u_Video_Image_Processor/Face_Posion_inst/cnt_y[0]_i_1_n_0                                                  | u_VGA_Dispay/u_application/rst_n                                     |                3 |             12 |
|  OV7670_PCLK_IBUF_BUFG    | capture/u_Video_Image_Processor/Face_Posion_inst/cnt_x[0]_i_1_n_0                                                  | u_VGA_Dispay/u_application/rst_n                                     |                3 |             12 |
|  OV7670_PCLK_IBUF_BUFG    | capture/u_Video_Image_Processor/VIP_Bit_Erosion_Detector_inst/E[0]                                                 | u_VGA_Dispay/u_application/rst_n                                     |                4 |             12 |
|  OV7670_PCLK_IBUF_BUFG    | capture/u_Video_Image_Processor/VIP_Bit_Erosion_Detector_inst/post_img_Bit4_reg_0[0]                               | u_VGA_Dispay/u_application/rst_n                                     |                4 |             12 |
|  OV7670_PCLK_IBUF_BUFG    | capture/u_Video_Image_Processor/VIP_Bit_Erosion_Detector_inst/post_img_Bit4_reg_1[0]                               | u_VGA_Dispay/u_application/rst_n                                     |                5 |             12 |
|  OV7670_PCLK_IBUF_BUFG    | capture/u_Video_Image_Processor/VIP_Bit_Erosion_Detector_inst/post_img_Bit4_reg_2[0]                               | u_VGA_Dispay/u_application/rst_n                                     |                5 |             12 |
|  OV7670_PCLK_IBUF_BUFG    |                                                                                                                    | capture/u_Video_Image_Processor/VIP_Bit_Erosion_Detector_inst/SR[0]  |                2 |             13 |
|  OV7670_PCLK_IBUF_BUFG    |                                                                                                                    | capture/address[15]_i_1_n_0                                          |                6 |             13 |
|  clock_inst/inst/clk_out1 | u_VGA_Dispay/lcd_data[15]_i_1_n_0                                                                                  | u_VGA_Dispay/u_application/rst_n                                     |                8 |             16 |
|  clock_inst/inst/clk_out1 | IIC/LUT_INDEX_rep[7]_i_1_n_0                                                                                       |                                                                      |                6 |             16 |
|  clock_inst/inst/clk_out1 | u_VGA_Dispay/u_scoreboard/u_bin_dec/p_0_in                                                                         | u_VGA_Dispay/u_application/rst_n                                     |                5 |             16 |
|  clock_inst/inst/clk_out1 | rst_n_IBUF                                                                                                         | u_VGA_Dispay/lcd_data_r0[15]_i_1_n_0                                 |                8 |             16 |
|  OV7670_PCLK_IBUF_BUFG    | capture/dout[15]_i_1_n_0                                                                                           |                                                                      |                4 |             16 |
|  clock_inst/inst/clk_out1 | u_VGA_Dispay/address[0]_i_1_n_0                                                                                    | u_VGA_Dispay/u_application/rst_n                                     |                5 |             17 |
|  OV7670_PCLK_IBUF_BUFG    | capture/u_Video_Image_Processor/VIP_Bit_Erosion_Detector_inst/Q[0]                                                 | capture/u_Video_Image_Processor/VIP_Bit_Erosion_Detector_inst/SR[1]  |                5 |             17 |
|  OV7670_PCLK_IBUF_BUFG    | capture/p_0_in                                                                                                     | OV7670_VSYNC_IBUF                                                    |                5 |             17 |
|  OV7670_PCLK_IBUF_BUFG    | capture/p_0_in1_in                                                                                                 |                                                                      |                6 |             17 |
|  clock_inst/inst/clk_out1 | u_VGA_Dispay/vCounter                                                                                              | u_VGA_Dispay/u_application/rst_n                                     |               10 |             23 |
|  OV7670_PCLK_IBUF_BUFG    | capture/u_Video_Image_Processor/VIP_Bit_Dilation_Detector_inst/per_frame_clken_r_reg[1]_0[0]                       |                                                                      |                7 |             26 |
|  OV7670_PCLK_IBUF_BUFG    | capture/we                                                                                                         |                                                                      |                8 |             26 |
|  clock_inst/inst/clk_out1 | sw0_IBUF                                                                                                           | u_VGA_Dispay/u_application/rst_n                                     |               13 |             32 |
|  clock_inst/inst/clk_out1 |                                                                                                                    | rgb_to_hdmi/U0/DataEncoders[0].DataEncoder/SR[0]                     |               14 |             32 |
|  OV7670_PCLK_IBUF_BUFG    | capture/u_Video_Image_Processor/Face_Posion_inst/x_max_f0                                                          | u_VGA_Dispay/u_application/rst_n                                     |               18 |             48 |
|  OV7670_PCLK_IBUF_BUFG    |                                                                                                                    | u_VGA_Dispay/u_application/rst_n                                     |               25 |             67 |
|  clock_inst/inst/clk_out1 |                                                                                                                    |                                                                      |               68 |            150 |
|  clock_inst/inst/clk_out1 |                                                                                                                    | u_VGA_Dispay/u_application/rst_n                                     |               65 |            156 |
+---------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+------------------+----------------+


