{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701534021122 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701534021130 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 02 17:20:20 2023 " "Processing started: Sat Dec 02 17:20:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701534021130 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534021130 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off traitement_verin -c traitement_verin " "Command: quartus_map --read_settings_files=on --write_settings_files=off traitement_verin -c traitement_verin" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534021130 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701534021720 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1701534021720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_1mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_1mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_1Mhz-bhv " "Found design unit 1: div_1Mhz-bhv" {  } { { "div_1Mhz.vhd" "" { Text "C:/Users/abdel/Desktop/traitement_verin/div_1Mhz.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534033018 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_1Mhz " "Found entity 1: div_1Mhz" {  } { { "div_1Mhz.vhd" "" { Text "C:/Users/abdel/Desktop/traitement_verin/div_1Mhz.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534033018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534033018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_100khz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_100khz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_100khz-bhv " "Found design unit 1: div_100khz-bhv" {  } { { "div_100khz.vhd" "" { Text "C:/Users/abdel/Desktop/traitement_verin/div_100khz.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534033025 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_100khz " "Found entity 1: div_100khz" {  } { { "div_100khz.vhd" "" { Text "C:/Users/abdel/Desktop/traitement_verin/div_100khz.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534033025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534033025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cs_conversion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cs_conversion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cs_conversion-bhv " "Found design unit 1: cs_conversion-bhv" {  } { { "cs_conversion.vhd" "" { Text "C:/Users/abdel/Desktop/traitement_verin/cs_conversion.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534033029 ""} { "Info" "ISGN_ENTITY_NAME" "1 cs_conversion " "Found entity 1: cs_conversion" {  } { { "cs_conversion.vhd" "" { Text "C:/Users/abdel/Desktop/traitement_verin/cs_conversion.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534033029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534033029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traitement.vhd 2 1 " "Found 2 design units, including 1 entities, in source file traitement.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 traitement-bhv_trt " "Found design unit 1: traitement-bhv_trt" {  } { { "traitement.vhd" "" { Text "C:/Users/abdel/Desktop/traitement_verin/traitement.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534033033 ""} { "Info" "ISGN_ENTITY_NAME" "1 traitement " "Found entity 1: traitement" {  } { { "traitement.vhd" "" { Text "C:/Users/abdel/Desktop/traitement_verin/traitement.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534033033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534033033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traitement_verin.bdf 1 1 " "Found 1 design units, including 1 entities, in source file traitement_verin.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 traitement_verin " "Found entity 1: traitement_verin" {  } { { "traitement_verin.bdf" "" { Schematic "C:/Users/abdel/Desktop/traitement_verin/traitement_verin.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534033036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534033036 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "traitement_verin " "Elaborating entity \"traitement_verin\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701534033078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_1Mhz div_1Mhz:inst " "Elaborating entity \"div_1Mhz\" for hierarchy \"div_1Mhz:inst\"" {  } { { "traitement_verin.bdf" "inst" { Schematic "C:/Users/abdel/Desktop/traitement_verin/traitement_verin.bdf" { { 160 -16 168 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701534033080 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "raz_n div_1Mhz.vhd(24) " "VHDL Process Statement warning at div_1Mhz.vhd(24): signal \"raz_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "div_1Mhz.vhd" "" { Text "C:/Users/abdel/Desktop/traitement_verin/div_1Mhz.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701534033080 "|traitement_verin|div_1Mhz:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp div_1Mhz.vhd(34) " "VHDL Process Statement warning at div_1Mhz.vhd(34): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "div_1Mhz.vhd" "" { Text "C:/Users/abdel/Desktop/traitement_verin/div_1Mhz.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701534033080 "|traitement_verin|div_1Mhz:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cs_conversion cs_conversion:inst1 " "Elaborating entity \"cs_conversion\" for hierarchy \"cs_conversion:inst1\"" {  } { { "traitement_verin.bdf" "inst1" { Schematic "C:/Users/abdel/Desktop/traitement_verin/traitement_verin.bdf" { { 312 320 496 424 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701534033082 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start_conv cs_conversion.vhd(24) " "VHDL Process Statement warning at cs_conversion.vhd(24): signal \"start_conv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cs_conversion.vhd" "" { Text "C:/Users/abdel/Desktop/traitement_verin/cs_conversion.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701534033082 "|traitement_verin|cs_conversion:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stop cs_conversion.vhd(30) " "VHDL Process Statement warning at cs_conversion.vhd(30): signal \"stop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cs_conversion.vhd" "" { Text "C:/Users/abdel/Desktop/traitement_verin/cs_conversion.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701534033083 "|traitement_verin|cs_conversion:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_100khz div_100khz:inst2 " "Elaborating entity \"div_100khz\" for hierarchy \"div_100khz:inst2\"" {  } { { "traitement_verin.bdf" "inst2" { Schematic "C:/Users/abdel/Desktop/traitement_verin/traitement_verin.bdf" { { 144 440 624 224 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701534033084 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "raz_n div_100khz.vhd(22) " "VHDL Process Statement warning at div_100khz.vhd(22): signal \"raz_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "div_100khz.vhd" "" { Text "C:/Users/abdel/Desktop/traitement_verin/div_100khz.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701534033084 "|traitement_verin|div_100khz:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp div_100khz.vhd(32) " "VHDL Process Statement warning at div_100khz.vhd(32): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "div_100khz.vhd" "" { Text "C:/Users/abdel/Desktop/traitement_verin/div_100khz.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701534033084 "|traitement_verin|div_100khz:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "traitement traitement:inst3 " "Elaborating entity \"traitement\" for hierarchy \"traitement:inst3\"" {  } { { "traitement_verin.bdf" "inst3" { Schematic "C:/Users/abdel/Desktop/traitement_verin/traitement_verin.bdf" { { 272 680 880 416 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701534033086 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "decalage traitement.vhd(44) " "VHDL Process Statement warning at traitement.vhd(44): signal \"decalage\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "traitement.vhd" "" { Text "C:/Users/abdel/Desktop/traitement_verin/traitement.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701534033087 "|traitement_verin|traitement:inst3"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701534033666 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701534034146 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701534034146 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "191 " "Implemented 191 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701534034199 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701534034199 ""} { "Info" "ICUT_CUT_TM_LCELLS" "174 " "Implemented 174 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701534034199 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701534034199 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701534034222 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 02 17:20:34 2023 " "Processing ended: Sat Dec 02 17:20:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701534034222 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701534034222 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701534034222 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534034222 ""}
