static int init_display(struct fbtft_par *par)\r\n{\r\npar->fbtftops.reset(par);\r\nwrite_reg(par, 0xEF, 0x03, 0x80, 0x02);\r\nwrite_reg(par, 0xCF, 0x00, 0XC1, 0X30);\r\nwrite_reg(par, 0xED, 0x64, 0x03, 0X12, 0X81);\r\nwrite_reg(par, 0xE8, 0x85, 0x00, 0x78);\r\nwrite_reg(par, 0xCB, 0x39, 0x2C, 0x00, 0x34, 0x02);\r\nwrite_reg(par, 0xF7, 0x20);\r\nwrite_reg(par, 0xEA, 0x00, 0x00);\r\nwrite_reg(par, 0xC0, 0x23);\r\nwrite_reg(par, 0xC1, 0x10);\r\nwrite_reg(par, 0xC5, 0x3e, 0x28);\r\nwrite_reg(par, 0xC7, 0x86);\r\nwrite_reg(par, MIPI_DCS_SET_PIXEL_FORMAT, 0x55);\r\nwrite_reg(par, 0xB1, 0x00, 0x18);\r\nwrite_reg(par, 0xB6, 0x08, 0x82, 0x27);\r\nwrite_reg(par, 0xF2, 0x00);\r\nwrite_reg(par, MIPI_DCS_SET_GAMMA_CURVE, 0x01);\r\nwrite_reg(par, 0xE0,\r\n0x0F, 0x31, 0x2B, 0x0C, 0x0E, 0x08, 0x4E, 0xF1,\r\n0x37, 0x07, 0x10, 0x03, 0x0E, 0x09, 0x00);\r\nwrite_reg(par, 0xE1,\r\n0x00, 0x0E, 0x14, 0x03, 0x11, 0x07, 0x31, 0xC1,\r\n0x48, 0x08, 0x0F, 0x0C, 0x31, 0x36, 0x0F);\r\nwrite_reg(par, MIPI_DCS_EXIT_SLEEP_MODE);\r\nmdelay(120);\r\nwrite_reg(par, MIPI_DCS_SET_DISPLAY_ON);\r\nreturn 0;\r\n}\r\nstatic void set_addr_win(struct fbtft_par *par, int xs, int ys, int xe, int ye)\r\n{\r\nwrite_reg(par, MIPI_DCS_SET_COLUMN_ADDRESS,\r\nxs >> 8, xs & 0xFF, xe >> 8, xe & 0xFF);\r\nwrite_reg(par, MIPI_DCS_SET_PAGE_ADDRESS,\r\nys >> 8, ys & 0xFF, ye >> 8, ye & 0xFF);\r\nwrite_reg(par, MIPI_DCS_WRITE_MEMORY_START);\r\n}\r\nstatic int set_var(struct fbtft_par *par)\r\n{\r\nu8 val;\r\nswitch (par->info->var.rotate) {\r\ncase 270:\r\nval = ILI9340_MADCTL_MV;\r\nbreak;\r\ncase 180:\r\nval = ILI9340_MADCTL_MY;\r\nbreak;\r\ncase 90:\r\nval = ILI9340_MADCTL_MV | ILI9340_MADCTL_MY | ILI9340_MADCTL_MX;\r\nbreak;\r\ndefault:\r\nval = ILI9340_MADCTL_MX;\r\nbreak;\r\n}\r\nwrite_reg(par, MIPI_DCS_SET_ADDRESS_MODE, val | (par->bgr << 3));\r\nreturn 0;\r\n}
