library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.NUMERIC_STD.all;

entity VerifyLeds is
	port(keys  :  in std_logic_vector(3 downto 0);
		  sw    :  in std_logic_vector(4 downto 0);
		  leds  :  out std_logic_vector(6 downto 0);
		  ledr  :  out std_logic_vector(4 downto 0));
end VerifyLeds;

architecture RTL of VerifyLeds is
begin
	process(keys, sw)
	begin
		leds(0)  <=  not keys(0);
		leds(2)  <=  not keys(1);
		leds(4)  <=  not keys(2);
		leds(6)  <=  not keys(3);
		
		ledr(0)  <=  sw(0);
		ledr(1)  <=  sw(1);
		ledr(2)  <=  sw(2);
		ledr(3)  <=  sw(3);
		ledr(4)  <=  sw(4);
	end process;
end RTL;