Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,16
design__inferred_latch__count,0
design__instance__count,2053
design__instance__area,251449
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,62
design__max_fanout_violation__count__corner:min_ss_100C_1v60,15
design__max_cap_violation__count__corner:min_ss_100C_1v60,1
power__internal__total,41872752.0
power__switching__total,0.00025833581457845867
power__leakage__total,0.00002086291897285264
power__total,41872752.0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.31226910829881743
clock__skew__worst_setup__corner:min_ss_100C_1v60,-0.21226909719658688
timing__hold__ws__corner:min_ss_100C_1v60,0.9506623535241089
timing__setup__ws__corner:min_ss_100C_1v60,0.05668510266066066
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.950662
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,0.066112
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count,73
design__max_fanout_violation__count,15
design__max_cap_violation__count,1
clock__skew__worst_hold,-0.31226910829881743
clock__skew__worst_setup,-0.2541080751074779
timing__hold__ws,0.9506623535241089
timing__setup__ws,-0.10036682879994102
timing__hold__tns,0.0
timing__setup__tns,-0.5405824829672354
timing__hold__wns,0
timing__setup__wns,-0.10036682879994102
timing__hold_vio__count,0
timing__hold_r2r__ws,0.950662
timing__hold_r2r_vio__count,0
timing__setup_vio__count,16
timing__setup_r2r__ws,-0.100367
timing__setup_r2r_vio__count,3
design__die__bbox,0.0 0.0 550.0 750.0
design__core__bbox,5.52 10.88 544.18 737.12
design__io,70
design__die__area,412500
design__core__area,391196
design__instance__count__stdcell,2051
design__instance__area__stdcell,4417.99
design__instance__count__macros,2
design__instance__area__macros,247031
design__instance__utilization,0.642768
design__instance__utilization__stdcell,0.0306452
design__instance__count__class:macro,2
design__instance__count__class:inverter,26
design__instance__count__class:sequential_cell,25
design__instance__count__class:multi_input_combinational_cell,35
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,10199
design__instance__count__class:tap_cell,1530
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count,0
floorplan__design__io,68
design__io__hpwl,11722911
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,15
design__max_cap_violation__count__corner:nom_tt_025C_1v80,1
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.196169
clock__skew__worst_setup__corner:nom_tt_025C_1v80,-0.0961692
timing__hold__ws__corner:nom_tt_025C_1v80,0.458968
timing__setup__ws__corner:nom_tt_025C_1v80,1.3836
timing__hold__tns__corner:nom_tt_025C_1v80,0
timing__setup__tns__corner:nom_tt_025C_1v80,0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.458968
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,1.40984
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,25167.6
design__violations,0
design__instance__count__class:timing_repair_buffer,92
design__instance__count__class:clock_buffer,7
design__instance__count__class:clock_inverter,1
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
design__instance__count__class:antenna_cell,335
antenna_diodes_count,2
route__net,267
route__net__special,2
route__drc_errors__iter:1,42
route__wirelength__iter:1,31386
route__drc_errors__iter:2,20
route__wirelength__iter:2,31332
route__drc_errors__iter:3,12
route__wirelength__iter:3,31325
route__drc_errors__iter:4,0
route__wirelength__iter:4,31318
route__drc_errors,0
route__wirelength,31318
route__vias,1861
route__vias__singlecut,1861
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,743.84
timing__unannotated_net__count__corner:min_ss_100C_1v60,5
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,66
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,15
design__max_cap_violation__count__corner:nom_ss_100C_1v60,1
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.33631365311236044
clock__skew__worst_setup__corner:nom_ss_100C_1v60,-0.2363136420101299
timing__hold__ws__corner:nom_ss_100C_1v60,0.9600988054110939
timing__setup__ws__corner:nom_ss_100C_1v60,-0.044372951013961166
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-0.12495760335704807
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-0.044372951013961166
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.960099
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,4
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-0.044373
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,1
timing__unannotated_net__count__corner:nom_ss_100C_1v60,5
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,73
design__max_fanout_violation__count__corner:max_ss_100C_1v60,15
design__max_cap_violation__count__corner:max_ss_100C_1v60,1
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.35410808620970846
clock__skew__worst_setup__corner:max_ss_100C_1v60,-0.2541080751074779
timing__hold__ws__corner:max_ss_100C_1v60,0.9712125822911207
timing__setup__ws__corner:max_ss_100C_1v60,-0.10036682879994102
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-0.5405824829672354
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-0.10036682879994102
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.971213
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,12
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-0.100367
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,2
timing__unannotated_net__count__corner:max_ss_100C_1v60,5
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count,5
timing__unannotated_net_filtered__count,0
