Logfile for Reveal Analyzer
Version: Diamond 3.12.1.454
Platform: Windows8 64bit
Filename: C:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/reveal_debug.log
First created: Thu 10. Aug 11:55:45 2023
[11:55:52] runProject on device [1. LCMXO2-1200HC] using C:/Users/sek529/Github/POP_timing_FPGA/POP_timer_analyser.rva [POP_timer_Reveal.rvl]
[11:55:52] Connecting cableserver to run Reveal debugger....
[11:55:52] @Connect
[11:55:52] @SetSharableApplications,2,Reveal,Mico
[11:55:55] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[11:55:55] @LockCable
[11:55:55] @GetServerStatus
[11:55:55] @Read
[11:55:55] @SetTargetDevice,0
[11:55:55] Connecting core0....
[11:55:55] @ShiftIR,8,0,ER1
[11:55:55] @ShiftDR,21,0,data (select core0)
[11:55:55] @ShiftIR,8,0,ER2
[11:55:55] Configuring core0....
[11:55:55] @JumpState,RUN_TEST_IDLE
[11:55:55] @JumpState,RUN_TEST_IDLE
[11:55:55] @JumpState,RUN_TEST_IDLE
[11:55:55] @ShiftIR,8,0,NOP
[11:55:55] @JumpState,RUN_TEST_IDLE
[11:55:55] @ShiftIR,8,0,ER2
[11:55:55] @Set Odd Parity readback
[11:55:55] @Set Odd Parity
[11:55:55] @Set LA Start/Stop readback
[11:55:55] @Set LA Start/Stop 
[11:55:55] #Reveal IP Version = 1_6_042617
[11:55:55] @Get Pattern
[11:55:55] #pattern readout = a5a5
[11:55:55] pattern readout passed!
[11:55:55] @Get Tracy Signature
[11:55:55] @Get Tracy Signature
[11:55:55] #signature from core0 = 504675604
[11:55:55] signature from core0 passed!
[11:55:55] @Set Opcode Value
[11:55:55] @Set Mask Value
[11:55:55] @Set Opcode Value
[11:55:55] @Set Mask Value
[11:55:55] @Set Then Num
[11:55:55] @Set NEXT THEN
[11:55:55] @Set Cnt Cntg
[11:55:55] @Set Event Count
[11:55:55] @Set Event Count
[11:55:55] @Get BurstWrite CRC
[11:55:55] @Set Truth Tbl Addr Cnter Init
[11:55:55] @Set Truth Table Prog
[11:55:55] Configuring in burst mode....
[11:55:55] @Get BurstWrite CRC
[11:55:55] @Enable TE Trig
[11:55:55] @Enable Trig Output OR All readback
[11:55:55] @Enable Trig Output OR All
[11:55:55] @Set Pre-Trig Sample
[11:55:55] @Set Post-Trig Sample
[11:55:55] finished configuration of core0
[11:55:55] Starting all active cores....
[11:55:55] @ShiftIR,8,0,ER1
[11:55:55] @ShiftDR,21,0,data (select active cores)
[11:55:55] @ShiftIR,8,0,ER2
[11:55:55] @Set LA Start cores
[11:55:55] @UnlockCable
[11:55:55] Running all active cores....
[11:55:55] @LockCable
[11:55:55] Polling trigger memory of core0....
[11:55:55] @ShiftIR,8,0,ER1
[11:55:55] @ShiftDR,21,0,data (select core0)
[11:55:55] @ShiftIR,8,0,ER2
[11:55:55] @Get Force Trigger bit
[11:55:55] #TM_CTL_0=3
[11:55:55] @Get Trig Detected Cnt
[11:55:55] #numDetectedTriggers = 0
[11:55:55] @Get Mem Block Full Cnt
[11:55:55] #memFullCnt = 0
[11:55:55] detected 0 triggers of core0
[11:55:55] captured 0 memory blocks of core0
[11:55:55] @UnlockCable
[11:55:56] Running all active cores....
[11:55:56] @LockCable
[11:55:56] Polling trigger memory of core0....
[11:55:56] @ShiftIR,8,0,ER1
[11:55:56] @ShiftDR,21,0,data (select core0)
[11:55:56] @ShiftIR,8,0,ER2
[11:55:56] @Get Force Trigger bit
[11:55:56] #TM_CTL_0=3
[11:55:56] @Get Trig Detected Cnt
[11:55:56] #numDetectedTriggers = 0
[11:55:56] @Get Mem Block Full Cnt
[11:55:56] #memFullCnt = 0
[11:55:56] detected 0 triggers of core0
[11:55:56] captured 0 memory blocks of core0
[11:55:56] @UnlockCable
[11:55:57] Running all active cores....
[11:55:57] @LockCable
[11:55:57] Polling trigger memory of core0....
[11:55:57] @ShiftIR,8,0,ER1
[11:55:57] @ShiftDR,21,0,data (select core0)
[11:55:57] @ShiftIR,8,0,ER2
[11:55:57] @Get Force Trigger bit
[11:55:57] #TM_CTL_0=3
[11:55:57] @Get Trig Detected Cnt
[11:55:57] #numDetectedTriggers = 0
[11:55:57] @Get Mem Block Full Cnt
[11:55:57] #memFullCnt = 0
[11:55:57] detected 0 triggers of core0
[11:55:57] captured 0 memory blocks of core0
[11:55:57] @UnlockCable
[11:55:58] Running all active cores....
[11:55:58] @LockCable
[11:55:58] Polling trigger memory of core0....
[11:55:58] @ShiftIR,8,0,ER1
[11:55:58] @ShiftDR,21,0,data (select core0)
[11:55:58] @ShiftIR,8,0,ER2
[11:55:58] @Get Force Trigger bit
[11:55:58] #TM_CTL_0=3
[11:55:58] @Get Trig Detected Cnt
[11:55:58] #numDetectedTriggers = 0
[11:55:58] @Get Mem Block Full Cnt
[11:55:58] #memFullCnt = 0
[11:55:58] detected 0 triggers of core0
[11:55:58] captured 0 memory blocks of core0
[11:55:58] @UnlockCable
[11:55:59] Running all active cores....
[11:55:59] @LockCable
[11:55:59] Polling trigger memory of core0....
[11:55:59] @ShiftIR,8,0,ER1
[11:55:59] @ShiftDR,21,0,data (select core0)
[11:55:59] @ShiftIR,8,0,ER2
[11:55:59] @Get Force Trigger bit
[11:55:59] #TM_CTL_0=3
[11:55:59] @Get Trig Detected Cnt
[11:55:59] #numDetectedTriggers = 0
[11:55:59] @Get Mem Block Full Cnt
[11:55:59] #memFullCnt = 0
[11:55:59] detected 0 triggers of core0
[11:55:59] captured 0 memory blocks of core0
[11:55:59] @UnlockCable
[11:56:00] Running all active cores....
[11:56:00] @LockCable
[11:56:00] Polling trigger memory of core0....
[11:56:00] @ShiftIR,8,0,ER1
[11:56:00] @ShiftDR,21,0,data (select core0)
[11:56:00] @ShiftIR,8,0,ER2
[11:56:00] @Get Force Trigger bit
[11:56:00] #TM_CTL_0=3
[11:56:00] @Get Trig Detected Cnt
[11:56:00] #numDetectedTriggers = 0
[11:56:00] @Get Mem Block Full Cnt
[11:56:00] #memFullCnt = 0
[11:56:00] detected 0 triggers of core0
[11:56:00] captured 0 memory blocks of core0
[11:56:00] @UnlockCable
[11:56:01] Running all active cores....
[11:56:01] @LockCable
[11:56:01] Polling trigger memory of core0....
[11:56:01] @ShiftIR,8,0,ER1
[11:56:01] @ShiftDR,21,0,data (select core0)
[11:56:01] @ShiftIR,8,0,ER2
[11:56:01] @Get Force Trigger bit
[11:56:01] #TM_CTL_0=3
[11:56:01] @Get Trig Detected Cnt
[11:56:01] #numDetectedTriggers = 0
[11:56:01] @Get Mem Block Full Cnt
[11:56:01] #memFullCnt = 0
[11:56:01] detected 0 triggers of core0
[11:56:01] captured 0 memory blocks of core0
[11:56:01] @UnlockCable
[11:56:02] Running all active cores....
[11:56:02] @LockCable
[11:56:02] Polling trigger memory of core0....
[11:56:02] @ShiftIR,8,0,ER1
[11:56:02] @ShiftDR,21,0,data (select core0)
[11:56:02] @ShiftIR,8,0,ER2
[11:56:02] @Get Force Trigger bit
[11:56:02] #TM_CTL_0=3
[11:56:02] @Get Trig Detected Cnt
[11:56:02] #numDetectedTriggers = 0
[11:56:02] @Get Mem Block Full Cnt
[11:56:02] #memFullCnt = 0
[11:56:02] detected 0 triggers of core0
[11:56:02] captured 0 memory blocks of core0
[11:56:02] @UnlockCable
[11:56:03] Running all active cores....
[11:56:03] @LockCable
[11:56:03] Polling trigger memory of core0....
[11:56:03] @ShiftIR,8,0,ER1
[11:56:03] @ShiftDR,21,0,data (select core0)
[11:56:03] @ShiftIR,8,0,ER2
[11:56:03] @Get Force Trigger bit
[11:56:03] #TM_CTL_0=3
[11:56:03] @Get Trig Detected Cnt
[11:56:03] #numDetectedTriggers = 0
[11:56:03] @Get Mem Block Full Cnt
[11:56:03] #memFullCnt = 0
[11:56:03] detected 0 triggers of core0
[11:56:03] captured 0 memory blocks of core0
[11:56:03] @UnlockCable
[11:56:04] Running all active cores....
[11:56:04] @LockCable
[11:56:04] Polling trigger memory of core0....
[11:56:04] @ShiftIR,8,0,ER1
[11:56:04] @ShiftDR,21,0,data (select core0)
[11:56:04] @ShiftIR,8,0,ER2
[11:56:04] @Get Force Trigger bit
[11:56:04] #TM_CTL_0=3
[11:56:04] @Get Trig Detected Cnt
[11:56:04] #numDetectedTriggers = 0
[11:56:04] @Get Mem Block Full Cnt
[11:56:04] #memFullCnt = 0
[11:56:04] detected 0 triggers of core0
[11:56:04] captured 0 memory blocks of core0
[11:56:04] @UnlockCable
[11:56:05] Running all active cores....
[11:56:05] @LockCable
[11:56:05] Polling trigger memory of core0....
[11:56:05] @ShiftIR,8,0,ER1
[11:56:05] @ShiftDR,21,0,data (select core0)
[11:56:05] @ShiftIR,8,0,ER2
[11:56:05] @Get Force Trigger bit
[11:56:05] #TM_CTL_0=3
[11:56:05] @Get Trig Detected Cnt
[11:56:05] #numDetectedTriggers = 0
[11:56:05] @Get Mem Block Full Cnt
[11:56:05] #memFullCnt = 0
[11:56:05] detected 0 triggers of core0
[11:56:05] captured 0 memory blocks of core0
[11:56:05] @UnlockCable
[11:56:06] Running all active cores....
[11:56:06] @LockCable
[11:56:06] Polling trigger memory of core0....
[11:56:06] @ShiftIR,8,0,ER1
[11:56:06] @ShiftDR,21,0,data (select core0)
[11:56:06] @ShiftIR,8,0,ER2
[11:56:06] @Get Force Trigger bit
[11:56:06] #TM_CTL_0=3
[11:56:06] @Get Trig Detected Cnt
[11:56:06] #numDetectedTriggers = 0
[11:56:06] @Get Mem Block Full Cnt
[11:56:06] #memFullCnt = 0
[11:56:06] detected 0 triggers of core0
[11:56:06] captured 0 memory blocks of core0
[11:56:06] @UnlockCable
[11:56:07] Running all active cores....
[11:56:07] @LockCable
[11:56:07] Polling trigger memory of core0....
[11:56:07] @ShiftIR,8,0,ER1
[11:56:07] @ShiftDR,21,0,data (select core0)
[11:56:07] @ShiftIR,8,0,ER2
[11:56:07] @Get Force Trigger bit
[11:56:07] #TM_CTL_0=3
[11:56:07] @Get Trig Detected Cnt
[11:56:07] #numDetectedTriggers = 0
[11:56:07] @Get Mem Block Full Cnt
[11:56:07] #memFullCnt = 0
[11:56:07] detected 0 triggers of core0
[11:56:07] captured 0 memory blocks of core0
[11:56:07] @UnlockCable
[11:56:08] Running all active cores....
[11:56:08] @LockCable
[11:56:08] Polling trigger memory of core0....
[11:56:08] @ShiftIR,8,0,ER1
[11:56:08] @ShiftDR,21,0,data (select core0)
[11:56:08] @ShiftIR,8,0,ER2
[11:56:08] @Get Force Trigger bit
[11:56:08] #TM_CTL_0=3
[11:56:08] @Get Trig Detected Cnt
[11:56:08] #numDetectedTriggers = 0
[11:56:08] @Get Mem Block Full Cnt
[11:56:08] #memFullCnt = 0
[11:56:08] detected 0 triggers of core0
[11:56:08] captured 0 memory blocks of core0
[11:56:08] @UnlockCable
[11:56:09] Running all active cores....
[11:56:09] @LockCable
[11:56:09] Polling trigger memory of core0....
[11:56:09] @ShiftIR,8,0,ER1
[11:56:09] @ShiftDR,21,0,data (select core0)
[11:56:09] @ShiftIR,8,0,ER2
[11:56:09] @Get Force Trigger bit
[11:56:09] #TM_CTL_0=3
[11:56:09] User has manually triggered core0!
[11:56:10] @set Force Trigger bit
[11:56:10] @set Force Trigger bit
[11:56:10] @Get Trig Detected Cnt
[11:56:10] #numDetectedTriggers = 1
[11:56:10] @Get Mem Block Full Cnt
[11:56:10] #memFullCnt = 1
[11:56:10] Downloading trigger memory of core0....
[11:56:10] @Is LA Armed
[11:56:10] @Set LA Start/Stop readback
[11:56:10] @Set LA Start/Stop 
[11:56:10] @Set LA Start/Stop readback
[11:56:10] @Set LA Start/Stop 
[11:56:10] @Get Trig Detected Cnt
[11:56:10] #numDetectedTriggers = 1
[11:56:10] @Get Mem Block Full Cnt
[11:56:10] #memFullCnt = 1
[11:56:10] @Get Last Addr Written
[11:56:10] #lastAddrWritten = 4
[11:56:10] @Get Multiple Trig Enbl
[11:56:10] #traceWidth=32, userSelectedTriggers=1, numTrigEnable=1
[11:56:10] @Get BurstRead CRC
[11:56:10] @Set Trace Mem Cnter Init
[11:56:10] Uploading in burst mode....
[11:56:10] @ShiftDR,512,1,data (burst read)
[11:56:10] @GetTDO,data,512
[11:56:10] @Get BurstRead CRC
[11:56:10] @Get BurstRead CRC
[11:56:10] @Get Pre-Trig Sample Num
[11:56:10] @Get Post-Trig Sample Num
[11:56:10] @Get Pre-Trig Samples Captured
[11:56:10] @Get Trig Ptr
[11:56:10] #trigPtr = 2
[11:56:10] #dataSize=4, numRead=16, trace_out=16
[11:56:10] #trig0={blockPosition:0,triggerPosition:8}
[11:56:10] finished download trigger memory of core0
[11:56:10] @UnlockCable
[11:56:10] @ReleaseCablePort
[11:56:10] @Disconnect
[11:56:10] All messages logged in file C:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/reveal_debug.log
Last closed: Thu 10. Aug 11:56:21 2023
