Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Mon Apr 15 12:01:01 2019
| Host         : alan running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     17.907        0.000                      0                   15        0.237        0.000                      0                   15        9.500        0.000                       0                     7  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        17.907        0.000                      0                   15        0.237        0.000                      0                   15        9.500        0.000                       0                     7  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       17.907ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.907ns  (required time - arrival time)
  Source:                 design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 0.766ns (35.853%)  route 1.370ns (64.147%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.166ns = ( 23.166 - 20.000 ) 
    Source Clock Delay      (SCD):    3.540ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_1_IBUF_inst/O
                         net (fo=7, routed)           2.048     3.540    design_1_i/maquinaRefri_1/U0/DATAPATH/tot/clk
    SLICE_X42Y32         FDRE                                         r  design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518     4.058 r  design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[0]/Q
                         net (fo=5, routed)           0.695     4.753    design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg__0[0]
    SLICE_X42Y32         LUT4 (Prop_lut4_I2_O)        0.124     4.877 r  design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ[3]_i_3/O
                         net (fo=1, routed)           0.675     5.552    design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ[3]_i_3_n_0
    SLICE_X42Y32         LUT5 (Prop_lut5_I0_O)        0.124     5.676 r  design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ[3]_i_2/O
                         net (fo=1, routed)           0.000     5.676    design_1_i/maquinaRefri_1/U0/DATAPATH/tot/plusOp[3]
    SLICE_X42Y32         FDRE                                         r  design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_1 (IN)
                         net (fo=0)                   0.000    20.000    clk_1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_1_IBUF_inst/O
                         net (fo=7, routed)           1.745    23.166    design_1_i/maquinaRefri_1/U0/DATAPATH/tot/clk
    SLICE_X42Y32         FDRE                                         r  design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[3]/C
                         clock pessimism              0.374    23.540    
                         clock uncertainty           -0.035    23.504    
    SLICE_X42Y32         FDRE (Setup_fdre_C_D)        0.079    23.583    design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[3]
  -------------------------------------------------------------------
                         required time                         23.583    
                         arrival time                          -5.676    
  -------------------------------------------------------------------
                         slack                                 17.907    

Slack (MET) :             17.956ns  (required time - arrival time)
  Source:                 design_1_i/maquinaRefri_1/U0/FSM_CTRL/FSM_sequential_estado_atual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.422ns  (logic 0.580ns (40.797%)  route 0.842ns (59.203%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.166ns = ( 23.166 - 20.000 ) 
    Source Clock Delay      (SCD):    3.537ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_1_IBUF_inst/O
                         net (fo=7, routed)           2.045     3.537    design_1_i/maquinaRefri_1/U0/FSM_CTRL/clk
    SLICE_X43Y33         FDCE                                         r  design_1_i/maquinaRefri_1/U0/FSM_CTRL/FSM_sequential_estado_atual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.456     3.993 f  design_1_i/maquinaRefri_1/U0/FSM_CTRL/FSM_sequential_estado_atual_reg[1]/Q
                         net (fo=6, routed)           0.493     4.486    design_1_i/maquinaRefri_1/U0/FSM_CTRL/estado_atual[1]
    SLICE_X42Y33         LUT3 (Prop_lut3_I0_O)        0.124     4.610 r  design_1_i/maquinaRefri_1/U0/FSM_CTRL/__1/i_/O
                         net (fo=4, routed)           0.348     4.958    design_1_i/maquinaRefri_1/U0/DATAPATH/tot/SR[0]
    SLICE_X42Y32         FDRE                                         r  design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_1 (IN)
                         net (fo=0)                   0.000    20.000    clk_1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_1_IBUF_inst/O
                         net (fo=7, routed)           1.745    23.166    design_1_i/maquinaRefri_1/U0/DATAPATH/tot/clk
    SLICE_X42Y32         FDRE                                         r  design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[0]/C
                         clock pessimism              0.308    23.474    
                         clock uncertainty           -0.035    23.438    
    SLICE_X42Y32         FDRE (Setup_fdre_C_R)       -0.524    22.914    design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[0]
  -------------------------------------------------------------------
                         required time                         22.914    
                         arrival time                          -4.958    
  -------------------------------------------------------------------
                         slack                                 17.956    

Slack (MET) :             17.956ns  (required time - arrival time)
  Source:                 design_1_i/maquinaRefri_1/U0/FSM_CTRL/FSM_sequential_estado_atual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.422ns  (logic 0.580ns (40.797%)  route 0.842ns (59.203%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.166ns = ( 23.166 - 20.000 ) 
    Source Clock Delay      (SCD):    3.537ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_1_IBUF_inst/O
                         net (fo=7, routed)           2.045     3.537    design_1_i/maquinaRefri_1/U0/FSM_CTRL/clk
    SLICE_X43Y33         FDCE                                         r  design_1_i/maquinaRefri_1/U0/FSM_CTRL/FSM_sequential_estado_atual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.456     3.993 f  design_1_i/maquinaRefri_1/U0/FSM_CTRL/FSM_sequential_estado_atual_reg[1]/Q
                         net (fo=6, routed)           0.493     4.486    design_1_i/maquinaRefri_1/U0/FSM_CTRL/estado_atual[1]
    SLICE_X42Y33         LUT3 (Prop_lut3_I0_O)        0.124     4.610 r  design_1_i/maquinaRefri_1/U0/FSM_CTRL/__1/i_/O
                         net (fo=4, routed)           0.348     4.958    design_1_i/maquinaRefri_1/U0/DATAPATH/tot/SR[0]
    SLICE_X42Y32         FDRE                                         r  design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_1 (IN)
                         net (fo=0)                   0.000    20.000    clk_1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_1_IBUF_inst/O
                         net (fo=7, routed)           1.745    23.166    design_1_i/maquinaRefri_1/U0/DATAPATH/tot/clk
    SLICE_X42Y32         FDRE                                         r  design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[1]/C
                         clock pessimism              0.308    23.474    
                         clock uncertainty           -0.035    23.438    
    SLICE_X42Y32         FDRE (Setup_fdre_C_R)       -0.524    22.914    design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[1]
  -------------------------------------------------------------------
                         required time                         22.914    
                         arrival time                          -4.958    
  -------------------------------------------------------------------
                         slack                                 17.956    

Slack (MET) :             17.956ns  (required time - arrival time)
  Source:                 design_1_i/maquinaRefri_1/U0/FSM_CTRL/FSM_sequential_estado_atual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.422ns  (logic 0.580ns (40.797%)  route 0.842ns (59.203%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.166ns = ( 23.166 - 20.000 ) 
    Source Clock Delay      (SCD):    3.537ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_1_IBUF_inst/O
                         net (fo=7, routed)           2.045     3.537    design_1_i/maquinaRefri_1/U0/FSM_CTRL/clk
    SLICE_X43Y33         FDCE                                         r  design_1_i/maquinaRefri_1/U0/FSM_CTRL/FSM_sequential_estado_atual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.456     3.993 f  design_1_i/maquinaRefri_1/U0/FSM_CTRL/FSM_sequential_estado_atual_reg[1]/Q
                         net (fo=6, routed)           0.493     4.486    design_1_i/maquinaRefri_1/U0/FSM_CTRL/estado_atual[1]
    SLICE_X42Y33         LUT3 (Prop_lut3_I0_O)        0.124     4.610 r  design_1_i/maquinaRefri_1/U0/FSM_CTRL/__1/i_/O
                         net (fo=4, routed)           0.348     4.958    design_1_i/maquinaRefri_1/U0/DATAPATH/tot/SR[0]
    SLICE_X42Y32         FDRE                                         r  design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_1 (IN)
                         net (fo=0)                   0.000    20.000    clk_1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_1_IBUF_inst/O
                         net (fo=7, routed)           1.745    23.166    design_1_i/maquinaRefri_1/U0/DATAPATH/tot/clk
    SLICE_X42Y32         FDRE                                         r  design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[2]/C
                         clock pessimism              0.308    23.474    
                         clock uncertainty           -0.035    23.438    
    SLICE_X42Y32         FDRE (Setup_fdre_C_R)       -0.524    22.914    design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[2]
  -------------------------------------------------------------------
                         required time                         22.914    
                         arrival time                          -4.958    
  -------------------------------------------------------------------
                         slack                                 17.956    

Slack (MET) :             17.956ns  (required time - arrival time)
  Source:                 design_1_i/maquinaRefri_1/U0/FSM_CTRL/FSM_sequential_estado_atual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.422ns  (logic 0.580ns (40.797%)  route 0.842ns (59.203%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.166ns = ( 23.166 - 20.000 ) 
    Source Clock Delay      (SCD):    3.537ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_1_IBUF_inst/O
                         net (fo=7, routed)           2.045     3.537    design_1_i/maquinaRefri_1/U0/FSM_CTRL/clk
    SLICE_X43Y33         FDCE                                         r  design_1_i/maquinaRefri_1/U0/FSM_CTRL/FSM_sequential_estado_atual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.456     3.993 f  design_1_i/maquinaRefri_1/U0/FSM_CTRL/FSM_sequential_estado_atual_reg[1]/Q
                         net (fo=6, routed)           0.493     4.486    design_1_i/maquinaRefri_1/U0/FSM_CTRL/estado_atual[1]
    SLICE_X42Y33         LUT3 (Prop_lut3_I0_O)        0.124     4.610 r  design_1_i/maquinaRefri_1/U0/FSM_CTRL/__1/i_/O
                         net (fo=4, routed)           0.348     4.958    design_1_i/maquinaRefri_1/U0/DATAPATH/tot/SR[0]
    SLICE_X42Y32         FDRE                                         r  design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_1 (IN)
                         net (fo=0)                   0.000    20.000    clk_1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_1_IBUF_inst/O
                         net (fo=7, routed)           1.745    23.166    design_1_i/maquinaRefri_1/U0/DATAPATH/tot/clk
    SLICE_X42Y32         FDRE                                         r  design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[3]/C
                         clock pessimism              0.308    23.474    
                         clock uncertainty           -0.035    23.438    
    SLICE_X42Y32         FDRE (Setup_fdre_C_R)       -0.524    22.914    design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[3]
  -------------------------------------------------------------------
                         required time                         22.914    
                         arrival time                          -4.958    
  -------------------------------------------------------------------
                         slack                                 17.956    

Slack (MET) :             17.979ns  (required time - arrival time)
  Source:                 design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/maquinaRefri_1/U0/FSM_CTRL/FSM_sequential_estado_atual_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 0.766ns (39.327%)  route 1.182ns (60.673%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.163ns = ( 23.163 - 20.000 ) 
    Source Clock Delay      (SCD):    3.540ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_1_IBUF_inst/O
                         net (fo=7, routed)           2.048     3.540    design_1_i/maquinaRefri_1/U0/DATAPATH/tot/clk
    SLICE_X42Y32         FDRE                                         r  design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518     4.058 r  design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[2]/Q
                         net (fo=3, routed)           0.683     4.741    design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg__0[2]
    SLICE_X42Y33         LUT3 (Prop_lut3_I2_O)        0.124     4.865 f  design_1_i/maquinaRefri_1/U0/DATAPATH/tot/FSM_sequential_estado_atual[1]_i_2/O
                         net (fo=1, routed)           0.498     5.364    design_1_i/maquinaRefri_1/U0/FSM_CTRL/sQ_reg[0]
    SLICE_X43Y33         LUT5 (Prop_lut5_I3_O)        0.124     5.488 r  design_1_i/maquinaRefri_1/U0/FSM_CTRL/__2/FSM_sequential_estado_atual[1]_i_1/O
                         net (fo=1, routed)           0.000     5.488    design_1_i/maquinaRefri_1/U0/FSM_CTRL/__2/FSM_sequential_estado_atual[1]_i_1_n_0
    SLICE_X43Y33         FDCE                                         r  design_1_i/maquinaRefri_1/U0/FSM_CTRL/FSM_sequential_estado_atual_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_1 (IN)
                         net (fo=0)                   0.000    20.000    clk_1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_1_IBUF_inst/O
                         net (fo=7, routed)           1.742    23.163    design_1_i/maquinaRefri_1/U0/FSM_CTRL/clk
    SLICE_X43Y33         FDCE                                         r  design_1_i/maquinaRefri_1/U0/FSM_CTRL/FSM_sequential_estado_atual_reg[1]/C
                         clock pessimism              0.308    23.471    
                         clock uncertainty           -0.035    23.435    
    SLICE_X43Y33         FDCE (Setup_fdce_C_D)        0.031    23.466    design_1_i/maquinaRefri_1/U0/FSM_CTRL/FSM_sequential_estado_atual_reg[1]
  -------------------------------------------------------------------
                         required time                         23.466    
                         arrival time                          -5.488    
  -------------------------------------------------------------------
                         slack                                 17.979    

Slack (MET) :             18.118ns  (required time - arrival time)
  Source:                 design_1_i/maquinaRefri_1/U0/FSM_CTRL/FSM_sequential_estado_atual_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.615ns  (logic 0.580ns (35.908%)  route 1.035ns (64.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.166ns = ( 23.166 - 20.000 ) 
    Source Clock Delay      (SCD):    3.537ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_1_IBUF_inst/O
                         net (fo=7, routed)           2.045     3.537    design_1_i/maquinaRefri_1/U0/FSM_CTRL/clk
    SLICE_X43Y33         FDCE                                         r  design_1_i/maquinaRefri_1/U0/FSM_CTRL/FSM_sequential_estado_atual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.456     3.993 f  design_1_i/maquinaRefri_1/U0/FSM_CTRL/FSM_sequential_estado_atual_reg[0]/Q
                         net (fo=6, routed)           0.704     4.697    design_1_i/maquinaRefri_1/U0/FSM_CTRL/estado_atual[0]
    SLICE_X42Y33         LUT3 (Prop_lut3_I1_O)        0.124     4.821 r  design_1_i/maquinaRefri_1/U0/FSM_CTRL/sQ[3]_i_1/O
                         net (fo=4, routed)           0.331     5.152    design_1_i/maquinaRefri_1/U0/DATAPATH/tot/tot_ld
    SLICE_X42Y32         FDRE                                         r  design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_1 (IN)
                         net (fo=0)                   0.000    20.000    clk_1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_1_IBUF_inst/O
                         net (fo=7, routed)           1.745    23.166    design_1_i/maquinaRefri_1/U0/DATAPATH/tot/clk
    SLICE_X42Y32         FDRE                                         r  design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[0]/C
                         clock pessimism              0.308    23.474    
                         clock uncertainty           -0.035    23.438    
    SLICE_X42Y32         FDRE (Setup_fdre_C_CE)      -0.169    23.269    design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[0]
  -------------------------------------------------------------------
                         required time                         23.269    
                         arrival time                          -5.152    
  -------------------------------------------------------------------
                         slack                                 18.118    

Slack (MET) :             18.118ns  (required time - arrival time)
  Source:                 design_1_i/maquinaRefri_1/U0/FSM_CTRL/FSM_sequential_estado_atual_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.615ns  (logic 0.580ns (35.908%)  route 1.035ns (64.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.166ns = ( 23.166 - 20.000 ) 
    Source Clock Delay      (SCD):    3.537ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_1_IBUF_inst/O
                         net (fo=7, routed)           2.045     3.537    design_1_i/maquinaRefri_1/U0/FSM_CTRL/clk
    SLICE_X43Y33         FDCE                                         r  design_1_i/maquinaRefri_1/U0/FSM_CTRL/FSM_sequential_estado_atual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.456     3.993 f  design_1_i/maquinaRefri_1/U0/FSM_CTRL/FSM_sequential_estado_atual_reg[0]/Q
                         net (fo=6, routed)           0.704     4.697    design_1_i/maquinaRefri_1/U0/FSM_CTRL/estado_atual[0]
    SLICE_X42Y33         LUT3 (Prop_lut3_I1_O)        0.124     4.821 r  design_1_i/maquinaRefri_1/U0/FSM_CTRL/sQ[3]_i_1/O
                         net (fo=4, routed)           0.331     5.152    design_1_i/maquinaRefri_1/U0/DATAPATH/tot/tot_ld
    SLICE_X42Y32         FDRE                                         r  design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_1 (IN)
                         net (fo=0)                   0.000    20.000    clk_1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_1_IBUF_inst/O
                         net (fo=7, routed)           1.745    23.166    design_1_i/maquinaRefri_1/U0/DATAPATH/tot/clk
    SLICE_X42Y32         FDRE                                         r  design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[1]/C
                         clock pessimism              0.308    23.474    
                         clock uncertainty           -0.035    23.438    
    SLICE_X42Y32         FDRE (Setup_fdre_C_CE)      -0.169    23.269    design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[1]
  -------------------------------------------------------------------
                         required time                         23.269    
                         arrival time                          -5.152    
  -------------------------------------------------------------------
                         slack                                 18.118    

Slack (MET) :             18.118ns  (required time - arrival time)
  Source:                 design_1_i/maquinaRefri_1/U0/FSM_CTRL/FSM_sequential_estado_atual_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.615ns  (logic 0.580ns (35.908%)  route 1.035ns (64.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.166ns = ( 23.166 - 20.000 ) 
    Source Clock Delay      (SCD):    3.537ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_1_IBUF_inst/O
                         net (fo=7, routed)           2.045     3.537    design_1_i/maquinaRefri_1/U0/FSM_CTRL/clk
    SLICE_X43Y33         FDCE                                         r  design_1_i/maquinaRefri_1/U0/FSM_CTRL/FSM_sequential_estado_atual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.456     3.993 f  design_1_i/maquinaRefri_1/U0/FSM_CTRL/FSM_sequential_estado_atual_reg[0]/Q
                         net (fo=6, routed)           0.704     4.697    design_1_i/maquinaRefri_1/U0/FSM_CTRL/estado_atual[0]
    SLICE_X42Y33         LUT3 (Prop_lut3_I1_O)        0.124     4.821 r  design_1_i/maquinaRefri_1/U0/FSM_CTRL/sQ[3]_i_1/O
                         net (fo=4, routed)           0.331     5.152    design_1_i/maquinaRefri_1/U0/DATAPATH/tot/tot_ld
    SLICE_X42Y32         FDRE                                         r  design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_1 (IN)
                         net (fo=0)                   0.000    20.000    clk_1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_1_IBUF_inst/O
                         net (fo=7, routed)           1.745    23.166    design_1_i/maquinaRefri_1/U0/DATAPATH/tot/clk
    SLICE_X42Y32         FDRE                                         r  design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[2]/C
                         clock pessimism              0.308    23.474    
                         clock uncertainty           -0.035    23.438    
    SLICE_X42Y32         FDRE (Setup_fdre_C_CE)      -0.169    23.269    design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[2]
  -------------------------------------------------------------------
                         required time                         23.269    
                         arrival time                          -5.152    
  -------------------------------------------------------------------
                         slack                                 18.118    

Slack (MET) :             18.118ns  (required time - arrival time)
  Source:                 design_1_i/maquinaRefri_1/U0/FSM_CTRL/FSM_sequential_estado_atual_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.615ns  (logic 0.580ns (35.908%)  route 1.035ns (64.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.166ns = ( 23.166 - 20.000 ) 
    Source Clock Delay      (SCD):    3.537ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_1_IBUF_inst/O
                         net (fo=7, routed)           2.045     3.537    design_1_i/maquinaRefri_1/U0/FSM_CTRL/clk
    SLICE_X43Y33         FDCE                                         r  design_1_i/maquinaRefri_1/U0/FSM_CTRL/FSM_sequential_estado_atual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.456     3.993 f  design_1_i/maquinaRefri_1/U0/FSM_CTRL/FSM_sequential_estado_atual_reg[0]/Q
                         net (fo=6, routed)           0.704     4.697    design_1_i/maquinaRefri_1/U0/FSM_CTRL/estado_atual[0]
    SLICE_X42Y33         LUT3 (Prop_lut3_I1_O)        0.124     4.821 r  design_1_i/maquinaRefri_1/U0/FSM_CTRL/sQ[3]_i_1/O
                         net (fo=4, routed)           0.331     5.152    design_1_i/maquinaRefri_1/U0/DATAPATH/tot/tot_ld
    SLICE_X42Y32         FDRE                                         r  design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_1 (IN)
                         net (fo=0)                   0.000    20.000    clk_1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_1_IBUF_inst/O
                         net (fo=7, routed)           1.745    23.166    design_1_i/maquinaRefri_1/U0/DATAPATH/tot/clk
    SLICE_X42Y32         FDRE                                         r  design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[3]/C
                         clock pessimism              0.308    23.474    
                         clock uncertainty           -0.035    23.438    
    SLICE_X42Y32         FDRE (Setup_fdre_C_CE)      -0.169    23.269    design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[3]
  -------------------------------------------------------------------
                         required time                         23.269    
                         arrival time                          -5.152    
  -------------------------------------------------------------------
                         slack                                 18.118    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.435ns
    Source Clock Delay      (SCD):    1.101ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_1_IBUF_inst/O
                         net (fo=7, routed)           0.842     1.101    design_1_i/maquinaRefri_1/U0/DATAPATH/tot/clk
    SLICE_X42Y32         FDRE                                         r  design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164     1.265 r  design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[3]/Q
                         net (fo=2, routed)           0.149     1.415    design_1_i/maquinaRefri_1/U0/DATAPATH/tot/Q[0]
    SLICE_X42Y32         LUT5 (Prop_lut5_I4_O)        0.045     1.460 r  design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ[3]_i_2/O
                         net (fo=1, routed)           0.000     1.460    design_1_i/maquinaRefri_1/U0/DATAPATH/tot/plusOp[3]
    SLICE_X42Y32         FDRE                                         r  design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_1_IBUF_inst/O
                         net (fo=7, routed)           0.988     1.435    design_1_i/maquinaRefri_1/U0/DATAPATH/tot/clk
    SLICE_X42Y32         FDRE                                         r  design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[3]/C
                         clock pessimism             -0.334     1.101    
    SLICE_X42Y32         FDRE (Hold_fdre_C_D)         0.121     1.222    design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.460    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.435ns
    Source Clock Delay      (SCD):    1.101ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_1_IBUF_inst/O
                         net (fo=7, routed)           0.842     1.101    design_1_i/maquinaRefri_1/U0/DATAPATH/tot/clk
    SLICE_X42Y32         FDRE                                         r  design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164     1.265 r  design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[1]/Q
                         net (fo=4, routed)           0.175     1.441    design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg__0[1]
    SLICE_X42Y32         LUT4 (Prop_lut4_I3_O)        0.043     1.484 r  design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ[1]_i_1/O
                         net (fo=1, routed)           0.000     1.484    design_1_i/maquinaRefri_1/U0/DATAPATH/tot/plusOp[1]
    SLICE_X42Y32         FDRE                                         r  design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_1_IBUF_inst/O
                         net (fo=7, routed)           0.988     1.435    design_1_i/maquinaRefri_1/U0/DATAPATH/tot/clk
    SLICE_X42Y32         FDRE                                         r  design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[1]/C
                         clock pessimism             -0.334     1.101    
    SLICE_X42Y32         FDRE (Hold_fdre_C_D)         0.133     1.234    design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 design_1_i/maquinaRefri_1/U0/FSM_CTRL/FSM_sequential_estado_atual_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/maquinaRefri_1/U0/FSM_CTRL/FSM_sequential_estado_atual_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.456%)  route 0.156ns (45.544%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.429ns
    Source Clock Delay      (SCD):    1.095ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_1_IBUF_inst/O
                         net (fo=7, routed)           0.836     1.095    design_1_i/maquinaRefri_1/U0/FSM_CTRL/clk
    SLICE_X43Y33         FDCE                                         r  design_1_i/maquinaRefri_1/U0/FSM_CTRL/FSM_sequential_estado_atual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.141     1.236 r  design_1_i/maquinaRefri_1/U0/FSM_CTRL/FSM_sequential_estado_atual_reg[0]/Q
                         net (fo=6, routed)           0.156     1.392    design_1_i/maquinaRefri_1/U0/FSM_CTRL/estado_atual[0]
    SLICE_X43Y33         LUT5 (Prop_lut5_I4_O)        0.045     1.437 r  design_1_i/maquinaRefri_1/U0/FSM_CTRL/__2/FSM_sequential_estado_atual[1]_i_1/O
                         net (fo=1, routed)           0.000     1.437    design_1_i/maquinaRefri_1/U0/FSM_CTRL/__2/FSM_sequential_estado_atual[1]_i_1_n_0
    SLICE_X43Y33         FDCE                                         r  design_1_i/maquinaRefri_1/U0/FSM_CTRL/FSM_sequential_estado_atual_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_1_IBUF_inst/O
                         net (fo=7, routed)           0.982     1.429    design_1_i/maquinaRefri_1/U0/FSM_CTRL/clk
    SLICE_X43Y33         FDCE                                         r  design_1_i/maquinaRefri_1/U0/FSM_CTRL/FSM_sequential_estado_atual_reg[1]/C
                         clock pessimism             -0.334     1.095    
    SLICE_X43Y33         FDCE (Hold_fdce_C_D)         0.092     1.187    design_1_i/maquinaRefri_1/U0/FSM_CTRL/FSM_sequential_estado_atual_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           1.437    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 design_1_i/maquinaRefri_1/U0/FSM_CTRL/FSM_sequential_estado_atual_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/maquinaRefri_1/U0/FSM_CTRL/FSM_sequential_estado_atual_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.791%)  route 0.188ns (50.209%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.429ns
    Source Clock Delay      (SCD):    1.095ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_1_IBUF_inst/O
                         net (fo=7, routed)           0.836     1.095    design_1_i/maquinaRefri_1/U0/FSM_CTRL/clk
    SLICE_X43Y33         FDCE                                         r  design_1_i/maquinaRefri_1/U0/FSM_CTRL/FSM_sequential_estado_atual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.141     1.236 r  design_1_i/maquinaRefri_1/U0/FSM_CTRL/FSM_sequential_estado_atual_reg[0]/Q
                         net (fo=6, routed)           0.188     1.424    design_1_i/maquinaRefri_1/U0/FSM_CTRL/estado_atual[0]
    SLICE_X43Y33         LUT4 (Prop_lut4_I3_O)        0.045     1.469 r  design_1_i/maquinaRefri_1/U0/FSM_CTRL/__2/FSM_sequential_estado_atual[2]_i_1/O
                         net (fo=1, routed)           0.000     1.469    design_1_i/maquinaRefri_1/U0/FSM_CTRL/__2/FSM_sequential_estado_atual[2]_i_1_n_0
    SLICE_X43Y33         FDCE                                         r  design_1_i/maquinaRefri_1/U0/FSM_CTRL/FSM_sequential_estado_atual_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_1_IBUF_inst/O
                         net (fo=7, routed)           0.982     1.429    design_1_i/maquinaRefri_1/U0/FSM_CTRL/clk
    SLICE_X43Y33         FDCE                                         r  design_1_i/maquinaRefri_1/U0/FSM_CTRL/FSM_sequential_estado_atual_reg[2]/C
                         clock pessimism             -0.334     1.095    
    SLICE_X43Y33         FDCE (Hold_fdce_C_D)         0.092     1.187    design_1_i/maquinaRefri_1/U0/FSM_CTRL/FSM_sequential_estado_atual_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 design_1_i/maquinaRefri_1/U0/FSM_CTRL/FSM_sequential_estado_atual_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/maquinaRefri_1/U0/FSM_CTRL/FSM_sequential_estado_atual_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.409%)  route 0.190ns (50.591%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.429ns
    Source Clock Delay      (SCD):    1.095ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_1_IBUF_inst/O
                         net (fo=7, routed)           0.836     1.095    design_1_i/maquinaRefri_1/U0/FSM_CTRL/clk
    SLICE_X43Y33         FDCE                                         r  design_1_i/maquinaRefri_1/U0/FSM_CTRL/FSM_sequential_estado_atual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.141     1.236 f  design_1_i/maquinaRefri_1/U0/FSM_CTRL/FSM_sequential_estado_atual_reg[0]/Q
                         net (fo=6, routed)           0.190     1.427    design_1_i/maquinaRefri_1/U0/FSM_CTRL/estado_atual[0]
    SLICE_X43Y33         LUT4 (Prop_lut4_I3_O)        0.045     1.472 r  design_1_i/maquinaRefri_1/U0/FSM_CTRL/__2/FSM_sequential_estado_atual[0]_i_1/O
                         net (fo=1, routed)           0.000     1.472    design_1_i/maquinaRefri_1/U0/FSM_CTRL/__2/FSM_sequential_estado_atual[0]_i_1_n_0
    SLICE_X43Y33         FDCE                                         r  design_1_i/maquinaRefri_1/U0/FSM_CTRL/FSM_sequential_estado_atual_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_1_IBUF_inst/O
                         net (fo=7, routed)           0.982     1.429    design_1_i/maquinaRefri_1/U0/FSM_CTRL/clk
    SLICE_X43Y33         FDCE                                         r  design_1_i/maquinaRefri_1/U0/FSM_CTRL/FSM_sequential_estado_atual_reg[0]/C
                         clock pessimism             -0.334     1.095    
    SLICE_X43Y33         FDCE (Hold_fdce_C_D)         0.091     1.186    design_1_i/maquinaRefri_1/U0/FSM_CTRL/FSM_sequential_estado_atual_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.315%)  route 0.233ns (52.685%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.435ns
    Source Clock Delay      (SCD):    1.101ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_1_IBUF_inst/O
                         net (fo=7, routed)           0.842     1.101    design_1_i/maquinaRefri_1/U0/DATAPATH/tot/clk
    SLICE_X42Y32         FDRE                                         r  design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164     1.265 r  design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[0]/Q
                         net (fo=5, routed)           0.233     1.498    design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg__0[0]
    SLICE_X42Y32         LUT6 (Prop_lut6_I1_O)        0.045     1.543 r  design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ[2]_i_1/O
                         net (fo=1, routed)           0.000     1.543    design_1_i/maquinaRefri_1/U0/DATAPATH/tot/plusOp[2]
    SLICE_X42Y32         FDRE                                         r  design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_1_IBUF_inst/O
                         net (fo=7, routed)           0.988     1.435    design_1_i/maquinaRefri_1/U0/DATAPATH/tot/clk
    SLICE_X42Y32         FDRE                                         r  design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[2]/C
                         clock pessimism             -0.334     1.101    
    SLICE_X42Y32         FDRE (Hold_fdre_C_D)         0.121     1.222    design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.543    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.209ns (45.020%)  route 0.255ns (54.980%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.435ns
    Source Clock Delay      (SCD):    1.101ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_1_IBUF_inst/O
                         net (fo=7, routed)           0.842     1.101    design_1_i/maquinaRefri_1/U0/DATAPATH/tot/clk
    SLICE_X42Y32         FDRE                                         r  design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164     1.265 r  design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[0]/Q
                         net (fo=5, routed)           0.255     1.521    design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg__0[0]
    SLICE_X42Y32         LUT2 (Prop_lut2_I0_O)        0.045     1.566 r  design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ[0]_i_1/O
                         net (fo=1, routed)           0.000     1.566    design_1_i/maquinaRefri_1/U0/DATAPATH/tot/plusOp[0]
    SLICE_X42Y32         FDRE                                         r  design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_1_IBUF_inst/O
                         net (fo=7, routed)           0.988     1.435    design_1_i/maquinaRefri_1/U0/DATAPATH/tot/clk
    SLICE_X42Y32         FDRE                                         r  design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[0]/C
                         clock pessimism             -0.334     1.101    
    SLICE_X42Y32         FDRE (Hold_fdre_C_D)         0.121     1.222    design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.566    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 design_1_i/maquinaRefri_1/U0/FSM_CTRL/FSM_sequential_estado_atual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.420%)  route 0.215ns (53.580%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.435ns
    Source Clock Delay      (SCD):    1.095ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_1_IBUF_inst/O
                         net (fo=7, routed)           0.836     1.095    design_1_i/maquinaRefri_1/U0/FSM_CTRL/clk
    SLICE_X43Y33         FDCE                                         r  design_1_i/maquinaRefri_1/U0/FSM_CTRL/FSM_sequential_estado_atual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.141     1.236 f  design_1_i/maquinaRefri_1/U0/FSM_CTRL/FSM_sequential_estado_atual_reg[2]/Q
                         net (fo=5, routed)           0.098     1.335    design_1_i/maquinaRefri_1/U0/FSM_CTRL/estado_atual[2]
    SLICE_X42Y33         LUT3 (Prop_lut3_I2_O)        0.045     1.380 r  design_1_i/maquinaRefri_1/U0/FSM_CTRL/__1/i_/O
                         net (fo=4, routed)           0.116     1.496    design_1_i/maquinaRefri_1/U0/DATAPATH/tot/SR[0]
    SLICE_X42Y32         FDRE                                         r  design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_1_IBUF_inst/O
                         net (fo=7, routed)           0.988     1.435    design_1_i/maquinaRefri_1/U0/DATAPATH/tot/clk
    SLICE_X42Y32         FDRE                                         r  design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[0]/C
                         clock pessimism             -0.303     1.132    
    SLICE_X42Y32         FDRE (Hold_fdre_C_R)         0.009     1.141    design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 design_1_i/maquinaRefri_1/U0/FSM_CTRL/FSM_sequential_estado_atual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.420%)  route 0.215ns (53.580%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.435ns
    Source Clock Delay      (SCD):    1.095ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_1_IBUF_inst/O
                         net (fo=7, routed)           0.836     1.095    design_1_i/maquinaRefri_1/U0/FSM_CTRL/clk
    SLICE_X43Y33         FDCE                                         r  design_1_i/maquinaRefri_1/U0/FSM_CTRL/FSM_sequential_estado_atual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.141     1.236 f  design_1_i/maquinaRefri_1/U0/FSM_CTRL/FSM_sequential_estado_atual_reg[2]/Q
                         net (fo=5, routed)           0.098     1.335    design_1_i/maquinaRefri_1/U0/FSM_CTRL/estado_atual[2]
    SLICE_X42Y33         LUT3 (Prop_lut3_I2_O)        0.045     1.380 r  design_1_i/maquinaRefri_1/U0/FSM_CTRL/__1/i_/O
                         net (fo=4, routed)           0.116     1.496    design_1_i/maquinaRefri_1/U0/DATAPATH/tot/SR[0]
    SLICE_X42Y32         FDRE                                         r  design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_1_IBUF_inst/O
                         net (fo=7, routed)           0.988     1.435    design_1_i/maquinaRefri_1/U0/DATAPATH/tot/clk
    SLICE_X42Y32         FDRE                                         r  design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[1]/C
                         clock pessimism             -0.303     1.132    
    SLICE_X42Y32         FDRE (Hold_fdre_C_R)         0.009     1.141    design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 design_1_i/maquinaRefri_1/U0/FSM_CTRL/FSM_sequential_estado_atual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.420%)  route 0.215ns (53.580%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.435ns
    Source Clock Delay      (SCD):    1.095ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_1_IBUF_inst/O
                         net (fo=7, routed)           0.836     1.095    design_1_i/maquinaRefri_1/U0/FSM_CTRL/clk
    SLICE_X43Y33         FDCE                                         r  design_1_i/maquinaRefri_1/U0/FSM_CTRL/FSM_sequential_estado_atual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.141     1.236 f  design_1_i/maquinaRefri_1/U0/FSM_CTRL/FSM_sequential_estado_atual_reg[2]/Q
                         net (fo=5, routed)           0.098     1.335    design_1_i/maquinaRefri_1/U0/FSM_CTRL/estado_atual[2]
    SLICE_X42Y33         LUT3 (Prop_lut3_I2_O)        0.045     1.380 r  design_1_i/maquinaRefri_1/U0/FSM_CTRL/__1/i_/O
                         net (fo=4, routed)           0.116     1.496    design_1_i/maquinaRefri_1/U0/DATAPATH/tot/SR[0]
    SLICE_X42Y32         FDRE                                         r  design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_1_IBUF_inst/O
                         net (fo=7, routed)           0.988     1.435    design_1_i/maquinaRefri_1/U0/DATAPATH/tot/clk
    SLICE_X42Y32         FDRE                                         r  design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[2]/C
                         clock pessimism             -0.303     1.132    
    SLICE_X42Y32         FDRE (Hold_fdre_C_R)         0.009     1.141    design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.354    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_1 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y32  design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y32  design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y32  design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y32  design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X43Y33  design_1_i/maquinaRefri_1/U0/FSM_CTRL/FSM_sequential_estado_atual_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X43Y33  design_1_i/maquinaRefri_1/U0/FSM_CTRL/FSM_sequential_estado_atual_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X43Y33  design_1_i/maquinaRefri_1/U0/FSM_CTRL/FSM_sequential_estado_atual_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y32  design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y32  design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y32  design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y32  design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y32  design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y32  design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y32  design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y32  design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y33  design_1_i/maquinaRefri_1/U0/FSM_CTRL/FSM_sequential_estado_atual_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y33  design_1_i/maquinaRefri_1/U0/FSM_CTRL/FSM_sequential_estado_atual_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y32  design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y32  design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y32  design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y32  design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y32  design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y32  design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y32  design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y32  design_1_i/maquinaRefri_1/U0/DATAPATH/tot/sQ_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y33  design_1_i/maquinaRefri_1/U0/FSM_CTRL/FSM_sequential_estado_atual_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y33  design_1_i/maquinaRefri_1/U0/FSM_CTRL/FSM_sequential_estado_atual_reg[0]/C



