

================================================================
== Vivado HLS Report for 'noisy'
================================================================
* Date:           Tue Apr 23 23:55:54 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        noise
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z100ffg900-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.26|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   32|   32|   33|   33|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   16|   16|         1|          -|          -|    16|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 17
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (exitcond)
	2  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_18 (3)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(float* %out_V), !map !12

ST_1: StgValue_19 (4)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @noisy_str) nounwind

ST_1: StgValue_20 (5)  [1/1] 0.00ns  loc: noisy.cpp:8
:2  call void (...)* @_ssdm_op_SpecInterface(float* %out_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_21 (6)  [1/1] 0.00ns  loc: noisy.cpp:9
:3  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_22 (7)  [1/1] 1.59ns  loc: noisy.cpp:14
:4  br label %1


 <State 2>: 6.41ns
ST_2: i (9)  [1/1] 0.00ns
:0  %i = phi i5 [ 0, %0 ], [ %i_1, %._crit_edge ]

ST_2: exitcond (10)  [1/1] 3.31ns  loc: noisy.cpp:14
:1  %exitcond = icmp eq i5 %i, -16

ST_2: empty (11)  [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_2: i_1 (12)  [1/1] 2.33ns  loc: noisy.cpp:14
:3  %i_1 = add i5 %i, 1

ST_2: StgValue_27 (13)  [1/1] 0.00ns  loc: noisy.cpp:14
:4  br i1 %exitcond, label %2, label %._crit_edge

ST_2: state_load_1 (15)  [1/1] 0.00ns  loc: noisy.cpp:15
._crit_edge:0  %state_load_1 = load i32* @state, align 4

ST_2: tmp_3 (16)  [1/1] 0.00ns  loc: noisy.cpp:15
._crit_edge:1  %tmp_3 = shl i32 %state_load_1, 1

ST_2: tmp_4 (17)  [1/1] 0.00ns  loc: noisy.cpp:16 (grouped into LUT with out node storemerge)
._crit_edge:2  %tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %state_load_1, i32 15)

ST_2: tmp_7 (18)  [1/1] 0.00ns  loc: noisy.cpp:16 (grouped into LUT with out node storemerge)
._crit_edge:3  %tmp_7 = xor i32 %tmp_3, 69643

ST_2: storemerge (19)  [1/1] 2.07ns  loc: noisy.cpp:16 (out node of the LUT)
._crit_edge:4  %storemerge = select i1 %tmp_4, i32 %tmp_7, i32 %tmp_3

ST_2: StgValue_33 (20)  [1/1] 0.00ns  loc: noisy.cpp:15
._crit_edge:5  store i32 %storemerge, i32* @state, align 4

ST_2: StgValue_34 (21)  [1/1] 0.00ns  loc: noisy.cpp:14
._crit_edge:6  br label %1

ST_2: state_load (23)  [1/1] 0.00ns  loc: noisy.cpp:19
:0  %state_load = load i32* @state, align 4

ST_2: tmp (24)  [6/6] 6.41ns  loc: noisy.cpp:19
:1  %tmp = uitofp i32 %state_load to float


 <State 3>: 6.41ns
ST_3: tmp (24)  [5/6] 6.41ns  loc: noisy.cpp:19
:1  %tmp = uitofp i32 %state_load to float


 <State 4>: 6.41ns
ST_4: tmp (24)  [4/6] 6.41ns  loc: noisy.cpp:19
:1  %tmp = uitofp i32 %state_load to float


 <State 5>: 6.41ns
ST_5: tmp (24)  [3/6] 6.41ns  loc: noisy.cpp:19
:1  %tmp = uitofp i32 %state_load to float


 <State 6>: 6.41ns
ST_6: tmp (24)  [2/6] 6.41ns  loc: noisy.cpp:19
:1  %tmp = uitofp i32 %state_load to float


 <State 7>: 6.41ns
ST_7: tmp (24)  [1/6] 6.41ns  loc: noisy.cpp:19
:1  %tmp = uitofp i32 %state_load to float


 <State 8>: 7.26ns
ST_8: tmp_1 (25)  [5/5] 7.26ns  loc: noisy.cpp:19
:2  %tmp_1 = fadd float %tmp, -3.276800e+04


 <State 9>: 7.26ns
ST_9: tmp_1 (25)  [4/5] 7.26ns  loc: noisy.cpp:19
:2  %tmp_1 = fadd float %tmp, -3.276800e+04


 <State 10>: 7.26ns
ST_10: tmp_1 (25)  [3/5] 7.26ns  loc: noisy.cpp:19
:2  %tmp_1 = fadd float %tmp, -3.276800e+04


 <State 11>: 7.26ns
ST_11: tmp_1 (25)  [2/5] 7.26ns  loc: noisy.cpp:19
:2  %tmp_1 = fadd float %tmp, -3.276800e+04


 <State 12>: 7.26ns
ST_12: tmp_1 (25)  [1/5] 7.26ns  loc: noisy.cpp:19
:2  %tmp_1 = fadd float %tmp, -3.276800e+04


 <State 13>: 5.70ns
ST_13: f (26)  [4/4] 5.70ns  loc: noisy.cpp:19
:3  %f = fmul float %tmp_1, 0x3F00000000000000


 <State 14>: 5.70ns
ST_14: f (26)  [3/4] 5.70ns  loc: noisy.cpp:19
:3  %f = fmul float %tmp_1, 0x3F00000000000000


 <State 15>: 5.70ns
ST_15: f (26)  [2/4] 5.70ns  loc: noisy.cpp:19
:3  %f = fmul float %tmp_1, 0x3F00000000000000


 <State 16>: 5.70ns
ST_16: f (26)  [1/4] 5.70ns  loc: noisy.cpp:19
:3  %f = fmul float %tmp_1, 0x3F00000000000000

ST_16: StgValue_51 (27)  [2/2] 0.00ns  loc: noisy.cpp:20
:4  call void @_ssdm_op_Write.axis.volatile.floatP(float* %out_V, float %f)


 <State 17>: 0.00ns
ST_17: StgValue_52 (27)  [1/2] 0.00ns  loc: noisy.cpp:20
:4  call void @_ssdm_op_Write.axis.volatile.floatP(float* %out_V, float %f)

ST_17: StgValue_53 (28)  [1/1] 0.00ns  loc: noisy.cpp:21
:5  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', noisy.cpp:14) [9]  (1.59 ns)

 <State 2>: 6.41ns
The critical path consists of the following:
	'load' operation ('state_load', noisy.cpp:19) on static variable 'state' [23]  (0 ns)
	'uitofp' operation ('tmp', noisy.cpp:19) [24]  (6.41 ns)

 <State 3>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('tmp', noisy.cpp:19) [24]  (6.41 ns)

 <State 4>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('tmp', noisy.cpp:19) [24]  (6.41 ns)

 <State 5>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('tmp', noisy.cpp:19) [24]  (6.41 ns)

 <State 6>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('tmp', noisy.cpp:19) [24]  (6.41 ns)

 <State 7>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('tmp', noisy.cpp:19) [24]  (6.41 ns)

 <State 8>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_1', noisy.cpp:19) [25]  (7.26 ns)

 <State 9>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_1', noisy.cpp:19) [25]  (7.26 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_1', noisy.cpp:19) [25]  (7.26 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_1', noisy.cpp:19) [25]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_1', noisy.cpp:19) [25]  (7.26 ns)

 <State 13>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('f', noisy.cpp:19) [26]  (5.7 ns)

 <State 14>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('f', noisy.cpp:19) [26]  (5.7 ns)

 <State 15>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('f', noisy.cpp:19) [26]  (5.7 ns)

 <State 16>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('f', noisy.cpp:19) [26]  (5.7 ns)

 <State 17>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
