Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (win64) Build 5094488 Fri Jun 14 08:59:21 MDT 2024
| Date         : Sat Dec 14 20:40:08 2024
| Host         : MDD-ECE-HHPG853 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file take2_wrapper_control_sets_placed.rpt
| Design       : take2_wrapper
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   146 |
|    Minimum number of control sets                        |   146 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   419 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   146 |
| >= 0 to < 4        |    22 |
| >= 4 to < 6        |    34 |
| >= 6 to < 8        |     8 |
| >= 8 to < 10       |    31 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     0 |
| >= 16              |    44 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             330 |          113 |
| No           | No                    | Yes                    |              34 |           10 |
| No           | Yes                   | No                     |             392 |          174 |
| Yes          | No                    | No                     |             571 |          161 |
| Yes          | No                    | Yes                    |              17 |           10 |
| Yes          | Yes                   | No                     |            1061 |          356 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                            Clock Signal                           |                                                                                             Enable Signal                                                                                            |                                                               Set/Reset Signal                                                              | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  take2_i/mdm_1/U0/Use_E2.BSCAN_I/UPDATE                           |                                                                                                                                                                                                      | take2_i/mdm_1/U0/Use_Dbg_Reg_Access.No_BSCANID.update_reset_reg_n_0                                                                         |                1 |              1 |         1.00 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                      | take2_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                       |                1 |              1 |         1.00 |
| ~take2_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0 |                                                                                                                                                                                                      | take2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                           |                1 |              1 |         1.00 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                               |                                                                                                                                             |                1 |              1 |         1.00 |
|  take2_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0 | take2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | take2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0 |                1 |              1 |         1.00 |
|  take2_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0 | take2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | take2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0 |                1 |              1 |         1.00 |
|  take2_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0 | take2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | take2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0    |                1 |              1 |         1.00 |
|  take2_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0 | take2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | take2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                 |                1 |              1 |         1.00 |
|  take2_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0 | take2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Reg_Access.force_lock0                                                                                                           | take2_i/mdm_1/U0/MDM_Core_I1/dbgreg_force_lock                                                                                              |                1 |              1 |         1.00 |
|  take2_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0 | take2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Reg_Access.force_lock0                                                                                                           | take2_i/mdm_1/U0/MDM_Core_I1/dbgreg_unlocked                                                                                                |                1 |              1 |         1.00 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/myip_0/U0/myip_slave_lite_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                             | take2_i/myip_0/U0/myip_slave_lite_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                    |                1 |              1 |         1.00 |
|  take2_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0      | take2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.dbgreg_CAPTURE_reg                                                                                                                    | take2_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Functional_Reset4_out                                                                   |                1 |              1 |         1.00 |
| ~take2_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0      | take2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                       | take2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D                                                                               |                1 |              1 |         1.00 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                      | take2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1                 |                1 |              1 |         1.00 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Q[0]                                                                                                                                                    | take2_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/Addr_Counters[4].FDRE_I/M_AXI_ARESETN_0                                    |                1 |              1 |         1.00 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                      | take2_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                 |                1 |              1 |         1.00 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                      | take2_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                 |                1 |              1 |         1.00 |
|  take2_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0 |                                                                                                                                                                                                      | take2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_11                                                                      |                1 |              2 |         2.00 |
|  take2_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0 | take2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                     | take2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                         |                1 |              2 |         2.00 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                  |                                                                                                                                             |                1 |              2 |         2.00 |
|  take2_i/mdm_1/U0/Use_E2.BSCAN_I/DRCK                             |                                                                                                                                                                                                      | take2_i/mdm_1/U0/Use_E2.BSCAN_I/Functional_Reset                                                                                            |                1 |              2 |         2.00 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/myip_0/U0/myip_slave_lite_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                             | take2_i/myip_0/U0/myip_slave_lite_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                    |                3 |              3 |         1.00 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_enc_i[0]_i_1_n_0                                                                            | take2_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                  |                1 |              4 |         4.00 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg_0                                                                                                                   | take2_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_i_reg_n_0                                                                               |                1 |              4 |         4.00 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                    | take2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                2 |              4 |         2.00 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/myip_0/U0/myip_slave_lite_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                             | take2_i/myip_0/U0/myip_slave_lite_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                    |                1 |              4 |         4.00 |
|  take2_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0 |                                                                                                                                                                                                      |                                                                                                                                             |                3 |              4 |         1.33 |
|  take2_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0 | take2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     |                                                                                                                                             |                2 |              4 |         2.00 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/myip_0/U0/myip_slave_lite_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                       | take2_i/myip_0/U0/myip_slave_lite_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                    |                1 |              4 |         4.00 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                       | take2_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                   |                1 |              4 |         4.00 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                      | take2_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg[1]_i_1_n_0                               |                1 |              4 |         4.00 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/myip_0/U0/myip_slave_lite_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                             | take2_i/myip_0/U0/myip_slave_lite_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                    |                2 |              4 |         2.00 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/myip_0/U0/myip_slave_lite_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                             | take2_i/myip_0/U0/myip_slave_lite_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                    |                1 |              4 |         4.00 |
|  take2_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0      | take2_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1_n_0                                                                                                                                        | take2_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |         4.00 |
|  take2_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0 | take2_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL                                                                                                                                                       | take2_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |         4.00 |
| ~take2_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0 |                                                                                                                                                                                                      | take2_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |         4.00 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                            | take2_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                        |                1 |              4 |         4.00 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/mdm_1/U0/MDM_Core_I1/FSM_sequential_Use_Dbg_Reg_Access.state[3]_i_2_n_0                                                                                                                      | take2_i/mdm_1/U0/MDM_Core_I1/Functional_Reset                                                                                               |                2 |              4 |         2.00 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                         | take2_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aresetn_0                                                                      |                1 |              4 |         4.00 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                      | take2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                         |                1 |              4 |         4.00 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                      | take2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                              |                2 |              4 |         2.00 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                      | take2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                |                1 |              4 |         4.00 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                      | take2_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0         |                1 |              4 |         4.00 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                      | take2_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]_inv_0     |                3 |              4 |         1.33 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg_0                                                                                                                   | take2_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_i_reg_n_0                                                                               |                1 |              4 |         4.00 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                              | take2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                1 |              4 |         4.00 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                        | take2_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                2 |              5 |         2.50 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/data_Exists_I_reg_0                                                                                                                 | take2_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/Addr_Counters[4].FDRE_I/M_AXI_ARESETN_0                                    |                2 |              5 |         2.50 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                      | take2_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                               |                2 |              5 |         2.50 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Wr_Executing.len[4]_i_1_n_0                                                                                                                             | take2_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/Addr_Counters[4].FDRE_I/M_AXI_ARESETN_0                                    |                2 |              5 |         2.50 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/master_data_exists                                                                                                                   | take2_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/Addr_Counters[4].FDRE_I/M_AXI_ARESETN_0                                    |                2 |              5 |         2.50 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                              | take2_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                    |                1 |              5 |         5.00 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                | take2_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                    |                2 |              5 |         2.50 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                               | take2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                1 |              5 |         5.00 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                   |                                                                                                                                             |                1 |              5 |         5.00 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.shift_index[0]_i_1_n_0                                                                                                                               | take2_i/mdm_1/U0/MDM_Core_I1/Functional_Reset                                                                                               |                3 |              5 |         1.67 |
|  take2_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0      | take2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sel                                                                                                                                      |                                                                                                                                             |                2 |              6 |         3.00 |
|  take2_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0      | take2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                 |                                                                                                                                             |                1 |              6 |         6.00 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                      | take2_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                              |                1 |              6 |         6.00 |
|  take2_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0      | take2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Reg_Access.dbgreg_CAPTURE_reg                                                                                                    |                                                                                                                                             |                2 |              6 |         3.00 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                         | take2_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                         |                1 |              6 |         6.00 |
|  take2_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0 | take2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.rd_wr_excl0                                                                                                           |                                                                                                                                             |                2 |              7 |         3.50 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                         | take2_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                   |                2 |              7 |         3.50 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/FSM_onehot_Has_FIFO.lmb_state[6]_i_1_n_0                                                                                                                | take2_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/Addr_Counters[4].FDRE_I/M_AXI_ARESETN_0                                    |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG                                                    | take2_i/vga_driver_0/U0/vCnt[10]_i_1_n_0                                                                                                                                                             |                                                                                                                                             |                4 |              8 |         2.00 |
| ~take2_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0 | take2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                             |                                                                                                                                             |                2 |              8 |         4.00 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/myip_0/U0/myip_slave_lite_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                       | take2_i/myip_0/U0/myip_slave_lite_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                    |                3 |              8 |         2.67 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/myip_0/U0/myip_slave_lite_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                             | take2_i/myip_0/U0/myip_slave_lite_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                    |                3 |              8 |         2.67 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/myip_0/U0/myip_slave_lite_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                             | take2_i/myip_0/U0/myip_slave_lite_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                    |                2 |              8 |         4.00 |
|  take2_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0      | take2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_E2.BSCANE2_I                                                                                                                         |                                                                                                                                             |                1 |              8 |         8.00 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/myip_0/U0/myip_slave_lite_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                              | take2_i/myip_0/U0/myip_slave_lite_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                    |                4 |              8 |         2.00 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                           | take2_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]              |                2 |              8 |         4.00 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[3].FDRE_I/CI                                                                                                            |                                                                                                                                             |                2 |              8 |         4.00 |
|  take2_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0      | take2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc |                                                                                                                                             |                7 |              8 |         1.14 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[3].FDRE_I/CI                                                                                                            |                                                                                                                                             |                2 |              8 |         4.00 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                      | take2_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                        |                3 |              8 |         2.67 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                              | take2_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                        |                3 |              8 |         2.67 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/myip_0/U0/myip_slave_lite_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                             | take2_i/myip_0/U0/myip_slave_lite_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                    |                3 |              8 |         2.67 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/myip_0/U0/myip_slave_lite_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                       | take2_i/myip_0/U0/myip_slave_lite_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                    |                2 |              8 |         4.00 |
|  take2_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0      | take2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                             |                                                                                                                                             |                3 |              8 |         2.67 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/myip_0/U0/myip_slave_lite_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                             | take2_i/myip_0/U0/myip_slave_lite_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                    |                2 |              8 |         4.00 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                       | take2_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aresetn_0                                                                      |                2 |              8 |         4.00 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/myip_0/U0/myip_slave_lite_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                             | take2_i/myip_0/U0/myip_slave_lite_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                    |                3 |              8 |         2.67 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/myip_0/U0/myip_slave_lite_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                              | take2_i/myip_0/U0/myip_slave_lite_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                    |                3 |              8 |         2.67 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/myip_0/U0/myip_slave_lite_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                             | take2_i/myip_0/U0/myip_slave_lite_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                    |                3 |              8 |         2.67 |
|  take2_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0 | take2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                               |                                                                                                                                             |                1 |              8 |         8.00 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/myip_0/U0/myip_slave_lite_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                        | take2_i/myip_0/U0/myip_slave_lite_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                    |                2 |              8 |         4.00 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/myip_0/U0/myip_slave_lite_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                              | take2_i/myip_0/U0/myip_slave_lite_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                    |                2 |              8 |         4.00 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/myip_0/U0/myip_slave_lite_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                              | take2_i/myip_0/U0/myip_slave_lite_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                    |                2 |              8 |         4.00 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/myip_0/U0/myip_slave_lite_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                              | take2_i/myip_0/U0/myip_slave_lite_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                    |                2 |              8 |         4.00 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                      | take2_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aresetn_0                                                                      |                2 |              9 |         4.50 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                       | take2_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aresetn_0                                                                      |                3 |              9 |         3.00 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                       |                                                                                                                                             |                4 |              9 |         2.25 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                       |                                                                                                                                             |                5 |              9 |         1.80 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.bit_cnt[0]_i_1_n_0                                                                                                                                   | take2_i/mdm_1/U0/MDM_Core_I1/Functional_Reset                                                                                               |                4 |              9 |         2.25 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                      | take2_i/myip_0/U0/myip_slave_lite_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                    |                3 |             10 |         3.33 |
|  take2_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0      | take2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                       |                                                                                                                                             |                4 |             10 |         2.50 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                      | take2_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                    |                4 |             10 |         2.50 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                      | take2_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                   |                5 |             11 |         2.20 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                      | take2_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                  |                3 |             12 |         4.00 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                   |                                                                                                                                             |                3 |             12 |         4.00 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                     |                                                                                                                                             |                2 |             12 |         6.00 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                             | take2_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                7 |             16 |         2.29 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                      | take2_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                8 |             20 |         2.50 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                      | take2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                8 |             20 |         2.50 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                      | take2_i/mdm_1/U0/MDM_Core_I1/Functional_Reset                                                                                               |                7 |             20 |         2.86 |
|  take2_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0      |                                                                                                                                                                                                      | take2_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg[30]_i_1_n_0                                                                               |                4 |             23 |         5.75 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                          | take2_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                  |               11 |             24 |         2.18 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/Addr_Counters[0].FDRE_I/CI                                                                                                          |                                                                                                                                             |                8 |             32 |         4.00 |
|  take2_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0      | take2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.input0                                                                                                                |                                                                                                                                             |                5 |             32 |         6.40 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                      | take2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/wb_dlmb_valid_read_data0                                                         |               19 |             32 |         1.68 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                             | take2_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               11 |             32 |         2.91 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                        | take2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                       |               12 |             32 |         2.67 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                       | take2_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                5 |             32 |         6.40 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                      |                                                                                                                                             |                7 |             32 |         4.57 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                 | take2_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                8 |             32 |         4.00 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                      | take2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                   |                9 |             32 |         3.56 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/Addr_Counters[0].FDRE_I/CI                                                                                                           |                                                                                                                                             |                9 |             32 |         3.56 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                  | take2_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                   |               32 |             32 |         1.00 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                  | take2_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aresetn_0                                                                      |                9 |             32 |         3.56 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4                                                                             | take2_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aresetn_0                                                                      |                5 |             32 |         6.40 |
|  take2_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0      | take2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK                                                                  |                                                                                                                                             |               13 |             32 |         2.46 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/if_fetch_in_progress_reg[0]                                                | take2_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                8 |             32 |         4.00 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                       | take2_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                        |                6 |             33 |         5.50 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                  |                                                                                                                                             |               10 |             34 |         3.40 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                            |                                                                                                                                             |               10 |             35 |         3.50 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                             |                                                                                                                                             |               10 |             35 |         3.50 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                       |                                                                                                                                             |               10 |             35 |         3.50 |
|  clk_IBUF_BUFG                                                    |                                                                                                                                                                                                      |                                                                                                                                             |               13 |             37 |         2.85 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                      | take2_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/Addr_Counters[4].FDRE_I/M_AXI_ARESETN_0                                    |               11 |             37 |         3.36 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.M_AXI_ARADDR[31]_i_1_n_0                                                                                                                       | take2_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/Addr_Counters[4].FDRE_I/M_AXI_ARESETN_0                                    |               11 |             39 |         3.55 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                     |                                                                                                                                             |               10 |             40 |         4.00 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                         |                                                                                                                                             |               10 |             40 |         4.00 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                         |                                                                                                                                             |               12 |             40 |         3.33 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                     |                                                                                                                                             |               11 |             40 |         3.64 |
|  take2_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0      | take2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.tdo_reg                                                                                                                               |                                                                                                                                             |               13 |             42 |         3.23 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/M_AXI_AWADDR[31]_i_2_n_0                                                                                                                                | take2_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/Addr_Counters[4].FDRE_I/M_AXI_ARESETN_0                                    |               11 |             43 |         3.91 |
|  take2_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0      | take2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.dbgreg_CAPTURE_reg                                                                                                                    |                                                                                                                                             |               12 |             47 |         3.92 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                      | take2_i/mdm_1/U0/MDM_Core_I1/Functional_Reset                                                                                               |               32 |             59 |         1.84 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/IReady_0                                                         |                                                                                                                                             |               10 |             75 |         7.50 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                        | take2_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               34 |             84 |         2.47 |
|  take2_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0      |                                                                                                                                                                                                      |                                                                                                                                             |               29 |             86 |         2.97 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_GPR_Wr                                                                                                                        |                                                                                                                                             |               16 |            128 |         8.00 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                      | take2_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               70 |            150 |         2.14 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  | take2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                       | take2_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               70 |            218 |         3.11 |
|  take2_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                      |                                                                                                                                             |               73 |            221 |         3.03 |
+-------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


