<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Parameters</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part231.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part233.htm">Next &gt;</a></p><p class="s25" style="padding-top: 6pt;padding-left: 6pt;text-indent: 0pt;text-align: left;"><a name="bookmark270">&zwnj;</a>Parameters<a name="bookmark428">&zwnj;</a></p><p class="s18" style="padding-top: 8pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">Table 174: <span class="h4">ACX_MLP72_INT16_MULT_2X Parameters</span></p><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:6.375pt" cellspacing="0"><tr style="height:31pt"><td style="width:116pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666" bgcolor="#A5E5BA"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s61" style="padding-left: 38pt;text-indent: 0pt;text-align: left;">Parameter</p></td><td style="width:60pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666" bgcolor="#A5E5BA"><p class="s61" style="padding-top: 5pt;padding-left: 17pt;text-indent: -8pt;text-align: left;">Supported Values</p></td><td style="width:50pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666" bgcolor="#A5E5BA"><p class="s61" style="padding-top: 5pt;padding-left: 14pt;padding-right: 11pt;text-indent: -4pt;text-align: left;">Default Value</p></td><td style="width:277pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666" bgcolor="#A5E5BA"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s61" style="text-indent: 0pt;text-align: center;">Description</p></td></tr><tr style="height:42pt"><td style="width:116pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="padding-top: 7pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s64" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">clk_polarity</p></td><td style="width:60pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="padding-top: 6pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s62" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">&quot;rise&quot;, &quot;fall&quot;</p></td><td style="width:50pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="padding-top: 6pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s62" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">&quot;rise&quot;</p></td><td style="width:277pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s62" style="padding-top: 5pt;padding-left: 4pt;padding-right: 95pt;text-indent: 0pt;line-height: 125%;text-align: left;">Controls which edge of the input clock to use: &quot;rise&quot; – rising edge of clock.</p><p class="s62" style="padding-left: 4pt;text-indent: 0pt;line-height: 7pt;text-align: left;">&quot;fall&quot; – falling edge of clock.</p></td></tr><tr style="height:71pt"><td style="width:116pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s64" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">number_format</p></td><td style="width:60pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s62" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">0, 1, 2, 3</p></td><td style="width:50pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s62" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">0</p></td><td style="width:277pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s62" style="padding-top: 5pt;padding-left: 4pt;padding-right: 4pt;text-indent: 0pt;text-align: left;">Controls the number format to use for all data inputs for both of the multipliers:</p><p class="s62" style="padding-top: 2pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">0 – unsigned.</p><p class="s62" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">1 – signed two&#39;s complement.</p><p class="s62" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">2 – signed &quot;A&quot; input with unsigned &quot;B&quot; input.</p><p class="s62" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">3 – unsigned &quot;A&quot; input with signed &quot;B&quot; input.</p></td></tr><tr style="height:72pt"><td style="width:116pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s64" style="padding-top: 6pt;padding-left: 4pt;padding-right: 43pt;text-indent: 0pt;line-height: 110%;text-align: justify;">inrega0_enable inrega1_enable inregb0_enable inregb1_enable outreg0_enable outreg1_enable</p></td><td style="width:60pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s62" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">0, 1</p></td><td style="width:50pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s62" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">0</p></td><td style="width:277pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s62" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">Controls whether or not the input and output registers are enabled:</p><p class="s62" style="padding-top: 2pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">0 – disable the register.</p><p class="s62" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">1 – enable the register. Results in extra latency.</p></td></tr><tr style="height:72pt"><td style="width:116pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="padding-top: 7pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s64" style="padding-left: 4pt;padding-right: 14pt;text-indent: 0pt;line-height: 110%;text-align: justify;">inrega0_sr_assertion inregb0_sr_assertion outreg0_sr_assertion outreg1_sr_assertion</p></td><td style="width:60pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s62" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">&quot;clocked&quot;,&quot; unclocked&quot;</p></td><td style="width:50pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s62" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">&quot;clocked&quot;</p></td><td style="width:277pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s62" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Controls whether the assertion of reset for the input and output registers is synchronous or asynchronous with respect to the <span class="s64">clk </span>input:</p><p class="s62" style="padding-top: 1pt;padding-left: 4pt;padding-right: 4pt;text-indent: 0pt;text-align: left;">&quot;clocked&quot; – synchronous reset. The register is reset upon the next rising edge of the clock when the associated <span class="s64">rstn </span>signal is asserted low. &quot;unclocked&quot; – asynchronous reset. The register is reset immediately when the associated <span class="s64">rstn </span>signal is asserted low.</p></td></tr><tr style="height:82pt"><td style="width:116pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s64" style="padding-left: 4pt;text-indent: 0pt;line-height: 111%;text-align: left;">inrega1_sr_assertion inregb1_sr_assertion</p></td><td style="width:60pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s62" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">&quot;clocked&quot; <span class="s76">(1)</span></p></td><td style="width:50pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s62" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">&quot;clocked&quot;</p></td><td style="width:277pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s62" style="padding-top: 5pt;padding-left: 4pt;padding-right: 4pt;text-indent: 0pt;text-align: left;">The hardware only supports synchronous reset with respect to the <span class="s64">clk </span>input for the upper multiplier input registers. If a circuit uses asynchronous reset, then <span class="s64">inrega1_enable </span>and <span class="s64">inregb1_enable </span>should be set to 0, and the upper multiplier input register must be instantiated outside the MLP72_INT16_MULT_2X as a DFF.</p><p class="s62" style="padding-top: 2pt;padding-left: 4pt;padding-right: 4pt;text-indent: 0pt;text-align: left;">&quot;clocked&quot; – synchronous reset. The register is reset upon the next rising edge of the clock when the associated <span class="s64">rstn </span>signal is asserted low.</p></td></tr><tr style="height:53pt"><td style="width:503pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666" colspan="4"><p style="padding-top: 6pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="657" height="39" alt="image" src="Image_284.png"/></span></p><p class="s66" style="padding-left: 12pt;text-indent: 0pt;text-align: left;">Table Notes</p><p class="s67" style="padding-top: 2pt;padding-left: 25pt;text-indent: 0pt;text-align: left;">1. <span class="s62">For optimal MLP performance on upper multipliers, use synchronous (&quot;clocked&quot;) resets.</span></p></td></tr></table><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part231.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part233.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
