INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 03:31:15 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.649ns  (required time - arrival time)
  Source:                 buffer33/dataReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            buffer106/outs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.700ns  (clk rise@4.700ns - clk rise@0.000ns)
  Data Path Delay:        6.096ns  (logic 1.277ns (20.948%)  route 4.819ns (79.052%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=2 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.183 - 4.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2416, unset)         0.508     0.508    buffer33/clk
                         FDRE                                         r  buffer33/dataReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer33/dataReg_reg[3]/Q
                         net (fo=9, unplaced)         0.429     1.163    buffer33/control/Memory_reg[0][7][3]
                         LUT3 (Prop_lut3_I0_O)        0.119     1.282 r  buffer33/control/dataReg[3]_i_1__5/O
                         net (fo=17, unplaced)        0.761     2.043    buffer33/control/buffer33_outs[1]
                         LUT6 (Prop_lut6_I1_O)        0.043     2.086 r  buffer33/control/Memory[0][8]_i_4__0/O
                         net (fo=3, unplaced)         0.262     2.348    buffer33/control/Memory[0][8]_i_4__0_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043     2.391 f  buffer33/control/Memory[0][7]_i_1__15/O
                         net (fo=8, unplaced)         0.282     2.673    buffer33/control/outs_reg[7][7]
                         LUT2 (Prop_lut2_I1_O)        0.046     2.719 r  buffer33/control/fullReg_i_9__1/O
                         net (fo=1, unplaced)         0.000     2.719    cmpi0/fullReg_reg_i_2_0[2]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.194     2.913 r  cmpi0/fullReg_reg_i_6/CO[3]
                         net (fo=1, unplaced)         0.007     2.920    cmpi0/fullReg_reg_i_6_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.135     3.055 f  cmpi0/fullReg_reg_i_2/CO[0]
                         net (fo=92, unplaced)        0.269     3.324    init40/control/result[0]
                         LUT3 (Prop_lut3_I2_O)        0.127     3.451 f  init40/control/fullReg_i_2__55/O
                         net (fo=31, unplaced)        0.314     3.765    fork2/control/generateBlocks[1].regblock/init40_outs
                         LUT6 (Prop_lut6_I5_O)        0.043     3.808 r  fork2/control/generateBlocks[1].regblock/outputValid_i_3__0/O
                         net (fo=16, unplaced)        0.298     4.106    fork96/control/generateBlocks[1].regblock/p_1_in
                         LUT5 (Prop_lut5_I3_O)        0.043     4.149 f  fork96/control/generateBlocks[1].regblock/transmitValue_i_4__47/O
                         net (fo=6, unplaced)         0.409     4.558    fork96/control/generateBlocks[1].regblock/transmitValue_reg_1
                         LUT6 (Prop_lut6_I2_O)        0.043     4.601 f  fork96/control/generateBlocks[1].regblock/transmitValue_i_4__14/O
                         net (fo=5, unplaced)         0.272     4.873    buffer107/control/transmitValue_reg_21[0]
                         LUT6 (Prop_lut6_I2_O)        0.043     4.916 f  buffer107/control/transmitValue_i_3__118/O
                         net (fo=11, unplaced)        0.290     5.206    fork94/control/generateBlocks[1].regblock/transmitValue_i_5__5_2
                         LUT6 (Prop_lut6_I4_O)        0.043     5.249 f  fork94/control/generateBlocks[1].regblock/transmitValue_i_9__2/O
                         net (fo=1, unplaced)         0.377     5.626    fork94/control/generateBlocks[1].regblock/blockStopArray[1]
                         LUT6 (Prop_lut6_I1_O)        0.043     5.669 f  fork94/control/generateBlocks[1].regblock/transmitValue_i_5__5/O
                         net (fo=1, unplaced)         0.244     5.913    fork94/control/generateBlocks[24].regblock/transmitValue_reg_7
                         LUT6 (Prop_lut6_I2_O)        0.043     5.956 f  fork94/control/generateBlocks[24].regblock/transmitValue_i_3__29/O
                         net (fo=36, unplaced)        0.318     6.274    buffer92/control/outs_reg[8]
                         LUT6 (Prop_lut6_I4_O)        0.043     6.317 r  buffer92/control/outs[8]_i_1__12/O
                         net (fo=9, unplaced)         0.287     6.604    buffer106/outs_reg[8]_0[0]
                         FDRE                                         r  buffer106/outs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.700     4.700 r  
                                                      0.000     4.700 r  clk (IN)
                         net (fo=2416, unset)         0.483     5.183    buffer106/clk
                         FDRE                                         r  buffer106/outs_reg[0]/C
                         clock pessimism              0.000     5.183    
                         clock uncertainty           -0.035     5.147    
                         FDRE (Setup_fdre_C_CE)      -0.192     4.955    buffer106/outs_reg[0]
  -------------------------------------------------------------------
                         required time                          4.955    
                         arrival time                          -6.604    
  -------------------------------------------------------------------
                         slack                                 -1.649    




