==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'HTA256_0/solution1/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 12621 ; free virtual = 28873
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 12621 ; free virtual = 28873
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'HTA256_theta' (HTA256_0/solution1/top.cc:172).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'HTA256_theta' (HTA256_0/solution1/top.cc:155).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA256_0/solution1/top.cc:74).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA256_0/solution1/top.cc:73).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA256_0/solution1/top.cc:72).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA256_0/solution1/top.cc:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 504.637 ; gain = 129.078 ; free physical = 12587 ; free virtual = 28843
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] HTA256_0/solution1/top.cc:217: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 504.637 ; gain = 129.078 ; free physical = 12574 ; free virtual = 28831
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (HTA256_0/solution1/top.cc:258) in function 'HTA256_theta' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'group_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (HTA256_0/solution1/top.cc:211:38) in function 'HTA256_theta'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA256_0/solution1/top.cc:217:31) to (HTA256_0/solution1/top.cc:217:31) in function 'HTA256_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA256_0/solution1/top.cc:319:28) to (HTA256_0/solution1/top.cc:319:59) in function 'HTA256_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA256_0/solution1/top.cc:327:16) to (HTA256_0/solution1/top.cc:328:38) in function 'HTA256_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA256_0/solution1/top.cc:382:28) to (HTA256_0/solution1/top.cc:382:59) in function 'HTA256_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA256_0/solution1/top.cc:307:29) to (HTA256_0/solution1/top.cc:310:29) in function 'HTA256_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA256_0/solution1/top.cc:354:29) to (HTA256_0/solution1/top.cc:365:39) in function 'HTA256_theta'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA256_0/solution1/top.cc:170:47) to (HTA256_0/solution1/top.cc:175:28) in function 'HTA256_theta'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA256_0/solution1/top.cc:186:45) to (HTA256_0/solution1/top.cc:187:27) in function 'HTA256_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA256_0/solution1/top.cc:230:56) to (HTA256_0/solution1/top.cc:230:56) in function 'HTA256_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_2_64bit' (HTA256_0/solution1/top.cc:42:23)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 567.559 ; gain = 192.000 ; free physical = 12553 ; free virtual = 28814
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.0'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 568.434 ; gain = 192.875 ; free physical = 12542 ; free virtual = 28803
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HTA256_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_2_64bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.31 seconds; current allocated memory: 140.705 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 141.041 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HTA256_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (HTA256_0/solution1/top.cc:211) of variable 'r.V', HTA256_0/solution1/top.cc:211 on array 'buddy_tree_V_0' and 'load' operation ('buddy_tree_V_0_load_12', HTA256_0/solution1/top.cc:211) on array 'buddy_tree_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 143.286 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 2 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'HTA256_0/solution1/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 12253 ; free virtual = 29140
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 12253 ; free virtual = 29140
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'HTA256_theta' (HTA256_0/solution1/top.cc:172).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'HTA256_theta' (HTA256_0/solution1/top.cc:155).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA256_0/solution1/top.cc:74).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA256_0/solution1/top.cc:73).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA256_0/solution1/top.cc:72).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA256_0/solution1/top.cc:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 504.637 ; gain = 129.078 ; free physical = 12171 ; free virtual = 29114
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] HTA256_0/solution1/top.cc:217: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 504.637 ; gain = 129.078 ; free physical = 12191 ; free virtual = 29100
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (HTA256_0/solution1/top.cc:257) in function 'HTA256_theta' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'group_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (HTA256_0/solution1/top.cc:211:38) in function 'HTA256_theta'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA256_0/solution1/top.cc:217:31) to (HTA256_0/solution1/top.cc:217:31) in function 'HTA256_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA256_0/solution1/top.cc:317:28) to (HTA256_0/solution1/top.cc:317:59) in function 'HTA256_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA256_0/solution1/top.cc:325:16) to (HTA256_0/solution1/top.cc:326:38) in function 'HTA256_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA256_0/solution1/top.cc:380:28) to (HTA256_0/solution1/top.cc:380:59) in function 'HTA256_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA256_0/solution1/top.cc:305:29) to (HTA256_0/solution1/top.cc:308:29) in function 'HTA256_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA256_0/solution1/top.cc:352:29) to (HTA256_0/solution1/top.cc:363:39) in function 'HTA256_theta'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA256_0/solution1/top.cc:170:47) to (HTA256_0/solution1/top.cc:175:28) in function 'HTA256_theta'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA256_0/solution1/top.cc:186:45) to (HTA256_0/solution1/top.cc:187:27) in function 'HTA256_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA256_0/solution1/top.cc:229:56) to (HTA256_0/solution1/top.cc:229:56) in function 'HTA256_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_2_64bit' (HTA256_0/solution1/top.cc:42:23)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 567.559 ; gain = 192.000 ; free physical = 12164 ; free virtual = 29059
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.0'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 568.383 ; gain = 192.824 ; free physical = 12118 ; free virtual = 29049
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HTA256_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_2_64bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.18 seconds; current allocated memory: 140.171 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 140.506 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HTA256_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (HTA256_0/solution1/top.cc:211) of variable 'r.V', HTA256_0/solution1/top.cc:211 on array 'buddy_tree_V_0' and 'load' operation ('buddy_tree_V_0_load_9', HTA256_0/solution1/top.cc:211) on array 'buddy_tree_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 142.685 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 2 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101]==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'HTA256_0/solution1/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 375.680 ; gain = 0.113 ; free physical = 12287 ; free virtual = 29173
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 375.680 ; gain = 0.113 ; free physical = 12287 ; free virtual = 29173
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'HTA256_theta' (HTA256_0/solution1/top.cc:155).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA256_0/solution1/top.cc:74).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA256_0/solution1/top.cc:73).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA256_0/solution1/top.cc:72).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA256_0/solution1/top.cc:71).
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'HTA256_theta' (HTA256_0/solution1/top.cc:172).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 504.648 ; gain = 129.082 ; free physical = 12251 ; free virtual = 29142
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] HTA256_0/solution1/top.cc:217: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 504.648 ; gain = 129.082 ; free physical = 12238 ; free virtual = 29131
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (HTA256_0/solution1/top.cc:257) in function 'HTA256_theta' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'group_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (HTA256_0/solution1/top.cc:211:38) in function 'HTA256_theta'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA256_0/solution1/top.cc:217:31) to (HTA256_0/solution1/top.cc:217:31) in function 'HTA256_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA256_0/solution1/top.cc:317:28) to (HTA256_0/solution1/top.cc:317:59) in function 'HTA256_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA256_0/solution1/top.cc:325:16) to (HTA256_0/solution1/top.cc:326:38) in function 'HTA256_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA256_0/solution1/top.cc:380:28) to (HTA256_0/solution1/top.cc:380:59) in function 'HTA256_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA256_0/solution1/top.cc:305:29) to (HTA256_0/solution1/top.cc:308:29) in function 'HTA256_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA256_0/solution1/top.cc:352:29) to (HTA256_0/solution1/top.cc:363:39) in function 'HTA256_theta'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA256_0/solution1/top.cc:170:47) to (HTA256_0/solution1/top.cc:175:28) in function 'HTA256_theta'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA256_0/solution1/top.cc:186:45) to (HTA256_0/solution1/top.cc:187:27) in function 'HTA256_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA256_0/solution1/top.cc:229:56) to (HTA256_0/solution1/top.cc:229:56) in function 'HTA256_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_2_64bit' (HTA256_0/solution1/top.cc:42:23)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 567.566 ; gain = 192.000 ; free physical = 12194 ; free virtual = 29105
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.0'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 568.391 ; gain = 192.824 ; free physical = 12192 ; free virtual = 29087
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HTA256_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_2_64bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.23 seconds; current allocated memory: 140.606 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 140.940 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HTA256_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (HTA256_0/solution1/top.cc:211) of variable 'r.V', HTA256_0/solution1/top.cc:211 on array 'buddy_tree_V_0' and 'load' operation ('buddy_tree_V_0_load_9', HTA256_0/solution1/top.cc:211) on array 'buddy_tree_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 143.101 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 2 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101]==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'HTA256_0/solution1/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 375.680 ; gain = 0.113 ; free physical = 12235 ; free virtual = 29140
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 375.680 ; gain = 0.113 ; free physical = 12235 ; free virtual = 29140
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'HTA256_theta' (HTA256_0/solution1/top.cc:172).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'HTA256_theta' (HTA256_0/solution1/top.cc:155).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA256_0/solution1/top.cc:74).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA256_0/solution1/top.cc:73).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA256_0/solution1/top.cc:72).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA256_0/solution1/top.cc:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 504.648 ; gain = 129.082 ; free physical = 12225 ; free virtual = 29116
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] HTA256_0/solution1/top.cc:217: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 504.648 ; gain = 129.082 ; free physical = 12211 ; free virtual = 29104
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (HTA256_0/solution1/top.cc:257) in function 'HTA256_theta' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'group_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (HTA256_0/solution1/top.cc:211:38) in function 'HTA256_theta'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA256_0/solution1/top.cc:217:31) to (HTA256_0/solution1/top.cc:217:31) in function 'HTA256_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA256_0/solution1/top.cc:317:28) to (HTA256_0/solution1/top.cc:317:59) in function 'HTA256_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA256_0/solution1/top.cc:325:16) to (HTA256_0/solution1/top.cc:326:38) in function 'HTA256_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA256_0/solution1/top.cc:380:28) to (HTA256_0/solution1/top.cc:380:59) in function 'HTA256_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA256_0/solution1/top.cc:305:29) to (HTA256_0/solution1/top.cc:308:29) in function 'HTA256_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA256_0/solution1/top.cc:352:29) to (HTA256_0/solution1/top.cc:363:39) in function 'HTA256_theta'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA256_0/solution1/top.cc:170:47) to (HTA256_0/solution1/top.cc:175:28) in function 'HTA256_theta'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA256_0/solution1/top.cc:186:45) to (HTA256_0/solution1/top.cc:187:27) in function 'HTA256_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA256_0/solution1/top.cc:229:56) to (HTA256_0/solution1/top.cc:229:56) in function 'HTA256_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_2_64bit' (HTA256_0/solution1/top.cc:42:23)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 567.566 ; gain = 192.000 ; free physical = 12168 ; free virtual = 29064
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 567.566 ; gain = 192.000 ; free physical = 12157 ; free virtual = 29053
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HTA256_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_2_64bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.25 seconds; current allocated memory: 140.632 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 140.966 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HTA256_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (HTA256_0/solution1/top.cc:211) of variable 'r.V', HTA256_0/solution1/top.cc:211 on array 'buddy_tree_V_0' and 'load' operation ('buddy_tree_V_0_load_9', HTA256_0/solution1/top.cc:211) on array 'buddy_tree_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 143.117 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 2 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101]==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'HTA256_0/solution1/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 12281 ; free virtual = 29169
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 12281 ; free virtual = 29169
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'HTA256_theta' (HTA256_0/solution1/top.cc:172).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'HTA256_theta' (HTA256_0/solution1/top.cc:155).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA256_0/solution1/top.cc:74).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA256_0/solution1/top.cc:73).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA256_0/solution1/top.cc:72).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA256_0/solution1/top.cc:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 504.641 ; gain = 129.078 ; free physical = 12216 ; free virtual = 29144
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] HTA256_0/solution1/top.cc:217: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 504.641 ; gain = 129.078 ; free physical = 12218 ; free virtual = 29111
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (HTA256_0/solution1/top.cc:257) in function 'HTA256_theta' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'group_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (HTA256_0/solution1/top.cc:211:38) in function 'HTA256_theta'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA256_0/solution1/top.cc:217:31) to (HTA256_0/solution1/top.cc:217:31) in function 'HTA256_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA256_0/solution1/top.cc:317:28) to (HTA256_0/solution1/top.cc:317:59) in function 'HTA256_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA256_0/solution1/top.cc:325:16) to (HTA256_0/solution1/top.cc:326:38) in function 'HTA256_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA256_0/solution1/top.cc:380:28) to (HTA256_0/solution1/top.cc:380:59) in function 'HTA256_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA256_0/solution1/top.cc:305:29) to (HTA256_0/solution1/top.cc:308:29) in function 'HTA256_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA256_0/solution1/top.cc:352:29) to (HTA256_0/solution1/top.cc:363:39) in function 'HTA256_theta'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA256_0/solution1/top.cc:170:47) to (HTA256_0/solution1/top.cc:175:28) in function 'HTA256_theta'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA256_0/solution1/top.cc:186:45) to (HTA256_0/solution1/top.cc:187:27) in function 'HTA256_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA256_0/solution1/top.cc:229:56) to (HTA256_0/solution1/top.cc:229:56) in function 'HTA256_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_2_64bit' (HTA256_0/solution1/top.cc:42:23)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 567.562 ; gain = 192.000 ; free physical = 12169 ; free virtual = 29082
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 568.387 ; gain = 192.824 ; free physical = 12139 ; free virtual = 29072
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HTA256_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_2_64bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.33 seconds; current allocated memory: 140.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 140.499 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HTA256_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (HTA256_0/solution1/top.cc:211) of variable 'r.V', HTA256_0/solution1/top.cc:211 on array 'buddy_tree_V_0' and 'load' operation ('buddy_tree_V_0_load_9', HTA256_0/solution1/top.cc:211) on array 'buddy_tree_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 142.673 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 2 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101]==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

