Quartus Prime Archive log --	/home/labarqcomp/Desktop/INSPER/SoC/Entrega_2/Tutorial1_emanuelle_zerodefeitos.qarlog

Archive:	/home/labarqcomp/Desktop/INSPER/SoC/Entrega_2/Tutorial1_emanuelle_zerodefeitos.qar
Date:		Wed Sep 16 22:19:35 2020
Quartus Prime		18.1.0 Build 625 09/12/2018 SJ Standard Edition

	=========== Files Selected: ===========
/home/labarqcomp/Desktop/INSPER/SoC/Entrega_2/LAB2_FPGA_NIOS.vhd
/home/labarqcomp/Desktop/INSPER/SoC/Entrega_2/Lab1_FPGA_RTL.sdc
/home/labarqcomp/Desktop/INSPER/SoC/Entrega_2/Lab1_FPGA_RTL.vhd
/home/labarqcomp/Desktop/INSPER/SoC/Entrega_2/Tutorial1.qpf
/home/labarqcomp/Desktop/INSPER/SoC/Entrega_2/Tutorial1.qsf
/home/labarqcomp/Desktop/INSPER/SoC/Entrega_2/niosLab2.qsys
/home/labarqcomp/Desktop/INSPER/SoC/Entrega_2/niosLab2.sopcinfo
/home/labarqcomp/Desktop/INSPER/SoC/Entrega_2/niosLab2/niosLab2.cmp
/home/labarqcomp/Desktop/INSPER/SoC/Entrega_2/niosLab2/synthesis/niosLab2.debuginfo
/home/labarqcomp/Desktop/INSPER/SoC/Entrega_2/niosLab2/synthesis/niosLab2.qip
/home/labarqcomp/Desktop/INSPER/SoC/Entrega_2/niosLab2/synthesis/niosLab2.regmap
/home/labarqcomp/Desktop/INSPER/SoC/Entrega_2/niosLab2/synthesis/niosLab2.v
/home/labarqcomp/Desktop/INSPER/SoC/Entrega_2/niosLab2/synthesis/submodules/altera_avalon_sc_fifo.v
/home/labarqcomp/Desktop/INSPER/SoC/Entrega_2/niosLab2/synthesis/submodules/altera_merlin_arbitrator.sv
/home/labarqcomp/Desktop/INSPER/SoC/Entrega_2/niosLab2/synthesis/submodules/altera_merlin_burst_uncompressor.sv
/home/labarqcomp/Desktop/INSPER/SoC/Entrega_2/niosLab2/synthesis/submodules/altera_merlin_master_agent.sv
/home/labarqcomp/Desktop/INSPER/SoC/Entrega_2/niosLab2/synthesis/submodules/altera_merlin_master_translator.sv
/home/labarqcomp/Desktop/INSPER/SoC/Entrega_2/niosLab2/synthesis/submodules/altera_merlin_slave_agent.sv
/home/labarqcomp/Desktop/INSPER/SoC/Entrega_2/niosLab2/synthesis/submodules/altera_merlin_slave_translator.sv
/home/labarqcomp/Desktop/INSPER/SoC/Entrega_2/niosLab2/synthesis/submodules/altera_reset_controller.sdc
/home/labarqcomp/Desktop/INSPER/SoC/Entrega_2/niosLab2/synthesis/submodules/altera_reset_controller.v
/home/labarqcomp/Desktop/INSPER/SoC/Entrega_2/niosLab2/synthesis/submodules/altera_reset_synchronizer.v
/home/labarqcomp/Desktop/INSPER/SoC/Entrega_2/niosLab2/synthesis/submodules/niosLab2_irq_mapper.sv
/home/labarqcomp/Desktop/INSPER/SoC/Entrega_2/niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v
/home/labarqcomp/Desktop/INSPER/SoC/Entrega_2/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v
/home/labarqcomp/Desktop/INSPER/SoC/Entrega_2/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_avalon_st_adapter.v
/home/labarqcomp/Desktop/INSPER/SoC/Entrega_2/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
/home/labarqcomp/Desktop/INSPER/SoC/Entrega_2/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_demux.sv
/home/labarqcomp/Desktop/INSPER/SoC/Entrega_2/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_demux_001.sv
/home/labarqcomp/Desktop/INSPER/SoC/Entrega_2/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_mux.sv
/home/labarqcomp/Desktop/INSPER/SoC/Entrega_2/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_mux_001.sv
/home/labarqcomp/Desktop/INSPER/SoC/Entrega_2/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router.sv
/home/labarqcomp/Desktop/INSPER/SoC/Entrega_2/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_001.sv
/home/labarqcomp/Desktop/INSPER/SoC/Entrega_2/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_002.sv
/home/labarqcomp/Desktop/INSPER/SoC/Entrega_2/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_003.sv
/home/labarqcomp/Desktop/INSPER/SoC/Entrega_2/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_rsp_demux.sv
/home/labarqcomp/Desktop/INSPER/SoC/Entrega_2/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_rsp_mux.sv
/home/labarqcomp/Desktop/INSPER/SoC/Entrega_2/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_rsp_mux_001.sv
/home/labarqcomp/Desktop/INSPER/SoC/Entrega_2/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0.v
/home/labarqcomp/Desktop/INSPER/SoC/Entrega_2/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc
/home/labarqcomp/Desktop/INSPER/SoC/Entrega_2/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v
/home/labarqcomp/Desktop/INSPER/SoC/Entrega_2/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk.v
/home/labarqcomp/Desktop/INSPER/SoC/Entrega_2/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_tck.v
/home/labarqcomp/Desktop/INSPER/SoC/Entrega_2/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper.v
/home/labarqcomp/Desktop/INSPER/SoC/Entrega_2/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_ociram_default_contents.mif
/home/labarqcomp/Desktop/INSPER/SoC/Entrega_2/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_rf_ram_a.mif
/home/labarqcomp/Desktop/INSPER/SoC/Entrega_2/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_rf_ram_b.mif
/home/labarqcomp/Desktop/INSPER/SoC/Entrega_2/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_test_bench.v
/home/labarqcomp/Desktop/INSPER/SoC/Entrega_2/niosLab2/synthesis/submodules/niosLab2_onchip_memory2_0.hex
/home/labarqcomp/Desktop/INSPER/SoC/Entrega_2/niosLab2/synthesis/submodules/niosLab2_onchip_memory2_0.v
/home/labarqcomp/Desktop/INSPER/SoC/Entrega_2/niosLab2/synthesis/submodules/niosLab2_pio_0.v
/home/labarqcomp/Desktop/INSPER/SoC/Entrega_2/niosLab2/synthesis/submodules/niosLab2_pio_1.v
/home/labarqcomp/Desktop/INSPER/SoC/Entrega_2/niosLab2/synthesis/submodules/niosLab2_pio_2.v
/home/labarqcomp/intelFPGA/18.1/quartus/linux64/assignment_defaults.qdf
	======= Total: 54 files to archive =======

	================ Status: ===============
All files archived successfully.
