
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.218283                       # Number of seconds simulated
sim_ticks                                218283316000                       # Number of ticks simulated
final_tick                               218283316000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  71774                       # Simulator instruction rate (inst/s)
host_op_rate                                   131377                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              156671333                       # Simulator tick rate (ticks/s)
host_mem_usage                                2217432                       # Number of bytes of host memory used
host_seconds                                  1393.26                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     183042322                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             58432                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data           1751936                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1810368                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        58432                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           58432                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1234432                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1234432                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                913                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data              27374                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 28287                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           19288                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                19288                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst               267689                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data              8025973                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 8293662                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          267689                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             267689                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           5655183                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                5655183                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           5655183                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              267689                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data             8025973                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               13948844                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                          24185                       # number of replacements
system.l2.tagsinuse                       2909.972036                       # Cycle average of tags in use
system.l2.total_refs                           250953                       # Total number of references to valid blocks.
system.l2.sampled_refs                          28156                       # Sample count of references to valid blocks.
system.l2.avg_refs                           8.912949                       # Average number of references to valid blocks.
system.l2.warmup_cycle                   148523981000                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          2232.749200                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             378.973522                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             298.249314                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.545105                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.092523                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.072815                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.710442                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                70854                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                64329                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  135183                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           136584                       # number of Writeback hits
system.l2.Writeback_hits::total                136584                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data              50049                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 50049                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                 70854                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                114378                       # number of demand (read+write) hits
system.l2.demand_hits::total                   185232                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                70854                       # number of overall hits
system.l2.overall_hits::cpu.data               114378                       # number of overall hits
system.l2.overall_hits::total                  185232                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                913                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data               6473                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  7386                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data            20901                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               20901                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 913                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               27374                       # number of demand (read+write) misses
system.l2.demand_misses::total                  28287                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                913                       # number of overall misses
system.l2.overall_misses::cpu.data              27374                       # number of overall misses
system.l2.overall_misses::total                 28287                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     48724000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data    338637000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       387361000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data   1102292500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1102292500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      48724000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    1440929500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1489653500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     48724000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   1440929500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1489653500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst            71767                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data            70802                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              142569                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       136584                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            136584                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          70950                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             70950                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             71767                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            141752                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               213519                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            71767                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           141752                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              213519                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.012722                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.091424                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.051806                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.294588                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.294588                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.012722                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.193112                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.132480                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.012722                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.193112                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.132480                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53366.922234                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 52315.309748                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52445.301923                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52738.744558                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52738.744558                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53366.922234                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52638.616936                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52662.123944                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53366.922234                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52638.616936                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52662.123944                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                19288                       # number of writebacks
system.l2.writebacks::total                     19288                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst           913                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data          6473                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             7386                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        20901                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          20901                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            913                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          27374                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             28287                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           913                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         27374                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            28287                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     37585000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data    260035000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    297620000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    848606500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    848606500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     37585000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   1108641500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1146226500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     37585000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   1108641500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1146226500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.012722                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.091424                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.051806                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.294588                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.294588                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.012722                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.193112                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.132480                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.012722                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.193112                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.132480                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41166.484118                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 40172.253978                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40295.152992                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40601.239175                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40601.239175                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41166.484118                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40499.799079                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40521.317213                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41166.484118                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40499.799079                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40521.317213                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                21694282                       # Number of BP lookups
system.cpu.branchPred.condPredicted          21694282                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1173435                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             12981002                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                12583503                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.937840                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                   25                       # Number of system calls
system.cpu.numCycles                        436813001                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           20921563                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      135076052                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    21694282                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           12583503                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      69942500                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                15165353                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles              311902227                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                    1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.CacheLines                  18646406                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                128891                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          416757055                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.588833                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.375046                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                348371636     83.59%     83.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  4158941      1.00%     84.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  5176795      1.24%     85.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  5311093      1.27%     87.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 53738590     12.89%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            416757055                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.049665                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.309231                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 37102998                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             298027041                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  58015259                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               9620993                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles               13990764                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              242696346                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles               13990764                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 47883075                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               258264478                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           8639                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  57143556                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              39466543                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              239754048                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents               8819977                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               25117191                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                304138                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           262988063                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             572125450                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        394630863                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         177494587                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             201638969                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 61349066                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                110                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            109                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  56174814                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             28663974                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            13632411                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1332635                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            61323                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  236417593                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 215                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 212452824                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           4007043                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        51369767                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     69532425                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            129                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     416757055                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.509776                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.867955                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           279573814     67.08%     67.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            87448891     20.98%     88.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            28300849      6.79%     94.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            17331769      4.16%     99.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             4101732      0.98%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       416757055                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 4460972     46.38%     46.38% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     46.38% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     46.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd               5156523     53.62%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            420668      0.20%      0.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             125243019     58.95%     59.15% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     59.15% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     59.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            47978814     22.58%     81.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     81.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     81.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     81.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     81.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     81.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     81.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.73% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             26447393     12.45%     94.18% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            12362930      5.82%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              212452824                       # Type of FU issued
system.cpu.iq.rate                           0.486370                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     9617495                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.045269                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          727380566                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         196853216                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    150431706                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           127906672                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           90935538                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     60515839                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              155373771                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                66275880                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          2674857                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      7233855                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          728                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1179                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      2506819                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         7435                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles               13990764                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles               105021528                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles              13489852                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           236417808                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            116151                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              28663974                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             13632411                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                112                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                6411060                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1179                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         709537                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       523646                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1233183                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             211230219                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              26209534                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1222602                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     38447110                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 18682586                       # Number of branches executed
system.cpu.iew.exec_stores                   12237576                       # Number of stores executed
system.cpu.iew.exec_rate                     0.483571                       # Inst execution rate
system.cpu.iew.wb_sent                      211042607                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     210947545                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 152594020                       # num instructions producing a value
system.cpu.iew.wb_consumers                 254673913                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.482924                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.599174                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        53390032                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              86                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1173435                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    402766291                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.454463                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.147327                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    335880287     83.39%     83.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     19291160      4.79%     88.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      9480103      2.35%     90.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      7668008      1.90%     92.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     30446733      7.56%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    402766291                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              183042322                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       32555709                       # Number of memory references committed
system.cpu.commit.loads                      21430118                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                   16476661                       # Number of branches committed
system.cpu.commit.fp_insts                   54185383                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 140801029                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              30446733                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    608751912                       # The number of ROB reads
system.cpu.rob.rob_writes                   486855718                       # The number of ROB writes
system.cpu.timesIdled                         5101149                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                        20055946                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     183042322                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               4.368130                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.368130                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.228931                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.228931                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                310569109                       # number of integer regfile reads
system.cpu.int_regfile_writes               175568592                       # number of integer regfile writes
system.cpu.fp_regfile_reads                 100812863                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 56129716                       # number of floating regfile writes
system.cpu.misc_regfile_reads                82556180                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     61                       # number of misc regfile writes
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                  71266                       # number of replacements
system.cpu.icache.tagsinuse                458.704527                       # Cycle average of tags in use
system.cpu.icache.total_refs                 18567021                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                  71767                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                 258.712514                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     458.704527                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.895907                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.895907                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     18567021                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        18567021                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      18567021                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         18567021                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     18567021                       # number of overall hits
system.cpu.icache.overall_hits::total        18567021                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        79385                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         79385                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        79385                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          79385                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        79385                       # number of overall misses
system.cpu.icache.overall_misses::total         79385                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   1031363500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1031363500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   1031363500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1031363500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   1031363500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1031363500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     18646406                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     18646406                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     18646406                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     18646406                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     18646406                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     18646406                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.004257                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004257                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.004257                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004257                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.004257                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004257                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 12991.919128                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12991.919128                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 12991.919128                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12991.919128                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 12991.919128                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12991.919128                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          138                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           46                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         7618                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         7618                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         7618                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         7618                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         7618                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         7618                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        71767                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        71767                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        71767                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        71767                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        71767                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        71767                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    829036500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    829036500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    829036500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    829036500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    829036500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    829036500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.003849                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003849                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.003849                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003849                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.003849                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003849                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11551.778673                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11551.778673                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11551.778673                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11551.778673                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11551.778673                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11551.778673                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 141240                       # number of replacements
system.cpu.dcache.tagsinuse                500.250279                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 34529591                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 141752                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                 243.591561                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle            18446381000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     500.250279                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.977051                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.977051                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     23474956                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        23474956                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     11054635                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       11054635                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      34529591                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34529591                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     34529591                       # number of overall hits
system.cpu.dcache.overall_hits::total        34529591                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        71541                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         71541                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        70955                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        70955                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       142496                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         142496                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       142496                       # number of overall misses
system.cpu.dcache.overall_misses::total        142496                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   1212866000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1212866000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1815762000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1815762000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   3028628000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3028628000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   3028628000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3028628000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     23546497                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     23546497                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     11125590                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     11125590                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     34672087                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34672087                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     34672087                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34672087                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.003038                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003038                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.006378                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006378                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.004110                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004110                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.004110                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004110                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 16953.439287                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16953.439287                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 25590.331901                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 25590.331901                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 21254.126432                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 21254.126432                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 21254.126432                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 21254.126432                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          460                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.333333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       136584                       # number of writebacks
system.cpu.dcache.writebacks::total            136584                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          739                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          739                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          744                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          744                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          744                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          744                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        70802                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        70802                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        70950                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        70950                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       141752                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       141752                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       141752                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       141752                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   1052900000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1052900000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1673753000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1673753000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   2726653000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2726653000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   2726653000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2726653000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.003007                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003007                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.006377                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006377                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.004088                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004088                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.004088                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004088                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 14871.048840                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14871.048840                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 23590.599013                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 23590.599013                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 19235.375868                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 19235.375868                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 19235.375868                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 19235.375868                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
