// Seed: 2379556551
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  uwire id_16 = 1;
  wire  id_17;
  wire  id_18;
endmodule
module module_1 (
    input wand id_0,
    input supply0 id_1,
    input uwire id_2,
    output tri1 id_3,
    input wire id_4,
    input supply1 id_5,
    input tri id_6,
    input tri0 id_7,
    output tri id_8,
    input tri1 id_9,
    output tri1 id_10,
    output tri1 id_11,
    input wire id_12,
    output logic id_13
    , id_17,
    input uwire id_14,
    input wor id_15
    , id_18
);
  module_0 modCall_1 (
      id_18,
      id_17,
      id_18,
      id_18,
      id_18,
      id_17,
      id_18,
      id_18,
      id_17,
      id_18,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17
  );
  wire id_19;
  always id_13 <= #id_1 1;
  assign id_13 = 1'h0;
endmodule
