$date
	Sun Oct 23 03:34:01 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#623947
b10100 !
1"
#623950
b10100 &
b10100 %
1$
#623951
0"
#623954
b1010 &
b1010 %
#623958
b101 &
b101 %
#623962
b10000 &
b10000 %
#623966
b1000 &
b1000 %
#623970
b100 &
b100 %
#623974
b10 &
b10 %
#623978
b1 &
b1 %
1#
#623982
b0 &
0#
b0 %
0$
#1683649
b1000 !
1"
#1683650
b1000 &
b1000 %
1$
#1683651
0"
#1683654
b100 &
b100 %
#1683658
b10 &
b10 %
#1683662
b1 &
1#
b1 %
#1683666
b0 &
b0 %
0#
0$
#2676141
b111 !
1"
#2676142
b111 &
b111 %
1$
#2676143
0"
#2676146
b10110 &
b10110 %
#2676150
b1011 &
b1011 %
#2676154
b100010 &
b100010 %
#2676158
b10001 &
b10001 %
#2676162
b110100 &
b110100 %
#2676166
b11010 &
b11010 %
#2676170
b1101 &
b1101 %
#2676174
b101000 &
b101000 %
#2676178
b10100 &
b10100 %
#2676182
b1010 &
b1010 %
#2676186
b101 &
b101 %
#2676190
b10000 &
b10000 %
#2676194
b1000 &
b1000 %
#2676198
b100 &
b100 %
#2676202
b10 &
b10 %
#2676206
b1 &
1#
b1 %
#2676210
b0 &
b0 %
0#
0$
#4500012
