- ðŸ‘‹ Hi, Iâ€™m Justin @ucycg
- ðŸ‘€ Iâ€™m interested in Electrical Engineering
- ðŸŒ± Iâ€™m currently studying EE Master Degree @ KIT
- I can code mostly in C/C++ and also a little bit of Python
- Also I try to learn VHDL/Verilog as I'm working on a master thesis in Digital Design (Physical Implementation) with Cadence Tools (Xcelium/Genus/Innovus)

<!---
ucycg/ucycg is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
