# SV-codes
A collection of SystemVerilog (SV) design and verification codes showcasing RTL modules, testbenches, and simulation examples. This repository serves as a learning and reference resource for FPGA/ASIC developers working on digital logic design, functional verification, and automation using SV.
