#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Jul 25 14:06:11 2019
# Process ID: 2376
# Current directory: D:/VivadoProjects/Memory/memory
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8412 D:\VivadoProjects\Memory\memory\memory.xpr
# Log file: D:/VivadoProjects/Memory/memory/vivado.log
# Journal file: D:/VivadoProjects/Memory/memory\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/VivadoProjects/Memory/memory/memory.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.2/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {D:/VivadoProjects/Memory/memory/memory.srcs/sources_1/bd/design_1/design_1.bd}
Successfully read diagram <design_1> from BD file <D:/VivadoProjects/Memory/memory/memory.srcs/sources_1/bd/design_1/design_1.bd>
ipx::infer_core -as_library true D:/VivadoProjects/Memory/IPCounter
ipx::edit_ip_in_project -upgrade true -name memory -directory D:/VivadoProjects/Memory/memory/memory.tmp d:/VivadoProjects/Memory/IPCounter/component.xml
ERROR: [Ipptcl 7-561] A project named 'memory' is already opened.
ERROR: [Common 17-39] 'ipx::edit_ip_in_project' failed due to earlier errors.
ipx::infer_core -vendor domain.local -library user -taxonomy /UserIP D:/VivadoProjects/Memory/IPCounter
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.2/data/ip'.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'reset' as interface 'reset'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
ipx::edit_ip_in_project -upgrade true -name memory -directory D:/VivadoProjects/Memory/memory/memory.tmp d:/VivadoProjects/Memory/IPCounter/component.xml
ERROR: [Ipptcl 7-561] A project named 'memory' is already opened.
ERROR: [Common 17-39] 'ipx::edit_ip_in_project' failed due to earlier errors.
ipx::infer_core -vendor domain.local -library user -taxonomy /UserIP D:/VivadoProjects/Memory/IPCounter
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.2/data/ip'.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'reset' as interface 'reset'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
ipx::edit_ip_in_project -upgrade true -name IPCOunt -directory D:/VivadoProjects/Memory/IPCounter d:/VivadoProjects/Memory/IPCounter/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.2/data/ip'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
ipx::current_core d:/VivadoProjects/Memory/IPCounter/component.xml
update_compile_order -fileset sources_1
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  d:/VivadoProjects/Memory/IPCounter [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VivadoProjects/Memory/IPCounter'.
create_bd_cell -type ip -vlnv domain.local:user:PC:1.0 PC_0
set_property location {0.5 -125 -32} [get_bd_cells PC_0]
set_property location {1.5 113 -46} [get_bd_cells PC_0]
ipx::edit_ip_in_project -upgrade true -name PC_v1_0_project -directory D:/VivadoProjects/Memory/memory/memory.tmp/PC_v1_0_project d:/VivadoProjects/Memory/IPCounter/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VivadoProjects/Memory/IPCounter'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sources_1
close_project
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:5.4 clk_wiz_0
endgroup
set_property location {0.5 -343 -50} [get_bd_cells clk_wiz_0]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins PC_0/clk]
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VivadoProjects/Memory/IPCounter'.
report_ip_status -name ip_status
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config {rst_polarity "ACTIVE_HIGH" }  [get_bd_pins clk_wiz_0/reset]
INFO: [board_rule 100-100] create_bd_port -dir I reset_rtl -type rst
INFO: [board_rule 100-100] set_property CONFIG.POLARITY  /reset_rtl
INFO: [board_rule 100-100] connect_bd_net /reset_rtl /clk_wiz_0/reset
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_HIGH /reset_rtl
WARNING: [board_rule 100-100] Board automation did not generate location constraint for /clk_wiz_0/reset. Users may need to specify the location constraint manually.
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "sys_clock ( System Clock ) " }  [get_bd_pins clk_wiz_0/clk_in1]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /clk_wiz_0]
INFO: [board_rule 100-100] set_property CONFIG.CLK_IN1_BOARD_INTERFACE sys_clock [get_bd_cells /clk_wiz_0]
INFO: [board_rule 100-100] create_bd_port -dir I sys_clock -type clk
INFO: [board_rule 100-100] set_property CONFIG.FREQ_HZ 100000000 /sys_clock
INFO: [board_rule 100-100] set_property CONFIG.PHASE 0.000 /sys_clock
INFO: [board_rule 100-100] connect_bd_net /sys_clock /clk_wiz_0/clk_in1
INFO: [board_rule 100-100] set_property CONFIG.FREQ_HZ 125000000 /sys_clock
endgroup
connect_bd_net [get_bd_pins clk_wiz_0/locked] [get_bd_pins PC_0/reset]
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /PC_0/reset(rst)
delete_bd_objs [get_bd_nets reset_rtl_1] [get_bd_ports reset_rtl]
delete_bd_objs [get_bd_nets sys_clock_1] [get_bd_ports sys_clock]
create_bd_port -dir I clk
set_property location {-466 -43} [get_bd_ports clk]
connect_bd_net [get_bd_ports clk] [get_bd_pins clk_wiz_0/clk_in1]
open_bd_design {D:/VivadoProjects/Memory/memory/memory.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {D:/VivadoProjects/Memory/memory/memory.srcs/sources_1/bd/design_1/design_1.bd}
create_bd_port -dir I sw
set_property location {-472 -60} [get_bd_ports sw]
connect_bd_net [get_bd_ports sw] [get_bd_pins clk_wiz_0/reset]
ipx::edit_ip_in_project -upgrade true -name PC_v1_0_project -directory D:/VivadoProjects/Memory/memory/memory.tmp/PC_v1_0_project d:/VivadoProjects/Memory/IPCounter/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VivadoProjects/Memory/IPCounter'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sources_1
ipx::merge_project_changes ports [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/VivadoProjects/Memory/IPCounter
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/VivadoProjects/Memory/IPCounter'
report_ip_status -name ip_status 
set_property location {1.5 -172 -52} [get_bd_cells PC_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_0
INFO: [Device 21-403] Loading part xc7z010clg400-1
endgroup
set_property location {3.5 415 -49} [get_bd_cells blk_mem_gen_0]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {4} CONFIG.Write_Depth_A {64} CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/VivadoProjects/Memory/randomData.coe} CONFIG.Fill_Remaining_Memory_Locations {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Read_Width_A {4} CONFIG.Write_Width_B {4} CONFIG.Read_Width_B {4} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Port_A_Write_Rate {0}] [get_bd_cells blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/VivadoProjects/Memory/randomData.coe' provided. It will be converted relative to IP Instance files '../../../../../../../randomData.coe'
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Write_Depth_A {64}] [get_bd_cells blk_mem_gen_0]
ipx::edit_ip_in_project -upgrade true -name PC_v1_0_project -directory D:/VivadoProjects/Memory/memory/memory.tmp/PC_v1_0_project d:/VivadoProjects/Memory/IPCounter/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VivadoProjects/Memory/IPCounter'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sources_1
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/VivadoProjects/Memory/IPCounter
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/VivadoProjects/Memory/IPCounter'
report_ip_status -name ip_status 
connect_bd_net [get_bd_pins blk_mem_gen_0/addra] [get_bd_pins PC_0/Addresso]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/addra is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins blk_mem_gen_0/clka] [get_bd_pins clk_wiz_0/clk_out1]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/clka is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
create_bd_port -dir O -from 3 -to 0 LED
set_property location {286 11} [get_bd_ports LED]
set_property location {584 10} [get_bd_ports LED]
connect_bd_net [get_bd_ports LED] [get_bd_pins blk_mem_gen_0/douta]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/douta is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
make_wrapper -files [get_files D:/VivadoProjects/Memory/memory/memory.srcs/sources_1/bd/design_1/design_1.bd] -top
ERROR: [BD 41-1179] The following IPs in this design are locked. This command cannot be run until these IPs are unlocked. Please run report_ip_status for more details and a recommendation on how to fix this issue. 
/PC_0

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design D:/VivadoProjects/Memory/memory/memory.srcs/sources_1/bd/design_1/design_1.bd 
ERROR: [Common 17-39] 'make_wrapper' failed due to earlier errors.
make_wrapper -files [get_files D:/VivadoProjects/Memory/memory/memory.srcs/sources_1/bd/design_1/design_1.bd] -top
ERROR: [BD 41-1179] The following IPs in this design are locked. This command cannot be run until these IPs are unlocked. Please run report_ip_status for more details and a recommendation on how to fix this issue. 
/PC_0

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design D:/VivadoProjects/Memory/memory/memory.srcs/sources_1/bd/design_1/design_1.bd 
ERROR: [Common 17-39] 'make_wrapper' failed due to earlier errors.
save_bd_design
Wrote  : <D:/VivadoProjects/Memory/memory/memory.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <D:/VivadoProjects/Memory/memory/memory.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
make_wrapper -files [get_files D:/VivadoProjects/Memory/memory/memory.srcs/sources_1/bd/design_1/design_1.bd] -top
ERROR: [BD 41-1179] The following IPs in this design are locked. This command cannot be run until these IPs are unlocked. Please run report_ip_status for more details and a recommendation on how to fix this issue. 
/PC_0

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design D:/VivadoProjects/Memory/memory/memory.srcs/sources_1/bd/design_1/design_1.bd 
ERROR: [Common 17-39] 'make_wrapper' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jul 25 15:04:32 2019...
