conferences 
conferences 
conferences
c1d
gajski
dutt
pangrle
silicon
compilation
tutorial
proceedings
ieee
custom
integrated
circuits
conference
rochester
ny
may
1986
c2n
dutt
gajski
designer
controlled
behavioral
synthesis
proceedings
acm
ieee
26th
design
automation
conference
las
vegas
nv
june
1989
pp
754
757
c3
dutt
gajski
exel
language
interactive
behavioral
synthesis
proceedings
ifip
acm
ninth
international
symposium
computer
hardware
description
languages
chdl
89
washington
dc
june
1989
pp
3
17
best
paper
award
c4n
dutt
legend
language
generic
component
library
description
proceedings
ieee
1990
international
conference
computer
languages
march
1990
pp
198
207
c5n
dutt
hadley
gajski
intermediate
representation
behavioral
synthesis
proceedings
acm
ieee
27th
design
automation
conference
june
1990
pp
14
19
c6n
dutt
generic
component
library
characterization
high
level
synthesis
vlsi
design
91
fourth
csi
ieee
international
symposium
vlsi
design
new
delhi
india
january
1991
pp
5
10
c7
dutt
cho
hadley
user
interface
behavioral
vhdl
modeling
proceedings
ifip
acm
tenth
international
symposium
computer
hardware
description
languages
chdl
91
marseille
france
april
1991
pp
375
390
best
paper
award
c8n
dutt
kipps
bridging
high
level
synthesis
rtl
technology
libraries
proceedings
acm
ieee
28th
design
automation
conference
june
1991
pp
526
529
c9h
wang
dutt
nicolau
harmonic
scheduling
linear
recurrences
digital
filter
design
proceedings
1st
european
design
automation
conference
september
1992
pp
396
401
c10d
gajski
dutt
benchmarking
art
synthesis
tool
comparison
proceedings
ifip
workshop
control
dominated
synthesis
register
transfer
level
description
september
1992
pp
439
453
invited
paper
c11r
ang
dutt
equivalent
design
representations
transformations
interactive
rescheduling
proceedings
international
conference
computer
aided
design
iccad
92
november
1992
pp
332
335
c12a
capitanio
dutt
nicolau
partitioned
register
files
vliws
preliminary
analysis
tradeoffs
micro
25
25th
annual
international
symposium
microarchitecture
portland
december
1992
c13h
wang
dutt
nicolau
optimal
scheduling
recursive
digital
filters
resource
constraints
proceedings
1992
international
computer
symposium
taiwan
december
1992
c14h
wang
dutt
nicolau
harmonic
scheduling
technique
scheduling
beyond
loop
carried
dependencies
proceedings
vlsi
design
1993
january
1993
pp
198
201
c15r
ang
dutt
representation
binding
rt
component
functionality
hdl
behavior
proceedings
ifip
acm
eleventh
international
conference
hardware
description
languages
chdl
93
ottawa
canada
april
1993
pp
263
280
c16h
wang
dutt
nicolau
siu
high
level
synthesis
scalable
architectures
iir
filters
using
multichip
modules
proceedings
acm
ieee
30th
design
automation
conference
june
1993
pp
336
342
c17h
wang
dutt
nicolau
mcm
based
architectural
synthesis
iir
digital
filters
proceedings
conference
cad
graphics
93
beijing
china
1993
c18h
wang
dutt
nicolau
regular
schedules
scalable
design
iir
filters
proceedings
2nd
european
design
automation
conference
september
1993
c19c
ramachandran
jha
kurdahi
dutt
towards
realistic
physical
design
models
high
level
synthesis
proceedings
icvc
93
november
1993
c20n
dutt
jha
rt
component
sets
high
level
design
applications
1st
ieee
asia
pacific
conference
hardware
description
languages
standards
applications
brisbane
australia
december
1993
pp
43
54
c21d
kolson
dutt
nicolau
ultra
fine
grain
template
driven
synthesis
proceedings
vlsi
design
1994
january
1994
pp
25
28
c22p
jha
dutt
rapid
technology
projection
high
level
synthesis
proceedings
vlsi
design
1994
january
1994
pp
155
158
c23p
jha
ramachandran
dutt
kurdahi
empirical
study
effects
physical
design
high
level
synthesis
proceedings
vlsi
design
1994
january
1994
pp
11
16
c24r
ang
dutt
algorithm
allocation
functional
units
realistic
libraries
proceedings
seventh
international
symposium
high
level
synthesis
hlss94
may
1994
pp
164
169
c25s
parameswaran
jha
dutt
resynthesizing
controllers
minimum
execution
time
2nd
asia
pacific
conference
hardware
description
languages
toyohashi
japan
october
1994
c26d
kolson
dutt
nicolau
minimization
memory
traffic
high
level
synthesis
proceedings
31st
acm
ieee
design
automation
conference
june
1994
pp
149
154
c27a
capitanio
dutt
nicolau
allocation
multiple
register
files
vliw
architectures
proceedings
1994
international
conference
parallel
processing
august
1994
c28d
kolson
nicolau
dutt
integrating
program
transformations
memory
based
synthesis
image
video
algorithms
proceedings
1994
international
conference
computer
aided
design
iccad
94
november
1994
pp
27
30
c29s
oum
kurdahi
dutt
comprehensive
lower
bound
estimation
behavioral
descriptions
proceedings
1994
international
conference
computer
aided
design
iccad
94
november
1994
pp
182
187
c30p
conradi
dutt
compound
information
model
high
level
synthesis
proceedings
4th
international
ifip
10
5
working
conference
electronic
design
automation
frameworks
edaf
94
december
1994
pp
189
198
c31f
onion
nicolau
dutt
incorporating
compiler
feedback
design
asips
proceedings
1995
european
design
test
conference
ed
tc
1995
march
1995
pp
508
513
c32p
jha
dutt
design
reuse
high
level
library
mapping
proceedings
1995
european
design
test
conference
ed
tc
1995
march
1995
pp
345
350
c33s
parameswaran
jha
dutt
reclocking
high
level
synthesis
first
asia
pacific
design
automation
conference
aspdac
95
tokyo
japan
august
1995
c34d
kolson
nicolau
dutt
kennedy
optimal
register
assignment
loops
embedded
code
generation
proceedings
1995
international
symposium
system
synthesis
september
1995
c35f
kurdahi
ohm
dutt
xu
comprehensive
estimation
technique
high
level
synthesis
proceedings
1995
international
symposium
system
synthesis
september
1995
pp
122
127
c36p
panda
dutt
1995
high
level
synthesis
design
repository
proceedings
1995
international
symposium
system
synthesis
september
1995
pp
170
174
invited
paper
c37p
panda
dutt
reducing
address
bus
transitions
low
power
memory
mapping
proceedings
1996
european
design
test
conference
ed
tc
march
1996
c38d
kolson
nicolau
dutt
kennedy
method
register
allocation
loops
multiple
register
file
architectures
proceedings
1996
international
conference
parallel
processing
ipps
96
april
1996
c39t
hironaka
halambi
nicolau
dutt
speculative
execution
compiler
supported
hardware
branch
prediction
proceedings
1996
ipsj
arc
proceedings
cpsy
96
ritsumeikan
japan
may
1996
c40p
panda
dutt
low
power
mapping
behavioral
arrays
multiple
memories
proceedings
1996
international
symposium
low
power
electronics
design
august
1996
c41p
panda
dutt
nicolau
memory
organization
improved
data
cache
performance
embedded
processors
proceedings
1996
international
symposium
system
synthesis
november
1996
c42p
panda
dutt
behavioral
array
mapping
multiport
memories
targeting
low
power
proceedings
vlsi
design
1997
january
1997
c43p
jha
dutt
library
mapping
memories
proceedings
1997
european
design
test
conference
ed
tc
1997
march
1997
c44p
panda
dutt
nicolau
efficient
utilization
scratch
pad
memory
embedded
processor
applications
proceedings
1997
european
design
test
conference
ed
tc
1997
march
1997
c45p
panda
nakamura
dutt
nicolau
improving
cache
performance
tiling
data
alignment
proceedings
4th
international
symposium
solving
irregularly
structured
problems
parallel
june
11
13
1997
invited
paper
c46p
panda
dutt
nicolau
architectural
exploration
optimization
local
memory
embedded
systems
proceedings
1997
international
symposium
system
synthesis
isss
97
september
1997
c47n
dutt
memory
organization
exploration
embedded
systems
silicon
proceedings
1997
international
conference
vlsi
cad
icvc
97
october
1997
invited
paper
c48p
panda
nakamura
dutt
nicolau
data
alignment
improved
data
cache
performance
proceedings
international
conference
computer
design
austin
tx
october
1997
c49n
dutt
malik
augusteijn
fu
nicolau
polychronopoulos
software
king
systems
silicon
new
compilers
proceedings
international
conference
computer
design
austin
tx
october
1997
c50p
panda
dutt
nicolau
exploiting
chip
memory
access
modes
high
level
synthesis
proceedings
1997
international
conference
computer
aided
design
iccad
97
november
1997
c51p
panda
dutt
nicolau
data
cache
sizing
embedded
processor
applications
proceedings
1998
design
automation
test
europe
conference
date
98
february
1998
c52p
gr
balasa
dutt
memory
size
estimation
multimedia
applications
proceedings
6th
international
workshop
hardware
software
co
design
codes
cashe
98
seattle
wa
march
15
18
1998
c53d
kolson
nicolau
dutt
copy
elimination
parallelizing
compilers
proceedings
lcpc
98
11th
international
workshop
languages
compilers
parallel
computing
august
1998
c54a
khare
panda
dutt
nicolau
high
level
synthesis
synchronous
drams
proceedings
sasimi
98
eighth
workshop
synthesis
system
integration
mixed
technologies
october
1998
c55n
dutt
nicolau
supporting
architectural
exploration
embedded
systems
chip
software
toolkit
generation
proceedings
sasimi
98
eighth
workshop
synthesis
system
integration
mixed
technologies
october
1998
invited
paper
c56a
halambi
gr
ganesh
khare
dutt
nicolau
expression
language
architectural
exploration
compiler
simulator
retargetability
proceedings
1999
design
automation
test
europe
conference
date
99
march
1999
c57a
khare
savoiu
halambi
gr
dutt
nicolau
sat
visual
specification
analysis
tool
system
chip
exploration
proceedings
1999
digital
system
workshop
euromicro
99
september
1999
c58h
tomiyama
halambi
gr
dutt
nicolau
architectural
description
languages
systems
chip
design
proceedings
1999
asia
pacific
conference
chip
design
languages
apchdl'99
october
1999
c59a
halambi
tomiyama
gr
dutt
nicolau
automatic
software
toolkit
generation
embedded
systems
chip
proceedings
1999
international
conference
vlsi
cad
icvc
99
october
1999
invited
paper
c60
tomiyama
halambi
gr
dutt
nicolau
modeling
verification
processor
pipelines
soc
design
exploration
proceedings
ieee
international
high
level
design
validationa
test
workshop
hldvt'99
november
1999
c61p
gr
halambi
dutt
nicolau
rtgen
algorithm
automatic
generation
reservation
tables
architectural
descriptions
proceedings
1999
international
symposium
system
synthesis
isss
99
november
1999
c62f
catthoor
dutt
kozyrakis
hot
topic
session
solve
current
memory
access
data
transfer
bottlenecks
processor
architecture
compiler
level
proceedings
2000
design
automation
test
europe
conference
date
2000
march
2000
invited
paper
c63a
halambi
cornea
grun
dutt
nicolau
architecture
exploration
parameterizable
epic
soc
architectures
proceedings
2000
design
automation
test
europe
conference
date
2000
march
2000
poster
paper
c64a
datta
choudhury
basu
tomiyama
dutt
task
layout
generation
minimize
cache
miss
penalty
preemptive
real
time
tasks
ilp
approach
proc
9th
workshop
synthesis
system
integration
mixed
technologies
sasimi
2000
pp
202
208
kyoto
japan
april
2000
c65h
tomiyama
dutt
program
path
analysis
bound
cache
related
preemption
delay
preemptive
real
time
systems
proc
8th
international
workshop
hardware
software
codesign
codes2000
pp
67
71
san
diego
ca
usa
may
2000
c66p
grun
dutt
nicolau
memory
aware
compilation
accurate
timing
extraction
proceedings
37th
design
automation
conference
dac
2000
june
2000
c67l
nachtergaele
tiwari
dutt
system
architecture
level
power
reduction
microprocessor
based
communication
multi
media
applications
embedded
tutorial
proceedings
international
conference
computer
aided
design
2000
iccad
2000
november
2000
c68p
grun
dutt
nicolau
mist
algorithm
memory
miss
traffic
management
proceedings
international
conference
computer
aided
design
2000
iccad
2000
november
2000
c69h
tomiyama
yoshino
dutt
verification
order
execution
processor
pipelines
proceedings
ieee
international
high
level
design
validation
test
workshop
hldvt'00
november
2000
c70p
mishra
grun
dutt
nicolau
processor
memory
co
exploration
proceedings
vlsi
design
2001
conference
january
2001
c71a
datta
choudhury
basu
tomiyama
dutt
satisfying
timing
constraints
preemptive
real
time
tasks
task
layout
techniques
proceedings
vlsi
design
2001
conference
january
2001
c72n
dutt
nicolau
tomiyama
halambi
new
directions
compiler
technology
embedded
systems
proc
asia
south
pacific
design
automation
conference
asp
dac
2001
yokohama
japan
january
2001
c73a
azevedo
cornea
issenin
gupta
nicolau
dutt
architectural
compiler
strategies
dynamic
power
management
copper
project
proceedings
iwia
january
2001
c74p
grun
dutt
nicolau
access
pattern
based
local
memory
customization
low
power
embedded
systems
proceedings
2001
design
automation
test
europe
conference
date
2001
march
2001
c75s
gupta
savoiu
kim
dutt
gupta
nicolau
speculation
techniques
high
level
synthesis
control
intensive
designs
proceedings
38th
dac
june
2001
c76m
mamidipaka
hirschberg
dutt
low
power
address
encoding
using
self
organizing
lists
proceedings
islped
01
august
2001
c77p
grun
dutt
nicolau
apex
access
pattern
based
memory
exploration
proceedings
2001
international
symposium
system
synthesis
isss
2001
pp
25
32
october
2001
c78s
gupta
savoiu
dutt
gupta
nicolau
conditional
speculation
effects
performance
area
high
level
synthesis
proceedings
2001
international
symposium
system
synthesis
isss
2001
pp
171
176
october
2001
c79p
mishra
astrom
dutt
nicolau
functional
abstraction
driven
design
space
exploration
heterogeneous
programmable
architectures
proceedings
2001
international
symposium
system
synthesis
isss
2001
pp
256
261
october
2001
c80p
mishra
rousseau
dutt
nicolau
architecture
description
language
driven
design
space
exploration
presence
coprocessors
proceedings
10th
workshop
synthesis
system
integration
mixed
technologies
sasimi
2001
october
2001
c81p
mishra
dutt
nicolau
automatic
validation
pipeline
specifications
proceedings
ieee
international
high
level
design
validation
test
workshop
hldvt'01
pp
9
13
november
2001
c82p
mishra
tomiyama
halambi
grun
dutt
nicolau
automatic
modeling
validation
pipeline
specifications
driven
architecture
description
language
proceedings
aspdac
2002
vlsi
design
2002
pp
458
463
january
2002
c83
mishra
tomiyama
dutt
nicolau
automatic
verification
order
execution
microprocessors
fragmented
pipeleines
multicycle
functional
units
proceedings
2002
design
automation
test
europe
conference
date
2002
pp
36
43
march
2002
c84
azevedo
issenin
cornea
gupta
dutt
veidenbaum
nicolau
profile
based
dynamic
voltage
scheduling
using
program
checkpoints
proceedings
2002
design
automation
test
europe
conference
date
2002
pp
168
175
march
2002
c85
halambi
shrivastava
biswas
dutt
nicolau
efficient
compiler
technique
code
size
reduction
using
reduced
bit
width
isas
proceedings
2002
design
automation
test
europe
conference
date
2002
pp
402
408
march
2002
c86
gr
dutt
nicolau
memory
system
connectivity
exploration
proceedings
2002
design
automation
test
europe
conference
date
2002
pp
894
901
march
2002
c87
gupta
savoiu
dutt
gupta
nicolau
kam
kishinevsky
rotem
coordinated
transformations
high
level
synthesis
high
performance
microprocessor
blocks
proceedings
39th
dac
june
2002
pp
898
903
c88
halambi
shrivastava
biswas
dutt
nicolau
design
space
exploration
framework
reduced
bit
width
instruction
set
architecture
risa
design
proceedings
2002
international
symposium
system
synthesis
isss
2002
pp
120
125
kyoto
japan
october
2002
c89
mamidipaka
dutt
hirschberg
efficient
power
reduction
techniques
time
multiplexed
address
buses
proceedings
2002
international
symposium
system
synthesis
isss
2002
pp
207
212
kyoto
japan
october
2002
c90
gupta
savoiu
dutt
gupta
nicolau
dynamic
common
sub
expression
elimination
scheduling
high
level
synthesis
proceedings
2002
international
symposium
system
synthesis
isss
2002
pp
261
266
kyoto
japan
october
2002
c91
mishra
dutt
automatic
functional
test
program
generation
pipelined
processors
using
model
checking
proceedings
high
level
design
validation
test
hldvt
cannes
france
pp
99
103
october
2002
c92
lee
choi
dutt
mapping
loops
coarse
grain
reconfigurable
architectures
using
memory
operation
sharing
proceedings
1st
workshop
application
specific
processors
wasp
1
istanbul
turkey
november
2002
c93
lee
choi
dutt
efficient
instruction
encoding
automatic
instruction
set
design
configurable
asips
proceedings
international
conference
computer
aided
design
2002
iccad
2002
pp
649
654
november
2002
c94
panda
dutt
memory
architecture
exploration
embedded
systems
proceedings
9th
international
conference
high
performance
computing
hipc02
december
2002
c95
mamidipaka
khouri
dutt
methodology
accurate
modeling
energy
dissipation
array
structures
proceedings
vlsi
design
2003
january
2003
c96
gupta
dutt
gupta
nicolau
spark
high
level
synthesis
framework
applying
parallelizing
compiler
transformations
proceedings
vlsi
design
2003
january
2003
best
paper
award
c97
mamidipaka
dutt
chip
stack
based
memory
organization
low
power
embedded
architectures
proceedings
2003
conference
design
automation
test
europe
date
2003
germany
2003
c98
gupta
dutt
gupta
nicolau
dynamic
conditional
branch
balancing
high
level
synthesis
control
intensive
design
proceedings
2003
conference
design
automation
test
europe
date
2003
march
2003
c99
cornea
dutt
gupta
kr
ger
nicolau
schmidt
shukla
forge
framework
optimization
distributed
embedded
systems
software
proceedings
17th
ieee
acm
international
parallel
distributed
processing
symposium
ipdps
2003
208
c100
reshadi
mishra
dutt
instruction
set
compiled
simulation
technique
fast
flexible
instruction
set
simulation
proceedings
design
automation
conference
2003
dac
2003
pages
xx
yy
anaheim
usa
june
2003
c101
lee
choi
dutt
algorithm
mapping
loops
onto
coarse
grained
reconfigurable
architectures
proceedings
acm
2003
languages
compilers
tools
embedded
systems
lctes
03
pp
183
188
san
diego
usa
june
2003
c102
mishra
kejariwal
dutt
rapid
exploration
pipelined
processors
automatic
generation
rtl
models
proceedings
ieee
2003
rapid
systems
prototyping
workshop
rsp
2003
pp
226
232
san
diego
usa
june
2003
c103
lee
choi
dutt
evaluating
memory
architectures
media
applications
coarse
grained
reconfigurable
architectures
proceedings
ieee
14th
international
conference
application
specific
systems
architectures
processors
asap
2003
hague
holland
june
2003
c104
lee
choi
dutt
energy
efficient
instruction
set
synthesis
application
specific
processors
proceedings
international
symposium
low
power
electronics
design
islped
2003
seoul
korea
pp
330
333
august
2003
c105
mishra
dutt
framework
validation
programmable
embedded
systems
driven
architecture
description
language
proceedings
4th
ieee
international
workshop
microprocessor
testing
verification
mtv
2003
austin
tx
june
2003
c106
reshadi
bansal
mishra
dutt
efficient
retargetable
framework
instruction
set
simulation
proceedings
international
symposium
hardware
software
codesign
system
synthesis
codes
isss
pp
13
18
newport
beach
california
usa
october
1
3
2003
best
paper
award
c107
luthra
gupta
dutt
gupta
nicolau
interface
synthesis
using
memory
mapping
fpga
platform
international
conference
computer
design
iccd
october
2003
c108
reshadi
dutt
reducing
compilation
time
overhead
compiled
simulators
international
conference
computer
design
iccd
october
2003
c109
biswas
dutt
reducing
code
size
heterogeneous
connectivity
based
vliw
dsps
synthesis
instruction
set
extensions
proc
2003
international
conference
compilers
architectures
synthesis
embedded
systems
cases
2003
oct
30
nov
1
2003
san
jose
ca
c110
mohapatra
cornea
dutt
nicolau
venkatasubramanian
integrated
power
management
video
streaming
mobile
handheld
devices
acm
multimedia
'03
systems
track
acm
sigmm
03
berkeley
ca
02
08
november
2003
c111
mamidipaka
khouri
dutt
abadir
idap
tool
high
level
power
estimation
custom
array
structures
proc
int'l
conference
computer
aided
design
iccad
san
jose
ca
november
2003
c112
gupta
luthra
dutt
gupta
nicolau
hardware
interface
synthesis
fpga
blocks
using
parallelizing
code
transformations
international
conference
parallel
distributed
computing
systems
november
2003
invited
talk
c113
buss
givargis
dutt
exploring
efficient
operating
points
voltage
scaled
embedded
processor
cores
proceedings
24th
ieee
international
real
time
systems
symposium
rtss
2003
december
3
5
2003
cancun
mexico
c114
mishra
kejariwal
dutt
synthesis
driven
exploration
pipelined
embedded
processors
proceedings
2004
international
conference
vlsi
design
mumbai
india
january
5
9
2004
c115
shrivastava
dutt
energy
efficient
code
generation
exploiting
reduced
bit
width
instruction
set
architectures
proceedings
aspdac
2004
january
2004
c116
gupta
dutt
gupta
nicolau
loop
shifting
compaction
high
level
synthesis
designs
complex
control
flow
proceedings
2004
conference
design
automation
test
europe
date
2004
february
2004
c117
mishra
dutt
graph
based
functional
test
program
generation
pipelined
processors
proceedings
2004
conference
design
automation
test
europe
date
2004
february
2004
c118
issenin
brockmeyer
miranda
dutt
data
reuse
analysis
techniques
software
controlled
memory
hierarchies
proceedings
2004
conference
design
automation
test
europe
date
2004
february
2004
c119
gordon
ross
vahid
dutt
automatic
tuning
two
level
caches
embedded
applications
proceedings
2004
conference
design
automation
test
europe
date
2004
february
2004
c120
bansal
gupta
dutt
gupta
nicolau
towards
network
topology
exploraiton
mesh
based
coarse
grained
reconfigurable
architectures
proceedings
2004
conference
design
automation
test
europe
date
2004
february
2004
c121
van
antwerpen
dutt
gupta
mohapatra
pereira
venkatasubramanian
von
vignau
energy
aware
system
design
wireless
multimedia
proceedings
2004
conference
design
automation
test
europe
date
2004
february
2004
c122
banerjee
dutt
fifo
power
optimization
chip
networks
proceedings
international
great
lakes
vlsi
conference
glvlsi
2004
boston
april
2004
c123
pasricha
dutt
ben
romdhane
extending
transaction
level
modeling
approach
fast
communication
architecture
exploration
proceedings
design
automation
conference
2004
dac
2004
san
diego
ca
june
2004
c124
biswas
pozzi
atasu
choudhary
ienne
dutt
introduction
local
memory
elements
instruction
set
extensions
proceedings
design
automation
conference
2004
dac
2004
san
diego
ca
june
2004
c125
kejariwal
gupta
dutt
gupta
nicolau
proxy
based
partitioning
watermarking
algorithms
reducing
energy
consumption
mobile
devices
proceedings
design
automation
conference
2004
dac
2004
san
diego
ca
june
2004
c126
bansal
gupta
dutt
gupta
nicolau
interconnect
aware
mapping
applications
coarse
grained
reconfigurable
architectures
proceedings
2004
conference
field
programmable
logic
fpl
2004
august
2004
c127
dutt
mishra
functional
validation
processors
proceedings
2004
euromicro
digital
system
design
conference
dsd
2004
august
2004
invited
keynote
paper
c128
pasricha
dutt
ben
romdhane
fast
exploration
bus
based
chip
communication
architectures
proceedings
international
symposium
hardware
software
codesign
system
synthesis
codes
isss
2004
sep
8
10
2004
c129
mamidipaka
khouri
dutt
abadir
analytical
models
leakage
power
estimation
memory
array
structures
proceedings
international
symposium
hardware
software
codesign
system
synthesis
codes
isss
2004
sep
8
10
2004
c130
banerjee
dutt
efficient
search
space
exploration
hw
sw
partitioning
proceedings
international
symposium
hardware
software
codesign
system
synthesis
codes
isss
2004
sep
8
10
2004
c131
shrivastava
earlie
dutt
nicolau
operation
tables
scheduling
presence
incomplete
bypassing
proceedings
international
symposium
hardware
software
codesign
system
synthesis
codes
isss
2004
sep
8
10
2004
c132
mishra
dutt
kashai
functional
verification
pipelined
processors
case
study
proceedings
5th
ieee
international
workshop
microprocessor
testing
verification
mtv
2004
austin
tx
sep
9
10
2004
c133
seo
dutt
generalized
technique
energy
efficient
operating
voltage
set
dynamic
voltage
scaled
processors
proceedings
aspdac
2005
january
2005
c134
pasricha
dutt
ben
romdhane
automated
throughput
driven
synthesis
bus
based
communication
architectures
proceedings
aspdac
2005
january
2005
c135
shrivastava
earlie
dutt
nicolau
pbexplore
framework
compiler
loop
exploration
partial
bypassing
embedded
processors
proceedings
2005
conference
design
automation
test
europe
date
2005
march
2005
c136
partha
biswas
sudarshan
banerjee
nikil
dutt
laura
pozzi
paolo
ienne
isegen
generation
high
quality
instruction
set
extensions
iterative
improvement
proceedings
2005
conference
design
automation
test
europe
date
2005
march
2005
c137
mishra
dutt
functional
coverage
driven
test
generation
validation
pipelined
processors
proceedings
2005
conference
design
automation
test
europe
date
2005
march
2005
c138
issenin
dutt
foray
gen
automatic
generation
affine
functions
memory
optimizations
proceedings
2005
conference
design
automation
test
europe
date
2005
march
2005
c139
reshadi
dutt
generic
pipelined
processor
modeling
high
performance
cycle
accurate
simulator
generation
proceedings
2005
conference
design
automation
test
europe
date
2005
march
2005
c140
mohapatra
cornea
oh
lee
kim
dutt
gupta
nicolau
shukla
venkatasubramanian
cross
layer
approach
power
performance
optimization
distributed
mobile
systems
proceedings
19th
ieee
acm
international
parallel
distributed
processing
symposium
ipdps
2005
april
2005
c141
gordon
ross
vahid
dutt
first
look
interplay
code
reordering
configurable
caches
proceedings
ieee
acm
2005
great
lakes
symposium
vlsi
glsvlsi
2005
april
2005
c142
kim
oh
dutt
nicolau
venkatasubramanian
probability
based
power
aware
error
resilient
coding
proceedings
first
international
workshop
services
infrastructures
ubiquitous
mobile
internet
siumi
05
june
2005
c143
pasricha
dutt
bozorgzadeh
ben
romdhane
floorplan
aware
automated
synthesis
bus
based
communication
architectures
proceedings
design
automation
conference
2005
dac
2005
anaheim
ca
june
2005
best
paper
award
nomination
c144
banerjee
bozorgzadeh
dutt
physically
aware
hw
sw
partitioning
reconfigurable
architectures
partial
dynamic
reconfiguration
proceedings
design
automation
conference
2005
dac
2005
anaheim
ca
june
2005
c145
lee
dutt
venkatasubramanian
experimental
study
energy
consumption
video
encryption
mobile
handheld
devices
ieee
international
conference
multimedia
expo
icme
2005
amsterdam
netherlands
july
2005
c146
pasricha
dutt
ben
romdhane
using
tlm
exploring
bus
based
soc
communication
architectures
proceedings
ieee
16th
international
conference
application
specific
systems
architectures
processors
asap
2005
greece
july
2005
c147
gordon
ross
vahid
dutt
fast
configurable
cache
tuning
unified
second
level
cache
proceedings
international
symposium
low
power
electronics
design
islped
2005
san
diego
ca
august
2005
c148
shrivastava
earlie
dutt
nicolau
aggregating
processor
free
time
energy
reduction
proceedings
international
symposium
hardware
software
codesign
system
synthesis
codes
isss
2005
september
2005
c149
oh
ha
dutt
shift
buffering
technique
automatic
code
synthesis
synchronous
dataflow
graphs
proceedings
international
symposium
hardware
software
codesign
system
synthesis
codes
isss
2005
september
2005
c150
kejariwal
gupta
nicolau
dutt
gupta
energy
analysis
multimedia
watermarking
mobile
handheld
devices
proceedings
ieee
2005
3rd
workshop
embedded
systems
real
time
multimedia
estimedia
2005
new
york
september
2005
c151
shrivastava
issenin
dutt
compilation
techniques
energy
reduction
horizontally
partitioned
cache
architectures
proc
2005
international
conference
compilers
architectures
synthesis
embedded
systems
cases
2005
san
francisco
ca
september
2005
c152
oh
dutt
ha
single
appearance
schedule
dynamic
loop
count
minimum
data
buffer
synchronous
dataflow
graphs
proc
2005
international
conference
compilers
architectures
synthesis
embedded
systems
cases
2005
san
francisco
ca
september
2005
workshops
w1n
dutt
language
designer
controlled
behavioral
synthesis
1989
acm
ieee
physical
design
workshop
long
beach
ca
may
2
1989
invitation
workshop
w2n
dutt
annotated
textual
state
tables
intermediate
representation
synthesis
ieee
design
automation
workshop
scottsdale
az
jan
22
1990
invitation
workshop
w3n
dutt
kipps
bridging
high
level
synthesis
rtl
technology
libraries
acm
ieee
fifth
international
workshop
high
level
synthesis
buehlerhoehe
germany
march
1991
refereed
program
committee
w4p
jha
dutt
rapid
estimation
parameterized
components
high
level
synthesis
acm
ieee
sixth
international
workshop
high
level
synthesis
dana
point
ca
november
1992
refereed
program
committee
w5p
jha
dutt
generic
component
sets
rapid
technology
projection
high
level
design
applications
4th
acm
ieee
physical
design
workshop
lake
arrowhead
ca
april
1993
refereed
program
committee
w6c
ramachandran
jha
kurdahi
dutt
effects
variations
component
styles
shapes
functional
synthesis
proceedings
international
ifip
workshop
logic
architecture
synthesis
grenoble
france
december
1993
refereed
program
committee
w7n
dutt
high
level
synthesis
real
architectures
academic
hls
view
1994
ieee
winter
vlsi
workshop
la
jolla
ca
april
1994
invited
talk
w8s
novack
nicolau
dutt
unified
code
generation
approach
using
mutation
scheduling
first
workshop
code
generation
embedded
processors
schloss
dagstuhl
germany
august
1994
invited
talk
paper
w9d
kolson
nicolau
dutt
register
allocation
embedded
processors
non
uniform
register
files
second
workshop
code
generation
embedded
processors
belgium
march
1996
invited
talk
w10n
dutt
software
synthesis
embedded
systems
new
1996
dagstuhl
workshop
design
automation
embedded
systems
schloss
dagstuhl
germany
april
1996
invited
talk
w11n
dutt
position
statement
national
science
foundation
workshop
future
research
directions
cad
electronic
systems
putting
`d
back
cad
seattle
wa
may
13
14
1996
w12a
halambi
nicolau
dutt
retaining
semantic
information
improved
code
generation
third
workshop
code
generation
embedded
processors
haus
bommerholz
witten
germany
march
1998
invited
talk
w13p
gr
nicolau
dutt
automatic
generation
software
toolkit
expression
fourth
workshop
software
compilers
embedded
systems
st
goar
germany
august
1999
invited
talk
w14a
halambi
dutt
nicolau
customizing
software
toolkits
embedded
system
chip
international
ifip
workshop
distributed
parallel
embedded
systems
dipes2000
paderborn
university
germany
october
2000
refereed
program
committee
w15p
grun
dutt
nicolau
aggressive
memory
aware
compilation
2nd
workshop
intelligent
memory
systems
conjunction
asplos
ix
boston
massachusetts
november
12
2000
reviewed
program
committee
w16a
halambi
shrivastava
dutt
nicolau
customizable
compiler
framework
embedded
systems
fifth
workshop
software
compilers
embedded
systems
scopes
2001
st
goar
germany
march
2001
reviewed
program
committee
w17
mishra
rousseau
dutt
nicolau
architecture
description
language
driven
design
space
exploration
presence
coprocessors
proceedings
10th
sasimi
2001
october
2001
refereed
program
committee
w18
mishra
krishnamurthy
dutt
abadir
property
checking
approach
microprocessor
verification
using
symbolic
simulation
microprocessor
test
verification
mtv
austin
texas
june
2002
refereed
program
committee
w19
cornea
mohapatra
dutt
gupta
kreuger
nicolau
schmidt
shukla
venkatasubramanian
model
based
approach
system
specification
distributed
real
time
embedded
systems
9th
ieee
real
time
embedded
technology
applications
symposium
workshop
model
driven
embedded
systems
rtas
2003
washington
may
2003
refereed
program
committee
w20
mohapatra
cornea
dutt
nicolau
venkatasubramanian
power
aware
multimedia
streaming
heterogenous
multi
user
environments
ifip
ieee
international
workshop
concurrent
information
processing
computing
cipc
2003
sinaia
romania
july
2003
refereed
program
committee
w21
cornea
dutt
gupta
mohapatra
nicolau
pereira
shukla
venkatasubramanian
serviceforge
software
architecture
power
quality
aware
services
international
workshop
service
based
software
engineering
co
located
formal
methods
europe
fme
pisa
italy
september
2003
refereed
program
committee
w22
pasricha
mohapatra
luthra
dutt
venkatasubramanian
reducing
backlight
power
consumption
streaming
video
applications
mobile
handheld
devices
first
workshop
embedded
systems
real
time
multimedia
newport
beach
ca
october
3
4
2003
refereed
program
committee
w23
tomiyama
takada
dutt
data
organization
exploration
low
energy
address
buses
first
workshop
embedded
systems
real
time
multimedia
newport
beach
ca
october
3
4
2003
refereed
program
committee
w24
bansal
gupta
dutt
nicolau
analysis
coarse
grain
reconfigurable
architectures
different
processing
element
configurations
second
workshop
application
specific
processors
wasp
03
san
diego
ca
dec
2003
refereed
program
committee
w25
cornea
mohapatra
dutt
nicolau
venkatasubramanian
managing
cross
layer
constraints
interactive
mobile
multimedia
workshop
constraint
aware
embedded
software
cancun
december
2003
refereed
program
committee
w26
biswas
banerjee
dutt
pozzi
ienne
fast
automated
generation
high
quality
instruction
set
extensions
processor
customization
third
workshop
application
specific
processors
wasp
04
stockholm
sweden
september
2004
refereed
program
committee
home
projects
publications
news
events
people
sponsors
downloads
links
join
aces
us
please
mail
comments
suggestions
sudeep
pasricha
sudeep
ics
uci
edu
copyright
1997
2004
aces
uci
rights
reserved
free
counter
