// Seed: 1545671172
module module_0 (
    input wor id_0,
    input wor id_1
);
endmodule
module module_1 (
    input  tri   id_0,
    output tri   id_1,
    output uwire id_2
);
  always @(id_0 or negedge 1);
  module_0(
      id_0, id_0
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  output wire id_21;
  output wire id_20;
  output wire id_19;
  input wire id_18;
  input wire id_17;
  input wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  reg id_22;
  wire id_23, id_24;
  id_25 :
  assert property (@(1) id_2)
  else begin
    id_22 <= id_13;
  end
  wire id_26 = id_12;
  supply0 id_27 = 1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  output wire id_18;
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  reg id_19 = 1;
  module_2(
      id_2,
      id_8,
      id_6,
      id_17,
      id_7,
      id_8,
      id_18,
      id_15,
      id_16,
      id_8,
      id_8,
      id_16,
      id_19,
      id_7,
      id_8,
      id_8,
      id_17,
      id_7,
      id_12,
      id_8,
      id_15
  );
  wire id_20 = id_17;
  assign id_17   = id_7;
  assign id_1[1] = id_20;
  id_21(
      .id_0(1 == id_18), .id_1(1'b0)
  );
  wire id_22, id_23;
  always @(1, posedge 1'b0)
    if (1'b0) assign id_12 = 1;
    else begin
      id_19 <= id_4;
    end
  assign id_9[1] = 1;
  wire id_24;
endmodule
