-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity kernel_mhsa_RoPE is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    out_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    out_0_ce0 : OUT STD_LOGIC;
    out_0_we0 : OUT STD_LOGIC;
    out_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    out_1_ce0 : OUT STD_LOGIC;
    out_1_we0 : OUT STD_LOGIC;
    out_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    out_2_ce0 : OUT STD_LOGIC;
    out_2_we0 : OUT STD_LOGIC;
    out_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    out_3_ce0 : OUT STD_LOGIC;
    out_3_we0 : OUT STD_LOGIC;
    out_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    out_4_ce0 : OUT STD_LOGIC;
    out_4_we0 : OUT STD_LOGIC;
    out_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    out_5_ce0 : OUT STD_LOGIC;
    out_5_we0 : OUT STD_LOGIC;
    out_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    out_6_ce0 : OUT STD_LOGIC;
    out_6_we0 : OUT STD_LOGIC;
    out_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_7_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    out_7_ce0 : OUT STD_LOGIC;
    out_7_we0 : OUT STD_LOGIC;
    out_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    in_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    in_0_ce0 : OUT STD_LOGIC;
    in_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    in_1_ce0 : OUT STD_LOGIC;
    in_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    in_2_ce0 : OUT STD_LOGIC;
    in_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    in_3_ce0 : OUT STD_LOGIC;
    in_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_4_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    in_4_ce0 : OUT STD_LOGIC;
    in_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_5_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    in_5_ce0 : OUT STD_LOGIC;
    in_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_6_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    in_6_ce0 : OUT STD_LOGIC;
    in_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_7_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    in_7_ce0 : OUT STD_LOGIC;
    in_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_8_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    in_8_ce0 : OUT STD_LOGIC;
    in_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_9_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    in_9_ce0 : OUT STD_LOGIC;
    in_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_10_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    in_10_ce0 : OUT STD_LOGIC;
    in_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_11_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    in_11_ce0 : OUT STD_LOGIC;
    in_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_12_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    in_12_ce0 : OUT STD_LOGIC;
    in_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_13_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    in_13_ce0 : OUT STD_LOGIC;
    in_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_14_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    in_14_ce0 : OUT STD_LOGIC;
    in_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_15_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    in_15_ce0 : OUT STD_LOGIC;
    in_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pos_r_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    pos_r_empty_n : IN STD_LOGIC;
    pos_r_read : OUT STD_LOGIC;
    pos_r_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    pos_r_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of kernel_mhsa_RoPE is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal pos_r_blk_n : STD_LOGIC;
    signal pos_2_reg_181 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal grp_fu_173_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv_reg_187 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_ap_start : STD_LOGIC;
    signal grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_ap_done : STD_LOGIC;
    signal grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_ap_idle : STD_LOGIC;
    signal grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_ap_ready : STD_LOGIC;
    signal grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_7_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_7_ce0 : STD_LOGIC;
    signal grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_7_we0 : STD_LOGIC;
    signal grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_6_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_6_ce0 : STD_LOGIC;
    signal grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_6_we0 : STD_LOGIC;
    signal grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_5_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_5_ce0 : STD_LOGIC;
    signal grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_5_we0 : STD_LOGIC;
    signal grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_4_ce0 : STD_LOGIC;
    signal grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_4_we0 : STD_LOGIC;
    signal grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_3_ce0 : STD_LOGIC;
    signal grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_3_we0 : STD_LOGIC;
    signal grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_2_ce0 : STD_LOGIC;
    signal grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_2_we0 : STD_LOGIC;
    signal grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_1_ce0 : STD_LOGIC;
    signal grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_1_we0 : STD_LOGIC;
    signal grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_0_ce0 : STD_LOGIC;
    signal grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_0_we0 : STD_LOGIC;
    signal grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_0_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_0_ce0 : STD_LOGIC;
    signal grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_2_ce0 : STD_LOGIC;
    signal grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_4_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_4_ce0 : STD_LOGIC;
    signal grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_6_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_6_ce0 : STD_LOGIC;
    signal grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_8_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_8_ce0 : STD_LOGIC;
    signal grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_10_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_10_ce0 : STD_LOGIC;
    signal grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_12_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_12_ce0 : STD_LOGIC;
    signal grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_14_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_14_ce0 : STD_LOGIC;
    signal grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_1_ce0 : STD_LOGIC;
    signal grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_3_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_3_ce0 : STD_LOGIC;
    signal grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_5_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_5_ce0 : STD_LOGIC;
    signal grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_7_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_7_ce0 : STD_LOGIC;
    signal grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_9_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_9_ce0 : STD_LOGIC;
    signal grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_11_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_11_ce0 : STD_LOGIC;
    signal grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_13_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_13_ce0 : STD_LOGIC;
    signal grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_15_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_15_ce0 : STD_LOGIC;
    signal grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal pos_r_read_local : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        out_7_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_7_ce0 : OUT STD_LOGIC;
        out_7_we0 : OUT STD_LOGIC;
        out_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_6_ce0 : OUT STD_LOGIC;
        out_6_we0 : OUT STD_LOGIC;
        out_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_5_ce0 : OUT STD_LOGIC;
        out_5_we0 : OUT STD_LOGIC;
        out_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_4_ce0 : OUT STD_LOGIC;
        out_4_we0 : OUT STD_LOGIC;
        out_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_3_ce0 : OUT STD_LOGIC;
        out_3_we0 : OUT STD_LOGIC;
        out_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_2_ce0 : OUT STD_LOGIC;
        out_2_we0 : OUT STD_LOGIC;
        out_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_1_ce0 : OUT STD_LOGIC;
        out_1_we0 : OUT STD_LOGIC;
        out_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_0_ce0 : OUT STD_LOGIC;
        out_0_we0 : OUT STD_LOGIC;
        out_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        conv : IN STD_LOGIC_VECTOR (31 downto 0);
        in_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        in_0_ce0 : OUT STD_LOGIC;
        in_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        in_2_ce0 : OUT STD_LOGIC;
        in_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_4_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        in_4_ce0 : OUT STD_LOGIC;
        in_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_6_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        in_6_ce0 : OUT STD_LOGIC;
        in_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_8_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        in_8_ce0 : OUT STD_LOGIC;
        in_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_10_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        in_10_ce0 : OUT STD_LOGIC;
        in_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_12_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        in_12_ce0 : OUT STD_LOGIC;
        in_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_14_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        in_14_ce0 : OUT STD_LOGIC;
        in_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        in_1_ce0 : OUT STD_LOGIC;
        in_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        in_3_ce0 : OUT STD_LOGIC;
        in_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_5_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        in_5_ce0 : OUT STD_LOGIC;
        in_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_7_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        in_7_ce0 : OUT STD_LOGIC;
        in_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_9_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        in_9_ce0 : OUT STD_LOGIC;
        in_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_11_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        in_11_ce0 : OUT STD_LOGIC;
        in_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_13_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        in_13_ce0 : OUT STD_LOGIC;
        in_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_15_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        in_15_ce0 : OUT STD_LOGIC;
        in_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component kernel_mhsa_sitofp_32ns_32_3_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102 : component kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_ap_start,
        ap_done => grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_ap_done,
        ap_idle => grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_ap_idle,
        ap_ready => grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_ap_ready,
        out_7_address0 => grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_7_address0,
        out_7_ce0 => grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_7_ce0,
        out_7_we0 => grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_7_we0,
        out_7_d0 => grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_7_d0,
        out_6_address0 => grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_6_address0,
        out_6_ce0 => grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_6_ce0,
        out_6_we0 => grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_6_we0,
        out_6_d0 => grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_6_d0,
        out_5_address0 => grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_5_address0,
        out_5_ce0 => grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_5_ce0,
        out_5_we0 => grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_5_we0,
        out_5_d0 => grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_5_d0,
        out_4_address0 => grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_4_address0,
        out_4_ce0 => grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_4_ce0,
        out_4_we0 => grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_4_we0,
        out_4_d0 => grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_4_d0,
        out_3_address0 => grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_3_address0,
        out_3_ce0 => grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_3_ce0,
        out_3_we0 => grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_3_we0,
        out_3_d0 => grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_3_d0,
        out_2_address0 => grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_2_address0,
        out_2_ce0 => grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_2_ce0,
        out_2_we0 => grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_2_we0,
        out_2_d0 => grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_2_d0,
        out_1_address0 => grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_1_address0,
        out_1_ce0 => grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_1_ce0,
        out_1_we0 => grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_1_we0,
        out_1_d0 => grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_1_d0,
        out_0_address0 => grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_0_address0,
        out_0_ce0 => grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_0_ce0,
        out_0_we0 => grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_0_we0,
        out_0_d0 => grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_0_d0,
        conv => conv_reg_187,
        in_0_address0 => grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_0_address0,
        in_0_ce0 => grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_0_ce0,
        in_0_q0 => in_0_q0,
        in_2_address0 => grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_2_address0,
        in_2_ce0 => grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_2_ce0,
        in_2_q0 => in_2_q0,
        in_4_address0 => grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_4_address0,
        in_4_ce0 => grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_4_ce0,
        in_4_q0 => in_4_q0,
        in_6_address0 => grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_6_address0,
        in_6_ce0 => grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_6_ce0,
        in_6_q0 => in_6_q0,
        in_8_address0 => grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_8_address0,
        in_8_ce0 => grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_8_ce0,
        in_8_q0 => in_8_q0,
        in_10_address0 => grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_10_address0,
        in_10_ce0 => grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_10_ce0,
        in_10_q0 => in_10_q0,
        in_12_address0 => grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_12_address0,
        in_12_ce0 => grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_12_ce0,
        in_12_q0 => in_12_q0,
        in_14_address0 => grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_14_address0,
        in_14_ce0 => grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_14_ce0,
        in_14_q0 => in_14_q0,
        in_1_address0 => grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_1_address0,
        in_1_ce0 => grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_1_ce0,
        in_1_q0 => in_1_q0,
        in_3_address0 => grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_3_address0,
        in_3_ce0 => grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_3_ce0,
        in_3_q0 => in_3_q0,
        in_5_address0 => grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_5_address0,
        in_5_ce0 => grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_5_ce0,
        in_5_q0 => in_5_q0,
        in_7_address0 => grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_7_address0,
        in_7_ce0 => grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_7_ce0,
        in_7_q0 => in_7_q0,
        in_9_address0 => grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_9_address0,
        in_9_ce0 => grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_9_ce0,
        in_9_q0 => in_9_q0,
        in_11_address0 => grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_11_address0,
        in_11_ce0 => grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_11_ce0,
        in_11_q0 => in_11_q0,
        in_13_address0 => grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_13_address0,
        in_13_ce0 => grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_13_ce0,
        in_13_q0 => in_13_q0,
        in_15_address0 => grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_15_address0,
        in_15_ce0 => grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_15_ce0,
        in_15_q0 => in_15_q0);

    sitofp_32ns_32_3_no_dsp_1_U413 : component kernel_mhsa_sitofp_32ns_32_3_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => pos_2_reg_181,
        ce => ap_const_logic_1,
        dout => grp_fu_173_p1);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_ap_ready = ap_const_logic_1)) then 
                    grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                conv_reg_187 <= grp_fu_173_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then
                pos_2_reg_181 <= pos_r_dout;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, ap_block_state1, grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_ap_done, ap_CS_fsm_state6)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1)
    begin
        if ((ap_const_boolean_1 = ap_block_state1)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_ap_done)
    begin
        if ((grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, pos_r_empty_n)
    begin
                ap_block_state1 <= ((pos_r_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_ap_done, ap_CS_fsm_state6)
    begin
        if (((grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_ap_done, ap_CS_fsm_state6)
    begin
        if (((grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= pos_2_reg_181;
    grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_ap_start <= grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_ap_start_reg;
    in_0_address0 <= grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_0_address0;
    in_0_ce0 <= grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_0_ce0;
    in_10_address0 <= grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_10_address0;
    in_10_ce0 <= grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_10_ce0;
    in_11_address0 <= grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_11_address0;
    in_11_ce0 <= grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_11_ce0;
    in_12_address0 <= grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_12_address0;
    in_12_ce0 <= grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_12_ce0;
    in_13_address0 <= grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_13_address0;
    in_13_ce0 <= grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_13_ce0;
    in_14_address0 <= grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_14_address0;
    in_14_ce0 <= grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_14_ce0;
    in_15_address0 <= grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_15_address0;
    in_15_ce0 <= grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_15_ce0;
    in_1_address0 <= grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_1_address0;
    in_1_ce0 <= grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_1_ce0;
    in_2_address0 <= grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_2_address0;
    in_2_ce0 <= grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_2_ce0;
    in_3_address0 <= grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_3_address0;
    in_3_ce0 <= grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_3_ce0;
    in_4_address0 <= grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_4_address0;
    in_4_ce0 <= grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_4_ce0;
    in_5_address0 <= grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_5_address0;
    in_5_ce0 <= grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_5_ce0;
    in_6_address0 <= grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_6_address0;
    in_6_ce0 <= grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_6_ce0;
    in_7_address0 <= grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_7_address0;
    in_7_ce0 <= grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_7_ce0;
    in_8_address0 <= grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_8_address0;
    in_8_ce0 <= grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_8_ce0;
    in_9_address0 <= grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_9_address0;
    in_9_ce0 <= grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_in_9_ce0;
    out_0_address0 <= grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_0_address0;
    out_0_ce0 <= grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_0_ce0;
    out_0_d0 <= grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_0_d0;
    out_0_we0 <= grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_0_we0;
    out_1_address0 <= grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_1_address0;
    out_1_ce0 <= grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_1_ce0;
    out_1_d0 <= grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_1_d0;
    out_1_we0 <= grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_1_we0;
    out_2_address0 <= grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_2_address0;
    out_2_ce0 <= grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_2_ce0;
    out_2_d0 <= grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_2_d0;
    out_2_we0 <= grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_2_we0;
    out_3_address0 <= grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_3_address0;
    out_3_ce0 <= grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_3_ce0;
    out_3_d0 <= grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_3_d0;
    out_3_we0 <= grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_3_we0;
    out_4_address0 <= grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_4_address0;
    out_4_ce0 <= grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_4_ce0;
    out_4_d0 <= grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_4_d0;
    out_4_we0 <= grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_4_we0;
    out_5_address0 <= grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_5_address0;
    out_5_ce0 <= grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_5_ce0;
    out_5_d0 <= grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_5_d0;
    out_5_we0 <= grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_5_we0;
    out_6_address0 <= grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_6_address0;
    out_6_ce0 <= grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_6_ce0;
    out_6_d0 <= grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_6_d0;
    out_6_we0 <= grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_6_we0;
    out_7_address0 <= grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_7_address0;
    out_7_ce0 <= grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_7_ce0;
    out_7_d0 <= grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_7_d0;
    out_7_we0 <= grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102_out_7_we0;

    pos_r_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, pos_r_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            pos_r_blk_n <= pos_r_empty_n;
        else 
            pos_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    pos_r_read <= pos_r_read_local;

    pos_r_read_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
            pos_r_read_local <= ap_const_logic_1;
        else 
            pos_r_read_local <= ap_const_logic_0;
        end if; 
    end process;

end behav;
