 行政院國家科學委員會補助專題研究計畫 ■ 成 果 報 告   □期中進度報告 
附件一 
 
電偶工程於奈米微晶粒記憶體元件之研究 
 
計畫類別：■個別型計畫   □整合型計畫 
計畫編號：NSC 100－2218－E－239－002－ 
執行期間：100 年 8 月 1 日至 101 年 7 月 31 日 
 
執行機構及系所：國立聯合大學 電子工程系 
 
計畫主持人：林育賢 
共同主持人：簡昭欣 
計畫參與人員：碩士班研究生-兼任助理人員：鍾杰志 
              碩士班研究生-兼任助理人員：施俊宏 
              博士班研究生-兼任助理人員：王信淵 
 
成果報告類型(依經費核定清單規定繳交)：■精簡報告  □完整報告 
 
本計畫除繳交成果報告外，另須繳交以下出國心得報告： 
□赴國外出差或研習心得報告 
□赴大陸地區出差或研習心得報告 
■出席國際學術會議心得報告 
□國際合作研究計畫國外研究報告 
 
處理方式：除列管計畫及下列情形者外，得立即公開查詢 
            □涉及專利或其他智慧財產權，□一年□二年後可公開查詢 
 
中   華   民   國  101 年 10 月 25 日 
layer as a potential candidate for replacing Si3N4 
[5] and have also demonstrated different kinds of 
nanocrystals to provide charge storage for the 
nonvolatile memories, such as silicon (Si) 
nanocrystals, germanium (Ge) nanocrystals, and 
metal nanocrystals [6-14]. Some previous studies 
have ever reported the use of high-k dielectric 
materials, hafnium oxide (HfO2), to be the 
nanocrystal layer of the SONOS-like memories 
[15-16]. HfO2 nanocrystal memory has the 
advantages of high trapping state densities for 
charge-trapping efficiency improvement, deep 
trap energy level for better charge retention, and 
proper conduction/valence band offset with Si for 
achieving excellent memories electrical properties 
[17-19].  
In this project, we use highly localized HfO2 
nanocrystals and dipole layer for use with 
nonvolatile flash memories on SOI wafers. We 
have successfully use the dipole layer for 
changing work function and achieved 50 nm 
nanocrystal memories with characteristics such as 
a considerably large memory window, high speed 
programming/erasing speed, long retention time, 
and good endurance. 
 
Experiment (實驗方法): 
The illustrative structures for our nanoscale 
HfO2 nanocrystal flash memories are shown in 
Fig. 1. They are tri-gate nanoscale devices 
fabricated on SOI wafers with using the following 
procedure. After the active region was patterned, a 
2 nm tunnel of oxide was thermally grown at 1000 
°C in a vertical furnace system. Then, 10A Al2O3 
and HfO2 were using for dipole layer splits. Next, 
a 10 nm amorphous HfSiOx silicate layer was 
deposited by co-sputtering with pure silicon 
(99.9999% pure) and pure hafnium (99.9% pure) 
targets in an oxygen gas ambient. The 
co-sputtering process was performed with 7.6 ¯ 
10–3 Torr at room temperature and with precursors 
of O2 (3 sccm) and Ar (24 sccm) where both dc 
sputter powers were set at 150 W. An 8 nm 
blocking oxide was then deposited through 
high-density-plasma chemical vapor deposition 
(HDPCVD). Next, a 100 nm in-situ n+ phosphorus 
doped amorphous silicon layer was deposited by 
low pressure chemical vapor deposition (LPCVD). 
After gate patterning, the remaining oxide in the 
source/drain regions was removed by diluted HF 
and 150 nm TEOS oxide sidewall spacers were 
then formed by deposition and etching. A 
self-aligned implantation, tilted at 20o, was 
performed to form the n+ source/drain extension 
with As+ at a dose of 1 × 1015 cm-2 and an energy 
of 20 keV. Next, a 7o tilt-angled self-aligned 
implantation was used to make the n+ source/drain 
with As+ at a dose of 5 × 1015 cm-2 and an energy 
of 15 keV. Dopant activation and the 
transformation of the HfSiOx silicate film into the 
separated HfO2 and SiO2 phases were 
accomplished by RTA at 950°C for 15 s. After 
contact formation and metallization processing, 
the device fabrication was complete.  
 
 
 
Fig. 1(a) HfO2 nanocrystal flash memory with 
dipole layer cross-section cell structure. (b) HfO2 
nanocrystal Flash memory top-view cell structure. 
 3
The program characteristics as a function of 
pulse width for different operating conditions are 
shown in Fig. 4(a). Channel hot-electron injection 
and band-to-band hot-hole injection were 
employed for programming and erasing the 
memory, respectively. We can observe that with 
the HfO2 dipole layer HfO2, we can change the 
work fumction and have higher programming rate. 
With Vg=15V and 17V, a relatively high speed 
(1ms) programming performance can be achieved 
with a memory window of about 1.7 and 2.2 V. 
Meanwhile, Fig. 4(b) demonstrates the erasing 
characteristics as a function of various operation 
voltages. Again, an excellent erasing speed of 
around 0.1 ms can be obtained.  
The retention characteristics of the as-fabricated 
HfO2 nanocrystal memory devices at the different 
measuring temperatures (T=25°C, 85°C, and 
125°C) are illustrated in Fig. 5. The retention time 
can be up to 108 s for 17%, 30% and 71% charge 
losses at temperature 25°C, 85°C and 125°C. We 
propose that the visible charge loss arises from the 
incomplete formation of well-isolated HfO2 
nanocrystals after the 950°C, 15 s RTA process. It 
is believed that a higher thermal budget can lead 
to better integrity of the nanocrystal formation. 
However, the largest allowable thermal budget is 
restricted by the diffusion of the dopants in the 
S/D regions. A higher temperature and longer 
period of annealing will result in extremely poor 
subthreshold characteristics of the devices due to 
the punchthrough between the source and drain. 
Time(sec)
10-7 10-6 10-5 10-4 10-3 10-2 10-1 100
V
t(
V
)
3.5
4.0
4.5
5.0
5.5
6.0
6.5
7.0
7.5
w/o HfO2 dipole Vg=17V 
w/i HfO2 dipole Vg=17V 
w/o HfO2 dipole Vg=15V 
w/i HfO2 dipole Vg=15V 
 
 
 
Time (V)
10-7 10-6 10-5 10-4 10-3 10-2 10-1 100 101
V
th
 (V
)
3.5
4.0
4.5
5.0
5.5
6.0
6.5
w/o HfO2 dipole Vg=-17V 
w/i HfO2 dipole Vg=-17V 
w/o HfO2 dipole Vg=-15V 
w/i HfO2 dipole Vg=-15V 
 
Fig. 4 (a) Program characteristics of Dipole layer 
HfO2 nanocrystal memory devices. (b) Erasing 
characteristics of Dipole layer HfO2 nanocrystal 
memory devices. 
Fig. 5 Retention characteristics of HfO2 
nanocrystal memory devices at T=25°C. 
 
The endurance characteristics after 106 P/E cycles 
are also shown in Fig. 6. For operation of our 
device, the programming and erasing conditions 
are Vg=11V, Vd=4V for 0.1 ms and Vg= -4V, 
Vg=3V for 0.1ms, respectively. Only a small 
narrowing of the memory window has been 
displayed, which is associated with a relatively 
small number of operation-induced trapped 
electrons being generated after cycling. Certainly, 
this result is intimately related to the use of 
ultra-thin tunnel oxide and the minute amount of 
residual charges in the HfO2 nanocrystals after 
 5
 7
metal nano-dots,” in IEDM Tech. Dig., 2003, pp. 
553-557. 
[12] Min Fang Hung, Yung Chun Wu, Zih Yun 
Tang, “High performance gate-all-around poly-Si 
nanowire with Si nanocrystals nonvolatile 
memory,” Applied Physics Letters, 98, pp.162108, 
2011.  
[13] Lun Chun Chen, Yung Chun Wu, Tien Chun 
Lin, Jyun Yang Huang, Min Feng Hung, Jiang 
Hung Chen, and Chun Yen Chang,“Poly-Si 
Nanowire Nonvolatile Memory With Nanocrystal 
Indium–Gallium–Zinc–Oxide Charge-Trapping 
Layer,” IEEE Electron Device Letters, vol 31, 
no.12, pp.1407-1409, 2010. 
[14] Huimei Zhou, Bei Li, Zheng Yang, Ning 
Zhan, Dong Yan, Roger K. Lake, and Jianlin Liu, 
“TiSi2 Nanocrystal Metal Oxide Semiconductor 
Field Effect Transistor Memory,” IEEE 
Transactions on Nanotechnology, vol. 10, no.3, 
pp. 499-505, 2011. 
[15] T. Sugizaki, M. Kobayashi, M. Ishidao, H. 
Minakata, M. Yamaguchi, Y. Tamura, Y. 
Sugiyama, T. Nakanishi, and H. Tanaka, “Novel 
multi-bit SONOS type flash memory using a 
high-k charge trapping layer,” in Proc. VLSI Symp. 
Technology Dig. Technical Papers, 2003, pp. 
27-28. 
[16] V. A. Gritsenko, K. A. Nasyrov, Yu. N. 
Novikov, A. L. Aseev, S. Y. Yoon, Jo-Won Lee, E. 
-H. Lee and C. W. Kim, “A new low voltage fast 
SONOS memory with high-k dielectric”, 
Solid-State Electronics, Volume 47, Issue 10, 
2003, Pages 1651-1656  
[17] Yu-Hsien Lin, Chao-Hsin Chien, 
Ching-Tzung Lin, Chun-Yen Chang, and Tan-Fu 
Lei, “Novel Two-Bit HfO2 Nanocrystal 
Nonvolatile Flash Memory,” IEEE Trans. Electr. 
Dev. Vol.53, No.4, p.782-789, 2006. 
[18] Yu-Hsien Lin, Chao-Hsin Chien, 
Ching-Tzung Lin, Chun-Yen Chang and Tan-Fu 
Lei, “High Performance Nonvolatile HfO2 
Nanocrystal Memory,” Electr. Dev. Lett. Vol.26, 
No.3, p.154, 2005. 
[19] W.J. Zhu, Tso-Ping Ma, Takashi Tamagawa, J. 
Kim, and Y. Di, “Current Transport in 
Metal/Hafnium Oxide /Silicon Structure”, IEEE 
Electr. Dev. Lett., vol. 23, no. 2, pp. 97-99, Feb. 
2002 
[20] Susanne Stemmer, Zhiqiang Chen, Carlos G. 
Levi, Patrick S. Lysaght, Brendan Foran, John A. 
Gisby, and Jeff R. Taylor, “Application of 
metastable phase diagrams to silicate thin films 
for alternative gate dielectrics,” Jpn. J. Appl. 
Phys., vol. 42, pp. 3593-3597, 2003. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 9
Plasma Treatment for Flash Memory on Poly-Si Thin Films,” IEEE Int. Symp. on Computer, 
Consumer and Control, Taichung, Taiwan, pp.825-828, June 4-6, 2012. 
[3] Yu-Hsien Lin*, Hsin-Chiang You, Jyun-Hong Shih and Jin-Shi Hong, “P-Channel HfO2 
Nanocrystal Flash Memory,” IEEE Int. Symp. on Computer, Consumer and Control, Taichung, 
Taiwan, pp.829-832, June 4-6, 2012. 
[4] Hsin-Chiang You, Yu-Hsien Lin and Sheng-Jyun Wu, “The Effect of X-ray Irradiation on the 
Photoresist with Novella Resin,” IEEE Int. Symp. on Computer, Consumer and Control, Taichung, 
Taiwan, pp.821-824, June 4-6, 2012. 
[5] Hsin-Chiang You, Yen-Wei Tu, Yu-Hsien Lin and Shao-Hui Shieh, “The Transistor Characteristics 
of Zinc Oxide Active Layer with Different Thickness of Zinc Oxide Thin-film,” IEEE Int. Symp. on 
Computer, Consumer and Control, Taichung, Taiwan, pp.858-861, June 4-6, 2012. 
[6] Hsin-Chiang You, Cheng-Yen Wu, Yu-Hsien Lin and Wen-Luh Yang, “Drift Region effects of 
Power MOSFETs,” IEEE Int. Symp. on Computer, Consumer and Control, Taichung, Taiwan, 
pp.862-865, June 4-6, 2012. 
 
 2
二、與會心得 
    薄膜研討會是兩年舉辦一次的國際研討會，是研究和產業界人員的知識交流和
互動的平台，其對學術研究與產業發展的影響力不容小覷。 ThinFilms2012 為薄膜
國際研討會的第 6屆。其主要的研討方向為薄膜材料，所接受的論文也相當廣泛，
例如從 Biological coatings、Coatings for clean energy、Electrochemistry of 
thin films、Ferroelectric and piezoelectric thin films、Mechanical properties 
of thin films、Nanostructured and nanocomposite films and coatings、
Optoelectronic and dielectric thin films、Porous Thin Films、Organic/polymer 
thin films and devices、Oxide Thin Films and Nanostructures、Shape memory 
material/film and surface modification 等等，因此每年都吸引大量的專家學者
從世界各地前往參與，而台灣也有相當多的學者專家以及研究生參加。這次參加
ThinFilms2012 會議之中，透過口頭報告與海報張貼的方式，不僅能夠快速了解目
前世界上各個實驗室的研究趨勢，也看到了不同領域的研究成果，並藉此吸取他人
的經驗。 
本次大會舉辦了三場 Keynote speaks 講題分別為“ Bioactive and Antibacterial 
Implant Coatings ” 、“ Nanotech Solar Ink Based on Semiconductor Nanocrystals ” 、“ FINE 
Surface Technology for Next Generation ACE Functional Coatings ”藉著這臨聽這三位大師
演講的過程中，激發出許多新的研究想法，從中也了解到自己研究長處以及一些研究的
盲點，在此除了感到獲益良多之外，也特別要感謝國科會在經費上的補助。 
 
 
 
國科會補助計畫衍生研發成果推廣資料表
日期:2012/10/24
國科會補助計畫
計畫名稱: 電偶工程於奈米微晶粒記憶體元件之研究
計畫主持人: 林育賢
計畫編號: 100-2218-E-239-002- 學門領域: 固態電子
無研發成果推廣資料
其他成果 
(無法以量化表達之成
果如辦理學術活動、獲
得獎項、重要國際合
作、研究成果國際影響
力及其他協助產業技
術發展之具體效益事
項等，請以文字敘述填
列。) 
IEEE International Symposium on Computer, Consumer and Control 2012 
▉ Organizing Committee 
▉ Session Chair 
▉ Reviewer of Papers 
 
 成果項目 量化 名稱或內容性質簡述 
測驗工具(含質性與量性) 0  
課程/模組 0  
電腦及網路系統或工具 0  
教材 0  
舉辦之活動/競賽 0  
研討會/工作坊 0  
電子報、網站 0  
科 
教 
處 
計 
畫 
加 
填 
項 
目 計畫成果推廣之參與（閱聽）人數 0  
 
