// Seed: 1026203262
module module_0 (
    id_1
);
  output wire id_1;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1
);
  wire id_3;
  module_0 modCall_1 (id_3);
  assign modCall_1.id_1 = 0;
  assign {id_1} = -1'b0;
  supply0 id_4 = id_0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = id_1 / id_3;
  id_4(
      1'b0
  );
  assign id_3 = id_3;
  wire id_5;
  reg id_6, id_7;
  wire id_8, id_9;
  uwire id_10;
  localparam id_11 = -1;
  parameter id_12 = {!-1'b0{1'h0 || id_3}};
  always id_7 <= id_10 + 1'h0;
  module_0 modCall_1 (id_11);
  assign id_8 = id_11;
endmodule
