--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 55830 paths analyzed, 1645 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.960ns.
--------------------------------------------------------------------------------
Slack:                  10.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/fw_cond/M_ctr_q_7 (FF)
  Destination:          M_next_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.869ns (Levels of Logic = 6)
  Clock Path Skew:      -0.056ns (0.628 - 0.684)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/fw_cond/M_ctr_q_7 to M_next_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y51.DQ      Tcko                  0.525   buttons/fw_cond/M_ctr_q[7]
                                                       buttons/fw_cond/M_ctr_q_7
    SLICE_X12Y49.A2      net (fanout=2)        1.686   buttons/fw_cond/M_ctr_q[7]
    SLICE_X12Y49.A       Tilo                  0.254   out1_0
                                                       buttons/fw_cond/out1
    SLICE_X15Y52.B5      net (fanout=4)        0.866   buttons/out_5
    SLICE_X15Y52.B       Tilo                  0.259   alu/N149
                                                       buttons/fw_edge/out1
    SLICE_X20Y46.D1      net (fanout=20)       1.805   M_buttons_movebtn_pressed[4]
    SLICE_X20Y46.CMUX    Topdc                 0.456   Mmux_out11
                                                       alu/add/Maddsub_tmpsum_lut<0>_SW1_F
                                                       alu/add/Maddsub_tmpsum_lut<0>_SW1
    SLICE_X17Y46.B1      net (fanout=1)        1.316   alu/N141
    SLICE_X17Y46.B       Tilo                  0.259   Mmux__n0327242
                                                       alu/Mmux_out1_SW1
    SLICE_X17Y46.D1      net (fanout=1)        0.736   N109
    SLICE_X17Y46.D       Tilo                  0.259   Mmux__n0327242
                                                       Mmux__n03272421
    SLICE_X11Y46.B4      net (fanout=2)        1.075   Mmux__n0327242
    SLICE_X11Y46.CLK     Tas                   0.373   M_next_q[3]
                                                       Mmux__n032723
                                                       M_next_q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.869ns (2.385ns logic, 7.484ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  10.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/fw_cond/M_ctr_q_7 (FF)
  Destination:          M_next_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.815ns (Levels of Logic = 6)
  Clock Path Skew:      -0.056ns (0.628 - 0.684)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/fw_cond/M_ctr_q_7 to M_next_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y51.DQ      Tcko                  0.525   buttons/fw_cond/M_ctr_q[7]
                                                       buttons/fw_cond/M_ctr_q_7
    SLICE_X12Y49.A2      net (fanout=2)        1.686   buttons/fw_cond/M_ctr_q[7]
    SLICE_X12Y49.A       Tilo                  0.254   out1_0
                                                       buttons/fw_cond/out1
    SLICE_X15Y52.B5      net (fanout=4)        0.866   buttons/out_5
    SLICE_X15Y52.B       Tilo                  0.259   alu/N149
                                                       buttons/fw_edge/out1
    SLICE_X20Y46.D1      net (fanout=20)       1.805   M_buttons_movebtn_pressed[4]
    SLICE_X20Y46.CMUX    Topdc                 0.456   Mmux_out11
                                                       alu/add/Maddsub_tmpsum_lut<0>_SW1_F
                                                       alu/add/Maddsub_tmpsum_lut<0>_SW1
    SLICE_X17Y46.B1      net (fanout=1)        1.316   alu/N141
    SLICE_X17Y46.B       Tilo                  0.259   Mmux__n0327242
                                                       alu/Mmux_out1_SW1
    SLICE_X17Y46.D1      net (fanout=1)        0.736   N109
    SLICE_X17Y46.D       Tilo                  0.259   Mmux__n0327242
                                                       Mmux__n03272421
    SLICE_X11Y46.A4      net (fanout=2)        1.021   Mmux__n0327242
    SLICE_X11Y46.CLK     Tas                   0.373   M_next_q[3]
                                                       Mmux__n03271
                                                       M_next_q_0
    -------------------------------------------------  ---------------------------
    Total                                      9.815ns (2.385ns logic, 7.430ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  10.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/fw_cond/M_ctr_q_4 (FF)
  Destination:          M_next_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.694ns (Levels of Logic = 6)
  Clock Path Skew:      -0.056ns (0.628 - 0.684)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/fw_cond/M_ctr_q_4 to M_next_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y51.AQ      Tcko                  0.525   buttons/fw_cond/M_ctr_q[7]
                                                       buttons/fw_cond/M_ctr_q_4
    SLICE_X12Y49.A1      net (fanout=2)        1.511   buttons/fw_cond/M_ctr_q[4]
    SLICE_X12Y49.A       Tilo                  0.254   out1_0
                                                       buttons/fw_cond/out1
    SLICE_X15Y52.B5      net (fanout=4)        0.866   buttons/out_5
    SLICE_X15Y52.B       Tilo                  0.259   alu/N149
                                                       buttons/fw_edge/out1
    SLICE_X20Y46.D1      net (fanout=20)       1.805   M_buttons_movebtn_pressed[4]
    SLICE_X20Y46.CMUX    Topdc                 0.456   Mmux_out11
                                                       alu/add/Maddsub_tmpsum_lut<0>_SW1_F
                                                       alu/add/Maddsub_tmpsum_lut<0>_SW1
    SLICE_X17Y46.B1      net (fanout=1)        1.316   alu/N141
    SLICE_X17Y46.B       Tilo                  0.259   Mmux__n0327242
                                                       alu/Mmux_out1_SW1
    SLICE_X17Y46.D1      net (fanout=1)        0.736   N109
    SLICE_X17Y46.D       Tilo                  0.259   Mmux__n0327242
                                                       Mmux__n03272421
    SLICE_X11Y46.B4      net (fanout=2)        1.075   Mmux__n0327242
    SLICE_X11Y46.CLK     Tas                   0.373   M_next_q[3]
                                                       Mmux__n032723
                                                       M_next_q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.694ns (2.385ns logic, 7.309ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  10.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/fw_cond/M_ctr_q_7 (FF)
  Destination:          M_next_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.663ns (Levels of Logic = 6)
  Clock Path Skew:      -0.056ns (0.628 - 0.684)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/fw_cond/M_ctr_q_7 to M_next_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y51.DQ      Tcko                  0.525   buttons/fw_cond/M_ctr_q[7]
                                                       buttons/fw_cond/M_ctr_q_7
    SLICE_X12Y49.A2      net (fanout=2)        1.686   buttons/fw_cond/M_ctr_q[7]
    SLICE_X12Y49.A       Tilo                  0.254   out1_0
                                                       buttons/fw_cond/out1
    SLICE_X15Y52.B5      net (fanout=4)        0.866   buttons/out_5
    SLICE_X15Y52.B       Tilo                  0.259   alu/N149
                                                       buttons/fw_edge/out1
    SLICE_X20Y46.C5      net (fanout=20)       1.625   M_buttons_movebtn_pressed[4]
    SLICE_X20Y46.CMUX    Tilo                  0.430   Mmux_out11
                                                       alu/add/Maddsub_tmpsum_lut<0>_SW1_G
                                                       alu/add/Maddsub_tmpsum_lut<0>_SW1
    SLICE_X17Y46.B1      net (fanout=1)        1.316   alu/N141
    SLICE_X17Y46.B       Tilo                  0.259   Mmux__n0327242
                                                       alu/Mmux_out1_SW1
    SLICE_X17Y46.D1      net (fanout=1)        0.736   N109
    SLICE_X17Y46.D       Tilo                  0.259   Mmux__n0327242
                                                       Mmux__n03272421
    SLICE_X11Y46.B4      net (fanout=2)        1.075   Mmux__n0327242
    SLICE_X11Y46.CLK     Tas                   0.373   M_next_q[3]
                                                       Mmux__n032723
                                                       M_next_q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.663ns (2.359ns logic, 7.304ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  10.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/fw_cond/M_ctr_q_4 (FF)
  Destination:          M_next_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.640ns (Levels of Logic = 6)
  Clock Path Skew:      -0.056ns (0.628 - 0.684)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/fw_cond/M_ctr_q_4 to M_next_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y51.AQ      Tcko                  0.525   buttons/fw_cond/M_ctr_q[7]
                                                       buttons/fw_cond/M_ctr_q_4
    SLICE_X12Y49.A1      net (fanout=2)        1.511   buttons/fw_cond/M_ctr_q[4]
    SLICE_X12Y49.A       Tilo                  0.254   out1_0
                                                       buttons/fw_cond/out1
    SLICE_X15Y52.B5      net (fanout=4)        0.866   buttons/out_5
    SLICE_X15Y52.B       Tilo                  0.259   alu/N149
                                                       buttons/fw_edge/out1
    SLICE_X20Y46.D1      net (fanout=20)       1.805   M_buttons_movebtn_pressed[4]
    SLICE_X20Y46.CMUX    Topdc                 0.456   Mmux_out11
                                                       alu/add/Maddsub_tmpsum_lut<0>_SW1_F
                                                       alu/add/Maddsub_tmpsum_lut<0>_SW1
    SLICE_X17Y46.B1      net (fanout=1)        1.316   alu/N141
    SLICE_X17Y46.B       Tilo                  0.259   Mmux__n0327242
                                                       alu/Mmux_out1_SW1
    SLICE_X17Y46.D1      net (fanout=1)        0.736   N109
    SLICE_X17Y46.D       Tilo                  0.259   Mmux__n0327242
                                                       Mmux__n03272421
    SLICE_X11Y46.A4      net (fanout=2)        1.021   Mmux__n0327242
    SLICE_X11Y46.CLK     Tas                   0.373   M_next_q[3]
                                                       Mmux__n03271
                                                       M_next_q_0
    -------------------------------------------------  ---------------------------
    Total                                      9.640ns (2.385ns logic, 7.255ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  10.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/fw_cond/M_ctr_q_7 (FF)
  Destination:          M_next_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.609ns (Levels of Logic = 6)
  Clock Path Skew:      -0.056ns (0.628 - 0.684)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/fw_cond/M_ctr_q_7 to M_next_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y51.DQ      Tcko                  0.525   buttons/fw_cond/M_ctr_q[7]
                                                       buttons/fw_cond/M_ctr_q_7
    SLICE_X12Y49.A2      net (fanout=2)        1.686   buttons/fw_cond/M_ctr_q[7]
    SLICE_X12Y49.A       Tilo                  0.254   out1_0
                                                       buttons/fw_cond/out1
    SLICE_X15Y52.B5      net (fanout=4)        0.866   buttons/out_5
    SLICE_X15Y52.B       Tilo                  0.259   alu/N149
                                                       buttons/fw_edge/out1
    SLICE_X20Y46.C5      net (fanout=20)       1.625   M_buttons_movebtn_pressed[4]
    SLICE_X20Y46.CMUX    Tilo                  0.430   Mmux_out11
                                                       alu/add/Maddsub_tmpsum_lut<0>_SW1_G
                                                       alu/add/Maddsub_tmpsum_lut<0>_SW1
    SLICE_X17Y46.B1      net (fanout=1)        1.316   alu/N141
    SLICE_X17Y46.B       Tilo                  0.259   Mmux__n0327242
                                                       alu/Mmux_out1_SW1
    SLICE_X17Y46.D1      net (fanout=1)        0.736   N109
    SLICE_X17Y46.D       Tilo                  0.259   Mmux__n0327242
                                                       Mmux__n03272421
    SLICE_X11Y46.A4      net (fanout=2)        1.021   Mmux__n0327242
    SLICE_X11Y46.CLK     Tas                   0.373   M_next_q[3]
                                                       Mmux__n03271
                                                       M_next_q_0
    -------------------------------------------------  ---------------------------
    Total                                      9.609ns (2.359ns logic, 7.250ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  10.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/fw_cond/M_ctr_q_4 (FF)
  Destination:          M_next_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.488ns (Levels of Logic = 6)
  Clock Path Skew:      -0.056ns (0.628 - 0.684)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/fw_cond/M_ctr_q_4 to M_next_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y51.AQ      Tcko                  0.525   buttons/fw_cond/M_ctr_q[7]
                                                       buttons/fw_cond/M_ctr_q_4
    SLICE_X12Y49.A1      net (fanout=2)        1.511   buttons/fw_cond/M_ctr_q[4]
    SLICE_X12Y49.A       Tilo                  0.254   out1_0
                                                       buttons/fw_cond/out1
    SLICE_X15Y52.B5      net (fanout=4)        0.866   buttons/out_5
    SLICE_X15Y52.B       Tilo                  0.259   alu/N149
                                                       buttons/fw_edge/out1
    SLICE_X20Y46.C5      net (fanout=20)       1.625   M_buttons_movebtn_pressed[4]
    SLICE_X20Y46.CMUX    Tilo                  0.430   Mmux_out11
                                                       alu/add/Maddsub_tmpsum_lut<0>_SW1_G
                                                       alu/add/Maddsub_tmpsum_lut<0>_SW1
    SLICE_X17Y46.B1      net (fanout=1)        1.316   alu/N141
    SLICE_X17Y46.B       Tilo                  0.259   Mmux__n0327242
                                                       alu/Mmux_out1_SW1
    SLICE_X17Y46.D1      net (fanout=1)        0.736   N109
    SLICE_X17Y46.D       Tilo                  0.259   Mmux__n0327242
                                                       Mmux__n03272421
    SLICE_X11Y46.B4      net (fanout=2)        1.075   Mmux__n0327242
    SLICE_X11Y46.CLK     Tas                   0.373   M_next_q[3]
                                                       Mmux__n032723
                                                       M_next_q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.488ns (2.359ns logic, 7.129ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  10.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/fw_cond/M_ctr_q_4 (FF)
  Destination:          M_next_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.434ns (Levels of Logic = 6)
  Clock Path Skew:      -0.056ns (0.628 - 0.684)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/fw_cond/M_ctr_q_4 to M_next_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y51.AQ      Tcko                  0.525   buttons/fw_cond/M_ctr_q[7]
                                                       buttons/fw_cond/M_ctr_q_4
    SLICE_X12Y49.A1      net (fanout=2)        1.511   buttons/fw_cond/M_ctr_q[4]
    SLICE_X12Y49.A       Tilo                  0.254   out1_0
                                                       buttons/fw_cond/out1
    SLICE_X15Y52.B5      net (fanout=4)        0.866   buttons/out_5
    SLICE_X15Y52.B       Tilo                  0.259   alu/N149
                                                       buttons/fw_edge/out1
    SLICE_X20Y46.C5      net (fanout=20)       1.625   M_buttons_movebtn_pressed[4]
    SLICE_X20Y46.CMUX    Tilo                  0.430   Mmux_out11
                                                       alu/add/Maddsub_tmpsum_lut<0>_SW1_G
                                                       alu/add/Maddsub_tmpsum_lut<0>_SW1
    SLICE_X17Y46.B1      net (fanout=1)        1.316   alu/N141
    SLICE_X17Y46.B       Tilo                  0.259   Mmux__n0327242
                                                       alu/Mmux_out1_SW1
    SLICE_X17Y46.D1      net (fanout=1)        0.736   N109
    SLICE_X17Y46.D       Tilo                  0.259   Mmux__n0327242
                                                       Mmux__n03272421
    SLICE_X11Y46.A4      net (fanout=2)        1.021   Mmux__n0327242
    SLICE_X11Y46.CLK     Tas                   0.373   M_next_q[3]
                                                       Mmux__n03271
                                                       M_next_q_0
    -------------------------------------------------  ---------------------------
    Total                                      9.434ns (2.359ns logic, 7.075ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  10.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/reset_cond/M_ctr_q_9 (FF)
  Destination:          M_next_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.292ns (Levels of Logic = 7)
  Clock Path Skew:      -0.061ns (0.628 - 0.689)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/reset_cond/M_ctr_q_9 to M_next_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y48.BQ      Tcko                  0.525   buttons/reset_cond/M_ctr_q[11]
                                                       buttons/reset_cond/M_ctr_q_9
    SLICE_X17Y48.C1      net (fanout=2)        0.714   buttons/reset_cond/M_ctr_q[9]
    SLICE_X17Y48.C       Tilo                  0.259   M_last_q
                                                       buttons/reset_cond/out3
    SLICE_X15Y48.A1      net (fanout=3)        0.756   buttons/out2_0
    SLICE_X15Y48.A       Tilo                  0.259   buttons/out1_0
                                                       buttons/reset_edge/out1
    SLICE_X20Y46.B2      net (fanout=14)       1.142   M_buttons_resetpressed
    SLICE_X20Y46.BMUX    Tilo                  0.326   Mmux_out11
                                                       alu/Mmux_out1_SW0
    SLICE_X20Y46.D2      net (fanout=9)        0.837   alu/N6
    SLICE_X20Y46.CMUX    Topdc                 0.456   Mmux_out11
                                                       alu/add/Maddsub_tmpsum_lut<0>_SW1_F
                                                       alu/add/Maddsub_tmpsum_lut<0>_SW1
    SLICE_X17Y46.B1      net (fanout=1)        1.316   alu/N141
    SLICE_X17Y46.B       Tilo                  0.259   Mmux__n0327242
                                                       alu/Mmux_out1_SW1
    SLICE_X17Y46.D1      net (fanout=1)        0.736   N109
    SLICE_X17Y46.D       Tilo                  0.259   Mmux__n0327242
                                                       Mmux__n03272421
    SLICE_X11Y46.B4      net (fanout=2)        1.075   Mmux__n0327242
    SLICE_X11Y46.CLK     Tas                   0.373   M_next_q[3]
                                                       Mmux__n032723
                                                       M_next_q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.292ns (2.716ns logic, 6.576ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  10.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/reset_cond/M_ctr_q_7 (FF)
  Destination:          M_next_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.320ns (Levels of Logic = 7)
  Clock Path Skew:      0.003ns (0.628 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/reset_cond/M_ctr_q_7 to M_next_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y47.DQ      Tcko                  0.525   buttons/reset_cond/M_ctr_q[7]
                                                       buttons/reset_cond/M_ctr_q_7
    SLICE_X15Y48.C1      net (fanout=2)        0.949   buttons/reset_cond/M_ctr_q[7]
    SLICE_X15Y48.C       Tilo                  0.259   buttons/out1_0
                                                       buttons/reset_cond/out1
    SLICE_X15Y48.A2      net (fanout=3)        0.549   buttons/out_0
    SLICE_X15Y48.A       Tilo                  0.259   buttons/out1_0
                                                       buttons/reset_edge/out1
    SLICE_X20Y46.B2      net (fanout=14)       1.142   M_buttons_resetpressed
    SLICE_X20Y46.BMUX    Tilo                  0.326   Mmux_out11
                                                       alu/Mmux_out1_SW0
    SLICE_X20Y46.D2      net (fanout=9)        0.837   alu/N6
    SLICE_X20Y46.CMUX    Topdc                 0.456   Mmux_out11
                                                       alu/add/Maddsub_tmpsum_lut<0>_SW1_F
                                                       alu/add/Maddsub_tmpsum_lut<0>_SW1
    SLICE_X17Y46.B1      net (fanout=1)        1.316   alu/N141
    SLICE_X17Y46.B       Tilo                  0.259   Mmux__n0327242
                                                       alu/Mmux_out1_SW1
    SLICE_X17Y46.D1      net (fanout=1)        0.736   N109
    SLICE_X17Y46.D       Tilo                  0.259   Mmux__n0327242
                                                       Mmux__n03272421
    SLICE_X11Y46.B4      net (fanout=2)        1.075   Mmux__n0327242
    SLICE_X11Y46.CLK     Tas                   0.373   M_next_q[3]
                                                       Mmux__n032723
                                                       M_next_q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.320ns (2.716ns logic, 6.604ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  10.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/reset_cond/M_ctr_q_9 (FF)
  Destination:          M_next_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.238ns (Levels of Logic = 7)
  Clock Path Skew:      -0.061ns (0.628 - 0.689)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/reset_cond/M_ctr_q_9 to M_next_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y48.BQ      Tcko                  0.525   buttons/reset_cond/M_ctr_q[11]
                                                       buttons/reset_cond/M_ctr_q_9
    SLICE_X17Y48.C1      net (fanout=2)        0.714   buttons/reset_cond/M_ctr_q[9]
    SLICE_X17Y48.C       Tilo                  0.259   M_last_q
                                                       buttons/reset_cond/out3
    SLICE_X15Y48.A1      net (fanout=3)        0.756   buttons/out2_0
    SLICE_X15Y48.A       Tilo                  0.259   buttons/out1_0
                                                       buttons/reset_edge/out1
    SLICE_X20Y46.B2      net (fanout=14)       1.142   M_buttons_resetpressed
    SLICE_X20Y46.BMUX    Tilo                  0.326   Mmux_out11
                                                       alu/Mmux_out1_SW0
    SLICE_X20Y46.D2      net (fanout=9)        0.837   alu/N6
    SLICE_X20Y46.CMUX    Topdc                 0.456   Mmux_out11
                                                       alu/add/Maddsub_tmpsum_lut<0>_SW1_F
                                                       alu/add/Maddsub_tmpsum_lut<0>_SW1
    SLICE_X17Y46.B1      net (fanout=1)        1.316   alu/N141
    SLICE_X17Y46.B       Tilo                  0.259   Mmux__n0327242
                                                       alu/Mmux_out1_SW1
    SLICE_X17Y46.D1      net (fanout=1)        0.736   N109
    SLICE_X17Y46.D       Tilo                  0.259   Mmux__n0327242
                                                       Mmux__n03272421
    SLICE_X11Y46.A4      net (fanout=2)        1.021   Mmux__n0327242
    SLICE_X11Y46.CLK     Tas                   0.373   M_next_q[3]
                                                       Mmux__n03271
                                                       M_next_q_0
    -------------------------------------------------  ---------------------------
    Total                                      9.238ns (2.716ns logic, 6.522ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  10.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/reset_cond/M_ctr_q_7 (FF)
  Destination:          M_next_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.266ns (Levels of Logic = 7)
  Clock Path Skew:      0.003ns (0.628 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/reset_cond/M_ctr_q_7 to M_next_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y47.DQ      Tcko                  0.525   buttons/reset_cond/M_ctr_q[7]
                                                       buttons/reset_cond/M_ctr_q_7
    SLICE_X15Y48.C1      net (fanout=2)        0.949   buttons/reset_cond/M_ctr_q[7]
    SLICE_X15Y48.C       Tilo                  0.259   buttons/out1_0
                                                       buttons/reset_cond/out1
    SLICE_X15Y48.A2      net (fanout=3)        0.549   buttons/out_0
    SLICE_X15Y48.A       Tilo                  0.259   buttons/out1_0
                                                       buttons/reset_edge/out1
    SLICE_X20Y46.B2      net (fanout=14)       1.142   M_buttons_resetpressed
    SLICE_X20Y46.BMUX    Tilo                  0.326   Mmux_out11
                                                       alu/Mmux_out1_SW0
    SLICE_X20Y46.D2      net (fanout=9)        0.837   alu/N6
    SLICE_X20Y46.CMUX    Topdc                 0.456   Mmux_out11
                                                       alu/add/Maddsub_tmpsum_lut<0>_SW1_F
                                                       alu/add/Maddsub_tmpsum_lut<0>_SW1
    SLICE_X17Y46.B1      net (fanout=1)        1.316   alu/N141
    SLICE_X17Y46.B       Tilo                  0.259   Mmux__n0327242
                                                       alu/Mmux_out1_SW1
    SLICE_X17Y46.D1      net (fanout=1)        0.736   N109
    SLICE_X17Y46.D       Tilo                  0.259   Mmux__n0327242
                                                       Mmux__n03272421
    SLICE_X11Y46.A4      net (fanout=2)        1.021   Mmux__n0327242
    SLICE_X11Y46.CLK     Tas                   0.373   M_next_q[3]
                                                       Mmux__n03271
                                                       M_next_q_0
    -------------------------------------------------  ---------------------------
    Total                                      9.266ns (2.716ns logic, 6.550ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  10.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_matrix_q_26 (FF)
  Destination:          M_next_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.253ns (Levels of Logic = 7)
  Clock Path Skew:      -0.002ns (0.194 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_matrix_q_26 to M_next_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AQ       Tcko                  0.476   M_matrix_q[25]
                                                       M_matrix_q_26
    SLICE_X8Y38.A2       net (fanout=4)        1.683   M_matrix_q[26]
    SLICE_X8Y38.COUT     Topcya                0.474   M_matrix_q[63]_GND_1_o_equal_65_o<63>_wg_cy[7]
                                                       M_matrix_q[63]_GND_1_o_equal_65_o<63>_wg_lut<4>
                                                       M_matrix_q[63]_GND_1_o_equal_65_o<63>_wg_cy<7>
    SLICE_X8Y39.CIN      net (fanout=1)        0.003   M_matrix_q[63]_GND_1_o_equal_65_o<63>_wg_cy[7]
    SLICE_X8Y39.BMUX     Tcinb                 0.286   Mmux_M_alu_b12
                                                       Mmux_M_alu_b121_cy
    SLICE_X15Y48.B2      net (fanout=9)        1.688   M_matrix_q[63]_GND_1_o_equal_65_o
    SLICE_X15Y48.B       Tilo                  0.259   buttons/out1_0
                                                       Mmux_M_alu_a11
    SLICE_X18Y46.B5      net (fanout=10)       0.911   M_alu_a[0]
    SLICE_X18Y46.B       Tilo                  0.235   Maddsub_tmpsum_lut[0]
                                                       alu/add/Maddsub_tmpsum_lut<0>
    SLICE_X17Y46.C5      net (fanout=5)        0.410   Maddsub_tmpsum_lut[0]
    SLICE_X17Y46.C       Tilo                  0.259   Mmux__n0327242
                                                       alu/Mmux_out1411
    SLICE_X12Y46.A4      net (fanout=5)        0.599   Mmux_out141
    SLICE_X12Y46.A       Tilo                  0.254   M_score_q[1]
                                                       alu/Mmux_out1
    SLICE_X7Y45.B2       net (fanout=6)        1.343   M_alu_out[0]
    SLICE_X7Y45.CLK      Tas                   0.373   M_next_q[5]
                                                       Mmux__n032763
                                                       M_next_q_5
    -------------------------------------------------  ---------------------------
    Total                                      9.253ns (2.616ns logic, 6.637ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  10.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/left_cond/M_ctr_q_18 (FF)
  Destination:          M_next_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.169ns (Levels of Logic = 6)
  Clock Path Skew:      -0.051ns (0.628 - 0.679)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/left_cond/M_ctr_q_18 to M_next_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y58.CQ      Tcko                  0.476   buttons/left_cond/M_ctr_q[19]
                                                       buttons/left_cond/M_ctr_q_18
    SLICE_X15Y55.D2      net (fanout=2)        1.230   buttons/left_cond/M_ctr_q[18]
    SLICE_X15Y55.D       Tilo                  0.259   buttons/out1_3
                                                       buttons/left_cond/out2
    SLICE_X15Y55.B2      net (fanout=3)        0.550   buttons/out1_3
    SLICE_X15Y55.B       Tilo                  0.259   buttons/out1_3
                                                       buttons/left_edge/out1
    SLICE_X20Y46.D3      net (fanout=15)       1.921   M_buttons_movebtn_pressed[2]
    SLICE_X20Y46.CMUX    Topdc                 0.456   Mmux_out11
                                                       alu/add/Maddsub_tmpsum_lut<0>_SW1_F
                                                       alu/add/Maddsub_tmpsum_lut<0>_SW1
    SLICE_X17Y46.B1      net (fanout=1)        1.316   alu/N141
    SLICE_X17Y46.B       Tilo                  0.259   Mmux__n0327242
                                                       alu/Mmux_out1_SW1
    SLICE_X17Y46.D1      net (fanout=1)        0.736   N109
    SLICE_X17Y46.D       Tilo                  0.259   Mmux__n0327242
                                                       Mmux__n03272421
    SLICE_X11Y46.B4      net (fanout=2)        1.075   Mmux__n0327242
    SLICE_X11Y46.CLK     Tas                   0.373   M_next_q[3]
                                                       Mmux__n032723
                                                       M_next_q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.169ns (2.341ns logic, 6.828ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  10.749ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/fw_cond/M_ctr_q_18 (FF)
  Destination:          M_next_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.168ns (Levels of Logic = 6)
  Clock Path Skew:      -0.048ns (0.628 - 0.676)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/fw_cond/M_ctr_q_18 to M_next_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y54.CQ      Tcko                  0.525   buttons/fw_cond/M_ctr_q[19]
                                                       buttons/fw_cond/M_ctr_q_18
    SLICE_X15Y52.C2      net (fanout=2)        1.197   buttons/fw_cond/M_ctr_q[18]
    SLICE_X15Y52.C       Tilo                  0.259   alu/N149
                                                       buttons/fw_cond/out2
    SLICE_X15Y52.B3      net (fanout=4)        0.649   buttons/out1_5
    SLICE_X15Y52.B       Tilo                  0.259   alu/N149
                                                       buttons/fw_edge/out1
    SLICE_X20Y46.D1      net (fanout=20)       1.805   M_buttons_movebtn_pressed[4]
    SLICE_X20Y46.CMUX    Topdc                 0.456   Mmux_out11
                                                       alu/add/Maddsub_tmpsum_lut<0>_SW1_F
                                                       alu/add/Maddsub_tmpsum_lut<0>_SW1
    SLICE_X17Y46.B1      net (fanout=1)        1.316   alu/N141
    SLICE_X17Y46.B       Tilo                  0.259   Mmux__n0327242
                                                       alu/Mmux_out1_SW1
    SLICE_X17Y46.D1      net (fanout=1)        0.736   N109
    SLICE_X17Y46.D       Tilo                  0.259   Mmux__n0327242
                                                       Mmux__n03272421
    SLICE_X11Y46.B4      net (fanout=2)        1.075   Mmux__n0327242
    SLICE_X11Y46.CLK     Tas                   0.373   M_next_q[3]
                                                       Mmux__n032723
                                                       M_next_q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.168ns (2.390ns logic, 6.778ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  10.754ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/left_cond/M_ctr_q_18 (FF)
  Destination:          M_next_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.160ns (Levels of Logic = 6)
  Clock Path Skew:      -0.051ns (0.628 - 0.679)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/left_cond/M_ctr_q_18 to M_next_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y58.CQ      Tcko                  0.476   buttons/left_cond/M_ctr_q[19]
                                                       buttons/left_cond/M_ctr_q_18
    SLICE_X15Y55.D2      net (fanout=2)        1.230   buttons/left_cond/M_ctr_q[18]
    SLICE_X15Y55.D       Tilo                  0.259   buttons/out1_3
                                                       buttons/left_cond/out2
    SLICE_X15Y55.B2      net (fanout=3)        0.550   buttons/out1_3
    SLICE_X15Y55.B       Tilo                  0.259   buttons/out1_3
                                                       buttons/left_edge/out1
    SLICE_X20Y46.C3      net (fanout=15)       1.938   M_buttons_movebtn_pressed[2]
    SLICE_X20Y46.CMUX    Tilo                  0.430   Mmux_out11
                                                       alu/add/Maddsub_tmpsum_lut<0>_SW1_G
                                                       alu/add/Maddsub_tmpsum_lut<0>_SW1
    SLICE_X17Y46.B1      net (fanout=1)        1.316   alu/N141
    SLICE_X17Y46.B       Tilo                  0.259   Mmux__n0327242
                                                       alu/Mmux_out1_SW1
    SLICE_X17Y46.D1      net (fanout=1)        0.736   N109
    SLICE_X17Y46.D       Tilo                  0.259   Mmux__n0327242
                                                       Mmux__n03272421
    SLICE_X11Y46.B4      net (fanout=2)        1.075   Mmux__n0327242
    SLICE_X11Y46.CLK     Tas                   0.373   M_next_q[3]
                                                       Mmux__n032723
                                                       M_next_q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.160ns (2.315ns logic, 6.845ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  10.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/reset_cond/M_ctr_q_18 (FF)
  Destination:          M_next_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.148ns (Levels of Logic = 7)
  Clock Path Skew:      -0.059ns (0.628 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/reset_cond/M_ctr_q_18 to M_next_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y50.CQ      Tcko                  0.525   buttons/reset_cond/M_ctr_q[19]
                                                       buttons/reset_cond/M_ctr_q_18
    SLICE_X15Y48.D1      net (fanout=2)        0.960   buttons/reset_cond/M_ctr_q[18]
    SLICE_X15Y48.D       Tilo                  0.259   buttons/out1_0
                                                       buttons/reset_cond/out2
    SLICE_X15Y48.A3      net (fanout=3)        0.366   buttons/out1_0
    SLICE_X15Y48.A       Tilo                  0.259   buttons/out1_0
                                                       buttons/reset_edge/out1
    SLICE_X20Y46.B2      net (fanout=14)       1.142   M_buttons_resetpressed
    SLICE_X20Y46.BMUX    Tilo                  0.326   Mmux_out11
                                                       alu/Mmux_out1_SW0
    SLICE_X20Y46.D2      net (fanout=9)        0.837   alu/N6
    SLICE_X20Y46.CMUX    Topdc                 0.456   Mmux_out11
                                                       alu/add/Maddsub_tmpsum_lut<0>_SW1_F
                                                       alu/add/Maddsub_tmpsum_lut<0>_SW1
    SLICE_X17Y46.B1      net (fanout=1)        1.316   alu/N141
    SLICE_X17Y46.B       Tilo                  0.259   Mmux__n0327242
                                                       alu/Mmux_out1_SW1
    SLICE_X17Y46.D1      net (fanout=1)        0.736   N109
    SLICE_X17Y46.D       Tilo                  0.259   Mmux__n0327242
                                                       Mmux__n03272421
    SLICE_X11Y46.B4      net (fanout=2)        1.075   Mmux__n0327242
    SLICE_X11Y46.CLK     Tas                   0.373   M_next_q[3]
                                                       Mmux__n032723
                                                       M_next_q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.148ns (2.716ns logic, 6.432ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack:                  10.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/reset_cond/M_ctr_q_17 (FF)
  Destination:          M_next_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.145ns (Levels of Logic = 7)
  Clock Path Skew:      -0.059ns (0.628 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/reset_cond/M_ctr_q_17 to M_next_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y50.BQ      Tcko                  0.525   buttons/reset_cond/M_ctr_q[19]
                                                       buttons/reset_cond/M_ctr_q_17
    SLICE_X15Y48.D2      net (fanout=2)        0.957   buttons/reset_cond/M_ctr_q[17]
    SLICE_X15Y48.D       Tilo                  0.259   buttons/out1_0
                                                       buttons/reset_cond/out2
    SLICE_X15Y48.A3      net (fanout=3)        0.366   buttons/out1_0
    SLICE_X15Y48.A       Tilo                  0.259   buttons/out1_0
                                                       buttons/reset_edge/out1
    SLICE_X20Y46.B2      net (fanout=14)       1.142   M_buttons_resetpressed
    SLICE_X20Y46.BMUX    Tilo                  0.326   Mmux_out11
                                                       alu/Mmux_out1_SW0
    SLICE_X20Y46.D2      net (fanout=9)        0.837   alu/N6
    SLICE_X20Y46.CMUX    Topdc                 0.456   Mmux_out11
                                                       alu/add/Maddsub_tmpsum_lut<0>_SW1_F
                                                       alu/add/Maddsub_tmpsum_lut<0>_SW1
    SLICE_X17Y46.B1      net (fanout=1)        1.316   alu/N141
    SLICE_X17Y46.B       Tilo                  0.259   Mmux__n0327242
                                                       alu/Mmux_out1_SW1
    SLICE_X17Y46.D1      net (fanout=1)        0.736   N109
    SLICE_X17Y46.D       Tilo                  0.259   Mmux__n0327242
                                                       Mmux__n03272421
    SLICE_X11Y46.B4      net (fanout=2)        1.075   Mmux__n0327242
    SLICE_X11Y46.CLK     Tas                   0.373   M_next_q[3]
                                                       Mmux__n032723
                                                       M_next_q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.145ns (2.716ns logic, 6.429ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack:                  10.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_matrix_q_26 (FF)
  Destination:          M_next_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.199ns (Levels of Logic = 7)
  Clock Path Skew:      -0.002ns (0.194 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_matrix_q_26 to M_next_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AQ       Tcko                  0.476   M_matrix_q[25]
                                                       M_matrix_q_26
    SLICE_X8Y38.A2       net (fanout=4)        1.683   M_matrix_q[26]
    SLICE_X8Y38.COUT     Topcya                0.474   M_matrix_q[63]_GND_1_o_equal_65_o<63>_wg_cy[7]
                                                       M_matrix_q[63]_GND_1_o_equal_65_o<63>_wg_lut<4>
                                                       M_matrix_q[63]_GND_1_o_equal_65_o<63>_wg_cy<7>
    SLICE_X8Y39.CIN      net (fanout=1)        0.003   M_matrix_q[63]_GND_1_o_equal_65_o<63>_wg_cy[7]
    SLICE_X8Y39.BMUX     Tcinb                 0.286   Mmux_M_alu_b12
                                                       Mmux_M_alu_b121_cy
    SLICE_X15Y48.B2      net (fanout=9)        1.688   M_matrix_q[63]_GND_1_o_equal_65_o
    SLICE_X15Y48.B       Tilo                  0.259   buttons/out1_0
                                                       Mmux_M_alu_a11
    SLICE_X18Y46.B5      net (fanout=10)       0.911   M_alu_a[0]
    SLICE_X18Y46.B       Tilo                  0.235   Maddsub_tmpsum_lut[0]
                                                       alu/add/Maddsub_tmpsum_lut<0>
    SLICE_X17Y46.C5      net (fanout=5)        0.410   Maddsub_tmpsum_lut[0]
    SLICE_X17Y46.C       Tilo                  0.259   Mmux__n0327242
                                                       alu/Mmux_out1411
    SLICE_X7Y45.C6       net (fanout=5)        1.334   Mmux_out141
    SLICE_X7Y45.C        Tilo                  0.259   M_next_q[5]
                                                       Mmux__n03276421
    SLICE_X7Y45.A2       net (fanout=2)        0.549   Mmux__n0327642
    SLICE_X7Y45.CLK      Tas                   0.373   M_next_q[5]
                                                       Mmux__n03275
                                                       M_next_q_4
    -------------------------------------------------  ---------------------------
    Total                                      9.199ns (2.621ns logic, 6.578ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  10.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/reset_cond/M_ctr_q_10 (FF)
  Destination:          M_next_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.130ns (Levels of Logic = 7)
  Clock Path Skew:      -0.061ns (0.628 - 0.689)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/reset_cond/M_ctr_q_10 to M_next_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y48.CQ      Tcko                  0.525   buttons/reset_cond/M_ctr_q[11]
                                                       buttons/reset_cond/M_ctr_q_10
    SLICE_X17Y48.C3      net (fanout=2)        0.552   buttons/reset_cond/M_ctr_q[10]
    SLICE_X17Y48.C       Tilo                  0.259   M_last_q
                                                       buttons/reset_cond/out3
    SLICE_X15Y48.A1      net (fanout=3)        0.756   buttons/out2_0
    SLICE_X15Y48.A       Tilo                  0.259   buttons/out1_0
                                                       buttons/reset_edge/out1
    SLICE_X20Y46.B2      net (fanout=14)       1.142   M_buttons_resetpressed
    SLICE_X20Y46.BMUX    Tilo                  0.326   Mmux_out11
                                                       alu/Mmux_out1_SW0
    SLICE_X20Y46.D2      net (fanout=9)        0.837   alu/N6
    SLICE_X20Y46.CMUX    Topdc                 0.456   Mmux_out11
                                                       alu/add/Maddsub_tmpsum_lut<0>_SW1_F
                                                       alu/add/Maddsub_tmpsum_lut<0>_SW1
    SLICE_X17Y46.B1      net (fanout=1)        1.316   alu/N141
    SLICE_X17Y46.B       Tilo                  0.259   Mmux__n0327242
                                                       alu/Mmux_out1_SW1
    SLICE_X17Y46.D1      net (fanout=1)        0.736   N109
    SLICE_X17Y46.D       Tilo                  0.259   Mmux__n0327242
                                                       Mmux__n03272421
    SLICE_X11Y46.B4      net (fanout=2)        1.075   Mmux__n0327242
    SLICE_X11Y46.CLK     Tas                   0.373   M_next_q[3]
                                                       Mmux__n032723
                                                       M_next_q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.130ns (2.716ns logic, 6.414ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack:                  10.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/reset_cond/M_ctr_q_8 (FF)
  Destination:          M_next_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.119ns (Levels of Logic = 7)
  Clock Path Skew:      -0.061ns (0.628 - 0.689)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/reset_cond/M_ctr_q_8 to M_next_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y48.AQ      Tcko                  0.525   buttons/reset_cond/M_ctr_q[11]
                                                       buttons/reset_cond/M_ctr_q_8
    SLICE_X17Y48.C2      net (fanout=2)        0.541   buttons/reset_cond/M_ctr_q[8]
    SLICE_X17Y48.C       Tilo                  0.259   M_last_q
                                                       buttons/reset_cond/out3
    SLICE_X15Y48.A1      net (fanout=3)        0.756   buttons/out2_0
    SLICE_X15Y48.A       Tilo                  0.259   buttons/out1_0
                                                       buttons/reset_edge/out1
    SLICE_X20Y46.B2      net (fanout=14)       1.142   M_buttons_resetpressed
    SLICE_X20Y46.BMUX    Tilo                  0.326   Mmux_out11
                                                       alu/Mmux_out1_SW0
    SLICE_X20Y46.D2      net (fanout=9)        0.837   alu/N6
    SLICE_X20Y46.CMUX    Topdc                 0.456   Mmux_out11
                                                       alu/add/Maddsub_tmpsum_lut<0>_SW1_F
                                                       alu/add/Maddsub_tmpsum_lut<0>_SW1
    SLICE_X17Y46.B1      net (fanout=1)        1.316   alu/N141
    SLICE_X17Y46.B       Tilo                  0.259   Mmux__n0327242
                                                       alu/Mmux_out1_SW1
    SLICE_X17Y46.D1      net (fanout=1)        0.736   N109
    SLICE_X17Y46.D       Tilo                  0.259   Mmux__n0327242
                                                       Mmux__n03272421
    SLICE_X11Y46.B4      net (fanout=2)        1.075   Mmux__n0327242
    SLICE_X11Y46.CLK     Tas                   0.373   M_next_q[3]
                                                       Mmux__n032723
                                                       M_next_q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.119ns (2.716ns logic, 6.403ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack:                  10.799ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/left_cond/M_ctr_q_18 (FF)
  Destination:          M_next_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.115ns (Levels of Logic = 6)
  Clock Path Skew:      -0.051ns (0.628 - 0.679)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/left_cond/M_ctr_q_18 to M_next_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y58.CQ      Tcko                  0.476   buttons/left_cond/M_ctr_q[19]
                                                       buttons/left_cond/M_ctr_q_18
    SLICE_X15Y55.D2      net (fanout=2)        1.230   buttons/left_cond/M_ctr_q[18]
    SLICE_X15Y55.D       Tilo                  0.259   buttons/out1_3
                                                       buttons/left_cond/out2
    SLICE_X15Y55.B2      net (fanout=3)        0.550   buttons/out1_3
    SLICE_X15Y55.B       Tilo                  0.259   buttons/out1_3
                                                       buttons/left_edge/out1
    SLICE_X20Y46.D3      net (fanout=15)       1.921   M_buttons_movebtn_pressed[2]
    SLICE_X20Y46.CMUX    Topdc                 0.456   Mmux_out11
                                                       alu/add/Maddsub_tmpsum_lut<0>_SW1_F
                                                       alu/add/Maddsub_tmpsum_lut<0>_SW1
    SLICE_X17Y46.B1      net (fanout=1)        1.316   alu/N141
    SLICE_X17Y46.B       Tilo                  0.259   Mmux__n0327242
                                                       alu/Mmux_out1_SW1
    SLICE_X17Y46.D1      net (fanout=1)        0.736   N109
    SLICE_X17Y46.D       Tilo                  0.259   Mmux__n0327242
                                                       Mmux__n03272421
    SLICE_X11Y46.A4      net (fanout=2)        1.021   Mmux__n0327242
    SLICE_X11Y46.CLK     Tas                   0.373   M_next_q[3]
                                                       Mmux__n03271
                                                       M_next_q_0
    -------------------------------------------------  ---------------------------
    Total                                      9.115ns (2.341ns logic, 6.774ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  10.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/fw_cond/M_ctr_q_18 (FF)
  Destination:          M_next_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.114ns (Levels of Logic = 6)
  Clock Path Skew:      -0.048ns (0.628 - 0.676)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/fw_cond/M_ctr_q_18 to M_next_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y54.CQ      Tcko                  0.525   buttons/fw_cond/M_ctr_q[19]
                                                       buttons/fw_cond/M_ctr_q_18
    SLICE_X15Y52.C2      net (fanout=2)        1.197   buttons/fw_cond/M_ctr_q[18]
    SLICE_X15Y52.C       Tilo                  0.259   alu/N149
                                                       buttons/fw_cond/out2
    SLICE_X15Y52.B3      net (fanout=4)        0.649   buttons/out1_5
    SLICE_X15Y52.B       Tilo                  0.259   alu/N149
                                                       buttons/fw_edge/out1
    SLICE_X20Y46.D1      net (fanout=20)       1.805   M_buttons_movebtn_pressed[4]
    SLICE_X20Y46.CMUX    Topdc                 0.456   Mmux_out11
                                                       alu/add/Maddsub_tmpsum_lut<0>_SW1_F
                                                       alu/add/Maddsub_tmpsum_lut<0>_SW1
    SLICE_X17Y46.B1      net (fanout=1)        1.316   alu/N141
    SLICE_X17Y46.B       Tilo                  0.259   Mmux__n0327242
                                                       alu/Mmux_out1_SW1
    SLICE_X17Y46.D1      net (fanout=1)        0.736   N109
    SLICE_X17Y46.D       Tilo                  0.259   Mmux__n0327242
                                                       Mmux__n03272421
    SLICE_X11Y46.A4      net (fanout=2)        1.021   Mmux__n0327242
    SLICE_X11Y46.CLK     Tas                   0.373   M_next_q[3]
                                                       Mmux__n03271
                                                       M_next_q_0
    -------------------------------------------------  ---------------------------
    Total                                      9.114ns (2.390ns logic, 6.724ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  10.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_matrix_q_25 (FF)
  Destination:          M_next_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.159ns (Levels of Logic = 7)
  Clock Path Skew:      -0.002ns (0.194 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_matrix_q_25 to M_next_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.CQ       Tcko                  0.476   M_matrix_q[25]
                                                       M_matrix_q_25
    SLICE_X8Y38.B1       net (fanout=4)        1.580   M_matrix_q[25]
    SLICE_X8Y38.COUT     Topcyb                0.483   M_matrix_q[63]_GND_1_o_equal_65_o<63>_wg_cy[7]
                                                       M_matrix_q[63]_GND_1_o_equal_65_o<63>_wg_lut<5>
                                                       M_matrix_q[63]_GND_1_o_equal_65_o<63>_wg_cy<7>
    SLICE_X8Y39.CIN      net (fanout=1)        0.003   M_matrix_q[63]_GND_1_o_equal_65_o<63>_wg_cy[7]
    SLICE_X8Y39.BMUX     Tcinb                 0.286   Mmux_M_alu_b12
                                                       Mmux_M_alu_b121_cy
    SLICE_X15Y48.B2      net (fanout=9)        1.688   M_matrix_q[63]_GND_1_o_equal_65_o
    SLICE_X15Y48.B       Tilo                  0.259   buttons/out1_0
                                                       Mmux_M_alu_a11
    SLICE_X18Y46.B5      net (fanout=10)       0.911   M_alu_a[0]
    SLICE_X18Y46.B       Tilo                  0.235   Maddsub_tmpsum_lut[0]
                                                       alu/add/Maddsub_tmpsum_lut<0>
    SLICE_X17Y46.C5      net (fanout=5)        0.410   Maddsub_tmpsum_lut[0]
    SLICE_X17Y46.C       Tilo                  0.259   Mmux__n0327242
                                                       alu/Mmux_out1411
    SLICE_X12Y46.A4      net (fanout=5)        0.599   Mmux_out141
    SLICE_X12Y46.A       Tilo                  0.254   M_score_q[1]
                                                       alu/Mmux_out1
    SLICE_X7Y45.B2       net (fanout=6)        1.343   M_alu_out[0]
    SLICE_X7Y45.CLK      Tas                   0.373   M_next_q[5]
                                                       Mmux__n032763
                                                       M_next_q_5
    -------------------------------------------------  ---------------------------
    Total                                      9.159ns (2.625ns logic, 6.534ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  10.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/left_cond/M_ctr_q_18 (FF)
  Destination:          M_next_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.106ns (Levels of Logic = 6)
  Clock Path Skew:      -0.051ns (0.628 - 0.679)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/left_cond/M_ctr_q_18 to M_next_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y58.CQ      Tcko                  0.476   buttons/left_cond/M_ctr_q[19]
                                                       buttons/left_cond/M_ctr_q_18
    SLICE_X15Y55.D2      net (fanout=2)        1.230   buttons/left_cond/M_ctr_q[18]
    SLICE_X15Y55.D       Tilo                  0.259   buttons/out1_3
                                                       buttons/left_cond/out2
    SLICE_X15Y55.B2      net (fanout=3)        0.550   buttons/out1_3
    SLICE_X15Y55.B       Tilo                  0.259   buttons/out1_3
                                                       buttons/left_edge/out1
    SLICE_X20Y46.C3      net (fanout=15)       1.938   M_buttons_movebtn_pressed[2]
    SLICE_X20Y46.CMUX    Tilo                  0.430   Mmux_out11
                                                       alu/add/Maddsub_tmpsum_lut<0>_SW1_G
                                                       alu/add/Maddsub_tmpsum_lut<0>_SW1
    SLICE_X17Y46.B1      net (fanout=1)        1.316   alu/N141
    SLICE_X17Y46.B       Tilo                  0.259   Mmux__n0327242
                                                       alu/Mmux_out1_SW1
    SLICE_X17Y46.D1      net (fanout=1)        0.736   N109
    SLICE_X17Y46.D       Tilo                  0.259   Mmux__n0327242
                                                       Mmux__n03272421
    SLICE_X11Y46.A4      net (fanout=2)        1.021   Mmux__n0327242
    SLICE_X11Y46.CLK     Tas                   0.373   M_next_q[3]
                                                       Mmux__n03271
                                                       M_next_q_0
    -------------------------------------------------  ---------------------------
    Total                                      9.106ns (2.315ns logic, 6.791ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  10.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/reset_cond/M_ctr_q_18 (FF)
  Destination:          M_next_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.094ns (Levels of Logic = 7)
  Clock Path Skew:      -0.059ns (0.628 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/reset_cond/M_ctr_q_18 to M_next_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y50.CQ      Tcko                  0.525   buttons/reset_cond/M_ctr_q[19]
                                                       buttons/reset_cond/M_ctr_q_18
    SLICE_X15Y48.D1      net (fanout=2)        0.960   buttons/reset_cond/M_ctr_q[18]
    SLICE_X15Y48.D       Tilo                  0.259   buttons/out1_0
                                                       buttons/reset_cond/out2
    SLICE_X15Y48.A3      net (fanout=3)        0.366   buttons/out1_0
    SLICE_X15Y48.A       Tilo                  0.259   buttons/out1_0
                                                       buttons/reset_edge/out1
    SLICE_X20Y46.B2      net (fanout=14)       1.142   M_buttons_resetpressed
    SLICE_X20Y46.BMUX    Tilo                  0.326   Mmux_out11
                                                       alu/Mmux_out1_SW0
    SLICE_X20Y46.D2      net (fanout=9)        0.837   alu/N6
    SLICE_X20Y46.CMUX    Topdc                 0.456   Mmux_out11
                                                       alu/add/Maddsub_tmpsum_lut<0>_SW1_F
                                                       alu/add/Maddsub_tmpsum_lut<0>_SW1
    SLICE_X17Y46.B1      net (fanout=1)        1.316   alu/N141
    SLICE_X17Y46.B       Tilo                  0.259   Mmux__n0327242
                                                       alu/Mmux_out1_SW1
    SLICE_X17Y46.D1      net (fanout=1)        0.736   N109
    SLICE_X17Y46.D       Tilo                  0.259   Mmux__n0327242
                                                       Mmux__n03272421
    SLICE_X11Y46.A4      net (fanout=2)        1.021   Mmux__n0327242
    SLICE_X11Y46.CLK     Tas                   0.373   M_next_q[3]
                                                       Mmux__n03271
                                                       M_next_q_0
    -------------------------------------------------  ---------------------------
    Total                                      9.094ns (2.716ns logic, 6.378ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack:                  10.813ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/reset_cond/M_ctr_q_13 (FF)
  Destination:          M_next_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.092ns (Levels of Logic = 7)
  Clock Path Skew:      -0.060ns (0.628 - 0.688)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/reset_cond/M_ctr_q_13 to M_next_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y49.BQ      Tcko                  0.525   buttons/reset_cond/M_ctr_q[15]
                                                       buttons/reset_cond/M_ctr_q_13
    SLICE_X17Y48.C4      net (fanout=2)        0.514   buttons/reset_cond/M_ctr_q[13]
    SLICE_X17Y48.C       Tilo                  0.259   M_last_q
                                                       buttons/reset_cond/out3
    SLICE_X15Y48.A1      net (fanout=3)        0.756   buttons/out2_0
    SLICE_X15Y48.A       Tilo                  0.259   buttons/out1_0
                                                       buttons/reset_edge/out1
    SLICE_X20Y46.B2      net (fanout=14)       1.142   M_buttons_resetpressed
    SLICE_X20Y46.BMUX    Tilo                  0.326   Mmux_out11
                                                       alu/Mmux_out1_SW0
    SLICE_X20Y46.D2      net (fanout=9)        0.837   alu/N6
    SLICE_X20Y46.CMUX    Topdc                 0.456   Mmux_out11
                                                       alu/add/Maddsub_tmpsum_lut<0>_SW1_F
                                                       alu/add/Maddsub_tmpsum_lut<0>_SW1
    SLICE_X17Y46.B1      net (fanout=1)        1.316   alu/N141
    SLICE_X17Y46.B       Tilo                  0.259   Mmux__n0327242
                                                       alu/Mmux_out1_SW1
    SLICE_X17Y46.D1      net (fanout=1)        0.736   N109
    SLICE_X17Y46.D       Tilo                  0.259   Mmux__n0327242
                                                       Mmux__n03272421
    SLICE_X11Y46.B4      net (fanout=2)        1.075   Mmux__n0327242
    SLICE_X11Y46.CLK     Tas                   0.373   M_next_q[3]
                                                       Mmux__n032723
                                                       M_next_q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.092ns (2.716ns logic, 6.376ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack:                  10.815ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/reset_cond/M_ctr_q_17 (FF)
  Destination:          M_next_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.091ns (Levels of Logic = 7)
  Clock Path Skew:      -0.059ns (0.628 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/reset_cond/M_ctr_q_17 to M_next_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y50.BQ      Tcko                  0.525   buttons/reset_cond/M_ctr_q[19]
                                                       buttons/reset_cond/M_ctr_q_17
    SLICE_X15Y48.D2      net (fanout=2)        0.957   buttons/reset_cond/M_ctr_q[17]
    SLICE_X15Y48.D       Tilo                  0.259   buttons/out1_0
                                                       buttons/reset_cond/out2
    SLICE_X15Y48.A3      net (fanout=3)        0.366   buttons/out1_0
    SLICE_X15Y48.A       Tilo                  0.259   buttons/out1_0
                                                       buttons/reset_edge/out1
    SLICE_X20Y46.B2      net (fanout=14)       1.142   M_buttons_resetpressed
    SLICE_X20Y46.BMUX    Tilo                  0.326   Mmux_out11
                                                       alu/Mmux_out1_SW0
    SLICE_X20Y46.D2      net (fanout=9)        0.837   alu/N6
    SLICE_X20Y46.CMUX    Topdc                 0.456   Mmux_out11
                                                       alu/add/Maddsub_tmpsum_lut<0>_SW1_F
                                                       alu/add/Maddsub_tmpsum_lut<0>_SW1
    SLICE_X17Y46.B1      net (fanout=1)        1.316   alu/N141
    SLICE_X17Y46.B       Tilo                  0.259   Mmux__n0327242
                                                       alu/Mmux_out1_SW1
    SLICE_X17Y46.D1      net (fanout=1)        0.736   N109
    SLICE_X17Y46.D       Tilo                  0.259   Mmux__n0327242
                                                       Mmux__n03272421
    SLICE_X11Y46.A4      net (fanout=2)        1.021   Mmux__n0327242
    SLICE_X11Y46.CLK     Tas                   0.373   M_next_q[3]
                                                       Mmux__n03271
                                                       M_next_q_0
    -------------------------------------------------  ---------------------------
    Total                                      9.091ns (2.716ns logic, 6.375ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack:                  10.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/reset_cond/M_ctr_q_2 (FF)
  Destination:          M_next_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.153ns (Levels of Logic = 7)
  Clock Path Skew:      0.004ns (0.628 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/reset_cond/M_ctr_q_2 to M_next_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y46.CQ      Tcko                  0.525   buttons/reset_cond/M_ctr_q[3]
                                                       buttons/reset_cond/M_ctr_q_2
    SLICE_X15Y48.C4      net (fanout=2)        0.782   buttons/reset_cond/M_ctr_q[2]
    SLICE_X15Y48.C       Tilo                  0.259   buttons/out1_0
                                                       buttons/reset_cond/out1
    SLICE_X15Y48.A2      net (fanout=3)        0.549   buttons/out_0
    SLICE_X15Y48.A       Tilo                  0.259   buttons/out1_0
                                                       buttons/reset_edge/out1
    SLICE_X20Y46.B2      net (fanout=14)       1.142   M_buttons_resetpressed
    SLICE_X20Y46.BMUX    Tilo                  0.326   Mmux_out11
                                                       alu/Mmux_out1_SW0
    SLICE_X20Y46.D2      net (fanout=9)        0.837   alu/N6
    SLICE_X20Y46.CMUX    Topdc                 0.456   Mmux_out11
                                                       alu/add/Maddsub_tmpsum_lut<0>_SW1_F
                                                       alu/add/Maddsub_tmpsum_lut<0>_SW1
    SLICE_X17Y46.B1      net (fanout=1)        1.316   alu/N141
    SLICE_X17Y46.B       Tilo                  0.259   Mmux__n0327242
                                                       alu/Mmux_out1_SW1
    SLICE_X17Y46.D1      net (fanout=1)        0.736   N109
    SLICE_X17Y46.D       Tilo                  0.259   Mmux__n0327242
                                                       Mmux__n03272421
    SLICE_X11Y46.B4      net (fanout=2)        1.075   Mmux__n0327242
    SLICE_X11Y46.CLK     Tas                   0.373   M_next_q[3]
                                                       Mmux__n032723
                                                       M_next_q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.153ns (2.716ns logic, 6.437ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack:                  10.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/reset_cond/M_ctr_q_5 (FF)
  Destination:          M_next_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.147ns (Levels of Logic = 7)
  Clock Path Skew:      0.003ns (0.628 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/reset_cond/M_ctr_q_5 to M_next_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y47.BQ      Tcko                  0.525   buttons/reset_cond/M_ctr_q[7]
                                                       buttons/reset_cond/M_ctr_q_5
    SLICE_X15Y48.C2      net (fanout=2)        0.776   buttons/reset_cond/M_ctr_q[5]
    SLICE_X15Y48.C       Tilo                  0.259   buttons/out1_0
                                                       buttons/reset_cond/out1
    SLICE_X15Y48.A2      net (fanout=3)        0.549   buttons/out_0
    SLICE_X15Y48.A       Tilo                  0.259   buttons/out1_0
                                                       buttons/reset_edge/out1
    SLICE_X20Y46.B2      net (fanout=14)       1.142   M_buttons_resetpressed
    SLICE_X20Y46.BMUX    Tilo                  0.326   Mmux_out11
                                                       alu/Mmux_out1_SW0
    SLICE_X20Y46.D2      net (fanout=9)        0.837   alu/N6
    SLICE_X20Y46.CMUX    Topdc                 0.456   Mmux_out11
                                                       alu/add/Maddsub_tmpsum_lut<0>_SW1_F
                                                       alu/add/Maddsub_tmpsum_lut<0>_SW1
    SLICE_X17Y46.B1      net (fanout=1)        1.316   alu/N141
    SLICE_X17Y46.B       Tilo                  0.259   Mmux__n0327242
                                                       alu/Mmux_out1_SW1
    SLICE_X17Y46.D1      net (fanout=1)        0.736   N109
    SLICE_X17Y46.D       Tilo                  0.259   Mmux__n0327242
                                                       Mmux__n03272421
    SLICE_X11Y46.B4      net (fanout=2)        1.075   Mmux__n0327242
    SLICE_X11Y46.CLK     Tas                   0.373   M_next_q[3]
                                                       Mmux__n032723
                                                       M_next_q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.147ns (2.716ns logic, 6.431ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: buttons/left_cond/M_sync_out/CLK
  Logical resource: buttons/bw_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: buttons/left_cond/M_sync_out/CLK
  Logical resource: buttons/start_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: buttons/left_cond/M_sync_out/CLK
  Logical resource: buttons/reset_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: buttons/left_cond/M_sync_out/CLK
  Logical resource: buttons/fw_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: buttons/left_cond/M_sync_out/CLK
  Logical resource: buttons/down_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: buttons/left_cond/M_sync_out/CLK
  Logical resource: buttons/up_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: buttons/left_cond/M_sync_out/CLK
  Logical resource: buttons/right_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: buttons/left_cond/M_sync_out/CLK
  Logical resource: buttons/left_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/fw_cond/M_ctr_q[3]/CLK
  Logical resource: buttons/fw_cond/M_ctr_q_0/CK
  Location pin: SLICE_X12Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/fw_cond/M_ctr_q[3]/CLK
  Logical resource: buttons/fw_cond/M_ctr_q_1/CK
  Location pin: SLICE_X12Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/fw_cond/M_ctr_q[3]/CLK
  Logical resource: buttons/fw_cond/M_ctr_q_2/CK
  Location pin: SLICE_X12Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/fw_cond/M_ctr_q[3]/CLK
  Logical resource: buttons/fw_cond/M_ctr_q_3/CK
  Location pin: SLICE_X12Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/fw_cond/M_ctr_q[7]/CLK
  Logical resource: buttons/fw_cond/M_ctr_q_4/CK
  Location pin: SLICE_X12Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/fw_cond/M_ctr_q[7]/CLK
  Logical resource: buttons/fw_cond/M_ctr_q_5/CK
  Location pin: SLICE_X12Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/fw_cond/M_ctr_q[7]/CLK
  Logical resource: buttons/fw_cond/M_ctr_q_6/CK
  Location pin: SLICE_X12Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/fw_cond/M_ctr_q[7]/CLK
  Logical resource: buttons/fw_cond/M_ctr_q_7/CK
  Location pin: SLICE_X12Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/fw_cond/M_ctr_q[11]/CLK
  Logical resource: buttons/fw_cond/M_ctr_q_8/CK
  Location pin: SLICE_X12Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/fw_cond/M_ctr_q[11]/CLK
  Logical resource: buttons/fw_cond/M_ctr_q_9/CK
  Location pin: SLICE_X12Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/fw_cond/M_ctr_q[11]/CLK
  Logical resource: buttons/fw_cond/M_ctr_q_10/CK
  Location pin: SLICE_X12Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/fw_cond/M_ctr_q[11]/CLK
  Logical resource: buttons/fw_cond/M_ctr_q_11/CK
  Location pin: SLICE_X12Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/fw_cond/M_ctr_q[15]/CLK
  Logical resource: buttons/fw_cond/M_ctr_q_12/CK
  Location pin: SLICE_X12Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/fw_cond/M_ctr_q[15]/CLK
  Logical resource: buttons/fw_cond/M_ctr_q_13/CK
  Location pin: SLICE_X12Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/fw_cond/M_ctr_q[15]/CLK
  Logical resource: buttons/fw_cond/M_ctr_q_14/CK
  Location pin: SLICE_X12Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/fw_cond/M_ctr_q[15]/CLK
  Logical resource: buttons/fw_cond/M_ctr_q_15/CK
  Location pin: SLICE_X12Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/fw_cond/M_ctr_q[19]/CLK
  Logical resource: buttons/fw_cond/M_ctr_q_16/CK
  Location pin: SLICE_X12Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/fw_cond/M_ctr_q[19]/CLK
  Logical resource: buttons/fw_cond/M_ctr_q_17/CK
  Location pin: SLICE_X12Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/fw_cond/M_ctr_q[19]/CLK
  Logical resource: buttons/fw_cond/M_ctr_q_18/CK
  Location pin: SLICE_X12Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/fw_cond/M_ctr_q[19]/CLK
  Logical resource: buttons/fw_cond/M_ctr_q_19/CK
  Location pin: SLICE_X12Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: displaySegments/M_counter_q[3]/CLK
  Logical resource: displaySegments/M_counter_q_0/CK
  Location pin: SLICE_X8Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.960|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 55830 paths, 0 nets, and 2013 connections

Design statistics:
   Minimum period:   9.960ns{1}   (Maximum frequency: 100.402MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 09 01:27:04 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 228 MB



