# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do lab3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/alvn5/ENGR378/lab3/Verilog {C:/Users/alvn5/ENGR378/lab3/Verilog/two_bit_counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:31:37 on Mar 25,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/alvn5/ENGR378/lab3/Verilog" C:/Users/alvn5/ENGR378/lab3/Verilog/two_bit_counter.v 
# -- Compiling module two_bit_counter
# 
# Top level modules:
# 	two_bit_counter
# End time: 10:31:37 on Mar 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/alvn5/ENGR378/lab3/../Lab\ 3/counter/Verilog {C:/Users/alvn5/ENGR378/lab3/../Lab 3/counter/Verilog/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:31:37 on Mar 25,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/alvn5/ENGR378/lab3/../Lab 3/counter/Verilog" C:/Users/alvn5/ENGR378/lab3/../Lab 3/counter/Verilog/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 10:31:37 on Mar 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 10:31:38 on Mar 25,2020
# Loading work.tb
# Loading work.two_bit_counter
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running 60 randomized rst lines:
# 
# Finished running randomized rst lines.
# 
# Number of errors:           0
# ** Note: $stop    : C:/Users/alvn5/ENGR378/lab3/../Lab 3/counter/Verilog/tb.v(89)
#    Time: 616 ns  Iteration: 0  Instance: /tb
# Break in Module tb at C:/Users/alvn5/ENGR378/lab3/../Lab 3/counter/Verilog/tb.v line 89
# End time: 12:13:34 on Mar 25,2020, Elapsed time: 1:41:56
# Errors: 0, Warnings: 0
