// Seed: 2252862141
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output supply1 id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  logic id_8;
  wire  id_9;
  assign id_7 = -1;
  integer id_10;
endmodule
module module_1 #(
    parameter id_1 = 32'd87
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output logic [7:0] id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  module_0 modCall_1 (
      id_2,
      id_11,
      id_11,
      id_11,
      id_4,
      id_11,
      id_6
  );
  input wire id_8;
  inout logic [7:0] id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire _id_1;
  logic id_13;
  initial assert (id_2);
  wire id_14;
  ;
  localparam id_15 = 1;
endmodule
