
STM32F0-SHT3x-I2C.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002940  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ac  08002a00  08002a00  00003a00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002aac  08002aac  00004010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08002aac  08002aac  00004010  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08002aac  08002aac  00004010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002aac  08002aac  00003aac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002ab0  08002ab0  00003ab0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08002ab4  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000088  20000010  08002ac4  00004010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000098  08002ac4  00004098  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00004010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000530c  00000000  00000000  00004038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001106  00000000  00000000  00009344  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000600  00000000  00000000  0000a450  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000490  00000000  00000000  0000aa50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00010346  00000000  00000000  0000aee0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008232  00000000  00000000  0001b226  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00061831  00000000  00000000  00023458  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00084c89  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001574  00000000  00000000  00084ccc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000051  00000000  00000000  00086240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000010 	.word	0x20000010
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080029e8 	.word	0x080029e8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000014 	.word	0x20000014
 8000104:	080029e8 	.word	0x080029e8

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <__aeabi_fdiv>:
 8000220:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000222:	4646      	mov	r6, r8
 8000224:	464f      	mov	r7, r9
 8000226:	46d6      	mov	lr, sl
 8000228:	0245      	lsls	r5, r0, #9
 800022a:	b5c0      	push	{r6, r7, lr}
 800022c:	0fc3      	lsrs	r3, r0, #31
 800022e:	0047      	lsls	r7, r0, #1
 8000230:	4698      	mov	r8, r3
 8000232:	1c0e      	adds	r6, r1, #0
 8000234:	0a6d      	lsrs	r5, r5, #9
 8000236:	0e3f      	lsrs	r7, r7, #24
 8000238:	d05b      	beq.n	80002f2 <__aeabi_fdiv+0xd2>
 800023a:	2fff      	cmp	r7, #255	@ 0xff
 800023c:	d021      	beq.n	8000282 <__aeabi_fdiv+0x62>
 800023e:	2380      	movs	r3, #128	@ 0x80
 8000240:	00ed      	lsls	r5, r5, #3
 8000242:	04db      	lsls	r3, r3, #19
 8000244:	431d      	orrs	r5, r3
 8000246:	2300      	movs	r3, #0
 8000248:	4699      	mov	r9, r3
 800024a:	469a      	mov	sl, r3
 800024c:	3f7f      	subs	r7, #127	@ 0x7f
 800024e:	0274      	lsls	r4, r6, #9
 8000250:	0073      	lsls	r3, r6, #1
 8000252:	0a64      	lsrs	r4, r4, #9
 8000254:	0e1b      	lsrs	r3, r3, #24
 8000256:	0ff6      	lsrs	r6, r6, #31
 8000258:	2b00      	cmp	r3, #0
 800025a:	d020      	beq.n	800029e <__aeabi_fdiv+0x7e>
 800025c:	2bff      	cmp	r3, #255	@ 0xff
 800025e:	d043      	beq.n	80002e8 <__aeabi_fdiv+0xc8>
 8000260:	2280      	movs	r2, #128	@ 0x80
 8000262:	2000      	movs	r0, #0
 8000264:	00e4      	lsls	r4, r4, #3
 8000266:	04d2      	lsls	r2, r2, #19
 8000268:	4314      	orrs	r4, r2
 800026a:	3b7f      	subs	r3, #127	@ 0x7f
 800026c:	4642      	mov	r2, r8
 800026e:	1aff      	subs	r7, r7, r3
 8000270:	464b      	mov	r3, r9
 8000272:	4072      	eors	r2, r6
 8000274:	2b0f      	cmp	r3, #15
 8000276:	d900      	bls.n	800027a <__aeabi_fdiv+0x5a>
 8000278:	e09d      	b.n	80003b6 <__aeabi_fdiv+0x196>
 800027a:	4971      	ldr	r1, [pc, #452]	@ (8000440 <__aeabi_fdiv+0x220>)
 800027c:	009b      	lsls	r3, r3, #2
 800027e:	58cb      	ldr	r3, [r1, r3]
 8000280:	469f      	mov	pc, r3
 8000282:	2d00      	cmp	r5, #0
 8000284:	d15a      	bne.n	800033c <__aeabi_fdiv+0x11c>
 8000286:	2308      	movs	r3, #8
 8000288:	4699      	mov	r9, r3
 800028a:	3b06      	subs	r3, #6
 800028c:	0274      	lsls	r4, r6, #9
 800028e:	469a      	mov	sl, r3
 8000290:	0073      	lsls	r3, r6, #1
 8000292:	27ff      	movs	r7, #255	@ 0xff
 8000294:	0a64      	lsrs	r4, r4, #9
 8000296:	0e1b      	lsrs	r3, r3, #24
 8000298:	0ff6      	lsrs	r6, r6, #31
 800029a:	2b00      	cmp	r3, #0
 800029c:	d1de      	bne.n	800025c <__aeabi_fdiv+0x3c>
 800029e:	2c00      	cmp	r4, #0
 80002a0:	d13b      	bne.n	800031a <__aeabi_fdiv+0xfa>
 80002a2:	2301      	movs	r3, #1
 80002a4:	4642      	mov	r2, r8
 80002a6:	4649      	mov	r1, r9
 80002a8:	4072      	eors	r2, r6
 80002aa:	4319      	orrs	r1, r3
 80002ac:	290e      	cmp	r1, #14
 80002ae:	d818      	bhi.n	80002e2 <__aeabi_fdiv+0xc2>
 80002b0:	4864      	ldr	r0, [pc, #400]	@ (8000444 <__aeabi_fdiv+0x224>)
 80002b2:	0089      	lsls	r1, r1, #2
 80002b4:	5841      	ldr	r1, [r0, r1]
 80002b6:	468f      	mov	pc, r1
 80002b8:	4653      	mov	r3, sl
 80002ba:	2b02      	cmp	r3, #2
 80002bc:	d100      	bne.n	80002c0 <__aeabi_fdiv+0xa0>
 80002be:	e0b8      	b.n	8000432 <__aeabi_fdiv+0x212>
 80002c0:	2b03      	cmp	r3, #3
 80002c2:	d06e      	beq.n	80003a2 <__aeabi_fdiv+0x182>
 80002c4:	4642      	mov	r2, r8
 80002c6:	002c      	movs	r4, r5
 80002c8:	2b01      	cmp	r3, #1
 80002ca:	d140      	bne.n	800034e <__aeabi_fdiv+0x12e>
 80002cc:	2000      	movs	r0, #0
 80002ce:	2400      	movs	r4, #0
 80002d0:	05c0      	lsls	r0, r0, #23
 80002d2:	4320      	orrs	r0, r4
 80002d4:	07d2      	lsls	r2, r2, #31
 80002d6:	4310      	orrs	r0, r2
 80002d8:	bce0      	pop	{r5, r6, r7}
 80002da:	46ba      	mov	sl, r7
 80002dc:	46b1      	mov	r9, r6
 80002de:	46a8      	mov	r8, r5
 80002e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002e2:	20ff      	movs	r0, #255	@ 0xff
 80002e4:	2400      	movs	r4, #0
 80002e6:	e7f3      	b.n	80002d0 <__aeabi_fdiv+0xb0>
 80002e8:	2c00      	cmp	r4, #0
 80002ea:	d120      	bne.n	800032e <__aeabi_fdiv+0x10e>
 80002ec:	2302      	movs	r3, #2
 80002ee:	3fff      	subs	r7, #255	@ 0xff
 80002f0:	e7d8      	b.n	80002a4 <__aeabi_fdiv+0x84>
 80002f2:	2d00      	cmp	r5, #0
 80002f4:	d105      	bne.n	8000302 <__aeabi_fdiv+0xe2>
 80002f6:	2304      	movs	r3, #4
 80002f8:	4699      	mov	r9, r3
 80002fa:	3b03      	subs	r3, #3
 80002fc:	2700      	movs	r7, #0
 80002fe:	469a      	mov	sl, r3
 8000300:	e7a5      	b.n	800024e <__aeabi_fdiv+0x2e>
 8000302:	0028      	movs	r0, r5
 8000304:	f000 fca6 	bl	8000c54 <__clzsi2>
 8000308:	2776      	movs	r7, #118	@ 0x76
 800030a:	1f43      	subs	r3, r0, #5
 800030c:	409d      	lsls	r5, r3
 800030e:	2300      	movs	r3, #0
 8000310:	427f      	negs	r7, r7
 8000312:	4699      	mov	r9, r3
 8000314:	469a      	mov	sl, r3
 8000316:	1a3f      	subs	r7, r7, r0
 8000318:	e799      	b.n	800024e <__aeabi_fdiv+0x2e>
 800031a:	0020      	movs	r0, r4
 800031c:	f000 fc9a 	bl	8000c54 <__clzsi2>
 8000320:	1f43      	subs	r3, r0, #5
 8000322:	409c      	lsls	r4, r3
 8000324:	2376      	movs	r3, #118	@ 0x76
 8000326:	425b      	negs	r3, r3
 8000328:	1a1b      	subs	r3, r3, r0
 800032a:	2000      	movs	r0, #0
 800032c:	e79e      	b.n	800026c <__aeabi_fdiv+0x4c>
 800032e:	2303      	movs	r3, #3
 8000330:	464a      	mov	r2, r9
 8000332:	431a      	orrs	r2, r3
 8000334:	4691      	mov	r9, r2
 8000336:	2003      	movs	r0, #3
 8000338:	33fc      	adds	r3, #252	@ 0xfc
 800033a:	e797      	b.n	800026c <__aeabi_fdiv+0x4c>
 800033c:	230c      	movs	r3, #12
 800033e:	4699      	mov	r9, r3
 8000340:	3b09      	subs	r3, #9
 8000342:	27ff      	movs	r7, #255	@ 0xff
 8000344:	469a      	mov	sl, r3
 8000346:	e782      	b.n	800024e <__aeabi_fdiv+0x2e>
 8000348:	2803      	cmp	r0, #3
 800034a:	d02c      	beq.n	80003a6 <__aeabi_fdiv+0x186>
 800034c:	0032      	movs	r2, r6
 800034e:	0038      	movs	r0, r7
 8000350:	307f      	adds	r0, #127	@ 0x7f
 8000352:	2800      	cmp	r0, #0
 8000354:	dd47      	ble.n	80003e6 <__aeabi_fdiv+0x1c6>
 8000356:	0763      	lsls	r3, r4, #29
 8000358:	d004      	beq.n	8000364 <__aeabi_fdiv+0x144>
 800035a:	230f      	movs	r3, #15
 800035c:	4023      	ands	r3, r4
 800035e:	2b04      	cmp	r3, #4
 8000360:	d000      	beq.n	8000364 <__aeabi_fdiv+0x144>
 8000362:	3404      	adds	r4, #4
 8000364:	0123      	lsls	r3, r4, #4
 8000366:	d503      	bpl.n	8000370 <__aeabi_fdiv+0x150>
 8000368:	0038      	movs	r0, r7
 800036a:	4b37      	ldr	r3, [pc, #220]	@ (8000448 <__aeabi_fdiv+0x228>)
 800036c:	3080      	adds	r0, #128	@ 0x80
 800036e:	401c      	ands	r4, r3
 8000370:	28fe      	cmp	r0, #254	@ 0xfe
 8000372:	dcb6      	bgt.n	80002e2 <__aeabi_fdiv+0xc2>
 8000374:	01a4      	lsls	r4, r4, #6
 8000376:	0a64      	lsrs	r4, r4, #9
 8000378:	b2c0      	uxtb	r0, r0
 800037a:	e7a9      	b.n	80002d0 <__aeabi_fdiv+0xb0>
 800037c:	2480      	movs	r4, #128	@ 0x80
 800037e:	2200      	movs	r2, #0
 8000380:	20ff      	movs	r0, #255	@ 0xff
 8000382:	03e4      	lsls	r4, r4, #15
 8000384:	e7a4      	b.n	80002d0 <__aeabi_fdiv+0xb0>
 8000386:	2380      	movs	r3, #128	@ 0x80
 8000388:	03db      	lsls	r3, r3, #15
 800038a:	421d      	tst	r5, r3
 800038c:	d001      	beq.n	8000392 <__aeabi_fdiv+0x172>
 800038e:	421c      	tst	r4, r3
 8000390:	d00b      	beq.n	80003aa <__aeabi_fdiv+0x18a>
 8000392:	2480      	movs	r4, #128	@ 0x80
 8000394:	03e4      	lsls	r4, r4, #15
 8000396:	432c      	orrs	r4, r5
 8000398:	0264      	lsls	r4, r4, #9
 800039a:	4642      	mov	r2, r8
 800039c:	20ff      	movs	r0, #255	@ 0xff
 800039e:	0a64      	lsrs	r4, r4, #9
 80003a0:	e796      	b.n	80002d0 <__aeabi_fdiv+0xb0>
 80003a2:	4646      	mov	r6, r8
 80003a4:	002c      	movs	r4, r5
 80003a6:	2380      	movs	r3, #128	@ 0x80
 80003a8:	03db      	lsls	r3, r3, #15
 80003aa:	431c      	orrs	r4, r3
 80003ac:	0264      	lsls	r4, r4, #9
 80003ae:	0032      	movs	r2, r6
 80003b0:	20ff      	movs	r0, #255	@ 0xff
 80003b2:	0a64      	lsrs	r4, r4, #9
 80003b4:	e78c      	b.n	80002d0 <__aeabi_fdiv+0xb0>
 80003b6:	016d      	lsls	r5, r5, #5
 80003b8:	0160      	lsls	r0, r4, #5
 80003ba:	4285      	cmp	r5, r0
 80003bc:	d22d      	bcs.n	800041a <__aeabi_fdiv+0x1fa>
 80003be:	231b      	movs	r3, #27
 80003c0:	2400      	movs	r4, #0
 80003c2:	3f01      	subs	r7, #1
 80003c4:	2601      	movs	r6, #1
 80003c6:	0029      	movs	r1, r5
 80003c8:	0064      	lsls	r4, r4, #1
 80003ca:	006d      	lsls	r5, r5, #1
 80003cc:	2900      	cmp	r1, #0
 80003ce:	db01      	blt.n	80003d4 <__aeabi_fdiv+0x1b4>
 80003d0:	4285      	cmp	r5, r0
 80003d2:	d301      	bcc.n	80003d8 <__aeabi_fdiv+0x1b8>
 80003d4:	1a2d      	subs	r5, r5, r0
 80003d6:	4334      	orrs	r4, r6
 80003d8:	3b01      	subs	r3, #1
 80003da:	2b00      	cmp	r3, #0
 80003dc:	d1f3      	bne.n	80003c6 <__aeabi_fdiv+0x1a6>
 80003de:	1e6b      	subs	r3, r5, #1
 80003e0:	419d      	sbcs	r5, r3
 80003e2:	432c      	orrs	r4, r5
 80003e4:	e7b3      	b.n	800034e <__aeabi_fdiv+0x12e>
 80003e6:	2301      	movs	r3, #1
 80003e8:	1a1b      	subs	r3, r3, r0
 80003ea:	2b1b      	cmp	r3, #27
 80003ec:	dd00      	ble.n	80003f0 <__aeabi_fdiv+0x1d0>
 80003ee:	e76d      	b.n	80002cc <__aeabi_fdiv+0xac>
 80003f0:	0021      	movs	r1, r4
 80003f2:	379e      	adds	r7, #158	@ 0x9e
 80003f4:	40d9      	lsrs	r1, r3
 80003f6:	40bc      	lsls	r4, r7
 80003f8:	000b      	movs	r3, r1
 80003fa:	1e61      	subs	r1, r4, #1
 80003fc:	418c      	sbcs	r4, r1
 80003fe:	4323      	orrs	r3, r4
 8000400:	0759      	lsls	r1, r3, #29
 8000402:	d004      	beq.n	800040e <__aeabi_fdiv+0x1ee>
 8000404:	210f      	movs	r1, #15
 8000406:	4019      	ands	r1, r3
 8000408:	2904      	cmp	r1, #4
 800040a:	d000      	beq.n	800040e <__aeabi_fdiv+0x1ee>
 800040c:	3304      	adds	r3, #4
 800040e:	0159      	lsls	r1, r3, #5
 8000410:	d413      	bmi.n	800043a <__aeabi_fdiv+0x21a>
 8000412:	019b      	lsls	r3, r3, #6
 8000414:	2000      	movs	r0, #0
 8000416:	0a5c      	lsrs	r4, r3, #9
 8000418:	e75a      	b.n	80002d0 <__aeabi_fdiv+0xb0>
 800041a:	231a      	movs	r3, #26
 800041c:	2401      	movs	r4, #1
 800041e:	1a2d      	subs	r5, r5, r0
 8000420:	e7d0      	b.n	80003c4 <__aeabi_fdiv+0x1a4>
 8000422:	1e98      	subs	r0, r3, #2
 8000424:	4243      	negs	r3, r0
 8000426:	4158      	adcs	r0, r3
 8000428:	4240      	negs	r0, r0
 800042a:	0032      	movs	r2, r6
 800042c:	2400      	movs	r4, #0
 800042e:	b2c0      	uxtb	r0, r0
 8000430:	e74e      	b.n	80002d0 <__aeabi_fdiv+0xb0>
 8000432:	4642      	mov	r2, r8
 8000434:	20ff      	movs	r0, #255	@ 0xff
 8000436:	2400      	movs	r4, #0
 8000438:	e74a      	b.n	80002d0 <__aeabi_fdiv+0xb0>
 800043a:	2001      	movs	r0, #1
 800043c:	2400      	movs	r4, #0
 800043e:	e747      	b.n	80002d0 <__aeabi_fdiv+0xb0>
 8000440:	08002a00 	.word	0x08002a00
 8000444:	08002a40 	.word	0x08002a40
 8000448:	f7ffffff 	.word	0xf7ffffff

0800044c <__aeabi_fmul>:
 800044c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800044e:	464f      	mov	r7, r9
 8000450:	4646      	mov	r6, r8
 8000452:	46d6      	mov	lr, sl
 8000454:	0044      	lsls	r4, r0, #1
 8000456:	b5c0      	push	{r6, r7, lr}
 8000458:	0246      	lsls	r6, r0, #9
 800045a:	1c0f      	adds	r7, r1, #0
 800045c:	0a76      	lsrs	r6, r6, #9
 800045e:	0e24      	lsrs	r4, r4, #24
 8000460:	0fc5      	lsrs	r5, r0, #31
 8000462:	2c00      	cmp	r4, #0
 8000464:	d100      	bne.n	8000468 <__aeabi_fmul+0x1c>
 8000466:	e0da      	b.n	800061e <__aeabi_fmul+0x1d2>
 8000468:	2cff      	cmp	r4, #255	@ 0xff
 800046a:	d074      	beq.n	8000556 <__aeabi_fmul+0x10a>
 800046c:	2380      	movs	r3, #128	@ 0x80
 800046e:	00f6      	lsls	r6, r6, #3
 8000470:	04db      	lsls	r3, r3, #19
 8000472:	431e      	orrs	r6, r3
 8000474:	2300      	movs	r3, #0
 8000476:	4699      	mov	r9, r3
 8000478:	469a      	mov	sl, r3
 800047a:	3c7f      	subs	r4, #127	@ 0x7f
 800047c:	027b      	lsls	r3, r7, #9
 800047e:	0a5b      	lsrs	r3, r3, #9
 8000480:	4698      	mov	r8, r3
 8000482:	007b      	lsls	r3, r7, #1
 8000484:	0e1b      	lsrs	r3, r3, #24
 8000486:	0fff      	lsrs	r7, r7, #31
 8000488:	2b00      	cmp	r3, #0
 800048a:	d074      	beq.n	8000576 <__aeabi_fmul+0x12a>
 800048c:	2bff      	cmp	r3, #255	@ 0xff
 800048e:	d100      	bne.n	8000492 <__aeabi_fmul+0x46>
 8000490:	e08e      	b.n	80005b0 <__aeabi_fmul+0x164>
 8000492:	4642      	mov	r2, r8
 8000494:	2180      	movs	r1, #128	@ 0x80
 8000496:	00d2      	lsls	r2, r2, #3
 8000498:	04c9      	lsls	r1, r1, #19
 800049a:	4311      	orrs	r1, r2
 800049c:	3b7f      	subs	r3, #127	@ 0x7f
 800049e:	002a      	movs	r2, r5
 80004a0:	18e4      	adds	r4, r4, r3
 80004a2:	464b      	mov	r3, r9
 80004a4:	407a      	eors	r2, r7
 80004a6:	4688      	mov	r8, r1
 80004a8:	b2d2      	uxtb	r2, r2
 80004aa:	2b0a      	cmp	r3, #10
 80004ac:	dc75      	bgt.n	800059a <__aeabi_fmul+0x14e>
 80004ae:	464b      	mov	r3, r9
 80004b0:	2000      	movs	r0, #0
 80004b2:	2b02      	cmp	r3, #2
 80004b4:	dd0f      	ble.n	80004d6 <__aeabi_fmul+0x8a>
 80004b6:	4649      	mov	r1, r9
 80004b8:	2301      	movs	r3, #1
 80004ba:	408b      	lsls	r3, r1
 80004bc:	21a6      	movs	r1, #166	@ 0xa6
 80004be:	00c9      	lsls	r1, r1, #3
 80004c0:	420b      	tst	r3, r1
 80004c2:	d169      	bne.n	8000598 <__aeabi_fmul+0x14c>
 80004c4:	2190      	movs	r1, #144	@ 0x90
 80004c6:	0089      	lsls	r1, r1, #2
 80004c8:	420b      	tst	r3, r1
 80004ca:	d000      	beq.n	80004ce <__aeabi_fmul+0x82>
 80004cc:	e100      	b.n	80006d0 <__aeabi_fmul+0x284>
 80004ce:	2188      	movs	r1, #136	@ 0x88
 80004d0:	4219      	tst	r1, r3
 80004d2:	d000      	beq.n	80004d6 <__aeabi_fmul+0x8a>
 80004d4:	e0f5      	b.n	80006c2 <__aeabi_fmul+0x276>
 80004d6:	4641      	mov	r1, r8
 80004d8:	0409      	lsls	r1, r1, #16
 80004da:	0c09      	lsrs	r1, r1, #16
 80004dc:	4643      	mov	r3, r8
 80004de:	0008      	movs	r0, r1
 80004e0:	0c35      	lsrs	r5, r6, #16
 80004e2:	0436      	lsls	r6, r6, #16
 80004e4:	0c1b      	lsrs	r3, r3, #16
 80004e6:	0c36      	lsrs	r6, r6, #16
 80004e8:	4370      	muls	r0, r6
 80004ea:	4369      	muls	r1, r5
 80004ec:	435e      	muls	r6, r3
 80004ee:	435d      	muls	r5, r3
 80004f0:	1876      	adds	r6, r6, r1
 80004f2:	0c03      	lsrs	r3, r0, #16
 80004f4:	199b      	adds	r3, r3, r6
 80004f6:	4299      	cmp	r1, r3
 80004f8:	d903      	bls.n	8000502 <__aeabi_fmul+0xb6>
 80004fa:	2180      	movs	r1, #128	@ 0x80
 80004fc:	0249      	lsls	r1, r1, #9
 80004fe:	468c      	mov	ip, r1
 8000500:	4465      	add	r5, ip
 8000502:	0400      	lsls	r0, r0, #16
 8000504:	0419      	lsls	r1, r3, #16
 8000506:	0c00      	lsrs	r0, r0, #16
 8000508:	1809      	adds	r1, r1, r0
 800050a:	018e      	lsls	r6, r1, #6
 800050c:	1e70      	subs	r0, r6, #1
 800050e:	4186      	sbcs	r6, r0
 8000510:	0c1b      	lsrs	r3, r3, #16
 8000512:	0e89      	lsrs	r1, r1, #26
 8000514:	195b      	adds	r3, r3, r5
 8000516:	430e      	orrs	r6, r1
 8000518:	019b      	lsls	r3, r3, #6
 800051a:	431e      	orrs	r6, r3
 800051c:	011b      	lsls	r3, r3, #4
 800051e:	d46c      	bmi.n	80005fa <__aeabi_fmul+0x1ae>
 8000520:	0023      	movs	r3, r4
 8000522:	337f      	adds	r3, #127	@ 0x7f
 8000524:	2b00      	cmp	r3, #0
 8000526:	dc00      	bgt.n	800052a <__aeabi_fmul+0xde>
 8000528:	e0b1      	b.n	800068e <__aeabi_fmul+0x242>
 800052a:	0015      	movs	r5, r2
 800052c:	0771      	lsls	r1, r6, #29
 800052e:	d00b      	beq.n	8000548 <__aeabi_fmul+0xfc>
 8000530:	200f      	movs	r0, #15
 8000532:	0021      	movs	r1, r4
 8000534:	4030      	ands	r0, r6
 8000536:	2804      	cmp	r0, #4
 8000538:	d006      	beq.n	8000548 <__aeabi_fmul+0xfc>
 800053a:	3604      	adds	r6, #4
 800053c:	0132      	lsls	r2, r6, #4
 800053e:	d503      	bpl.n	8000548 <__aeabi_fmul+0xfc>
 8000540:	4b6e      	ldr	r3, [pc, #440]	@ (80006fc <__aeabi_fmul+0x2b0>)
 8000542:	401e      	ands	r6, r3
 8000544:	000b      	movs	r3, r1
 8000546:	3380      	adds	r3, #128	@ 0x80
 8000548:	2bfe      	cmp	r3, #254	@ 0xfe
 800054a:	dd00      	ble.n	800054e <__aeabi_fmul+0x102>
 800054c:	e0bd      	b.n	80006ca <__aeabi_fmul+0x27e>
 800054e:	01b2      	lsls	r2, r6, #6
 8000550:	0a52      	lsrs	r2, r2, #9
 8000552:	b2db      	uxtb	r3, r3
 8000554:	e048      	b.n	80005e8 <__aeabi_fmul+0x19c>
 8000556:	2e00      	cmp	r6, #0
 8000558:	d000      	beq.n	800055c <__aeabi_fmul+0x110>
 800055a:	e092      	b.n	8000682 <__aeabi_fmul+0x236>
 800055c:	2308      	movs	r3, #8
 800055e:	4699      	mov	r9, r3
 8000560:	3b06      	subs	r3, #6
 8000562:	469a      	mov	sl, r3
 8000564:	027b      	lsls	r3, r7, #9
 8000566:	0a5b      	lsrs	r3, r3, #9
 8000568:	4698      	mov	r8, r3
 800056a:	007b      	lsls	r3, r7, #1
 800056c:	24ff      	movs	r4, #255	@ 0xff
 800056e:	0e1b      	lsrs	r3, r3, #24
 8000570:	0fff      	lsrs	r7, r7, #31
 8000572:	2b00      	cmp	r3, #0
 8000574:	d18a      	bne.n	800048c <__aeabi_fmul+0x40>
 8000576:	4642      	mov	r2, r8
 8000578:	2a00      	cmp	r2, #0
 800057a:	d164      	bne.n	8000646 <__aeabi_fmul+0x1fa>
 800057c:	4649      	mov	r1, r9
 800057e:	3201      	adds	r2, #1
 8000580:	4311      	orrs	r1, r2
 8000582:	4689      	mov	r9, r1
 8000584:	290a      	cmp	r1, #10
 8000586:	dc08      	bgt.n	800059a <__aeabi_fmul+0x14e>
 8000588:	407d      	eors	r5, r7
 800058a:	2001      	movs	r0, #1
 800058c:	b2ea      	uxtb	r2, r5
 800058e:	2902      	cmp	r1, #2
 8000590:	dc91      	bgt.n	80004b6 <__aeabi_fmul+0x6a>
 8000592:	0015      	movs	r5, r2
 8000594:	2200      	movs	r2, #0
 8000596:	e027      	b.n	80005e8 <__aeabi_fmul+0x19c>
 8000598:	0015      	movs	r5, r2
 800059a:	4653      	mov	r3, sl
 800059c:	2b02      	cmp	r3, #2
 800059e:	d100      	bne.n	80005a2 <__aeabi_fmul+0x156>
 80005a0:	e093      	b.n	80006ca <__aeabi_fmul+0x27e>
 80005a2:	2b03      	cmp	r3, #3
 80005a4:	d01a      	beq.n	80005dc <__aeabi_fmul+0x190>
 80005a6:	2b01      	cmp	r3, #1
 80005a8:	d12c      	bne.n	8000604 <__aeabi_fmul+0x1b8>
 80005aa:	2300      	movs	r3, #0
 80005ac:	2200      	movs	r2, #0
 80005ae:	e01b      	b.n	80005e8 <__aeabi_fmul+0x19c>
 80005b0:	4643      	mov	r3, r8
 80005b2:	34ff      	adds	r4, #255	@ 0xff
 80005b4:	2b00      	cmp	r3, #0
 80005b6:	d055      	beq.n	8000664 <__aeabi_fmul+0x218>
 80005b8:	2103      	movs	r1, #3
 80005ba:	464b      	mov	r3, r9
 80005bc:	430b      	orrs	r3, r1
 80005be:	0019      	movs	r1, r3
 80005c0:	2b0a      	cmp	r3, #10
 80005c2:	dc00      	bgt.n	80005c6 <__aeabi_fmul+0x17a>
 80005c4:	e092      	b.n	80006ec <__aeabi_fmul+0x2a0>
 80005c6:	2b0f      	cmp	r3, #15
 80005c8:	d000      	beq.n	80005cc <__aeabi_fmul+0x180>
 80005ca:	e08c      	b.n	80006e6 <__aeabi_fmul+0x29a>
 80005cc:	2280      	movs	r2, #128	@ 0x80
 80005ce:	03d2      	lsls	r2, r2, #15
 80005d0:	4216      	tst	r6, r2
 80005d2:	d003      	beq.n	80005dc <__aeabi_fmul+0x190>
 80005d4:	4643      	mov	r3, r8
 80005d6:	4213      	tst	r3, r2
 80005d8:	d100      	bne.n	80005dc <__aeabi_fmul+0x190>
 80005da:	e07d      	b.n	80006d8 <__aeabi_fmul+0x28c>
 80005dc:	2280      	movs	r2, #128	@ 0x80
 80005de:	03d2      	lsls	r2, r2, #15
 80005e0:	4332      	orrs	r2, r6
 80005e2:	0252      	lsls	r2, r2, #9
 80005e4:	0a52      	lsrs	r2, r2, #9
 80005e6:	23ff      	movs	r3, #255	@ 0xff
 80005e8:	05d8      	lsls	r0, r3, #23
 80005ea:	07ed      	lsls	r5, r5, #31
 80005ec:	4310      	orrs	r0, r2
 80005ee:	4328      	orrs	r0, r5
 80005f0:	bce0      	pop	{r5, r6, r7}
 80005f2:	46ba      	mov	sl, r7
 80005f4:	46b1      	mov	r9, r6
 80005f6:	46a8      	mov	r8, r5
 80005f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005fa:	2301      	movs	r3, #1
 80005fc:	0015      	movs	r5, r2
 80005fe:	0871      	lsrs	r1, r6, #1
 8000600:	401e      	ands	r6, r3
 8000602:	430e      	orrs	r6, r1
 8000604:	0023      	movs	r3, r4
 8000606:	3380      	adds	r3, #128	@ 0x80
 8000608:	1c61      	adds	r1, r4, #1
 800060a:	2b00      	cmp	r3, #0
 800060c:	dd41      	ble.n	8000692 <__aeabi_fmul+0x246>
 800060e:	0772      	lsls	r2, r6, #29
 8000610:	d094      	beq.n	800053c <__aeabi_fmul+0xf0>
 8000612:	220f      	movs	r2, #15
 8000614:	4032      	ands	r2, r6
 8000616:	2a04      	cmp	r2, #4
 8000618:	d000      	beq.n	800061c <__aeabi_fmul+0x1d0>
 800061a:	e78e      	b.n	800053a <__aeabi_fmul+0xee>
 800061c:	e78e      	b.n	800053c <__aeabi_fmul+0xf0>
 800061e:	2e00      	cmp	r6, #0
 8000620:	d105      	bne.n	800062e <__aeabi_fmul+0x1e2>
 8000622:	2304      	movs	r3, #4
 8000624:	4699      	mov	r9, r3
 8000626:	3b03      	subs	r3, #3
 8000628:	2400      	movs	r4, #0
 800062a:	469a      	mov	sl, r3
 800062c:	e726      	b.n	800047c <__aeabi_fmul+0x30>
 800062e:	0030      	movs	r0, r6
 8000630:	f000 fb10 	bl	8000c54 <__clzsi2>
 8000634:	2476      	movs	r4, #118	@ 0x76
 8000636:	1f43      	subs	r3, r0, #5
 8000638:	409e      	lsls	r6, r3
 800063a:	2300      	movs	r3, #0
 800063c:	4264      	negs	r4, r4
 800063e:	4699      	mov	r9, r3
 8000640:	469a      	mov	sl, r3
 8000642:	1a24      	subs	r4, r4, r0
 8000644:	e71a      	b.n	800047c <__aeabi_fmul+0x30>
 8000646:	4640      	mov	r0, r8
 8000648:	f000 fb04 	bl	8000c54 <__clzsi2>
 800064c:	464b      	mov	r3, r9
 800064e:	1a24      	subs	r4, r4, r0
 8000650:	3c76      	subs	r4, #118	@ 0x76
 8000652:	2b0a      	cmp	r3, #10
 8000654:	dca1      	bgt.n	800059a <__aeabi_fmul+0x14e>
 8000656:	4643      	mov	r3, r8
 8000658:	3805      	subs	r0, #5
 800065a:	4083      	lsls	r3, r0
 800065c:	407d      	eors	r5, r7
 800065e:	4698      	mov	r8, r3
 8000660:	b2ea      	uxtb	r2, r5
 8000662:	e724      	b.n	80004ae <__aeabi_fmul+0x62>
 8000664:	464a      	mov	r2, r9
 8000666:	3302      	adds	r3, #2
 8000668:	4313      	orrs	r3, r2
 800066a:	002a      	movs	r2, r5
 800066c:	407a      	eors	r2, r7
 800066e:	b2d2      	uxtb	r2, r2
 8000670:	2b0a      	cmp	r3, #10
 8000672:	dc92      	bgt.n	800059a <__aeabi_fmul+0x14e>
 8000674:	4649      	mov	r1, r9
 8000676:	0015      	movs	r5, r2
 8000678:	2900      	cmp	r1, #0
 800067a:	d026      	beq.n	80006ca <__aeabi_fmul+0x27e>
 800067c:	4699      	mov	r9, r3
 800067e:	2002      	movs	r0, #2
 8000680:	e719      	b.n	80004b6 <__aeabi_fmul+0x6a>
 8000682:	230c      	movs	r3, #12
 8000684:	4699      	mov	r9, r3
 8000686:	3b09      	subs	r3, #9
 8000688:	24ff      	movs	r4, #255	@ 0xff
 800068a:	469a      	mov	sl, r3
 800068c:	e6f6      	b.n	800047c <__aeabi_fmul+0x30>
 800068e:	0015      	movs	r5, r2
 8000690:	0021      	movs	r1, r4
 8000692:	2201      	movs	r2, #1
 8000694:	1ad3      	subs	r3, r2, r3
 8000696:	2b1b      	cmp	r3, #27
 8000698:	dd00      	ble.n	800069c <__aeabi_fmul+0x250>
 800069a:	e786      	b.n	80005aa <__aeabi_fmul+0x15e>
 800069c:	319e      	adds	r1, #158	@ 0x9e
 800069e:	0032      	movs	r2, r6
 80006a0:	408e      	lsls	r6, r1
 80006a2:	40da      	lsrs	r2, r3
 80006a4:	1e73      	subs	r3, r6, #1
 80006a6:	419e      	sbcs	r6, r3
 80006a8:	4332      	orrs	r2, r6
 80006aa:	0753      	lsls	r3, r2, #29
 80006ac:	d004      	beq.n	80006b8 <__aeabi_fmul+0x26c>
 80006ae:	230f      	movs	r3, #15
 80006b0:	4013      	ands	r3, r2
 80006b2:	2b04      	cmp	r3, #4
 80006b4:	d000      	beq.n	80006b8 <__aeabi_fmul+0x26c>
 80006b6:	3204      	adds	r2, #4
 80006b8:	0153      	lsls	r3, r2, #5
 80006ba:	d510      	bpl.n	80006de <__aeabi_fmul+0x292>
 80006bc:	2301      	movs	r3, #1
 80006be:	2200      	movs	r2, #0
 80006c0:	e792      	b.n	80005e8 <__aeabi_fmul+0x19c>
 80006c2:	003d      	movs	r5, r7
 80006c4:	4646      	mov	r6, r8
 80006c6:	4682      	mov	sl, r0
 80006c8:	e767      	b.n	800059a <__aeabi_fmul+0x14e>
 80006ca:	23ff      	movs	r3, #255	@ 0xff
 80006cc:	2200      	movs	r2, #0
 80006ce:	e78b      	b.n	80005e8 <__aeabi_fmul+0x19c>
 80006d0:	2280      	movs	r2, #128	@ 0x80
 80006d2:	2500      	movs	r5, #0
 80006d4:	03d2      	lsls	r2, r2, #15
 80006d6:	e786      	b.n	80005e6 <__aeabi_fmul+0x19a>
 80006d8:	003d      	movs	r5, r7
 80006da:	431a      	orrs	r2, r3
 80006dc:	e783      	b.n	80005e6 <__aeabi_fmul+0x19a>
 80006de:	0192      	lsls	r2, r2, #6
 80006e0:	2300      	movs	r3, #0
 80006e2:	0a52      	lsrs	r2, r2, #9
 80006e4:	e780      	b.n	80005e8 <__aeabi_fmul+0x19c>
 80006e6:	003d      	movs	r5, r7
 80006e8:	4646      	mov	r6, r8
 80006ea:	e777      	b.n	80005dc <__aeabi_fmul+0x190>
 80006ec:	002a      	movs	r2, r5
 80006ee:	2301      	movs	r3, #1
 80006f0:	407a      	eors	r2, r7
 80006f2:	408b      	lsls	r3, r1
 80006f4:	2003      	movs	r0, #3
 80006f6:	b2d2      	uxtb	r2, r2
 80006f8:	e6e9      	b.n	80004ce <__aeabi_fmul+0x82>
 80006fa:	46c0      	nop			@ (mov r8, r8)
 80006fc:	f7ffffff 	.word	0xf7ffffff

08000700 <__aeabi_fsub>:
 8000700:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000702:	4647      	mov	r7, r8
 8000704:	46ce      	mov	lr, r9
 8000706:	0243      	lsls	r3, r0, #9
 8000708:	b580      	push	{r7, lr}
 800070a:	0a5f      	lsrs	r7, r3, #9
 800070c:	099b      	lsrs	r3, r3, #6
 800070e:	0045      	lsls	r5, r0, #1
 8000710:	004a      	lsls	r2, r1, #1
 8000712:	469c      	mov	ip, r3
 8000714:	024b      	lsls	r3, r1, #9
 8000716:	0fc4      	lsrs	r4, r0, #31
 8000718:	0fce      	lsrs	r6, r1, #31
 800071a:	0e2d      	lsrs	r5, r5, #24
 800071c:	0a58      	lsrs	r0, r3, #9
 800071e:	0e12      	lsrs	r2, r2, #24
 8000720:	0999      	lsrs	r1, r3, #6
 8000722:	2aff      	cmp	r2, #255	@ 0xff
 8000724:	d06b      	beq.n	80007fe <__aeabi_fsub+0xfe>
 8000726:	2301      	movs	r3, #1
 8000728:	405e      	eors	r6, r3
 800072a:	1aab      	subs	r3, r5, r2
 800072c:	42b4      	cmp	r4, r6
 800072e:	d04b      	beq.n	80007c8 <__aeabi_fsub+0xc8>
 8000730:	2b00      	cmp	r3, #0
 8000732:	dc00      	bgt.n	8000736 <__aeabi_fsub+0x36>
 8000734:	e0ff      	b.n	8000936 <__aeabi_fsub+0x236>
 8000736:	2a00      	cmp	r2, #0
 8000738:	d100      	bne.n	800073c <__aeabi_fsub+0x3c>
 800073a:	e088      	b.n	800084e <__aeabi_fsub+0x14e>
 800073c:	2dff      	cmp	r5, #255	@ 0xff
 800073e:	d100      	bne.n	8000742 <__aeabi_fsub+0x42>
 8000740:	e0ef      	b.n	8000922 <__aeabi_fsub+0x222>
 8000742:	2280      	movs	r2, #128	@ 0x80
 8000744:	04d2      	lsls	r2, r2, #19
 8000746:	4311      	orrs	r1, r2
 8000748:	2001      	movs	r0, #1
 800074a:	2b1b      	cmp	r3, #27
 800074c:	dc08      	bgt.n	8000760 <__aeabi_fsub+0x60>
 800074e:	0008      	movs	r0, r1
 8000750:	2220      	movs	r2, #32
 8000752:	40d8      	lsrs	r0, r3
 8000754:	1ad3      	subs	r3, r2, r3
 8000756:	4099      	lsls	r1, r3
 8000758:	000b      	movs	r3, r1
 800075a:	1e5a      	subs	r2, r3, #1
 800075c:	4193      	sbcs	r3, r2
 800075e:	4318      	orrs	r0, r3
 8000760:	4663      	mov	r3, ip
 8000762:	1a1b      	subs	r3, r3, r0
 8000764:	469c      	mov	ip, r3
 8000766:	4663      	mov	r3, ip
 8000768:	015b      	lsls	r3, r3, #5
 800076a:	d400      	bmi.n	800076e <__aeabi_fsub+0x6e>
 800076c:	e0cd      	b.n	800090a <__aeabi_fsub+0x20a>
 800076e:	4663      	mov	r3, ip
 8000770:	019f      	lsls	r7, r3, #6
 8000772:	09bf      	lsrs	r7, r7, #6
 8000774:	0038      	movs	r0, r7
 8000776:	f000 fa6d 	bl	8000c54 <__clzsi2>
 800077a:	003b      	movs	r3, r7
 800077c:	3805      	subs	r0, #5
 800077e:	4083      	lsls	r3, r0
 8000780:	4285      	cmp	r5, r0
 8000782:	dc00      	bgt.n	8000786 <__aeabi_fsub+0x86>
 8000784:	e0a2      	b.n	80008cc <__aeabi_fsub+0x1cc>
 8000786:	4ab7      	ldr	r2, [pc, #732]	@ (8000a64 <__aeabi_fsub+0x364>)
 8000788:	1a2d      	subs	r5, r5, r0
 800078a:	401a      	ands	r2, r3
 800078c:	4694      	mov	ip, r2
 800078e:	075a      	lsls	r2, r3, #29
 8000790:	d100      	bne.n	8000794 <__aeabi_fsub+0x94>
 8000792:	e0c3      	b.n	800091c <__aeabi_fsub+0x21c>
 8000794:	220f      	movs	r2, #15
 8000796:	4013      	ands	r3, r2
 8000798:	2b04      	cmp	r3, #4
 800079a:	d100      	bne.n	800079e <__aeabi_fsub+0x9e>
 800079c:	e0be      	b.n	800091c <__aeabi_fsub+0x21c>
 800079e:	2304      	movs	r3, #4
 80007a0:	4698      	mov	r8, r3
 80007a2:	44c4      	add	ip, r8
 80007a4:	4663      	mov	r3, ip
 80007a6:	015b      	lsls	r3, r3, #5
 80007a8:	d400      	bmi.n	80007ac <__aeabi_fsub+0xac>
 80007aa:	e0b7      	b.n	800091c <__aeabi_fsub+0x21c>
 80007ac:	1c68      	adds	r0, r5, #1
 80007ae:	2dfe      	cmp	r5, #254	@ 0xfe
 80007b0:	d000      	beq.n	80007b4 <__aeabi_fsub+0xb4>
 80007b2:	e0a5      	b.n	8000900 <__aeabi_fsub+0x200>
 80007b4:	20ff      	movs	r0, #255	@ 0xff
 80007b6:	2200      	movs	r2, #0
 80007b8:	05c0      	lsls	r0, r0, #23
 80007ba:	4310      	orrs	r0, r2
 80007bc:	07e4      	lsls	r4, r4, #31
 80007be:	4320      	orrs	r0, r4
 80007c0:	bcc0      	pop	{r6, r7}
 80007c2:	46b9      	mov	r9, r7
 80007c4:	46b0      	mov	r8, r6
 80007c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	dc00      	bgt.n	80007ce <__aeabi_fsub+0xce>
 80007cc:	e1eb      	b.n	8000ba6 <__aeabi_fsub+0x4a6>
 80007ce:	2a00      	cmp	r2, #0
 80007d0:	d046      	beq.n	8000860 <__aeabi_fsub+0x160>
 80007d2:	2dff      	cmp	r5, #255	@ 0xff
 80007d4:	d100      	bne.n	80007d8 <__aeabi_fsub+0xd8>
 80007d6:	e0a4      	b.n	8000922 <__aeabi_fsub+0x222>
 80007d8:	2280      	movs	r2, #128	@ 0x80
 80007da:	04d2      	lsls	r2, r2, #19
 80007dc:	4311      	orrs	r1, r2
 80007de:	2b1b      	cmp	r3, #27
 80007e0:	dc00      	bgt.n	80007e4 <__aeabi_fsub+0xe4>
 80007e2:	e0fb      	b.n	80009dc <__aeabi_fsub+0x2dc>
 80007e4:	2305      	movs	r3, #5
 80007e6:	4698      	mov	r8, r3
 80007e8:	002b      	movs	r3, r5
 80007ea:	44c4      	add	ip, r8
 80007ec:	4662      	mov	r2, ip
 80007ee:	08d7      	lsrs	r7, r2, #3
 80007f0:	2bff      	cmp	r3, #255	@ 0xff
 80007f2:	d100      	bne.n	80007f6 <__aeabi_fsub+0xf6>
 80007f4:	e095      	b.n	8000922 <__aeabi_fsub+0x222>
 80007f6:	027a      	lsls	r2, r7, #9
 80007f8:	0a52      	lsrs	r2, r2, #9
 80007fa:	b2d8      	uxtb	r0, r3
 80007fc:	e7dc      	b.n	80007b8 <__aeabi_fsub+0xb8>
 80007fe:	002b      	movs	r3, r5
 8000800:	3bff      	subs	r3, #255	@ 0xff
 8000802:	4699      	mov	r9, r3
 8000804:	2900      	cmp	r1, #0
 8000806:	d118      	bne.n	800083a <__aeabi_fsub+0x13a>
 8000808:	2301      	movs	r3, #1
 800080a:	405e      	eors	r6, r3
 800080c:	42b4      	cmp	r4, r6
 800080e:	d100      	bne.n	8000812 <__aeabi_fsub+0x112>
 8000810:	e0ca      	b.n	80009a8 <__aeabi_fsub+0x2a8>
 8000812:	464b      	mov	r3, r9
 8000814:	2b00      	cmp	r3, #0
 8000816:	d02d      	beq.n	8000874 <__aeabi_fsub+0x174>
 8000818:	2d00      	cmp	r5, #0
 800081a:	d000      	beq.n	800081e <__aeabi_fsub+0x11e>
 800081c:	e13c      	b.n	8000a98 <__aeabi_fsub+0x398>
 800081e:	23ff      	movs	r3, #255	@ 0xff
 8000820:	4664      	mov	r4, ip
 8000822:	2c00      	cmp	r4, #0
 8000824:	d100      	bne.n	8000828 <__aeabi_fsub+0x128>
 8000826:	e15f      	b.n	8000ae8 <__aeabi_fsub+0x3e8>
 8000828:	1e5d      	subs	r5, r3, #1
 800082a:	2b01      	cmp	r3, #1
 800082c:	d100      	bne.n	8000830 <__aeabi_fsub+0x130>
 800082e:	e174      	b.n	8000b1a <__aeabi_fsub+0x41a>
 8000830:	0034      	movs	r4, r6
 8000832:	2bff      	cmp	r3, #255	@ 0xff
 8000834:	d074      	beq.n	8000920 <__aeabi_fsub+0x220>
 8000836:	002b      	movs	r3, r5
 8000838:	e103      	b.n	8000a42 <__aeabi_fsub+0x342>
 800083a:	42b4      	cmp	r4, r6
 800083c:	d100      	bne.n	8000840 <__aeabi_fsub+0x140>
 800083e:	e09c      	b.n	800097a <__aeabi_fsub+0x27a>
 8000840:	2b00      	cmp	r3, #0
 8000842:	d017      	beq.n	8000874 <__aeabi_fsub+0x174>
 8000844:	2d00      	cmp	r5, #0
 8000846:	d0ea      	beq.n	800081e <__aeabi_fsub+0x11e>
 8000848:	0007      	movs	r7, r0
 800084a:	0034      	movs	r4, r6
 800084c:	e06c      	b.n	8000928 <__aeabi_fsub+0x228>
 800084e:	2900      	cmp	r1, #0
 8000850:	d0cc      	beq.n	80007ec <__aeabi_fsub+0xec>
 8000852:	1e5a      	subs	r2, r3, #1
 8000854:	2b01      	cmp	r3, #1
 8000856:	d02b      	beq.n	80008b0 <__aeabi_fsub+0x1b0>
 8000858:	2bff      	cmp	r3, #255	@ 0xff
 800085a:	d062      	beq.n	8000922 <__aeabi_fsub+0x222>
 800085c:	0013      	movs	r3, r2
 800085e:	e773      	b.n	8000748 <__aeabi_fsub+0x48>
 8000860:	2900      	cmp	r1, #0
 8000862:	d0c3      	beq.n	80007ec <__aeabi_fsub+0xec>
 8000864:	1e5a      	subs	r2, r3, #1
 8000866:	2b01      	cmp	r3, #1
 8000868:	d100      	bne.n	800086c <__aeabi_fsub+0x16c>
 800086a:	e11e      	b.n	8000aaa <__aeabi_fsub+0x3aa>
 800086c:	2bff      	cmp	r3, #255	@ 0xff
 800086e:	d058      	beq.n	8000922 <__aeabi_fsub+0x222>
 8000870:	0013      	movs	r3, r2
 8000872:	e7b4      	b.n	80007de <__aeabi_fsub+0xde>
 8000874:	22fe      	movs	r2, #254	@ 0xfe
 8000876:	1c6b      	adds	r3, r5, #1
 8000878:	421a      	tst	r2, r3
 800087a:	d10d      	bne.n	8000898 <__aeabi_fsub+0x198>
 800087c:	2d00      	cmp	r5, #0
 800087e:	d060      	beq.n	8000942 <__aeabi_fsub+0x242>
 8000880:	4663      	mov	r3, ip
 8000882:	2b00      	cmp	r3, #0
 8000884:	d000      	beq.n	8000888 <__aeabi_fsub+0x188>
 8000886:	e120      	b.n	8000aca <__aeabi_fsub+0x3ca>
 8000888:	2900      	cmp	r1, #0
 800088a:	d000      	beq.n	800088e <__aeabi_fsub+0x18e>
 800088c:	e128      	b.n	8000ae0 <__aeabi_fsub+0x3e0>
 800088e:	2280      	movs	r2, #128	@ 0x80
 8000890:	2400      	movs	r4, #0
 8000892:	20ff      	movs	r0, #255	@ 0xff
 8000894:	03d2      	lsls	r2, r2, #15
 8000896:	e78f      	b.n	80007b8 <__aeabi_fsub+0xb8>
 8000898:	4663      	mov	r3, ip
 800089a:	1a5f      	subs	r7, r3, r1
 800089c:	017b      	lsls	r3, r7, #5
 800089e:	d500      	bpl.n	80008a2 <__aeabi_fsub+0x1a2>
 80008a0:	e0fe      	b.n	8000aa0 <__aeabi_fsub+0x3a0>
 80008a2:	2f00      	cmp	r7, #0
 80008a4:	d000      	beq.n	80008a8 <__aeabi_fsub+0x1a8>
 80008a6:	e765      	b.n	8000774 <__aeabi_fsub+0x74>
 80008a8:	2400      	movs	r4, #0
 80008aa:	2000      	movs	r0, #0
 80008ac:	2200      	movs	r2, #0
 80008ae:	e783      	b.n	80007b8 <__aeabi_fsub+0xb8>
 80008b0:	4663      	mov	r3, ip
 80008b2:	1a59      	subs	r1, r3, r1
 80008b4:	014b      	lsls	r3, r1, #5
 80008b6:	d400      	bmi.n	80008ba <__aeabi_fsub+0x1ba>
 80008b8:	e119      	b.n	8000aee <__aeabi_fsub+0x3ee>
 80008ba:	018f      	lsls	r7, r1, #6
 80008bc:	09bf      	lsrs	r7, r7, #6
 80008be:	0038      	movs	r0, r7
 80008c0:	f000 f9c8 	bl	8000c54 <__clzsi2>
 80008c4:	003b      	movs	r3, r7
 80008c6:	3805      	subs	r0, #5
 80008c8:	4083      	lsls	r3, r0
 80008ca:	2501      	movs	r5, #1
 80008cc:	2220      	movs	r2, #32
 80008ce:	1b40      	subs	r0, r0, r5
 80008d0:	3001      	adds	r0, #1
 80008d2:	1a12      	subs	r2, r2, r0
 80008d4:	0019      	movs	r1, r3
 80008d6:	4093      	lsls	r3, r2
 80008d8:	40c1      	lsrs	r1, r0
 80008da:	1e5a      	subs	r2, r3, #1
 80008dc:	4193      	sbcs	r3, r2
 80008de:	4319      	orrs	r1, r3
 80008e0:	468c      	mov	ip, r1
 80008e2:	1e0b      	subs	r3, r1, #0
 80008e4:	d0e1      	beq.n	80008aa <__aeabi_fsub+0x1aa>
 80008e6:	075b      	lsls	r3, r3, #29
 80008e8:	d100      	bne.n	80008ec <__aeabi_fsub+0x1ec>
 80008ea:	e152      	b.n	8000b92 <__aeabi_fsub+0x492>
 80008ec:	230f      	movs	r3, #15
 80008ee:	2500      	movs	r5, #0
 80008f0:	400b      	ands	r3, r1
 80008f2:	2b04      	cmp	r3, #4
 80008f4:	d000      	beq.n	80008f8 <__aeabi_fsub+0x1f8>
 80008f6:	e752      	b.n	800079e <__aeabi_fsub+0x9e>
 80008f8:	2001      	movs	r0, #1
 80008fa:	014a      	lsls	r2, r1, #5
 80008fc:	d400      	bmi.n	8000900 <__aeabi_fsub+0x200>
 80008fe:	e092      	b.n	8000a26 <__aeabi_fsub+0x326>
 8000900:	b2c0      	uxtb	r0, r0
 8000902:	4663      	mov	r3, ip
 8000904:	019a      	lsls	r2, r3, #6
 8000906:	0a52      	lsrs	r2, r2, #9
 8000908:	e756      	b.n	80007b8 <__aeabi_fsub+0xb8>
 800090a:	4663      	mov	r3, ip
 800090c:	075b      	lsls	r3, r3, #29
 800090e:	d005      	beq.n	800091c <__aeabi_fsub+0x21c>
 8000910:	230f      	movs	r3, #15
 8000912:	4662      	mov	r2, ip
 8000914:	4013      	ands	r3, r2
 8000916:	2b04      	cmp	r3, #4
 8000918:	d000      	beq.n	800091c <__aeabi_fsub+0x21c>
 800091a:	e740      	b.n	800079e <__aeabi_fsub+0x9e>
 800091c:	002b      	movs	r3, r5
 800091e:	e765      	b.n	80007ec <__aeabi_fsub+0xec>
 8000920:	0007      	movs	r7, r0
 8000922:	2f00      	cmp	r7, #0
 8000924:	d100      	bne.n	8000928 <__aeabi_fsub+0x228>
 8000926:	e745      	b.n	80007b4 <__aeabi_fsub+0xb4>
 8000928:	2280      	movs	r2, #128	@ 0x80
 800092a:	03d2      	lsls	r2, r2, #15
 800092c:	433a      	orrs	r2, r7
 800092e:	0252      	lsls	r2, r2, #9
 8000930:	20ff      	movs	r0, #255	@ 0xff
 8000932:	0a52      	lsrs	r2, r2, #9
 8000934:	e740      	b.n	80007b8 <__aeabi_fsub+0xb8>
 8000936:	2b00      	cmp	r3, #0
 8000938:	d179      	bne.n	8000a2e <__aeabi_fsub+0x32e>
 800093a:	22fe      	movs	r2, #254	@ 0xfe
 800093c:	1c6b      	adds	r3, r5, #1
 800093e:	421a      	tst	r2, r3
 8000940:	d1aa      	bne.n	8000898 <__aeabi_fsub+0x198>
 8000942:	4663      	mov	r3, ip
 8000944:	2b00      	cmp	r3, #0
 8000946:	d100      	bne.n	800094a <__aeabi_fsub+0x24a>
 8000948:	e0f5      	b.n	8000b36 <__aeabi_fsub+0x436>
 800094a:	2900      	cmp	r1, #0
 800094c:	d100      	bne.n	8000950 <__aeabi_fsub+0x250>
 800094e:	e0d1      	b.n	8000af4 <__aeabi_fsub+0x3f4>
 8000950:	1a5f      	subs	r7, r3, r1
 8000952:	2380      	movs	r3, #128	@ 0x80
 8000954:	04db      	lsls	r3, r3, #19
 8000956:	421f      	tst	r7, r3
 8000958:	d100      	bne.n	800095c <__aeabi_fsub+0x25c>
 800095a:	e10e      	b.n	8000b7a <__aeabi_fsub+0x47a>
 800095c:	4662      	mov	r2, ip
 800095e:	2401      	movs	r4, #1
 8000960:	1a8a      	subs	r2, r1, r2
 8000962:	4694      	mov	ip, r2
 8000964:	2000      	movs	r0, #0
 8000966:	4034      	ands	r4, r6
 8000968:	2a00      	cmp	r2, #0
 800096a:	d100      	bne.n	800096e <__aeabi_fsub+0x26e>
 800096c:	e724      	b.n	80007b8 <__aeabi_fsub+0xb8>
 800096e:	2001      	movs	r0, #1
 8000970:	421a      	tst	r2, r3
 8000972:	d1c6      	bne.n	8000902 <__aeabi_fsub+0x202>
 8000974:	2300      	movs	r3, #0
 8000976:	08d7      	lsrs	r7, r2, #3
 8000978:	e73d      	b.n	80007f6 <__aeabi_fsub+0xf6>
 800097a:	2b00      	cmp	r3, #0
 800097c:	d017      	beq.n	80009ae <__aeabi_fsub+0x2ae>
 800097e:	2d00      	cmp	r5, #0
 8000980:	d000      	beq.n	8000984 <__aeabi_fsub+0x284>
 8000982:	e0af      	b.n	8000ae4 <__aeabi_fsub+0x3e4>
 8000984:	23ff      	movs	r3, #255	@ 0xff
 8000986:	4665      	mov	r5, ip
 8000988:	2d00      	cmp	r5, #0
 800098a:	d100      	bne.n	800098e <__aeabi_fsub+0x28e>
 800098c:	e0ad      	b.n	8000aea <__aeabi_fsub+0x3ea>
 800098e:	1e5e      	subs	r6, r3, #1
 8000990:	2b01      	cmp	r3, #1
 8000992:	d100      	bne.n	8000996 <__aeabi_fsub+0x296>
 8000994:	e089      	b.n	8000aaa <__aeabi_fsub+0x3aa>
 8000996:	2bff      	cmp	r3, #255	@ 0xff
 8000998:	d0c2      	beq.n	8000920 <__aeabi_fsub+0x220>
 800099a:	2e1b      	cmp	r6, #27
 800099c:	dc00      	bgt.n	80009a0 <__aeabi_fsub+0x2a0>
 800099e:	e0ab      	b.n	8000af8 <__aeabi_fsub+0x3f8>
 80009a0:	1d4b      	adds	r3, r1, #5
 80009a2:	469c      	mov	ip, r3
 80009a4:	0013      	movs	r3, r2
 80009a6:	e721      	b.n	80007ec <__aeabi_fsub+0xec>
 80009a8:	464b      	mov	r3, r9
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	d170      	bne.n	8000a90 <__aeabi_fsub+0x390>
 80009ae:	22fe      	movs	r2, #254	@ 0xfe
 80009b0:	1c6b      	adds	r3, r5, #1
 80009b2:	421a      	tst	r2, r3
 80009b4:	d15e      	bne.n	8000a74 <__aeabi_fsub+0x374>
 80009b6:	2d00      	cmp	r5, #0
 80009b8:	d000      	beq.n	80009bc <__aeabi_fsub+0x2bc>
 80009ba:	e0c3      	b.n	8000b44 <__aeabi_fsub+0x444>
 80009bc:	4663      	mov	r3, ip
 80009be:	2b00      	cmp	r3, #0
 80009c0:	d100      	bne.n	80009c4 <__aeabi_fsub+0x2c4>
 80009c2:	e0d0      	b.n	8000b66 <__aeabi_fsub+0x466>
 80009c4:	2900      	cmp	r1, #0
 80009c6:	d100      	bne.n	80009ca <__aeabi_fsub+0x2ca>
 80009c8:	e094      	b.n	8000af4 <__aeabi_fsub+0x3f4>
 80009ca:	000a      	movs	r2, r1
 80009cc:	4462      	add	r2, ip
 80009ce:	0153      	lsls	r3, r2, #5
 80009d0:	d400      	bmi.n	80009d4 <__aeabi_fsub+0x2d4>
 80009d2:	e0d8      	b.n	8000b86 <__aeabi_fsub+0x486>
 80009d4:	0192      	lsls	r2, r2, #6
 80009d6:	2001      	movs	r0, #1
 80009d8:	0a52      	lsrs	r2, r2, #9
 80009da:	e6ed      	b.n	80007b8 <__aeabi_fsub+0xb8>
 80009dc:	0008      	movs	r0, r1
 80009de:	2220      	movs	r2, #32
 80009e0:	40d8      	lsrs	r0, r3
 80009e2:	1ad3      	subs	r3, r2, r3
 80009e4:	4099      	lsls	r1, r3
 80009e6:	000b      	movs	r3, r1
 80009e8:	1e5a      	subs	r2, r3, #1
 80009ea:	4193      	sbcs	r3, r2
 80009ec:	4303      	orrs	r3, r0
 80009ee:	449c      	add	ip, r3
 80009f0:	4663      	mov	r3, ip
 80009f2:	015b      	lsls	r3, r3, #5
 80009f4:	d589      	bpl.n	800090a <__aeabi_fsub+0x20a>
 80009f6:	3501      	adds	r5, #1
 80009f8:	2dff      	cmp	r5, #255	@ 0xff
 80009fa:	d100      	bne.n	80009fe <__aeabi_fsub+0x2fe>
 80009fc:	e6da      	b.n	80007b4 <__aeabi_fsub+0xb4>
 80009fe:	4662      	mov	r2, ip
 8000a00:	2301      	movs	r3, #1
 8000a02:	4919      	ldr	r1, [pc, #100]	@ (8000a68 <__aeabi_fsub+0x368>)
 8000a04:	4013      	ands	r3, r2
 8000a06:	0852      	lsrs	r2, r2, #1
 8000a08:	400a      	ands	r2, r1
 8000a0a:	431a      	orrs	r2, r3
 8000a0c:	0013      	movs	r3, r2
 8000a0e:	4694      	mov	ip, r2
 8000a10:	075b      	lsls	r3, r3, #29
 8000a12:	d004      	beq.n	8000a1e <__aeabi_fsub+0x31e>
 8000a14:	230f      	movs	r3, #15
 8000a16:	4013      	ands	r3, r2
 8000a18:	2b04      	cmp	r3, #4
 8000a1a:	d000      	beq.n	8000a1e <__aeabi_fsub+0x31e>
 8000a1c:	e6bf      	b.n	800079e <__aeabi_fsub+0x9e>
 8000a1e:	4663      	mov	r3, ip
 8000a20:	015b      	lsls	r3, r3, #5
 8000a22:	d500      	bpl.n	8000a26 <__aeabi_fsub+0x326>
 8000a24:	e6c2      	b.n	80007ac <__aeabi_fsub+0xac>
 8000a26:	4663      	mov	r3, ip
 8000a28:	08df      	lsrs	r7, r3, #3
 8000a2a:	002b      	movs	r3, r5
 8000a2c:	e6e3      	b.n	80007f6 <__aeabi_fsub+0xf6>
 8000a2e:	1b53      	subs	r3, r2, r5
 8000a30:	2d00      	cmp	r5, #0
 8000a32:	d100      	bne.n	8000a36 <__aeabi_fsub+0x336>
 8000a34:	e6f4      	b.n	8000820 <__aeabi_fsub+0x120>
 8000a36:	2080      	movs	r0, #128	@ 0x80
 8000a38:	4664      	mov	r4, ip
 8000a3a:	04c0      	lsls	r0, r0, #19
 8000a3c:	4304      	orrs	r4, r0
 8000a3e:	46a4      	mov	ip, r4
 8000a40:	0034      	movs	r4, r6
 8000a42:	2001      	movs	r0, #1
 8000a44:	2b1b      	cmp	r3, #27
 8000a46:	dc09      	bgt.n	8000a5c <__aeabi_fsub+0x35c>
 8000a48:	2520      	movs	r5, #32
 8000a4a:	4660      	mov	r0, ip
 8000a4c:	40d8      	lsrs	r0, r3
 8000a4e:	1aeb      	subs	r3, r5, r3
 8000a50:	4665      	mov	r5, ip
 8000a52:	409d      	lsls	r5, r3
 8000a54:	002b      	movs	r3, r5
 8000a56:	1e5d      	subs	r5, r3, #1
 8000a58:	41ab      	sbcs	r3, r5
 8000a5a:	4318      	orrs	r0, r3
 8000a5c:	1a0b      	subs	r3, r1, r0
 8000a5e:	469c      	mov	ip, r3
 8000a60:	0015      	movs	r5, r2
 8000a62:	e680      	b.n	8000766 <__aeabi_fsub+0x66>
 8000a64:	fbffffff 	.word	0xfbffffff
 8000a68:	7dffffff 	.word	0x7dffffff
 8000a6c:	22fe      	movs	r2, #254	@ 0xfe
 8000a6e:	1c6b      	adds	r3, r5, #1
 8000a70:	4213      	tst	r3, r2
 8000a72:	d0a3      	beq.n	80009bc <__aeabi_fsub+0x2bc>
 8000a74:	2bff      	cmp	r3, #255	@ 0xff
 8000a76:	d100      	bne.n	8000a7a <__aeabi_fsub+0x37a>
 8000a78:	e69c      	b.n	80007b4 <__aeabi_fsub+0xb4>
 8000a7a:	4461      	add	r1, ip
 8000a7c:	0849      	lsrs	r1, r1, #1
 8000a7e:	074a      	lsls	r2, r1, #29
 8000a80:	d049      	beq.n	8000b16 <__aeabi_fsub+0x416>
 8000a82:	220f      	movs	r2, #15
 8000a84:	400a      	ands	r2, r1
 8000a86:	2a04      	cmp	r2, #4
 8000a88:	d045      	beq.n	8000b16 <__aeabi_fsub+0x416>
 8000a8a:	1d0a      	adds	r2, r1, #4
 8000a8c:	4694      	mov	ip, r2
 8000a8e:	e6ad      	b.n	80007ec <__aeabi_fsub+0xec>
 8000a90:	2d00      	cmp	r5, #0
 8000a92:	d100      	bne.n	8000a96 <__aeabi_fsub+0x396>
 8000a94:	e776      	b.n	8000984 <__aeabi_fsub+0x284>
 8000a96:	e68d      	b.n	80007b4 <__aeabi_fsub+0xb4>
 8000a98:	0034      	movs	r4, r6
 8000a9a:	20ff      	movs	r0, #255	@ 0xff
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	e68b      	b.n	80007b8 <__aeabi_fsub+0xb8>
 8000aa0:	4663      	mov	r3, ip
 8000aa2:	2401      	movs	r4, #1
 8000aa4:	1acf      	subs	r7, r1, r3
 8000aa6:	4034      	ands	r4, r6
 8000aa8:	e664      	b.n	8000774 <__aeabi_fsub+0x74>
 8000aaa:	4461      	add	r1, ip
 8000aac:	014b      	lsls	r3, r1, #5
 8000aae:	d56d      	bpl.n	8000b8c <__aeabi_fsub+0x48c>
 8000ab0:	0848      	lsrs	r0, r1, #1
 8000ab2:	4944      	ldr	r1, [pc, #272]	@ (8000bc4 <__aeabi_fsub+0x4c4>)
 8000ab4:	4001      	ands	r1, r0
 8000ab6:	0743      	lsls	r3, r0, #29
 8000ab8:	d02c      	beq.n	8000b14 <__aeabi_fsub+0x414>
 8000aba:	230f      	movs	r3, #15
 8000abc:	4003      	ands	r3, r0
 8000abe:	2b04      	cmp	r3, #4
 8000ac0:	d028      	beq.n	8000b14 <__aeabi_fsub+0x414>
 8000ac2:	1d0b      	adds	r3, r1, #4
 8000ac4:	469c      	mov	ip, r3
 8000ac6:	2302      	movs	r3, #2
 8000ac8:	e690      	b.n	80007ec <__aeabi_fsub+0xec>
 8000aca:	2900      	cmp	r1, #0
 8000acc:	d100      	bne.n	8000ad0 <__aeabi_fsub+0x3d0>
 8000ace:	e72b      	b.n	8000928 <__aeabi_fsub+0x228>
 8000ad0:	2380      	movs	r3, #128	@ 0x80
 8000ad2:	03db      	lsls	r3, r3, #15
 8000ad4:	429f      	cmp	r7, r3
 8000ad6:	d200      	bcs.n	8000ada <__aeabi_fsub+0x3da>
 8000ad8:	e726      	b.n	8000928 <__aeabi_fsub+0x228>
 8000ada:	4298      	cmp	r0, r3
 8000adc:	d300      	bcc.n	8000ae0 <__aeabi_fsub+0x3e0>
 8000ade:	e723      	b.n	8000928 <__aeabi_fsub+0x228>
 8000ae0:	2401      	movs	r4, #1
 8000ae2:	4034      	ands	r4, r6
 8000ae4:	0007      	movs	r7, r0
 8000ae6:	e71f      	b.n	8000928 <__aeabi_fsub+0x228>
 8000ae8:	0034      	movs	r4, r6
 8000aea:	468c      	mov	ip, r1
 8000aec:	e67e      	b.n	80007ec <__aeabi_fsub+0xec>
 8000aee:	2301      	movs	r3, #1
 8000af0:	08cf      	lsrs	r7, r1, #3
 8000af2:	e680      	b.n	80007f6 <__aeabi_fsub+0xf6>
 8000af4:	2300      	movs	r3, #0
 8000af6:	e67e      	b.n	80007f6 <__aeabi_fsub+0xf6>
 8000af8:	2020      	movs	r0, #32
 8000afa:	4665      	mov	r5, ip
 8000afc:	1b80      	subs	r0, r0, r6
 8000afe:	4085      	lsls	r5, r0
 8000b00:	4663      	mov	r3, ip
 8000b02:	0028      	movs	r0, r5
 8000b04:	40f3      	lsrs	r3, r6
 8000b06:	1e45      	subs	r5, r0, #1
 8000b08:	41a8      	sbcs	r0, r5
 8000b0a:	4303      	orrs	r3, r0
 8000b0c:	469c      	mov	ip, r3
 8000b0e:	0015      	movs	r5, r2
 8000b10:	448c      	add	ip, r1
 8000b12:	e76d      	b.n	80009f0 <__aeabi_fsub+0x2f0>
 8000b14:	2302      	movs	r3, #2
 8000b16:	08cf      	lsrs	r7, r1, #3
 8000b18:	e66d      	b.n	80007f6 <__aeabi_fsub+0xf6>
 8000b1a:	1b0f      	subs	r7, r1, r4
 8000b1c:	017b      	lsls	r3, r7, #5
 8000b1e:	d528      	bpl.n	8000b72 <__aeabi_fsub+0x472>
 8000b20:	01bf      	lsls	r7, r7, #6
 8000b22:	09bf      	lsrs	r7, r7, #6
 8000b24:	0038      	movs	r0, r7
 8000b26:	f000 f895 	bl	8000c54 <__clzsi2>
 8000b2a:	003b      	movs	r3, r7
 8000b2c:	3805      	subs	r0, #5
 8000b2e:	4083      	lsls	r3, r0
 8000b30:	0034      	movs	r4, r6
 8000b32:	2501      	movs	r5, #1
 8000b34:	e6ca      	b.n	80008cc <__aeabi_fsub+0x1cc>
 8000b36:	2900      	cmp	r1, #0
 8000b38:	d100      	bne.n	8000b3c <__aeabi_fsub+0x43c>
 8000b3a:	e6b5      	b.n	80008a8 <__aeabi_fsub+0x1a8>
 8000b3c:	2401      	movs	r4, #1
 8000b3e:	0007      	movs	r7, r0
 8000b40:	4034      	ands	r4, r6
 8000b42:	e658      	b.n	80007f6 <__aeabi_fsub+0xf6>
 8000b44:	4663      	mov	r3, ip
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d100      	bne.n	8000b4c <__aeabi_fsub+0x44c>
 8000b4a:	e6e9      	b.n	8000920 <__aeabi_fsub+0x220>
 8000b4c:	2900      	cmp	r1, #0
 8000b4e:	d100      	bne.n	8000b52 <__aeabi_fsub+0x452>
 8000b50:	e6ea      	b.n	8000928 <__aeabi_fsub+0x228>
 8000b52:	2380      	movs	r3, #128	@ 0x80
 8000b54:	03db      	lsls	r3, r3, #15
 8000b56:	429f      	cmp	r7, r3
 8000b58:	d200      	bcs.n	8000b5c <__aeabi_fsub+0x45c>
 8000b5a:	e6e5      	b.n	8000928 <__aeabi_fsub+0x228>
 8000b5c:	4298      	cmp	r0, r3
 8000b5e:	d300      	bcc.n	8000b62 <__aeabi_fsub+0x462>
 8000b60:	e6e2      	b.n	8000928 <__aeabi_fsub+0x228>
 8000b62:	0007      	movs	r7, r0
 8000b64:	e6e0      	b.n	8000928 <__aeabi_fsub+0x228>
 8000b66:	2900      	cmp	r1, #0
 8000b68:	d100      	bne.n	8000b6c <__aeabi_fsub+0x46c>
 8000b6a:	e69e      	b.n	80008aa <__aeabi_fsub+0x1aa>
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	08cf      	lsrs	r7, r1, #3
 8000b70:	e641      	b.n	80007f6 <__aeabi_fsub+0xf6>
 8000b72:	0034      	movs	r4, r6
 8000b74:	2301      	movs	r3, #1
 8000b76:	08ff      	lsrs	r7, r7, #3
 8000b78:	e63d      	b.n	80007f6 <__aeabi_fsub+0xf6>
 8000b7a:	2f00      	cmp	r7, #0
 8000b7c:	d100      	bne.n	8000b80 <__aeabi_fsub+0x480>
 8000b7e:	e693      	b.n	80008a8 <__aeabi_fsub+0x1a8>
 8000b80:	2300      	movs	r3, #0
 8000b82:	08ff      	lsrs	r7, r7, #3
 8000b84:	e637      	b.n	80007f6 <__aeabi_fsub+0xf6>
 8000b86:	2300      	movs	r3, #0
 8000b88:	08d7      	lsrs	r7, r2, #3
 8000b8a:	e634      	b.n	80007f6 <__aeabi_fsub+0xf6>
 8000b8c:	2301      	movs	r3, #1
 8000b8e:	08cf      	lsrs	r7, r1, #3
 8000b90:	e631      	b.n	80007f6 <__aeabi_fsub+0xf6>
 8000b92:	2280      	movs	r2, #128	@ 0x80
 8000b94:	000b      	movs	r3, r1
 8000b96:	04d2      	lsls	r2, r2, #19
 8000b98:	2001      	movs	r0, #1
 8000b9a:	4013      	ands	r3, r2
 8000b9c:	4211      	tst	r1, r2
 8000b9e:	d000      	beq.n	8000ba2 <__aeabi_fsub+0x4a2>
 8000ba0:	e6ae      	b.n	8000900 <__aeabi_fsub+0x200>
 8000ba2:	08cf      	lsrs	r7, r1, #3
 8000ba4:	e627      	b.n	80007f6 <__aeabi_fsub+0xf6>
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d100      	bne.n	8000bac <__aeabi_fsub+0x4ac>
 8000baa:	e75f      	b.n	8000a6c <__aeabi_fsub+0x36c>
 8000bac:	1b56      	subs	r6, r2, r5
 8000bae:	2d00      	cmp	r5, #0
 8000bb0:	d101      	bne.n	8000bb6 <__aeabi_fsub+0x4b6>
 8000bb2:	0033      	movs	r3, r6
 8000bb4:	e6e7      	b.n	8000986 <__aeabi_fsub+0x286>
 8000bb6:	2380      	movs	r3, #128	@ 0x80
 8000bb8:	4660      	mov	r0, ip
 8000bba:	04db      	lsls	r3, r3, #19
 8000bbc:	4318      	orrs	r0, r3
 8000bbe:	4684      	mov	ip, r0
 8000bc0:	e6eb      	b.n	800099a <__aeabi_fsub+0x29a>
 8000bc2:	46c0      	nop			@ (mov r8, r8)
 8000bc4:	7dffffff 	.word	0x7dffffff

08000bc8 <__aeabi_ui2f>:
 8000bc8:	b510      	push	{r4, lr}
 8000bca:	1e04      	subs	r4, r0, #0
 8000bcc:	d00d      	beq.n	8000bea <__aeabi_ui2f+0x22>
 8000bce:	f000 f841 	bl	8000c54 <__clzsi2>
 8000bd2:	239e      	movs	r3, #158	@ 0x9e
 8000bd4:	1a1b      	subs	r3, r3, r0
 8000bd6:	2b96      	cmp	r3, #150	@ 0x96
 8000bd8:	dc0c      	bgt.n	8000bf4 <__aeabi_ui2f+0x2c>
 8000bda:	2808      	cmp	r0, #8
 8000bdc:	d034      	beq.n	8000c48 <__aeabi_ui2f+0x80>
 8000bde:	3808      	subs	r0, #8
 8000be0:	4084      	lsls	r4, r0
 8000be2:	0264      	lsls	r4, r4, #9
 8000be4:	0a64      	lsrs	r4, r4, #9
 8000be6:	b2d8      	uxtb	r0, r3
 8000be8:	e001      	b.n	8000bee <__aeabi_ui2f+0x26>
 8000bea:	2000      	movs	r0, #0
 8000bec:	2400      	movs	r4, #0
 8000bee:	05c0      	lsls	r0, r0, #23
 8000bf0:	4320      	orrs	r0, r4
 8000bf2:	bd10      	pop	{r4, pc}
 8000bf4:	2b99      	cmp	r3, #153	@ 0x99
 8000bf6:	dc13      	bgt.n	8000c20 <__aeabi_ui2f+0x58>
 8000bf8:	1f42      	subs	r2, r0, #5
 8000bfa:	4094      	lsls	r4, r2
 8000bfc:	4a14      	ldr	r2, [pc, #80]	@ (8000c50 <__aeabi_ui2f+0x88>)
 8000bfe:	4022      	ands	r2, r4
 8000c00:	0761      	lsls	r1, r4, #29
 8000c02:	d01c      	beq.n	8000c3e <__aeabi_ui2f+0x76>
 8000c04:	210f      	movs	r1, #15
 8000c06:	4021      	ands	r1, r4
 8000c08:	2904      	cmp	r1, #4
 8000c0a:	d018      	beq.n	8000c3e <__aeabi_ui2f+0x76>
 8000c0c:	3204      	adds	r2, #4
 8000c0e:	08d4      	lsrs	r4, r2, #3
 8000c10:	0152      	lsls	r2, r2, #5
 8000c12:	d515      	bpl.n	8000c40 <__aeabi_ui2f+0x78>
 8000c14:	239f      	movs	r3, #159	@ 0x9f
 8000c16:	0264      	lsls	r4, r4, #9
 8000c18:	1a18      	subs	r0, r3, r0
 8000c1a:	0a64      	lsrs	r4, r4, #9
 8000c1c:	b2c0      	uxtb	r0, r0
 8000c1e:	e7e6      	b.n	8000bee <__aeabi_ui2f+0x26>
 8000c20:	0002      	movs	r2, r0
 8000c22:	0021      	movs	r1, r4
 8000c24:	321b      	adds	r2, #27
 8000c26:	4091      	lsls	r1, r2
 8000c28:	000a      	movs	r2, r1
 8000c2a:	1e51      	subs	r1, r2, #1
 8000c2c:	418a      	sbcs	r2, r1
 8000c2e:	2105      	movs	r1, #5
 8000c30:	1a09      	subs	r1, r1, r0
 8000c32:	40cc      	lsrs	r4, r1
 8000c34:	4314      	orrs	r4, r2
 8000c36:	4a06      	ldr	r2, [pc, #24]	@ (8000c50 <__aeabi_ui2f+0x88>)
 8000c38:	4022      	ands	r2, r4
 8000c3a:	0761      	lsls	r1, r4, #29
 8000c3c:	d1e2      	bne.n	8000c04 <__aeabi_ui2f+0x3c>
 8000c3e:	08d4      	lsrs	r4, r2, #3
 8000c40:	0264      	lsls	r4, r4, #9
 8000c42:	0a64      	lsrs	r4, r4, #9
 8000c44:	b2d8      	uxtb	r0, r3
 8000c46:	e7d2      	b.n	8000bee <__aeabi_ui2f+0x26>
 8000c48:	0264      	lsls	r4, r4, #9
 8000c4a:	0a64      	lsrs	r4, r4, #9
 8000c4c:	308e      	adds	r0, #142	@ 0x8e
 8000c4e:	e7ce      	b.n	8000bee <__aeabi_ui2f+0x26>
 8000c50:	fbffffff 	.word	0xfbffffff

08000c54 <__clzsi2>:
 8000c54:	211c      	movs	r1, #28
 8000c56:	2301      	movs	r3, #1
 8000c58:	041b      	lsls	r3, r3, #16
 8000c5a:	4298      	cmp	r0, r3
 8000c5c:	d301      	bcc.n	8000c62 <__clzsi2+0xe>
 8000c5e:	0c00      	lsrs	r0, r0, #16
 8000c60:	3910      	subs	r1, #16
 8000c62:	0a1b      	lsrs	r3, r3, #8
 8000c64:	4298      	cmp	r0, r3
 8000c66:	d301      	bcc.n	8000c6c <__clzsi2+0x18>
 8000c68:	0a00      	lsrs	r0, r0, #8
 8000c6a:	3908      	subs	r1, #8
 8000c6c:	091b      	lsrs	r3, r3, #4
 8000c6e:	4298      	cmp	r0, r3
 8000c70:	d301      	bcc.n	8000c76 <__clzsi2+0x22>
 8000c72:	0900      	lsrs	r0, r0, #4
 8000c74:	3904      	subs	r1, #4
 8000c76:	a202      	add	r2, pc, #8	@ (adr r2, 8000c80 <__clzsi2+0x2c>)
 8000c78:	5c10      	ldrb	r0, [r2, r0]
 8000c7a:	1840      	adds	r0, r0, r1
 8000c7c:	4770      	bx	lr
 8000c7e:	46c0      	nop			@ (mov r8, r8)
 8000c80:	02020304 	.word	0x02020304
 8000c84:	01010101 	.word	0x01010101
	...

08000c90 <main>:

void SystemClock_Config(void);
void MX_I2C1_Init(void);
void MX_GPIO_Init(void);

int main(void) {
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b084      	sub	sp, #16
 8000c94:	af02      	add	r7, sp, #8
    HAL_Init();
 8000c96:	f000 f9e5 	bl	8001064 <HAL_Init>
    SystemClock_Config();
 8000c9a:	f000 f8f5 	bl	8000e88 <SystemClock_Config>
    MX_GPIO_Init();
 8000c9e:	f000 f8ad 	bl	8000dfc <MX_GPIO_Init>
    MX_I2C1_Init();
 8000ca2:	f000 f881 	bl	8000da8 <MX_I2C1_Init>

    while (1) {

        ret = HAL_I2C_Master_Transmit(&hi2c1, SHT3X_ADDR, cmd, 2, 100);
 8000ca6:	4a36      	ldr	r2, [pc, #216]	@ (8000d80 <main+0xf0>)
 8000ca8:	4836      	ldr	r0, [pc, #216]	@ (8000d84 <main+0xf4>)
 8000caa:	2364      	movs	r3, #100	@ 0x64
 8000cac:	9300      	str	r3, [sp, #0]
 8000cae:	2302      	movs	r3, #2
 8000cb0:	2188      	movs	r1, #136	@ 0x88
 8000cb2:	f000 fd29 	bl	8001708 <HAL_I2C_Master_Transmit>
 8000cb6:	0003      	movs	r3, r0
 8000cb8:	001a      	movs	r2, r3
 8000cba:	4b33      	ldr	r3, [pc, #204]	@ (8000d88 <main+0xf8>)
 8000cbc:	701a      	strb	r2, [r3, #0]

        if (ret == HAL_OK) {
 8000cbe:	4b32      	ldr	r3, [pc, #200]	@ (8000d88 <main+0xf8>)
 8000cc0:	781b      	ldrb	r3, [r3, #0]
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d155      	bne.n	8000d72 <main+0xe2>
            HAL_Delay(15);
 8000cc6:	200f      	movs	r0, #15
 8000cc8:	f000 fa30 	bl	800112c <HAL_Delay>

        ret = HAL_I2C_Master_Receive(&hi2c1, SHT3X_ADDR, data, 6, 100);
 8000ccc:	4a2f      	ldr	r2, [pc, #188]	@ (8000d8c <main+0xfc>)
 8000cce:	482d      	ldr	r0, [pc, #180]	@ (8000d84 <main+0xf4>)
 8000cd0:	2364      	movs	r3, #100	@ 0x64
 8000cd2:	9300      	str	r3, [sp, #0]
 8000cd4:	2306      	movs	r3, #6
 8000cd6:	2188      	movs	r1, #136	@ 0x88
 8000cd8:	f000 fe40 	bl	800195c <HAL_I2C_Master_Receive>
 8000cdc:	0003      	movs	r3, r0
 8000cde:	001a      	movs	r2, r3
 8000ce0:	4b29      	ldr	r3, [pc, #164]	@ (8000d88 <main+0xf8>)
 8000ce2:	701a      	strb	r2, [r3, #0]

            if (ret == HAL_OK) {
 8000ce4:	4b28      	ldr	r3, [pc, #160]	@ (8000d88 <main+0xf8>)
 8000ce6:	781b      	ldrb	r3, [r3, #0]
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d142      	bne.n	8000d72 <main+0xe2>

                // Scaklk
                uint16_t raw_T = (data[0] << 8) | data[1];
 8000cec:	4b27      	ldr	r3, [pc, #156]	@ (8000d8c <main+0xfc>)
 8000cee:	781b      	ldrb	r3, [r3, #0]
 8000cf0:	b21b      	sxth	r3, r3
 8000cf2:	021b      	lsls	r3, r3, #8
 8000cf4:	b21a      	sxth	r2, r3
 8000cf6:	4b25      	ldr	r3, [pc, #148]	@ (8000d8c <main+0xfc>)
 8000cf8:	785b      	ldrb	r3, [r3, #1]
 8000cfa:	b21b      	sxth	r3, r3
 8000cfc:	4313      	orrs	r3, r2
 8000cfe:	b21a      	sxth	r2, r3
 8000d00:	1dbb      	adds	r3, r7, #6
 8000d02:	801a      	strh	r2, [r3, #0]
                sicaklik = -45.0f + 175.0f * ((float)raw_T / 65535.0f);
 8000d04:	1dbb      	adds	r3, r7, #6
 8000d06:	881b      	ldrh	r3, [r3, #0]
 8000d08:	0018      	movs	r0, r3
 8000d0a:	f7ff ff5d 	bl	8000bc8 <__aeabi_ui2f>
 8000d0e:	1c03      	adds	r3, r0, #0
 8000d10:	491f      	ldr	r1, [pc, #124]	@ (8000d90 <main+0x100>)
 8000d12:	1c18      	adds	r0, r3, #0
 8000d14:	f7ff fa84 	bl	8000220 <__aeabi_fdiv>
 8000d18:	1c03      	adds	r3, r0, #0
 8000d1a:	491e      	ldr	r1, [pc, #120]	@ (8000d94 <main+0x104>)
 8000d1c:	1c18      	adds	r0, r3, #0
 8000d1e:	f7ff fb95 	bl	800044c <__aeabi_fmul>
 8000d22:	1c03      	adds	r3, r0, #0
 8000d24:	491c      	ldr	r1, [pc, #112]	@ (8000d98 <main+0x108>)
 8000d26:	1c18      	adds	r0, r3, #0
 8000d28:	f7ff fcea 	bl	8000700 <__aeabi_fsub>
 8000d2c:	1c03      	adds	r3, r0, #0
 8000d2e:	1c1a      	adds	r2, r3, #0
 8000d30:	4b1a      	ldr	r3, [pc, #104]	@ (8000d9c <main+0x10c>)
 8000d32:	601a      	str	r2, [r3, #0]

                //  Nem
                uint16_t raw_RH = (data[3] << 8) | data[4];
 8000d34:	4b15      	ldr	r3, [pc, #84]	@ (8000d8c <main+0xfc>)
 8000d36:	78db      	ldrb	r3, [r3, #3]
 8000d38:	b21b      	sxth	r3, r3
 8000d3a:	021b      	lsls	r3, r3, #8
 8000d3c:	b21a      	sxth	r2, r3
 8000d3e:	4b13      	ldr	r3, [pc, #76]	@ (8000d8c <main+0xfc>)
 8000d40:	791b      	ldrb	r3, [r3, #4]
 8000d42:	b21b      	sxth	r3, r3
 8000d44:	4313      	orrs	r3, r2
 8000d46:	b21a      	sxth	r2, r3
 8000d48:	1d3b      	adds	r3, r7, #4
 8000d4a:	801a      	strh	r2, [r3, #0]
                nem = 100.0f * ((float)raw_RH / 65535.0f);
 8000d4c:	1d3b      	adds	r3, r7, #4
 8000d4e:	881b      	ldrh	r3, [r3, #0]
 8000d50:	0018      	movs	r0, r3
 8000d52:	f7ff ff39 	bl	8000bc8 <__aeabi_ui2f>
 8000d56:	1c03      	adds	r3, r0, #0
 8000d58:	490d      	ldr	r1, [pc, #52]	@ (8000d90 <main+0x100>)
 8000d5a:	1c18      	adds	r0, r3, #0
 8000d5c:	f7ff fa60 	bl	8000220 <__aeabi_fdiv>
 8000d60:	1c03      	adds	r3, r0, #0
 8000d62:	490f      	ldr	r1, [pc, #60]	@ (8000da0 <main+0x110>)
 8000d64:	1c18      	adds	r0, r3, #0
 8000d66:	f7ff fb71 	bl	800044c <__aeabi_fmul>
 8000d6a:	1c03      	adds	r3, r0, #0
 8000d6c:	1c1a      	adds	r2, r3, #0
 8000d6e:	4b0d      	ldr	r3, [pc, #52]	@ (8000da4 <main+0x114>)
 8000d70:	601a      	str	r2, [r3, #0]

            }
        }
        HAL_Delay(1000);
 8000d72:	23fa      	movs	r3, #250	@ 0xfa
 8000d74:	009b      	lsls	r3, r3, #2
 8000d76:	0018      	movs	r0, r3
 8000d78:	f000 f9d8 	bl	800112c <HAL_Delay>
        ret = HAL_I2C_Master_Transmit(&hi2c1, SHT3X_ADDR, cmd, 2, 100);
 8000d7c:	e793      	b.n	8000ca6 <main+0x16>
 8000d7e:	46c0      	nop			@ (mov r8, r8)
 8000d80:	20000000 	.word	0x20000000
 8000d84:	2000002c 	.word	0x2000002c
 8000d88:	20000088 	.word	0x20000088
 8000d8c:	2000008c 	.word	0x2000008c
 8000d90:	477fff00 	.word	0x477fff00
 8000d94:	432f0000 	.word	0x432f0000
 8000d98:	42340000 	.word	0x42340000
 8000d9c:	20000080 	.word	0x20000080
 8000da0:	42c80000 	.word	0x42c80000
 8000da4:	20000084 	.word	0x20000084

08000da8 <MX_I2C1_Init>:
    }
}

// --- I2C AYARLARI (PB6 ve PB7 Pinleri) ---
void MX_I2C1_Init(void) {
 8000da8:	b580      	push	{r7, lr}
 8000daa:	af00      	add	r7, sp, #0
    hi2c1.Instance = I2C1;
 8000dac:	4b10      	ldr	r3, [pc, #64]	@ (8000df0 <MX_I2C1_Init+0x48>)
 8000dae:	4a11      	ldr	r2, [pc, #68]	@ (8000df4 <MX_I2C1_Init+0x4c>)
 8000db0:	601a      	str	r2, [r3, #0]
    hi2c1.Init.Timing = 0x2000090E; // 8MHz saat hz iin standart 100kHz I2C
 8000db2:	4b0f      	ldr	r3, [pc, #60]	@ (8000df0 <MX_I2C1_Init+0x48>)
 8000db4:	4a10      	ldr	r2, [pc, #64]	@ (8000df8 <MX_I2C1_Init+0x50>)
 8000db6:	605a      	str	r2, [r3, #4]
    hi2c1.Init.OwnAddress1 = 0;
 8000db8:	4b0d      	ldr	r3, [pc, #52]	@ (8000df0 <MX_I2C1_Init+0x48>)
 8000dba:	2200      	movs	r2, #0
 8000dbc:	609a      	str	r2, [r3, #8]
    hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000dbe:	4b0c      	ldr	r3, [pc, #48]	@ (8000df0 <MX_I2C1_Init+0x48>)
 8000dc0:	2201      	movs	r2, #1
 8000dc2:	60da      	str	r2, [r3, #12]
    hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000dc4:	4b0a      	ldr	r3, [pc, #40]	@ (8000df0 <MX_I2C1_Init+0x48>)
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	611a      	str	r2, [r3, #16]
    hi2c1.Init.OwnAddress2 = 0;
 8000dca:	4b09      	ldr	r3, [pc, #36]	@ (8000df0 <MX_I2C1_Init+0x48>)
 8000dcc:	2200      	movs	r2, #0
 8000dce:	615a      	str	r2, [r3, #20]
    hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000dd0:	4b07      	ldr	r3, [pc, #28]	@ (8000df0 <MX_I2C1_Init+0x48>)
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	619a      	str	r2, [r3, #24]
    hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000dd6:	4b06      	ldr	r3, [pc, #24]	@ (8000df0 <MX_I2C1_Init+0x48>)
 8000dd8:	2200      	movs	r2, #0
 8000dda:	61da      	str	r2, [r3, #28]
    hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000ddc:	4b04      	ldr	r3, [pc, #16]	@ (8000df0 <MX_I2C1_Init+0x48>)
 8000dde:	2200      	movs	r2, #0
 8000de0:	621a      	str	r2, [r3, #32]
    HAL_I2C_Init(&hi2c1);
 8000de2:	4b03      	ldr	r3, [pc, #12]	@ (8000df0 <MX_I2C1_Init+0x48>)
 8000de4:	0018      	movs	r0, r3
 8000de6:	f000 fbe9 	bl	80015bc <HAL_I2C_Init>
}
 8000dea:	46c0      	nop			@ (mov r8, r8)
 8000dec:	46bd      	mov	sp, r7
 8000dee:	bd80      	pop	{r7, pc}
 8000df0:	2000002c 	.word	0x2000002c
 8000df4:	40005400 	.word	0x40005400
 8000df8:	2000090e 	.word	0x2000090e

08000dfc <MX_GPIO_Init>:


void MX_GPIO_Init(void) {
 8000dfc:	b590      	push	{r4, r7, lr}
 8000dfe:	b089      	sub	sp, #36	@ 0x24
 8000e00:	af00      	add	r7, sp, #0
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e02:	4b1f      	ldr	r3, [pc, #124]	@ (8000e80 <MX_GPIO_Init+0x84>)
 8000e04:	695a      	ldr	r2, [r3, #20]
 8000e06:	4b1e      	ldr	r3, [pc, #120]	@ (8000e80 <MX_GPIO_Init+0x84>)
 8000e08:	2180      	movs	r1, #128	@ 0x80
 8000e0a:	02c9      	lsls	r1, r1, #11
 8000e0c:	430a      	orrs	r2, r1
 8000e0e:	615a      	str	r2, [r3, #20]
 8000e10:	4b1b      	ldr	r3, [pc, #108]	@ (8000e80 <MX_GPIO_Init+0x84>)
 8000e12:	695a      	ldr	r2, [r3, #20]
 8000e14:	2380      	movs	r3, #128	@ 0x80
 8000e16:	02db      	lsls	r3, r3, #11
 8000e18:	4013      	ands	r3, r2
 8000e1a:	60bb      	str	r3, [r7, #8]
 8000e1c:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000e1e:	4b18      	ldr	r3, [pc, #96]	@ (8000e80 <MX_GPIO_Init+0x84>)
 8000e20:	69da      	ldr	r2, [r3, #28]
 8000e22:	4b17      	ldr	r3, [pc, #92]	@ (8000e80 <MX_GPIO_Init+0x84>)
 8000e24:	2180      	movs	r1, #128	@ 0x80
 8000e26:	0389      	lsls	r1, r1, #14
 8000e28:	430a      	orrs	r2, r1
 8000e2a:	61da      	str	r2, [r3, #28]
 8000e2c:	4b14      	ldr	r3, [pc, #80]	@ (8000e80 <MX_GPIO_Init+0x84>)
 8000e2e:	69da      	ldr	r2, [r3, #28]
 8000e30:	2380      	movs	r3, #128	@ 0x80
 8000e32:	039b      	lsls	r3, r3, #14
 8000e34:	4013      	ands	r3, r2
 8000e36:	607b      	str	r3, [r7, #4]
 8000e38:	687b      	ldr	r3, [r7, #4]

    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e3a:	240c      	movs	r4, #12
 8000e3c:	193b      	adds	r3, r7, r4
 8000e3e:	0018      	movs	r0, r3
 8000e40:	2314      	movs	r3, #20
 8000e42:	001a      	movs	r2, r3
 8000e44:	2100      	movs	r1, #0
 8000e46:	f001 fda3 	bl	8002990 <memset>
    // PB6 -> SCL, PB7 -> SDA
    GPIO_InitStruct.Pin = GPIO_PIN_6 | GPIO_PIN_7;
 8000e4a:	0021      	movs	r1, r4
 8000e4c:	187b      	adds	r3, r7, r1
 8000e4e:	22c0      	movs	r2, #192	@ 0xc0
 8000e50:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD; // Open Drain (I2C iin art)
 8000e52:	187b      	adds	r3, r7, r1
 8000e54:	2212      	movs	r2, #18
 8000e56:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e58:	187b      	adds	r3, r7, r1
 8000e5a:	2201      	movs	r2, #1
 8000e5c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e5e:	187b      	adds	r3, r7, r1
 8000e60:	2203      	movs	r2, #3
 8000e62:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8000e64:	187b      	adds	r3, r7, r1
 8000e66:	2201      	movs	r2, #1
 8000e68:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e6a:	187b      	adds	r3, r7, r1
 8000e6c:	4a05      	ldr	r2, [pc, #20]	@ (8000e84 <MX_GPIO_Init+0x88>)
 8000e6e:	0019      	movs	r1, r3
 8000e70:	0010      	movs	r0, r2
 8000e72:	f000 fa33 	bl	80012dc <HAL_GPIO_Init>
}
 8000e76:	46c0      	nop			@ (mov r8, r8)
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	b009      	add	sp, #36	@ 0x24
 8000e7c:	bd90      	pop	{r4, r7, pc}
 8000e7e:	46c0      	nop			@ (mov r8, r8)
 8000e80:	40021000 	.word	0x40021000
 8000e84:	48000400 	.word	0x48000400

08000e88 <SystemClock_Config>:


void SystemClock_Config(void) {
 8000e88:	b590      	push	{r4, r7, lr}
 8000e8a:	b091      	sub	sp, #68	@ 0x44
 8000e8c:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e8e:	2410      	movs	r4, #16
 8000e90:	193b      	adds	r3, r7, r4
 8000e92:	0018      	movs	r0, r3
 8000e94:	2330      	movs	r3, #48	@ 0x30
 8000e96:	001a      	movs	r2, r3
 8000e98:	2100      	movs	r1, #0
 8000e9a:	f001 fd79 	bl	8002990 <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e9e:	003b      	movs	r3, r7
 8000ea0:	0018      	movs	r0, r3
 8000ea2:	2310      	movs	r3, #16
 8000ea4:	001a      	movs	r2, r3
 8000ea6:	2100      	movs	r1, #0
 8000ea8:	f001 fd72 	bl	8002990 <memset>

    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000eac:	193b      	adds	r3, r7, r4
 8000eae:	2202      	movs	r2, #2
 8000eb0:	601a      	str	r2, [r3, #0]
    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000eb2:	193b      	adds	r3, r7, r4
 8000eb4:	2201      	movs	r2, #1
 8000eb6:	60da      	str	r2, [r3, #12]
    RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000eb8:	193b      	adds	r3, r7, r4
 8000eba:	2210      	movs	r2, #16
 8000ebc:	611a      	str	r2, [r3, #16]
    HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8000ebe:	193b      	adds	r3, r7, r4
 8000ec0:	0018      	movs	r0, r3
 8000ec2:	f001 f927 	bl	8002114 <HAL_RCC_OscConfig>

    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1;
 8000ec6:	003b      	movs	r3, r7
 8000ec8:	2207      	movs	r2, #7
 8000eca:	601a      	str	r2, [r3, #0]
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000ecc:	003b      	movs	r3, r7
 8000ece:	2200      	movs	r2, #0
 8000ed0:	605a      	str	r2, [r3, #4]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ed2:	003b      	movs	r3, r7
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	609a      	str	r2, [r3, #8]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000ed8:	003b      	movs	r3, r7
 8000eda:	2200      	movs	r2, #0
 8000edc:	60da      	str	r2, [r3, #12]
    HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0);
 8000ede:	003b      	movs	r3, r7
 8000ee0:	2100      	movs	r1, #0
 8000ee2:	0018      	movs	r0, r3
 8000ee4:	f001 fc30 	bl	8002748 <HAL_RCC_ClockConfig>
}
 8000ee8:	46c0      	nop			@ (mov r8, r8)
 8000eea:	46bd      	mov	sp, r7
 8000eec:	b011      	add	sp, #68	@ 0x44
 8000eee:	bd90      	pop	{r4, r7, pc}

08000ef0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b082      	sub	sp, #8
 8000ef4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ef6:	4b0f      	ldr	r3, [pc, #60]	@ (8000f34 <HAL_MspInit+0x44>)
 8000ef8:	699a      	ldr	r2, [r3, #24]
 8000efa:	4b0e      	ldr	r3, [pc, #56]	@ (8000f34 <HAL_MspInit+0x44>)
 8000efc:	2101      	movs	r1, #1
 8000efe:	430a      	orrs	r2, r1
 8000f00:	619a      	str	r2, [r3, #24]
 8000f02:	4b0c      	ldr	r3, [pc, #48]	@ (8000f34 <HAL_MspInit+0x44>)
 8000f04:	699b      	ldr	r3, [r3, #24]
 8000f06:	2201      	movs	r2, #1
 8000f08:	4013      	ands	r3, r2
 8000f0a:	607b      	str	r3, [r7, #4]
 8000f0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f0e:	4b09      	ldr	r3, [pc, #36]	@ (8000f34 <HAL_MspInit+0x44>)
 8000f10:	69da      	ldr	r2, [r3, #28]
 8000f12:	4b08      	ldr	r3, [pc, #32]	@ (8000f34 <HAL_MspInit+0x44>)
 8000f14:	2180      	movs	r1, #128	@ 0x80
 8000f16:	0549      	lsls	r1, r1, #21
 8000f18:	430a      	orrs	r2, r1
 8000f1a:	61da      	str	r2, [r3, #28]
 8000f1c:	4b05      	ldr	r3, [pc, #20]	@ (8000f34 <HAL_MspInit+0x44>)
 8000f1e:	69da      	ldr	r2, [r3, #28]
 8000f20:	2380      	movs	r3, #128	@ 0x80
 8000f22:	055b      	lsls	r3, r3, #21
 8000f24:	4013      	ands	r3, r2
 8000f26:	603b      	str	r3, [r7, #0]
 8000f28:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f2a:	46c0      	nop			@ (mov r8, r8)
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	b002      	add	sp, #8
 8000f30:	bd80      	pop	{r7, pc}
 8000f32:	46c0      	nop			@ (mov r8, r8)
 8000f34:	40021000 	.word	0x40021000

08000f38 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000f38:	b590      	push	{r4, r7, lr}
 8000f3a:	b08b      	sub	sp, #44	@ 0x2c
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f40:	2414      	movs	r4, #20
 8000f42:	193b      	adds	r3, r7, r4
 8000f44:	0018      	movs	r0, r3
 8000f46:	2314      	movs	r3, #20
 8000f48:	001a      	movs	r2, r3
 8000f4a:	2100      	movs	r1, #0
 8000f4c:	f001 fd20 	bl	8002990 <memset>
  if(hi2c->Instance==I2C1)
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	4a1c      	ldr	r2, [pc, #112]	@ (8000fc8 <HAL_I2C_MspInit+0x90>)
 8000f56:	4293      	cmp	r3, r2
 8000f58:	d131      	bne.n	8000fbe <HAL_I2C_MspInit+0x86>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f5a:	4b1c      	ldr	r3, [pc, #112]	@ (8000fcc <HAL_I2C_MspInit+0x94>)
 8000f5c:	695a      	ldr	r2, [r3, #20]
 8000f5e:	4b1b      	ldr	r3, [pc, #108]	@ (8000fcc <HAL_I2C_MspInit+0x94>)
 8000f60:	2180      	movs	r1, #128	@ 0x80
 8000f62:	02c9      	lsls	r1, r1, #11
 8000f64:	430a      	orrs	r2, r1
 8000f66:	615a      	str	r2, [r3, #20]
 8000f68:	4b18      	ldr	r3, [pc, #96]	@ (8000fcc <HAL_I2C_MspInit+0x94>)
 8000f6a:	695a      	ldr	r2, [r3, #20]
 8000f6c:	2380      	movs	r3, #128	@ 0x80
 8000f6e:	02db      	lsls	r3, r3, #11
 8000f70:	4013      	ands	r3, r2
 8000f72:	613b      	str	r3, [r7, #16]
 8000f74:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000f76:	0021      	movs	r1, r4
 8000f78:	187b      	adds	r3, r7, r1
 8000f7a:	22c0      	movs	r2, #192	@ 0xc0
 8000f7c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000f7e:	187b      	adds	r3, r7, r1
 8000f80:	2212      	movs	r2, #18
 8000f82:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f84:	187b      	adds	r3, r7, r1
 8000f86:	2200      	movs	r2, #0
 8000f88:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f8a:	187b      	adds	r3, r7, r1
 8000f8c:	2203      	movs	r2, #3
 8000f8e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8000f90:	187b      	adds	r3, r7, r1
 8000f92:	2201      	movs	r2, #1
 8000f94:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f96:	187b      	adds	r3, r7, r1
 8000f98:	4a0d      	ldr	r2, [pc, #52]	@ (8000fd0 <HAL_I2C_MspInit+0x98>)
 8000f9a:	0019      	movs	r1, r3
 8000f9c:	0010      	movs	r0, r2
 8000f9e:	f000 f99d 	bl	80012dc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000fa2:	4b0a      	ldr	r3, [pc, #40]	@ (8000fcc <HAL_I2C_MspInit+0x94>)
 8000fa4:	69da      	ldr	r2, [r3, #28]
 8000fa6:	4b09      	ldr	r3, [pc, #36]	@ (8000fcc <HAL_I2C_MspInit+0x94>)
 8000fa8:	2180      	movs	r1, #128	@ 0x80
 8000faa:	0389      	lsls	r1, r1, #14
 8000fac:	430a      	orrs	r2, r1
 8000fae:	61da      	str	r2, [r3, #28]
 8000fb0:	4b06      	ldr	r3, [pc, #24]	@ (8000fcc <HAL_I2C_MspInit+0x94>)
 8000fb2:	69da      	ldr	r2, [r3, #28]
 8000fb4:	2380      	movs	r3, #128	@ 0x80
 8000fb6:	039b      	lsls	r3, r3, #14
 8000fb8:	4013      	ands	r3, r2
 8000fba:	60fb      	str	r3, [r7, #12]
 8000fbc:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000fbe:	46c0      	nop			@ (mov r8, r8)
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	b00b      	add	sp, #44	@ 0x2c
 8000fc4:	bd90      	pop	{r4, r7, pc}
 8000fc6:	46c0      	nop			@ (mov r8, r8)
 8000fc8:	40005400 	.word	0x40005400
 8000fcc:	40021000 	.word	0x40021000
 8000fd0:	48000400 	.word	0x48000400

08000fd4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000fd8:	46c0      	nop			@ (mov r8, r8)
 8000fda:	e7fd      	b.n	8000fd8 <NMI_Handler+0x4>

08000fdc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fe0:	46c0      	nop			@ (mov r8, r8)
 8000fe2:	e7fd      	b.n	8000fe0 <HardFault_Handler+0x4>

08000fe4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000fe8:	46c0      	nop			@ (mov r8, r8)
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bd80      	pop	{r7, pc}

08000fee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000fee:	b580      	push	{r7, lr}
 8000ff0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ff2:	46c0      	nop			@ (mov r8, r8)
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	bd80      	pop	{r7, pc}

08000ff8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ffc:	f000 f87a 	bl	80010f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001000:	46c0      	nop			@ (mov r8, r8)
 8001002:	46bd      	mov	sp, r7
 8001004:	bd80      	pop	{r7, pc}

08001006 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001006:	b580      	push	{r7, lr}
 8001008:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 800100a:	46c0      	nop			@ (mov r8, r8)
 800100c:	46bd      	mov	sp, r7
 800100e:	bd80      	pop	{r7, pc}

08001010 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001010:	480d      	ldr	r0, [pc, #52]	@ (8001048 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001012:	4685      	mov	sp, r0
  
  /* Call the clock system initialization function.*/
  bl  SystemInit
 8001014:	f7ff fff7 	bl	8001006 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001018:	480c      	ldr	r0, [pc, #48]	@ (800104c <LoopForever+0x6>)
  ldr r1, =_edata
 800101a:	490d      	ldr	r1, [pc, #52]	@ (8001050 <LoopForever+0xa>)
  ldr r2, =_sidata
 800101c:	4a0d      	ldr	r2, [pc, #52]	@ (8001054 <LoopForever+0xe>)
  movs r3, #0
 800101e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001020:	e002      	b.n	8001028 <LoopCopyDataInit>

08001022 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001022:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001024:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001026:	3304      	adds	r3, #4

08001028 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001028:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800102a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800102c:	d3f9      	bcc.n	8001022 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800102e:	4a0a      	ldr	r2, [pc, #40]	@ (8001058 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001030:	4c0a      	ldr	r4, [pc, #40]	@ (800105c <LoopForever+0x16>)
  movs r3, #0
 8001032:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001034:	e001      	b.n	800103a <LoopFillZerobss>

08001036 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001036:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001038:	3204      	adds	r2, #4

0800103a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800103a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800103c:	d3fb      	bcc.n	8001036 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800103e:	f001 fcaf 	bl	80029a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001042:	f7ff fe25 	bl	8000c90 <main>

08001046 <LoopForever>:

LoopForever:
    b LoopForever
 8001046:	e7fe      	b.n	8001046 <LoopForever>
  ldr   r0, =_estack
 8001048:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 800104c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001050:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8001054:	08002ab4 	.word	0x08002ab4
  ldr r2, =_sbss
 8001058:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 800105c:	20000098 	.word	0x20000098

08001060 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001060:	e7fe      	b.n	8001060 <ADC1_COMP_IRQHandler>
	...

08001064 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001068:	4b07      	ldr	r3, [pc, #28]	@ (8001088 <HAL_Init+0x24>)
 800106a:	681a      	ldr	r2, [r3, #0]
 800106c:	4b06      	ldr	r3, [pc, #24]	@ (8001088 <HAL_Init+0x24>)
 800106e:	2110      	movs	r1, #16
 8001070:	430a      	orrs	r2, r1
 8001072:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8001074:	2000      	movs	r0, #0
 8001076:	f000 f809 	bl	800108c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800107a:	f7ff ff39 	bl	8000ef0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800107e:	2300      	movs	r3, #0
}
 8001080:	0018      	movs	r0, r3
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}
 8001086:	46c0      	nop			@ (mov r8, r8)
 8001088:	40022000 	.word	0x40022000

0800108c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800108c:	b590      	push	{r4, r7, lr}
 800108e:	b083      	sub	sp, #12
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001094:	4b14      	ldr	r3, [pc, #80]	@ (80010e8 <HAL_InitTick+0x5c>)
 8001096:	681c      	ldr	r4, [r3, #0]
 8001098:	4b14      	ldr	r3, [pc, #80]	@ (80010ec <HAL_InitTick+0x60>)
 800109a:	781b      	ldrb	r3, [r3, #0]
 800109c:	0019      	movs	r1, r3
 800109e:	23fa      	movs	r3, #250	@ 0xfa
 80010a0:	0098      	lsls	r0, r3, #2
 80010a2:	f7ff f831 	bl	8000108 <__udivsi3>
 80010a6:	0003      	movs	r3, r0
 80010a8:	0019      	movs	r1, r3
 80010aa:	0020      	movs	r0, r4
 80010ac:	f7ff f82c 	bl	8000108 <__udivsi3>
 80010b0:	0003      	movs	r3, r0
 80010b2:	0018      	movs	r0, r3
 80010b4:	f000 f905 	bl	80012c2 <HAL_SYSTICK_Config>
 80010b8:	1e03      	subs	r3, r0, #0
 80010ba:	d001      	beq.n	80010c0 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80010bc:	2301      	movs	r3, #1
 80010be:	e00f      	b.n	80010e0 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	2b03      	cmp	r3, #3
 80010c4:	d80b      	bhi.n	80010de <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80010c6:	6879      	ldr	r1, [r7, #4]
 80010c8:	2301      	movs	r3, #1
 80010ca:	425b      	negs	r3, r3
 80010cc:	2200      	movs	r2, #0
 80010ce:	0018      	movs	r0, r3
 80010d0:	f000 f8e2 	bl	8001298 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80010d4:	4b06      	ldr	r3, [pc, #24]	@ (80010f0 <HAL_InitTick+0x64>)
 80010d6:	687a      	ldr	r2, [r7, #4]
 80010d8:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80010da:	2300      	movs	r3, #0
 80010dc:	e000      	b.n	80010e0 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80010de:	2301      	movs	r3, #1
}
 80010e0:	0018      	movs	r0, r3
 80010e2:	46bd      	mov	sp, r7
 80010e4:	b003      	add	sp, #12
 80010e6:	bd90      	pop	{r4, r7, pc}
 80010e8:	20000004 	.word	0x20000004
 80010ec:	2000000c 	.word	0x2000000c
 80010f0:	20000008 	.word	0x20000008

080010f4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80010f8:	4b05      	ldr	r3, [pc, #20]	@ (8001110 <HAL_IncTick+0x1c>)
 80010fa:	781b      	ldrb	r3, [r3, #0]
 80010fc:	001a      	movs	r2, r3
 80010fe:	4b05      	ldr	r3, [pc, #20]	@ (8001114 <HAL_IncTick+0x20>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	18d2      	adds	r2, r2, r3
 8001104:	4b03      	ldr	r3, [pc, #12]	@ (8001114 <HAL_IncTick+0x20>)
 8001106:	601a      	str	r2, [r3, #0]
}
 8001108:	46c0      	nop			@ (mov r8, r8)
 800110a:	46bd      	mov	sp, r7
 800110c:	bd80      	pop	{r7, pc}
 800110e:	46c0      	nop			@ (mov r8, r8)
 8001110:	2000000c 	.word	0x2000000c
 8001114:	20000094 	.word	0x20000094

08001118 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	af00      	add	r7, sp, #0
  return uwTick;
 800111c:	4b02      	ldr	r3, [pc, #8]	@ (8001128 <HAL_GetTick+0x10>)
 800111e:	681b      	ldr	r3, [r3, #0]
}
 8001120:	0018      	movs	r0, r3
 8001122:	46bd      	mov	sp, r7
 8001124:	bd80      	pop	{r7, pc}
 8001126:	46c0      	nop			@ (mov r8, r8)
 8001128:	20000094 	.word	0x20000094

0800112c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b084      	sub	sp, #16
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001134:	f7ff fff0 	bl	8001118 <HAL_GetTick>
 8001138:	0003      	movs	r3, r0
 800113a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	3301      	adds	r3, #1
 8001144:	d005      	beq.n	8001152 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001146:	4b0a      	ldr	r3, [pc, #40]	@ (8001170 <HAL_Delay+0x44>)
 8001148:	781b      	ldrb	r3, [r3, #0]
 800114a:	001a      	movs	r2, r3
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	189b      	adds	r3, r3, r2
 8001150:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001152:	46c0      	nop			@ (mov r8, r8)
 8001154:	f7ff ffe0 	bl	8001118 <HAL_GetTick>
 8001158:	0002      	movs	r2, r0
 800115a:	68bb      	ldr	r3, [r7, #8]
 800115c:	1ad3      	subs	r3, r2, r3
 800115e:	68fa      	ldr	r2, [r7, #12]
 8001160:	429a      	cmp	r2, r3
 8001162:	d8f7      	bhi.n	8001154 <HAL_Delay+0x28>
  {
  }
}
 8001164:	46c0      	nop			@ (mov r8, r8)
 8001166:	46c0      	nop			@ (mov r8, r8)
 8001168:	46bd      	mov	sp, r7
 800116a:	b004      	add	sp, #16
 800116c:	bd80      	pop	{r7, pc}
 800116e:	46c0      	nop			@ (mov r8, r8)
 8001170:	2000000c 	.word	0x2000000c

08001174 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001174:	b590      	push	{r4, r7, lr}
 8001176:	b083      	sub	sp, #12
 8001178:	af00      	add	r7, sp, #0
 800117a:	0002      	movs	r2, r0
 800117c:	6039      	str	r1, [r7, #0]
 800117e:	1dfb      	adds	r3, r7, #7
 8001180:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001182:	1dfb      	adds	r3, r7, #7
 8001184:	781b      	ldrb	r3, [r3, #0]
 8001186:	2b7f      	cmp	r3, #127	@ 0x7f
 8001188:	d828      	bhi.n	80011dc <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800118a:	4a2f      	ldr	r2, [pc, #188]	@ (8001248 <__NVIC_SetPriority+0xd4>)
 800118c:	1dfb      	adds	r3, r7, #7
 800118e:	781b      	ldrb	r3, [r3, #0]
 8001190:	b25b      	sxtb	r3, r3
 8001192:	089b      	lsrs	r3, r3, #2
 8001194:	33c0      	adds	r3, #192	@ 0xc0
 8001196:	009b      	lsls	r3, r3, #2
 8001198:	589b      	ldr	r3, [r3, r2]
 800119a:	1dfa      	adds	r2, r7, #7
 800119c:	7812      	ldrb	r2, [r2, #0]
 800119e:	0011      	movs	r1, r2
 80011a0:	2203      	movs	r2, #3
 80011a2:	400a      	ands	r2, r1
 80011a4:	00d2      	lsls	r2, r2, #3
 80011a6:	21ff      	movs	r1, #255	@ 0xff
 80011a8:	4091      	lsls	r1, r2
 80011aa:	000a      	movs	r2, r1
 80011ac:	43d2      	mvns	r2, r2
 80011ae:	401a      	ands	r2, r3
 80011b0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80011b2:	683b      	ldr	r3, [r7, #0]
 80011b4:	019b      	lsls	r3, r3, #6
 80011b6:	22ff      	movs	r2, #255	@ 0xff
 80011b8:	401a      	ands	r2, r3
 80011ba:	1dfb      	adds	r3, r7, #7
 80011bc:	781b      	ldrb	r3, [r3, #0]
 80011be:	0018      	movs	r0, r3
 80011c0:	2303      	movs	r3, #3
 80011c2:	4003      	ands	r3, r0
 80011c4:	00db      	lsls	r3, r3, #3
 80011c6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80011c8:	481f      	ldr	r0, [pc, #124]	@ (8001248 <__NVIC_SetPriority+0xd4>)
 80011ca:	1dfb      	adds	r3, r7, #7
 80011cc:	781b      	ldrb	r3, [r3, #0]
 80011ce:	b25b      	sxtb	r3, r3
 80011d0:	089b      	lsrs	r3, r3, #2
 80011d2:	430a      	orrs	r2, r1
 80011d4:	33c0      	adds	r3, #192	@ 0xc0
 80011d6:	009b      	lsls	r3, r3, #2
 80011d8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80011da:	e031      	b.n	8001240 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80011dc:	4a1b      	ldr	r2, [pc, #108]	@ (800124c <__NVIC_SetPriority+0xd8>)
 80011de:	1dfb      	adds	r3, r7, #7
 80011e0:	781b      	ldrb	r3, [r3, #0]
 80011e2:	0019      	movs	r1, r3
 80011e4:	230f      	movs	r3, #15
 80011e6:	400b      	ands	r3, r1
 80011e8:	3b08      	subs	r3, #8
 80011ea:	089b      	lsrs	r3, r3, #2
 80011ec:	3306      	adds	r3, #6
 80011ee:	009b      	lsls	r3, r3, #2
 80011f0:	18d3      	adds	r3, r2, r3
 80011f2:	3304      	adds	r3, #4
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	1dfa      	adds	r2, r7, #7
 80011f8:	7812      	ldrb	r2, [r2, #0]
 80011fa:	0011      	movs	r1, r2
 80011fc:	2203      	movs	r2, #3
 80011fe:	400a      	ands	r2, r1
 8001200:	00d2      	lsls	r2, r2, #3
 8001202:	21ff      	movs	r1, #255	@ 0xff
 8001204:	4091      	lsls	r1, r2
 8001206:	000a      	movs	r2, r1
 8001208:	43d2      	mvns	r2, r2
 800120a:	401a      	ands	r2, r3
 800120c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800120e:	683b      	ldr	r3, [r7, #0]
 8001210:	019b      	lsls	r3, r3, #6
 8001212:	22ff      	movs	r2, #255	@ 0xff
 8001214:	401a      	ands	r2, r3
 8001216:	1dfb      	adds	r3, r7, #7
 8001218:	781b      	ldrb	r3, [r3, #0]
 800121a:	0018      	movs	r0, r3
 800121c:	2303      	movs	r3, #3
 800121e:	4003      	ands	r3, r0
 8001220:	00db      	lsls	r3, r3, #3
 8001222:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001224:	4809      	ldr	r0, [pc, #36]	@ (800124c <__NVIC_SetPriority+0xd8>)
 8001226:	1dfb      	adds	r3, r7, #7
 8001228:	781b      	ldrb	r3, [r3, #0]
 800122a:	001c      	movs	r4, r3
 800122c:	230f      	movs	r3, #15
 800122e:	4023      	ands	r3, r4
 8001230:	3b08      	subs	r3, #8
 8001232:	089b      	lsrs	r3, r3, #2
 8001234:	430a      	orrs	r2, r1
 8001236:	3306      	adds	r3, #6
 8001238:	009b      	lsls	r3, r3, #2
 800123a:	18c3      	adds	r3, r0, r3
 800123c:	3304      	adds	r3, #4
 800123e:	601a      	str	r2, [r3, #0]
}
 8001240:	46c0      	nop			@ (mov r8, r8)
 8001242:	46bd      	mov	sp, r7
 8001244:	b003      	add	sp, #12
 8001246:	bd90      	pop	{r4, r7, pc}
 8001248:	e000e100 	.word	0xe000e100
 800124c:	e000ed00 	.word	0xe000ed00

08001250 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b082      	sub	sp, #8
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	1e5a      	subs	r2, r3, #1
 800125c:	2380      	movs	r3, #128	@ 0x80
 800125e:	045b      	lsls	r3, r3, #17
 8001260:	429a      	cmp	r2, r3
 8001262:	d301      	bcc.n	8001268 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001264:	2301      	movs	r3, #1
 8001266:	e010      	b.n	800128a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001268:	4b0a      	ldr	r3, [pc, #40]	@ (8001294 <SysTick_Config+0x44>)
 800126a:	687a      	ldr	r2, [r7, #4]
 800126c:	3a01      	subs	r2, #1
 800126e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001270:	2301      	movs	r3, #1
 8001272:	425b      	negs	r3, r3
 8001274:	2103      	movs	r1, #3
 8001276:	0018      	movs	r0, r3
 8001278:	f7ff ff7c 	bl	8001174 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800127c:	4b05      	ldr	r3, [pc, #20]	@ (8001294 <SysTick_Config+0x44>)
 800127e:	2200      	movs	r2, #0
 8001280:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001282:	4b04      	ldr	r3, [pc, #16]	@ (8001294 <SysTick_Config+0x44>)
 8001284:	2207      	movs	r2, #7
 8001286:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001288:	2300      	movs	r3, #0
}
 800128a:	0018      	movs	r0, r3
 800128c:	46bd      	mov	sp, r7
 800128e:	b002      	add	sp, #8
 8001290:	bd80      	pop	{r7, pc}
 8001292:	46c0      	nop			@ (mov r8, r8)
 8001294:	e000e010 	.word	0xe000e010

08001298 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b084      	sub	sp, #16
 800129c:	af00      	add	r7, sp, #0
 800129e:	60b9      	str	r1, [r7, #8]
 80012a0:	607a      	str	r2, [r7, #4]
 80012a2:	210f      	movs	r1, #15
 80012a4:	187b      	adds	r3, r7, r1
 80012a6:	1c02      	adds	r2, r0, #0
 80012a8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80012aa:	68ba      	ldr	r2, [r7, #8]
 80012ac:	187b      	adds	r3, r7, r1
 80012ae:	781b      	ldrb	r3, [r3, #0]
 80012b0:	b25b      	sxtb	r3, r3
 80012b2:	0011      	movs	r1, r2
 80012b4:	0018      	movs	r0, r3
 80012b6:	f7ff ff5d 	bl	8001174 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 80012ba:	46c0      	nop			@ (mov r8, r8)
 80012bc:	46bd      	mov	sp, r7
 80012be:	b004      	add	sp, #16
 80012c0:	bd80      	pop	{r7, pc}

080012c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80012c2:	b580      	push	{r7, lr}
 80012c4:	b082      	sub	sp, #8
 80012c6:	af00      	add	r7, sp, #0
 80012c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	0018      	movs	r0, r3
 80012ce:	f7ff ffbf 	bl	8001250 <SysTick_Config>
 80012d2:	0003      	movs	r3, r0
}
 80012d4:	0018      	movs	r0, r3
 80012d6:	46bd      	mov	sp, r7
 80012d8:	b002      	add	sp, #8
 80012da:	bd80      	pop	{r7, pc}

080012dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b086      	sub	sp, #24
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
 80012e4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80012e6:	2300      	movs	r3, #0
 80012e8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80012ea:	e14f      	b.n	800158c <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80012ec:	683b      	ldr	r3, [r7, #0]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	2101      	movs	r1, #1
 80012f2:	697a      	ldr	r2, [r7, #20]
 80012f4:	4091      	lsls	r1, r2
 80012f6:	000a      	movs	r2, r1
 80012f8:	4013      	ands	r3, r2
 80012fa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d100      	bne.n	8001304 <HAL_GPIO_Init+0x28>
 8001302:	e140      	b.n	8001586 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001304:	683b      	ldr	r3, [r7, #0]
 8001306:	685b      	ldr	r3, [r3, #4]
 8001308:	2203      	movs	r2, #3
 800130a:	4013      	ands	r3, r2
 800130c:	2b01      	cmp	r3, #1
 800130e:	d005      	beq.n	800131c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001310:	683b      	ldr	r3, [r7, #0]
 8001312:	685b      	ldr	r3, [r3, #4]
 8001314:	2203      	movs	r2, #3
 8001316:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001318:	2b02      	cmp	r3, #2
 800131a:	d130      	bne.n	800137e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	689b      	ldr	r3, [r3, #8]
 8001320:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001322:	697b      	ldr	r3, [r7, #20]
 8001324:	005b      	lsls	r3, r3, #1
 8001326:	2203      	movs	r2, #3
 8001328:	409a      	lsls	r2, r3
 800132a:	0013      	movs	r3, r2
 800132c:	43da      	mvns	r2, r3
 800132e:	693b      	ldr	r3, [r7, #16]
 8001330:	4013      	ands	r3, r2
 8001332:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001334:	683b      	ldr	r3, [r7, #0]
 8001336:	68da      	ldr	r2, [r3, #12]
 8001338:	697b      	ldr	r3, [r7, #20]
 800133a:	005b      	lsls	r3, r3, #1
 800133c:	409a      	lsls	r2, r3
 800133e:	0013      	movs	r3, r2
 8001340:	693a      	ldr	r2, [r7, #16]
 8001342:	4313      	orrs	r3, r2
 8001344:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	693a      	ldr	r2, [r7, #16]
 800134a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	685b      	ldr	r3, [r3, #4]
 8001350:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001352:	2201      	movs	r2, #1
 8001354:	697b      	ldr	r3, [r7, #20]
 8001356:	409a      	lsls	r2, r3
 8001358:	0013      	movs	r3, r2
 800135a:	43da      	mvns	r2, r3
 800135c:	693b      	ldr	r3, [r7, #16]
 800135e:	4013      	ands	r3, r2
 8001360:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001362:	683b      	ldr	r3, [r7, #0]
 8001364:	685b      	ldr	r3, [r3, #4]
 8001366:	091b      	lsrs	r3, r3, #4
 8001368:	2201      	movs	r2, #1
 800136a:	401a      	ands	r2, r3
 800136c:	697b      	ldr	r3, [r7, #20]
 800136e:	409a      	lsls	r2, r3
 8001370:	0013      	movs	r3, r2
 8001372:	693a      	ldr	r2, [r7, #16]
 8001374:	4313      	orrs	r3, r2
 8001376:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	693a      	ldr	r2, [r7, #16]
 800137c:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800137e:	683b      	ldr	r3, [r7, #0]
 8001380:	685b      	ldr	r3, [r3, #4]
 8001382:	2203      	movs	r2, #3
 8001384:	4013      	ands	r3, r2
 8001386:	2b03      	cmp	r3, #3
 8001388:	d017      	beq.n	80013ba <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	68db      	ldr	r3, [r3, #12]
 800138e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001390:	697b      	ldr	r3, [r7, #20]
 8001392:	005b      	lsls	r3, r3, #1
 8001394:	2203      	movs	r2, #3
 8001396:	409a      	lsls	r2, r3
 8001398:	0013      	movs	r3, r2
 800139a:	43da      	mvns	r2, r3
 800139c:	693b      	ldr	r3, [r7, #16]
 800139e:	4013      	ands	r3, r2
 80013a0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80013a2:	683b      	ldr	r3, [r7, #0]
 80013a4:	689a      	ldr	r2, [r3, #8]
 80013a6:	697b      	ldr	r3, [r7, #20]
 80013a8:	005b      	lsls	r3, r3, #1
 80013aa:	409a      	lsls	r2, r3
 80013ac:	0013      	movs	r3, r2
 80013ae:	693a      	ldr	r2, [r7, #16]
 80013b0:	4313      	orrs	r3, r2
 80013b2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	693a      	ldr	r2, [r7, #16]
 80013b8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80013ba:	683b      	ldr	r3, [r7, #0]
 80013bc:	685b      	ldr	r3, [r3, #4]
 80013be:	2203      	movs	r2, #3
 80013c0:	4013      	ands	r3, r2
 80013c2:	2b02      	cmp	r3, #2
 80013c4:	d123      	bne.n	800140e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80013c6:	697b      	ldr	r3, [r7, #20]
 80013c8:	08da      	lsrs	r2, r3, #3
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	3208      	adds	r2, #8
 80013ce:	0092      	lsls	r2, r2, #2
 80013d0:	58d3      	ldr	r3, [r2, r3]
 80013d2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80013d4:	697b      	ldr	r3, [r7, #20]
 80013d6:	2207      	movs	r2, #7
 80013d8:	4013      	ands	r3, r2
 80013da:	009b      	lsls	r3, r3, #2
 80013dc:	220f      	movs	r2, #15
 80013de:	409a      	lsls	r2, r3
 80013e0:	0013      	movs	r3, r2
 80013e2:	43da      	mvns	r2, r3
 80013e4:	693b      	ldr	r3, [r7, #16]
 80013e6:	4013      	ands	r3, r2
 80013e8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80013ea:	683b      	ldr	r3, [r7, #0]
 80013ec:	691a      	ldr	r2, [r3, #16]
 80013ee:	697b      	ldr	r3, [r7, #20]
 80013f0:	2107      	movs	r1, #7
 80013f2:	400b      	ands	r3, r1
 80013f4:	009b      	lsls	r3, r3, #2
 80013f6:	409a      	lsls	r2, r3
 80013f8:	0013      	movs	r3, r2
 80013fa:	693a      	ldr	r2, [r7, #16]
 80013fc:	4313      	orrs	r3, r2
 80013fe:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001400:	697b      	ldr	r3, [r7, #20]
 8001402:	08da      	lsrs	r2, r3, #3
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	3208      	adds	r2, #8
 8001408:	0092      	lsls	r2, r2, #2
 800140a:	6939      	ldr	r1, [r7, #16]
 800140c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001414:	697b      	ldr	r3, [r7, #20]
 8001416:	005b      	lsls	r3, r3, #1
 8001418:	2203      	movs	r2, #3
 800141a:	409a      	lsls	r2, r3
 800141c:	0013      	movs	r3, r2
 800141e:	43da      	mvns	r2, r3
 8001420:	693b      	ldr	r3, [r7, #16]
 8001422:	4013      	ands	r3, r2
 8001424:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001426:	683b      	ldr	r3, [r7, #0]
 8001428:	685b      	ldr	r3, [r3, #4]
 800142a:	2203      	movs	r2, #3
 800142c:	401a      	ands	r2, r3
 800142e:	697b      	ldr	r3, [r7, #20]
 8001430:	005b      	lsls	r3, r3, #1
 8001432:	409a      	lsls	r2, r3
 8001434:	0013      	movs	r3, r2
 8001436:	693a      	ldr	r2, [r7, #16]
 8001438:	4313      	orrs	r3, r2
 800143a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	693a      	ldr	r2, [r7, #16]
 8001440:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001442:	683b      	ldr	r3, [r7, #0]
 8001444:	685a      	ldr	r2, [r3, #4]
 8001446:	23c0      	movs	r3, #192	@ 0xc0
 8001448:	029b      	lsls	r3, r3, #10
 800144a:	4013      	ands	r3, r2
 800144c:	d100      	bne.n	8001450 <HAL_GPIO_Init+0x174>
 800144e:	e09a      	b.n	8001586 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001450:	4b54      	ldr	r3, [pc, #336]	@ (80015a4 <HAL_GPIO_Init+0x2c8>)
 8001452:	699a      	ldr	r2, [r3, #24]
 8001454:	4b53      	ldr	r3, [pc, #332]	@ (80015a4 <HAL_GPIO_Init+0x2c8>)
 8001456:	2101      	movs	r1, #1
 8001458:	430a      	orrs	r2, r1
 800145a:	619a      	str	r2, [r3, #24]
 800145c:	4b51      	ldr	r3, [pc, #324]	@ (80015a4 <HAL_GPIO_Init+0x2c8>)
 800145e:	699b      	ldr	r3, [r3, #24]
 8001460:	2201      	movs	r2, #1
 8001462:	4013      	ands	r3, r2
 8001464:	60bb      	str	r3, [r7, #8]
 8001466:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001468:	4a4f      	ldr	r2, [pc, #316]	@ (80015a8 <HAL_GPIO_Init+0x2cc>)
 800146a:	697b      	ldr	r3, [r7, #20]
 800146c:	089b      	lsrs	r3, r3, #2
 800146e:	3302      	adds	r3, #2
 8001470:	009b      	lsls	r3, r3, #2
 8001472:	589b      	ldr	r3, [r3, r2]
 8001474:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001476:	697b      	ldr	r3, [r7, #20]
 8001478:	2203      	movs	r2, #3
 800147a:	4013      	ands	r3, r2
 800147c:	009b      	lsls	r3, r3, #2
 800147e:	220f      	movs	r2, #15
 8001480:	409a      	lsls	r2, r3
 8001482:	0013      	movs	r3, r2
 8001484:	43da      	mvns	r2, r3
 8001486:	693b      	ldr	r3, [r7, #16]
 8001488:	4013      	ands	r3, r2
 800148a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800148c:	687a      	ldr	r2, [r7, #4]
 800148e:	2390      	movs	r3, #144	@ 0x90
 8001490:	05db      	lsls	r3, r3, #23
 8001492:	429a      	cmp	r2, r3
 8001494:	d013      	beq.n	80014be <HAL_GPIO_Init+0x1e2>
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	4a44      	ldr	r2, [pc, #272]	@ (80015ac <HAL_GPIO_Init+0x2d0>)
 800149a:	4293      	cmp	r3, r2
 800149c:	d00d      	beq.n	80014ba <HAL_GPIO_Init+0x1de>
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	4a43      	ldr	r2, [pc, #268]	@ (80015b0 <HAL_GPIO_Init+0x2d4>)
 80014a2:	4293      	cmp	r3, r2
 80014a4:	d007      	beq.n	80014b6 <HAL_GPIO_Init+0x1da>
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	4a42      	ldr	r2, [pc, #264]	@ (80015b4 <HAL_GPIO_Init+0x2d8>)
 80014aa:	4293      	cmp	r3, r2
 80014ac:	d101      	bne.n	80014b2 <HAL_GPIO_Init+0x1d6>
 80014ae:	2303      	movs	r3, #3
 80014b0:	e006      	b.n	80014c0 <HAL_GPIO_Init+0x1e4>
 80014b2:	2305      	movs	r3, #5
 80014b4:	e004      	b.n	80014c0 <HAL_GPIO_Init+0x1e4>
 80014b6:	2302      	movs	r3, #2
 80014b8:	e002      	b.n	80014c0 <HAL_GPIO_Init+0x1e4>
 80014ba:	2301      	movs	r3, #1
 80014bc:	e000      	b.n	80014c0 <HAL_GPIO_Init+0x1e4>
 80014be:	2300      	movs	r3, #0
 80014c0:	697a      	ldr	r2, [r7, #20]
 80014c2:	2103      	movs	r1, #3
 80014c4:	400a      	ands	r2, r1
 80014c6:	0092      	lsls	r2, r2, #2
 80014c8:	4093      	lsls	r3, r2
 80014ca:	693a      	ldr	r2, [r7, #16]
 80014cc:	4313      	orrs	r3, r2
 80014ce:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80014d0:	4935      	ldr	r1, [pc, #212]	@ (80015a8 <HAL_GPIO_Init+0x2cc>)
 80014d2:	697b      	ldr	r3, [r7, #20]
 80014d4:	089b      	lsrs	r3, r3, #2
 80014d6:	3302      	adds	r3, #2
 80014d8:	009b      	lsls	r3, r3, #2
 80014da:	693a      	ldr	r2, [r7, #16]
 80014dc:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80014de:	4b36      	ldr	r3, [pc, #216]	@ (80015b8 <HAL_GPIO_Init+0x2dc>)
 80014e0:	689b      	ldr	r3, [r3, #8]
 80014e2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	43da      	mvns	r2, r3
 80014e8:	693b      	ldr	r3, [r7, #16]
 80014ea:	4013      	ands	r3, r2
 80014ec:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80014ee:	683b      	ldr	r3, [r7, #0]
 80014f0:	685a      	ldr	r2, [r3, #4]
 80014f2:	2380      	movs	r3, #128	@ 0x80
 80014f4:	035b      	lsls	r3, r3, #13
 80014f6:	4013      	ands	r3, r2
 80014f8:	d003      	beq.n	8001502 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 80014fa:	693a      	ldr	r2, [r7, #16]
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	4313      	orrs	r3, r2
 8001500:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001502:	4b2d      	ldr	r3, [pc, #180]	@ (80015b8 <HAL_GPIO_Init+0x2dc>)
 8001504:	693a      	ldr	r2, [r7, #16]
 8001506:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001508:	4b2b      	ldr	r3, [pc, #172]	@ (80015b8 <HAL_GPIO_Init+0x2dc>)
 800150a:	68db      	ldr	r3, [r3, #12]
 800150c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	43da      	mvns	r2, r3
 8001512:	693b      	ldr	r3, [r7, #16]
 8001514:	4013      	ands	r3, r2
 8001516:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001518:	683b      	ldr	r3, [r7, #0]
 800151a:	685a      	ldr	r2, [r3, #4]
 800151c:	2380      	movs	r3, #128	@ 0x80
 800151e:	039b      	lsls	r3, r3, #14
 8001520:	4013      	ands	r3, r2
 8001522:	d003      	beq.n	800152c <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8001524:	693a      	ldr	r2, [r7, #16]
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	4313      	orrs	r3, r2
 800152a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800152c:	4b22      	ldr	r3, [pc, #136]	@ (80015b8 <HAL_GPIO_Init+0x2dc>)
 800152e:	693a      	ldr	r2, [r7, #16]
 8001530:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8001532:	4b21      	ldr	r3, [pc, #132]	@ (80015b8 <HAL_GPIO_Init+0x2dc>)
 8001534:	685b      	ldr	r3, [r3, #4]
 8001536:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	43da      	mvns	r2, r3
 800153c:	693b      	ldr	r3, [r7, #16]
 800153e:	4013      	ands	r3, r2
 8001540:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001542:	683b      	ldr	r3, [r7, #0]
 8001544:	685a      	ldr	r2, [r3, #4]
 8001546:	2380      	movs	r3, #128	@ 0x80
 8001548:	029b      	lsls	r3, r3, #10
 800154a:	4013      	ands	r3, r2
 800154c:	d003      	beq.n	8001556 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 800154e:	693a      	ldr	r2, [r7, #16]
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	4313      	orrs	r3, r2
 8001554:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001556:	4b18      	ldr	r3, [pc, #96]	@ (80015b8 <HAL_GPIO_Init+0x2dc>)
 8001558:	693a      	ldr	r2, [r7, #16]
 800155a:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 800155c:	4b16      	ldr	r3, [pc, #88]	@ (80015b8 <HAL_GPIO_Init+0x2dc>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	43da      	mvns	r2, r3
 8001566:	693b      	ldr	r3, [r7, #16]
 8001568:	4013      	ands	r3, r2
 800156a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800156c:	683b      	ldr	r3, [r7, #0]
 800156e:	685a      	ldr	r2, [r3, #4]
 8001570:	2380      	movs	r3, #128	@ 0x80
 8001572:	025b      	lsls	r3, r3, #9
 8001574:	4013      	ands	r3, r2
 8001576:	d003      	beq.n	8001580 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8001578:	693a      	ldr	r2, [r7, #16]
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	4313      	orrs	r3, r2
 800157e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001580:	4b0d      	ldr	r3, [pc, #52]	@ (80015b8 <HAL_GPIO_Init+0x2dc>)
 8001582:	693a      	ldr	r2, [r7, #16]
 8001584:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001586:	697b      	ldr	r3, [r7, #20]
 8001588:	3301      	adds	r3, #1
 800158a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800158c:	683b      	ldr	r3, [r7, #0]
 800158e:	681a      	ldr	r2, [r3, #0]
 8001590:	697b      	ldr	r3, [r7, #20]
 8001592:	40da      	lsrs	r2, r3
 8001594:	1e13      	subs	r3, r2, #0
 8001596:	d000      	beq.n	800159a <HAL_GPIO_Init+0x2be>
 8001598:	e6a8      	b.n	80012ec <HAL_GPIO_Init+0x10>
  } 
}
 800159a:	46c0      	nop			@ (mov r8, r8)
 800159c:	46c0      	nop			@ (mov r8, r8)
 800159e:	46bd      	mov	sp, r7
 80015a0:	b006      	add	sp, #24
 80015a2:	bd80      	pop	{r7, pc}
 80015a4:	40021000 	.word	0x40021000
 80015a8:	40010000 	.word	0x40010000
 80015ac:	48000400 	.word	0x48000400
 80015b0:	48000800 	.word	0x48000800
 80015b4:	48000c00 	.word	0x48000c00
 80015b8:	40010400 	.word	0x40010400

080015bc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b082      	sub	sp, #8
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d101      	bne.n	80015ce <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80015ca:	2301      	movs	r3, #1
 80015cc:	e08f      	b.n	80016ee <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	2241      	movs	r2, #65	@ 0x41
 80015d2:	5c9b      	ldrb	r3, [r3, r2]
 80015d4:	b2db      	uxtb	r3, r3
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d107      	bne.n	80015ea <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	2240      	movs	r2, #64	@ 0x40
 80015de:	2100      	movs	r1, #0
 80015e0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	0018      	movs	r0, r3
 80015e6:	f7ff fca7 	bl	8000f38 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	2241      	movs	r2, #65	@ 0x41
 80015ee:	2124      	movs	r1, #36	@ 0x24
 80015f0:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	681a      	ldr	r2, [r3, #0]
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	2101      	movs	r1, #1
 80015fe:	438a      	bics	r2, r1
 8001600:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	685a      	ldr	r2, [r3, #4]
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	493b      	ldr	r1, [pc, #236]	@ (80016f8 <HAL_I2C_Init+0x13c>)
 800160c:	400a      	ands	r2, r1
 800160e:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	689a      	ldr	r2, [r3, #8]
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	4938      	ldr	r1, [pc, #224]	@ (80016fc <HAL_I2C_Init+0x140>)
 800161c:	400a      	ands	r2, r1
 800161e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	68db      	ldr	r3, [r3, #12]
 8001624:	2b01      	cmp	r3, #1
 8001626:	d108      	bne.n	800163a <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	689a      	ldr	r2, [r3, #8]
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	2180      	movs	r1, #128	@ 0x80
 8001632:	0209      	lsls	r1, r1, #8
 8001634:	430a      	orrs	r2, r1
 8001636:	609a      	str	r2, [r3, #8]
 8001638:	e007      	b.n	800164a <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	689a      	ldr	r2, [r3, #8]
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	2184      	movs	r1, #132	@ 0x84
 8001644:	0209      	lsls	r1, r1, #8
 8001646:	430a      	orrs	r2, r1
 8001648:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	68db      	ldr	r3, [r3, #12]
 800164e:	2b02      	cmp	r3, #2
 8001650:	d109      	bne.n	8001666 <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	685a      	ldr	r2, [r3, #4]
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	2180      	movs	r1, #128	@ 0x80
 800165e:	0109      	lsls	r1, r1, #4
 8001660:	430a      	orrs	r2, r1
 8001662:	605a      	str	r2, [r3, #4]
 8001664:	e007      	b.n	8001676 <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	685a      	ldr	r2, [r3, #4]
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	4923      	ldr	r1, [pc, #140]	@ (8001700 <HAL_I2C_Init+0x144>)
 8001672:	400a      	ands	r2, r1
 8001674:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	685a      	ldr	r2, [r3, #4]
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	4920      	ldr	r1, [pc, #128]	@ (8001704 <HAL_I2C_Init+0x148>)
 8001682:	430a      	orrs	r2, r1
 8001684:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	68da      	ldr	r2, [r3, #12]
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	491a      	ldr	r1, [pc, #104]	@ (80016fc <HAL_I2C_Init+0x140>)
 8001692:	400a      	ands	r2, r1
 8001694:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	691a      	ldr	r2, [r3, #16]
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	695b      	ldr	r3, [r3, #20]
 800169e:	431a      	orrs	r2, r3
 80016a0:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	699b      	ldr	r3, [r3, #24]
 80016a6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	430a      	orrs	r2, r1
 80016ae:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	69d9      	ldr	r1, [r3, #28]
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	6a1a      	ldr	r2, [r3, #32]
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	430a      	orrs	r2, r1
 80016be:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	681a      	ldr	r2, [r3, #0]
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	2101      	movs	r1, #1
 80016cc:	430a      	orrs	r2, r1
 80016ce:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	2200      	movs	r2, #0
 80016d4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	2241      	movs	r2, #65	@ 0x41
 80016da:	2120      	movs	r1, #32
 80016dc:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	2200      	movs	r2, #0
 80016e2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	2242      	movs	r2, #66	@ 0x42
 80016e8:	2100      	movs	r1, #0
 80016ea:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80016ec:	2300      	movs	r3, #0
}
 80016ee:	0018      	movs	r0, r3
 80016f0:	46bd      	mov	sp, r7
 80016f2:	b002      	add	sp, #8
 80016f4:	bd80      	pop	{r7, pc}
 80016f6:	46c0      	nop			@ (mov r8, r8)
 80016f8:	f0ffffff 	.word	0xf0ffffff
 80016fc:	ffff7fff 	.word	0xffff7fff
 8001700:	fffff7ff 	.word	0xfffff7ff
 8001704:	02008000 	.word	0x02008000

08001708 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8001708:	b590      	push	{r4, r7, lr}
 800170a:	b089      	sub	sp, #36	@ 0x24
 800170c:	af02      	add	r7, sp, #8
 800170e:	60f8      	str	r0, [r7, #12]
 8001710:	0008      	movs	r0, r1
 8001712:	607a      	str	r2, [r7, #4]
 8001714:	0019      	movs	r1, r3
 8001716:	230a      	movs	r3, #10
 8001718:	18fb      	adds	r3, r7, r3
 800171a:	1c02      	adds	r2, r0, #0
 800171c:	801a      	strh	r2, [r3, #0]
 800171e:	2308      	movs	r3, #8
 8001720:	18fb      	adds	r3, r7, r3
 8001722:	1c0a      	adds	r2, r1, #0
 8001724:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	2241      	movs	r2, #65	@ 0x41
 800172a:	5c9b      	ldrb	r3, [r3, r2]
 800172c:	b2db      	uxtb	r3, r3
 800172e:	2b20      	cmp	r3, #32
 8001730:	d000      	beq.n	8001734 <HAL_I2C_Master_Transmit+0x2c>
 8001732:	e10a      	b.n	800194a <HAL_I2C_Master_Transmit+0x242>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	2240      	movs	r2, #64	@ 0x40
 8001738:	5c9b      	ldrb	r3, [r3, r2]
 800173a:	2b01      	cmp	r3, #1
 800173c:	d101      	bne.n	8001742 <HAL_I2C_Master_Transmit+0x3a>
 800173e:	2302      	movs	r3, #2
 8001740:	e104      	b.n	800194c <HAL_I2C_Master_Transmit+0x244>
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	2240      	movs	r2, #64	@ 0x40
 8001746:	2101      	movs	r1, #1
 8001748:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800174a:	f7ff fce5 	bl	8001118 <HAL_GetTick>
 800174e:	0003      	movs	r3, r0
 8001750:	613b      	str	r3, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001752:	2380      	movs	r3, #128	@ 0x80
 8001754:	0219      	lsls	r1, r3, #8
 8001756:	68f8      	ldr	r0, [r7, #12]
 8001758:	693b      	ldr	r3, [r7, #16]
 800175a:	9300      	str	r3, [sp, #0]
 800175c:	2319      	movs	r3, #25
 800175e:	2201      	movs	r2, #1
 8001760:	f000 fa26 	bl	8001bb0 <I2C_WaitOnFlagUntilTimeout>
 8001764:	1e03      	subs	r3, r0, #0
 8001766:	d001      	beq.n	800176c <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8001768:	2301      	movs	r3, #1
 800176a:	e0ef      	b.n	800194c <HAL_I2C_Master_Transmit+0x244>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	2241      	movs	r2, #65	@ 0x41
 8001770:	2121      	movs	r1, #33	@ 0x21
 8001772:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	2242      	movs	r2, #66	@ 0x42
 8001778:	2110      	movs	r1, #16
 800177a:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	2200      	movs	r2, #0
 8001780:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	687a      	ldr	r2, [r7, #4]
 8001786:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	2208      	movs	r2, #8
 800178c:	18ba      	adds	r2, r7, r2
 800178e:	8812      	ldrh	r2, [r2, #0]
 8001790:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	2200      	movs	r2, #0
 8001796:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800179c:	b29b      	uxth	r3, r3
 800179e:	2bff      	cmp	r3, #255	@ 0xff
 80017a0:	d906      	bls.n	80017b0 <HAL_I2C_Master_Transmit+0xa8>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	22ff      	movs	r2, #255	@ 0xff
 80017a6:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 80017a8:	2380      	movs	r3, #128	@ 0x80
 80017aa:	045b      	lsls	r3, r3, #17
 80017ac:	617b      	str	r3, [r7, #20]
 80017ae:	e007      	b.n	80017c0 <HAL_I2C_Master_Transmit+0xb8>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80017b4:	b29a      	uxth	r2, r3
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 80017ba:	2380      	movs	r3, #128	@ 0x80
 80017bc:	049b      	lsls	r3, r3, #18
 80017be:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d027      	beq.n	8001818 <HAL_I2C_Master_Transmit+0x110>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017cc:	781a      	ldrb	r2, [r3, #0]
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017d8:	1c5a      	adds	r2, r3, #1
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80017e2:	b29b      	uxth	r3, r3
 80017e4:	3b01      	subs	r3, #1
 80017e6:	b29a      	uxth	r2, r3
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80017f0:	3b01      	subs	r3, #1
 80017f2:	b29a      	uxth	r2, r3
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80017fc:	b2db      	uxtb	r3, r3
 80017fe:	3301      	adds	r3, #1
 8001800:	b2da      	uxtb	r2, r3
 8001802:	697c      	ldr	r4, [r7, #20]
 8001804:	230a      	movs	r3, #10
 8001806:	18fb      	adds	r3, r7, r3
 8001808:	8819      	ldrh	r1, [r3, #0]
 800180a:	68f8      	ldr	r0, [r7, #12]
 800180c:	4b51      	ldr	r3, [pc, #324]	@ (8001954 <HAL_I2C_Master_Transmit+0x24c>)
 800180e:	9300      	str	r3, [sp, #0]
 8001810:	0023      	movs	r3, r4
 8001812:	f000 fc45 	bl	80020a0 <I2C_TransferConfig>
 8001816:	e06f      	b.n	80018f8 <HAL_I2C_Master_Transmit+0x1f0>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800181c:	b2da      	uxtb	r2, r3
 800181e:	697c      	ldr	r4, [r7, #20]
 8001820:	230a      	movs	r3, #10
 8001822:	18fb      	adds	r3, r7, r3
 8001824:	8819      	ldrh	r1, [r3, #0]
 8001826:	68f8      	ldr	r0, [r7, #12]
 8001828:	4b4a      	ldr	r3, [pc, #296]	@ (8001954 <HAL_I2C_Master_Transmit+0x24c>)
 800182a:	9300      	str	r3, [sp, #0]
 800182c:	0023      	movs	r3, r4
 800182e:	f000 fc37 	bl	80020a0 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8001832:	e061      	b.n	80018f8 <HAL_I2C_Master_Transmit+0x1f0>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001834:	693a      	ldr	r2, [r7, #16]
 8001836:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	0018      	movs	r0, r3
 800183c:	f000 fa10 	bl	8001c60 <I2C_WaitOnTXISFlagUntilTimeout>
 8001840:	1e03      	subs	r3, r0, #0
 8001842:	d001      	beq.n	8001848 <HAL_I2C_Master_Transmit+0x140>
      {
        return HAL_ERROR;
 8001844:	2301      	movs	r3, #1
 8001846:	e081      	b.n	800194c <HAL_I2C_Master_Transmit+0x244>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800184c:	781a      	ldrb	r2, [r3, #0]
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001858:	1c5a      	adds	r2, r3, #1
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001862:	b29b      	uxth	r3, r3
 8001864:	3b01      	subs	r3, #1
 8001866:	b29a      	uxth	r2, r3
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001870:	3b01      	subs	r3, #1
 8001872:	b29a      	uxth	r2, r3
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800187c:	b29b      	uxth	r3, r3
 800187e:	2b00      	cmp	r3, #0
 8001880:	d03a      	beq.n	80018f8 <HAL_I2C_Master_Transmit+0x1f0>
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001886:	2b00      	cmp	r3, #0
 8001888:	d136      	bne.n	80018f8 <HAL_I2C_Master_Transmit+0x1f0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800188a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800188c:	68f8      	ldr	r0, [r7, #12]
 800188e:	693b      	ldr	r3, [r7, #16]
 8001890:	9300      	str	r3, [sp, #0]
 8001892:	0013      	movs	r3, r2
 8001894:	2200      	movs	r2, #0
 8001896:	2180      	movs	r1, #128	@ 0x80
 8001898:	f000 f98a 	bl	8001bb0 <I2C_WaitOnFlagUntilTimeout>
 800189c:	1e03      	subs	r3, r0, #0
 800189e:	d001      	beq.n	80018a4 <HAL_I2C_Master_Transmit+0x19c>
        {
          return HAL_ERROR;
 80018a0:	2301      	movs	r3, #1
 80018a2:	e053      	b.n	800194c <HAL_I2C_Master_Transmit+0x244>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80018a8:	b29b      	uxth	r3, r3
 80018aa:	2bff      	cmp	r3, #255	@ 0xff
 80018ac:	d911      	bls.n	80018d2 <HAL_I2C_Master_Transmit+0x1ca>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	22ff      	movs	r2, #255	@ 0xff
 80018b2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80018b8:	b2da      	uxtb	r2, r3
 80018ba:	2380      	movs	r3, #128	@ 0x80
 80018bc:	045c      	lsls	r4, r3, #17
 80018be:	230a      	movs	r3, #10
 80018c0:	18fb      	adds	r3, r7, r3
 80018c2:	8819      	ldrh	r1, [r3, #0]
 80018c4:	68f8      	ldr	r0, [r7, #12]
 80018c6:	2300      	movs	r3, #0
 80018c8:	9300      	str	r3, [sp, #0]
 80018ca:	0023      	movs	r3, r4
 80018cc:	f000 fbe8 	bl	80020a0 <I2C_TransferConfig>
 80018d0:	e012      	b.n	80018f8 <HAL_I2C_Master_Transmit+0x1f0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80018d6:	b29a      	uxth	r2, r3
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80018e0:	b2da      	uxtb	r2, r3
 80018e2:	2380      	movs	r3, #128	@ 0x80
 80018e4:	049c      	lsls	r4, r3, #18
 80018e6:	230a      	movs	r3, #10
 80018e8:	18fb      	adds	r3, r7, r3
 80018ea:	8819      	ldrh	r1, [r3, #0]
 80018ec:	68f8      	ldr	r0, [r7, #12]
 80018ee:	2300      	movs	r3, #0
 80018f0:	9300      	str	r3, [sp, #0]
 80018f2:	0023      	movs	r3, r4
 80018f4:	f000 fbd4 	bl	80020a0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80018fc:	b29b      	uxth	r3, r3
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d198      	bne.n	8001834 <HAL_I2C_Master_Transmit+0x12c>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001902:	693a      	ldr	r2, [r7, #16]
 8001904:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	0018      	movs	r0, r3
 800190a:	f000 f9ef 	bl	8001cec <I2C_WaitOnSTOPFlagUntilTimeout>
 800190e:	1e03      	subs	r3, r0, #0
 8001910:	d001      	beq.n	8001916 <HAL_I2C_Master_Transmit+0x20e>
    {
      return HAL_ERROR;
 8001912:	2301      	movs	r3, #1
 8001914:	e01a      	b.n	800194c <HAL_I2C_Master_Transmit+0x244>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	2220      	movs	r2, #32
 800191c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	685a      	ldr	r2, [r3, #4]
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	490b      	ldr	r1, [pc, #44]	@ (8001958 <HAL_I2C_Master_Transmit+0x250>)
 800192a:	400a      	ands	r2, r1
 800192c:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	2241      	movs	r2, #65	@ 0x41
 8001932:	2120      	movs	r1, #32
 8001934:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	2242      	movs	r2, #66	@ 0x42
 800193a:	2100      	movs	r1, #0
 800193c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	2240      	movs	r2, #64	@ 0x40
 8001942:	2100      	movs	r1, #0
 8001944:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001946:	2300      	movs	r3, #0
 8001948:	e000      	b.n	800194c <HAL_I2C_Master_Transmit+0x244>
  }
  else
  {
    return HAL_BUSY;
 800194a:	2302      	movs	r3, #2
  }
}
 800194c:	0018      	movs	r0, r3
 800194e:	46bd      	mov	sp, r7
 8001950:	b007      	add	sp, #28
 8001952:	bd90      	pop	{r4, r7, pc}
 8001954:	80002000 	.word	0x80002000
 8001958:	fe00e800 	.word	0xfe00e800

0800195c <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 800195c:	b590      	push	{r4, r7, lr}
 800195e:	b089      	sub	sp, #36	@ 0x24
 8001960:	af02      	add	r7, sp, #8
 8001962:	60f8      	str	r0, [r7, #12]
 8001964:	0008      	movs	r0, r1
 8001966:	607a      	str	r2, [r7, #4]
 8001968:	0019      	movs	r1, r3
 800196a:	230a      	movs	r3, #10
 800196c:	18fb      	adds	r3, r7, r3
 800196e:	1c02      	adds	r2, r0, #0
 8001970:	801a      	strh	r2, [r3, #0]
 8001972:	2308      	movs	r3, #8
 8001974:	18fb      	adds	r3, r7, r3
 8001976:	1c0a      	adds	r2, r1, #0
 8001978:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	2241      	movs	r2, #65	@ 0x41
 800197e:	5c9b      	ldrb	r3, [r3, r2]
 8001980:	b2db      	uxtb	r3, r3
 8001982:	2b20      	cmp	r3, #32
 8001984:	d000      	beq.n	8001988 <HAL_I2C_Master_Receive+0x2c>
 8001986:	e0e8      	b.n	8001b5a <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	2240      	movs	r2, #64	@ 0x40
 800198c:	5c9b      	ldrb	r3, [r3, r2]
 800198e:	2b01      	cmp	r3, #1
 8001990:	d101      	bne.n	8001996 <HAL_I2C_Master_Receive+0x3a>
 8001992:	2302      	movs	r3, #2
 8001994:	e0e2      	b.n	8001b5c <HAL_I2C_Master_Receive+0x200>
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	2240      	movs	r2, #64	@ 0x40
 800199a:	2101      	movs	r1, #1
 800199c:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800199e:	f7ff fbbb 	bl	8001118 <HAL_GetTick>
 80019a2:	0003      	movs	r3, r0
 80019a4:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80019a6:	2380      	movs	r3, #128	@ 0x80
 80019a8:	0219      	lsls	r1, r3, #8
 80019aa:	68f8      	ldr	r0, [r7, #12]
 80019ac:	697b      	ldr	r3, [r7, #20]
 80019ae:	9300      	str	r3, [sp, #0]
 80019b0:	2319      	movs	r3, #25
 80019b2:	2201      	movs	r2, #1
 80019b4:	f000 f8fc 	bl	8001bb0 <I2C_WaitOnFlagUntilTimeout>
 80019b8:	1e03      	subs	r3, r0, #0
 80019ba:	d001      	beq.n	80019c0 <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 80019bc:	2301      	movs	r3, #1
 80019be:	e0cd      	b.n	8001b5c <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	2241      	movs	r2, #65	@ 0x41
 80019c4:	2122      	movs	r1, #34	@ 0x22
 80019c6:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	2242      	movs	r2, #66	@ 0x42
 80019cc:	2110      	movs	r1, #16
 80019ce:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	2200      	movs	r2, #0
 80019d4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	687a      	ldr	r2, [r7, #4]
 80019da:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	2208      	movs	r2, #8
 80019e0:	18ba      	adds	r2, r7, r2
 80019e2:	8812      	ldrh	r2, [r2, #0]
 80019e4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	2200      	movs	r2, #0
 80019ea:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80019f0:	b29b      	uxth	r3, r3
 80019f2:	2bff      	cmp	r3, #255	@ 0xff
 80019f4:	d911      	bls.n	8001a1a <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = 1U;
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	2201      	movs	r2, #1
 80019fa:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001a00:	b2da      	uxtb	r2, r3
 8001a02:	2380      	movs	r3, #128	@ 0x80
 8001a04:	045c      	lsls	r4, r3, #17
 8001a06:	230a      	movs	r3, #10
 8001a08:	18fb      	adds	r3, r7, r3
 8001a0a:	8819      	ldrh	r1, [r3, #0]
 8001a0c:	68f8      	ldr	r0, [r7, #12]
 8001a0e:	4b55      	ldr	r3, [pc, #340]	@ (8001b64 <HAL_I2C_Master_Receive+0x208>)
 8001a10:	9300      	str	r3, [sp, #0]
 8001a12:	0023      	movs	r3, r4
 8001a14:	f000 fb44 	bl	80020a0 <I2C_TransferConfig>
 8001a18:	e076      	b.n	8001b08 <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001a1e:	b29a      	uxth	r2, r3
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001a28:	b2da      	uxtb	r2, r3
 8001a2a:	2380      	movs	r3, #128	@ 0x80
 8001a2c:	049c      	lsls	r4, r3, #18
 8001a2e:	230a      	movs	r3, #10
 8001a30:	18fb      	adds	r3, r7, r3
 8001a32:	8819      	ldrh	r1, [r3, #0]
 8001a34:	68f8      	ldr	r0, [r7, #12]
 8001a36:	4b4b      	ldr	r3, [pc, #300]	@ (8001b64 <HAL_I2C_Master_Receive+0x208>)
 8001a38:	9300      	str	r3, [sp, #0]
 8001a3a:	0023      	movs	r3, r4
 8001a3c:	f000 fb30 	bl	80020a0 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8001a40:	e062      	b.n	8001b08 <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001a42:	697a      	ldr	r2, [r7, #20]
 8001a44:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	0018      	movs	r0, r3
 8001a4a:	f000 f993 	bl	8001d74 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001a4e:	1e03      	subs	r3, r0, #0
 8001a50:	d001      	beq.n	8001a56 <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 8001a52:	2301      	movs	r3, #1
 8001a54:	e082      	b.n	8001b5c <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a60:	b2d2      	uxtb	r2, r2
 8001a62:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a68:	1c5a      	adds	r2, r3, #1
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001a72:	3b01      	subs	r3, #1
 8001a74:	b29a      	uxth	r2, r3
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001a7e:	b29b      	uxth	r3, r3
 8001a80:	3b01      	subs	r3, #1
 8001a82:	b29a      	uxth	r2, r3
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001a8c:	b29b      	uxth	r3, r3
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d03a      	beq.n	8001b08 <HAL_I2C_Master_Receive+0x1ac>
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d136      	bne.n	8001b08 <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001a9a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001a9c:	68f8      	ldr	r0, [r7, #12]
 8001a9e:	697b      	ldr	r3, [r7, #20]
 8001aa0:	9300      	str	r3, [sp, #0]
 8001aa2:	0013      	movs	r3, r2
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	2180      	movs	r1, #128	@ 0x80
 8001aa8:	f000 f882 	bl	8001bb0 <I2C_WaitOnFlagUntilTimeout>
 8001aac:	1e03      	subs	r3, r0, #0
 8001aae:	d001      	beq.n	8001ab4 <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 8001ab0:	2301      	movs	r3, #1
 8001ab2:	e053      	b.n	8001b5c <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ab8:	b29b      	uxth	r3, r3
 8001aba:	2bff      	cmp	r3, #255	@ 0xff
 8001abc:	d911      	bls.n	8001ae2 <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	22ff      	movs	r2, #255	@ 0xff
 8001ac2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ac8:	b2da      	uxtb	r2, r3
 8001aca:	2380      	movs	r3, #128	@ 0x80
 8001acc:	045c      	lsls	r4, r3, #17
 8001ace:	230a      	movs	r3, #10
 8001ad0:	18fb      	adds	r3, r7, r3
 8001ad2:	8819      	ldrh	r1, [r3, #0]
 8001ad4:	68f8      	ldr	r0, [r7, #12]
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	9300      	str	r3, [sp, #0]
 8001ada:	0023      	movs	r3, r4
 8001adc:	f000 fae0 	bl	80020a0 <I2C_TransferConfig>
 8001ae0:	e012      	b.n	8001b08 <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ae6:	b29a      	uxth	r2, r3
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001af0:	b2da      	uxtb	r2, r3
 8001af2:	2380      	movs	r3, #128	@ 0x80
 8001af4:	049c      	lsls	r4, r3, #18
 8001af6:	230a      	movs	r3, #10
 8001af8:	18fb      	adds	r3, r7, r3
 8001afa:	8819      	ldrh	r1, [r3, #0]
 8001afc:	68f8      	ldr	r0, [r7, #12]
 8001afe:	2300      	movs	r3, #0
 8001b00:	9300      	str	r3, [sp, #0]
 8001b02:	0023      	movs	r3, r4
 8001b04:	f000 facc 	bl	80020a0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b0c:	b29b      	uxth	r3, r3
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d197      	bne.n	8001a42 <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001b12:	697a      	ldr	r2, [r7, #20]
 8001b14:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	0018      	movs	r0, r3
 8001b1a:	f000 f8e7 	bl	8001cec <I2C_WaitOnSTOPFlagUntilTimeout>
 8001b1e:	1e03      	subs	r3, r0, #0
 8001b20:	d001      	beq.n	8001b26 <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 8001b22:	2301      	movs	r3, #1
 8001b24:	e01a      	b.n	8001b5c <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	2220      	movs	r2, #32
 8001b2c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	685a      	ldr	r2, [r3, #4]
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	490b      	ldr	r1, [pc, #44]	@ (8001b68 <HAL_I2C_Master_Receive+0x20c>)
 8001b3a:	400a      	ands	r2, r1
 8001b3c:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	2241      	movs	r2, #65	@ 0x41
 8001b42:	2120      	movs	r1, #32
 8001b44:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	2242      	movs	r2, #66	@ 0x42
 8001b4a:	2100      	movs	r1, #0
 8001b4c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	2240      	movs	r2, #64	@ 0x40
 8001b52:	2100      	movs	r1, #0
 8001b54:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001b56:	2300      	movs	r3, #0
 8001b58:	e000      	b.n	8001b5c <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 8001b5a:	2302      	movs	r3, #2
  }
}
 8001b5c:	0018      	movs	r0, r3
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	b007      	add	sp, #28
 8001b62:	bd90      	pop	{r4, r7, pc}
 8001b64:	80002400 	.word	0x80002400
 8001b68:	fe00e800 	.word	0xfe00e800

08001b6c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b082      	sub	sp, #8
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	699b      	ldr	r3, [r3, #24]
 8001b7a:	2202      	movs	r2, #2
 8001b7c:	4013      	ands	r3, r2
 8001b7e:	2b02      	cmp	r3, #2
 8001b80:	d103      	bne.n	8001b8a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	2200      	movs	r2, #0
 8001b88:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	699b      	ldr	r3, [r3, #24]
 8001b90:	2201      	movs	r2, #1
 8001b92:	4013      	ands	r3, r2
 8001b94:	2b01      	cmp	r3, #1
 8001b96:	d007      	beq.n	8001ba8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	699a      	ldr	r2, [r3, #24]
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	2101      	movs	r1, #1
 8001ba4:	430a      	orrs	r2, r1
 8001ba6:	619a      	str	r2, [r3, #24]
  }
}
 8001ba8:	46c0      	nop			@ (mov r8, r8)
 8001baa:	46bd      	mov	sp, r7
 8001bac:	b002      	add	sp, #8
 8001bae:	bd80      	pop	{r7, pc}

08001bb0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b084      	sub	sp, #16
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	60f8      	str	r0, [r7, #12]
 8001bb8:	60b9      	str	r1, [r7, #8]
 8001bba:	603b      	str	r3, [r7, #0]
 8001bbc:	1dfb      	adds	r3, r7, #7
 8001bbe:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001bc0:	e03a      	b.n	8001c38 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001bc2:	69ba      	ldr	r2, [r7, #24]
 8001bc4:	6839      	ldr	r1, [r7, #0]
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	0018      	movs	r0, r3
 8001bca:	f000 f971 	bl	8001eb0 <I2C_IsErrorOccurred>
 8001bce:	1e03      	subs	r3, r0, #0
 8001bd0:	d001      	beq.n	8001bd6 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8001bd2:	2301      	movs	r3, #1
 8001bd4:	e040      	b.n	8001c58 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	3301      	adds	r3, #1
 8001bda:	d02d      	beq.n	8001c38 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001bdc:	f7ff fa9c 	bl	8001118 <HAL_GetTick>
 8001be0:	0002      	movs	r2, r0
 8001be2:	69bb      	ldr	r3, [r7, #24]
 8001be4:	1ad3      	subs	r3, r2, r3
 8001be6:	683a      	ldr	r2, [r7, #0]
 8001be8:	429a      	cmp	r2, r3
 8001bea:	d302      	bcc.n	8001bf2 <I2C_WaitOnFlagUntilTimeout+0x42>
 8001bec:	683b      	ldr	r3, [r7, #0]
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d122      	bne.n	8001c38 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	699b      	ldr	r3, [r3, #24]
 8001bf8:	68ba      	ldr	r2, [r7, #8]
 8001bfa:	4013      	ands	r3, r2
 8001bfc:	68ba      	ldr	r2, [r7, #8]
 8001bfe:	1ad3      	subs	r3, r2, r3
 8001c00:	425a      	negs	r2, r3
 8001c02:	4153      	adcs	r3, r2
 8001c04:	b2db      	uxtb	r3, r3
 8001c06:	001a      	movs	r2, r3
 8001c08:	1dfb      	adds	r3, r7, #7
 8001c0a:	781b      	ldrb	r3, [r3, #0]
 8001c0c:	429a      	cmp	r2, r3
 8001c0e:	d113      	bne.n	8001c38 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c14:	2220      	movs	r2, #32
 8001c16:	431a      	orrs	r2, r3
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	2241      	movs	r2, #65	@ 0x41
 8001c20:	2120      	movs	r1, #32
 8001c22:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	2242      	movs	r2, #66	@ 0x42
 8001c28:	2100      	movs	r1, #0
 8001c2a:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	2240      	movs	r2, #64	@ 0x40
 8001c30:	2100      	movs	r1, #0
 8001c32:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8001c34:	2301      	movs	r3, #1
 8001c36:	e00f      	b.n	8001c58 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	699b      	ldr	r3, [r3, #24]
 8001c3e:	68ba      	ldr	r2, [r7, #8]
 8001c40:	4013      	ands	r3, r2
 8001c42:	68ba      	ldr	r2, [r7, #8]
 8001c44:	1ad3      	subs	r3, r2, r3
 8001c46:	425a      	negs	r2, r3
 8001c48:	4153      	adcs	r3, r2
 8001c4a:	b2db      	uxtb	r3, r3
 8001c4c:	001a      	movs	r2, r3
 8001c4e:	1dfb      	adds	r3, r7, #7
 8001c50:	781b      	ldrb	r3, [r3, #0]
 8001c52:	429a      	cmp	r2, r3
 8001c54:	d0b5      	beq.n	8001bc2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001c56:	2300      	movs	r3, #0
}
 8001c58:	0018      	movs	r0, r3
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	b004      	add	sp, #16
 8001c5e:	bd80      	pop	{r7, pc}

08001c60 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b084      	sub	sp, #16
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	60f8      	str	r0, [r7, #12]
 8001c68:	60b9      	str	r1, [r7, #8]
 8001c6a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001c6c:	e032      	b.n	8001cd4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001c6e:	687a      	ldr	r2, [r7, #4]
 8001c70:	68b9      	ldr	r1, [r7, #8]
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	0018      	movs	r0, r3
 8001c76:	f000 f91b 	bl	8001eb0 <I2C_IsErrorOccurred>
 8001c7a:	1e03      	subs	r3, r0, #0
 8001c7c:	d001      	beq.n	8001c82 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001c7e:	2301      	movs	r3, #1
 8001c80:	e030      	b.n	8001ce4 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001c82:	68bb      	ldr	r3, [r7, #8]
 8001c84:	3301      	adds	r3, #1
 8001c86:	d025      	beq.n	8001cd4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001c88:	f7ff fa46 	bl	8001118 <HAL_GetTick>
 8001c8c:	0002      	movs	r2, r0
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	1ad3      	subs	r3, r2, r3
 8001c92:	68ba      	ldr	r2, [r7, #8]
 8001c94:	429a      	cmp	r2, r3
 8001c96:	d302      	bcc.n	8001c9e <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8001c98:	68bb      	ldr	r3, [r7, #8]
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d11a      	bne.n	8001cd4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	699b      	ldr	r3, [r3, #24]
 8001ca4:	2202      	movs	r2, #2
 8001ca6:	4013      	ands	r3, r2
 8001ca8:	2b02      	cmp	r3, #2
 8001caa:	d013      	beq.n	8001cd4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cb0:	2220      	movs	r2, #32
 8001cb2:	431a      	orrs	r2, r3
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	2241      	movs	r2, #65	@ 0x41
 8001cbc:	2120      	movs	r1, #32
 8001cbe:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	2242      	movs	r2, #66	@ 0x42
 8001cc4:	2100      	movs	r1, #0
 8001cc6:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	2240      	movs	r2, #64	@ 0x40
 8001ccc:	2100      	movs	r1, #0
 8001cce:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8001cd0:	2301      	movs	r3, #1
 8001cd2:	e007      	b.n	8001ce4 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	699b      	ldr	r3, [r3, #24]
 8001cda:	2202      	movs	r2, #2
 8001cdc:	4013      	ands	r3, r2
 8001cde:	2b02      	cmp	r3, #2
 8001ce0:	d1c5      	bne.n	8001c6e <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8001ce2:	2300      	movs	r3, #0
}
 8001ce4:	0018      	movs	r0, r3
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	b004      	add	sp, #16
 8001cea:	bd80      	pop	{r7, pc}

08001cec <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b084      	sub	sp, #16
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	60f8      	str	r0, [r7, #12]
 8001cf4:	60b9      	str	r1, [r7, #8]
 8001cf6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001cf8:	e02f      	b.n	8001d5a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001cfa:	687a      	ldr	r2, [r7, #4]
 8001cfc:	68b9      	ldr	r1, [r7, #8]
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	0018      	movs	r0, r3
 8001d02:	f000 f8d5 	bl	8001eb0 <I2C_IsErrorOccurred>
 8001d06:	1e03      	subs	r3, r0, #0
 8001d08:	d001      	beq.n	8001d0e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001d0a:	2301      	movs	r3, #1
 8001d0c:	e02d      	b.n	8001d6a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001d0e:	f7ff fa03 	bl	8001118 <HAL_GetTick>
 8001d12:	0002      	movs	r2, r0
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	1ad3      	subs	r3, r2, r3
 8001d18:	68ba      	ldr	r2, [r7, #8]
 8001d1a:	429a      	cmp	r2, r3
 8001d1c:	d302      	bcc.n	8001d24 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8001d1e:	68bb      	ldr	r3, [r7, #8]
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d11a      	bne.n	8001d5a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	699b      	ldr	r3, [r3, #24]
 8001d2a:	2220      	movs	r2, #32
 8001d2c:	4013      	ands	r3, r2
 8001d2e:	2b20      	cmp	r3, #32
 8001d30:	d013      	beq.n	8001d5a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d36:	2220      	movs	r2, #32
 8001d38:	431a      	orrs	r2, r3
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	2241      	movs	r2, #65	@ 0x41
 8001d42:	2120      	movs	r1, #32
 8001d44:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	2242      	movs	r2, #66	@ 0x42
 8001d4a:	2100      	movs	r1, #0
 8001d4c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	2240      	movs	r2, #64	@ 0x40
 8001d52:	2100      	movs	r1, #0
 8001d54:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8001d56:	2301      	movs	r3, #1
 8001d58:	e007      	b.n	8001d6a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	699b      	ldr	r3, [r3, #24]
 8001d60:	2220      	movs	r2, #32
 8001d62:	4013      	ands	r3, r2
 8001d64:	2b20      	cmp	r3, #32
 8001d66:	d1c8      	bne.n	8001cfa <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001d68:	2300      	movs	r3, #0
}
 8001d6a:	0018      	movs	r0, r3
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	b004      	add	sp, #16
 8001d70:	bd80      	pop	{r7, pc}
	...

08001d74 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b086      	sub	sp, #24
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	60f8      	str	r0, [r7, #12]
 8001d7c:	60b9      	str	r1, [r7, #8]
 8001d7e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001d80:	2317      	movs	r3, #23
 8001d82:	18fb      	adds	r3, r7, r3
 8001d84:	2200      	movs	r2, #0
 8001d86:	701a      	strb	r2, [r3, #0]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8001d88:	e07b      	b.n	8001e82 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001d8a:	687a      	ldr	r2, [r7, #4]
 8001d8c:	68b9      	ldr	r1, [r7, #8]
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	0018      	movs	r0, r3
 8001d92:	f000 f88d 	bl	8001eb0 <I2C_IsErrorOccurred>
 8001d96:	1e03      	subs	r3, r0, #0
 8001d98:	d003      	beq.n	8001da2 <I2C_WaitOnRXNEFlagUntilTimeout+0x2e>
    {
      status = HAL_ERROR;
 8001d9a:	2317      	movs	r3, #23
 8001d9c:	18fb      	adds	r3, r7, r3
 8001d9e:	2201      	movs	r2, #1
 8001da0:	701a      	strb	r2, [r3, #0]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	699b      	ldr	r3, [r3, #24]
 8001da8:	2220      	movs	r2, #32
 8001daa:	4013      	ands	r3, r2
 8001dac:	2b20      	cmp	r3, #32
 8001dae:	d140      	bne.n	8001e32 <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
 8001db0:	2117      	movs	r1, #23
 8001db2:	187b      	adds	r3, r7, r1
 8001db4:	781b      	ldrb	r3, [r3, #0]
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d13b      	bne.n	8001e32 <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	699b      	ldr	r3, [r3, #24]
 8001dc0:	2204      	movs	r2, #4
 8001dc2:	4013      	ands	r3, r2
 8001dc4:	2b04      	cmp	r3, #4
 8001dc6:	d106      	bne.n	8001dd6 <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d002      	beq.n	8001dd6 <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8001dd0:	187b      	adds	r3, r7, r1
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	701a      	strb	r2, [r3, #0]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	699b      	ldr	r3, [r3, #24]
 8001ddc:	2210      	movs	r2, #16
 8001dde:	4013      	ands	r3, r2
 8001de0:	2b10      	cmp	r3, #16
 8001de2:	d123      	bne.n	8001e2c <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	2210      	movs	r2, #16
 8001dea:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	2204      	movs	r2, #4
 8001df0:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	2220      	movs	r2, #32
 8001df8:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	685a      	ldr	r2, [r3, #4]
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	4929      	ldr	r1, [pc, #164]	@ (8001eac <I2C_WaitOnRXNEFlagUntilTimeout+0x138>)
 8001e06:	400a      	ands	r2, r1
 8001e08:	605a      	str	r2, [r3, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	2241      	movs	r2, #65	@ 0x41
 8001e0e:	2120      	movs	r1, #32
 8001e10:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	2242      	movs	r2, #66	@ 0x42
 8001e16:	2100      	movs	r1, #0
 8001e18:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	2240      	movs	r2, #64	@ 0x40
 8001e1e:	2100      	movs	r1, #0
 8001e20:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 8001e22:	2317      	movs	r3, #23
 8001e24:	18fb      	adds	r3, r7, r3
 8001e26:	2201      	movs	r2, #1
 8001e28:	701a      	strb	r2, [r3, #0]
 8001e2a:	e002      	b.n	8001e32 <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	2200      	movs	r2, #0
 8001e30:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8001e32:	f7ff f971 	bl	8001118 <HAL_GetTick>
 8001e36:	0002      	movs	r2, r0
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	1ad3      	subs	r3, r2, r3
 8001e3c:	68ba      	ldr	r2, [r7, #8]
 8001e3e:	429a      	cmp	r2, r3
 8001e40:	d302      	bcc.n	8001e48 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>
 8001e42:	68bb      	ldr	r3, [r7, #8]
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d11c      	bne.n	8001e82 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
 8001e48:	2017      	movs	r0, #23
 8001e4a:	183b      	adds	r3, r7, r0
 8001e4c:	781b      	ldrb	r3, [r3, #0]
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d117      	bne.n	8001e82 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	699b      	ldr	r3, [r3, #24]
 8001e58:	2204      	movs	r2, #4
 8001e5a:	4013      	ands	r3, r2
 8001e5c:	2b04      	cmp	r3, #4
 8001e5e:	d010      	beq.n	8001e82 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e64:	2220      	movs	r2, #32
 8001e66:	431a      	orrs	r2, r3
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	2241      	movs	r2, #65	@ 0x41
 8001e70:	2120      	movs	r1, #32
 8001e72:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	2240      	movs	r2, #64	@ 0x40
 8001e78:	2100      	movs	r1, #0
 8001e7a:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 8001e7c:	183b      	adds	r3, r7, r0
 8001e7e:	2201      	movs	r2, #1
 8001e80:	701a      	strb	r2, [r3, #0]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	699b      	ldr	r3, [r3, #24]
 8001e88:	2204      	movs	r2, #4
 8001e8a:	4013      	ands	r3, r2
 8001e8c:	2b04      	cmp	r3, #4
 8001e8e:	d005      	beq.n	8001e9c <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 8001e90:	2317      	movs	r3, #23
 8001e92:	18fb      	adds	r3, r7, r3
 8001e94:	781b      	ldrb	r3, [r3, #0]
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d100      	bne.n	8001e9c <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 8001e9a:	e776      	b.n	8001d8a <I2C_WaitOnRXNEFlagUntilTimeout+0x16>
      }
    }
  }
  return status;
 8001e9c:	2317      	movs	r3, #23
 8001e9e:	18fb      	adds	r3, r7, r3
 8001ea0:	781b      	ldrb	r3, [r3, #0]
}
 8001ea2:	0018      	movs	r0, r3
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	b006      	add	sp, #24
 8001ea8:	bd80      	pop	{r7, pc}
 8001eaa:	46c0      	nop			@ (mov r8, r8)
 8001eac:	fe00e800 	.word	0xfe00e800

08001eb0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b08a      	sub	sp, #40	@ 0x28
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	60f8      	str	r0, [r7, #12]
 8001eb8:	60b9      	str	r1, [r7, #8]
 8001eba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001ebc:	2327      	movs	r3, #39	@ 0x27
 8001ebe:	18fb      	adds	r3, r7, r3
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	699b      	ldr	r3, [r3, #24]
 8001eca:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8001ecc:	2300      	movs	r3, #0
 8001ece:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8001ed4:	69bb      	ldr	r3, [r7, #24]
 8001ed6:	2210      	movs	r2, #16
 8001ed8:	4013      	ands	r3, r2
 8001eda:	d100      	bne.n	8001ede <I2C_IsErrorOccurred+0x2e>
 8001edc:	e079      	b.n	8001fd2 <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	2210      	movs	r2, #16
 8001ee4:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001ee6:	e057      	b.n	8001f98 <I2C_IsErrorOccurred+0xe8>
 8001ee8:	2227      	movs	r2, #39	@ 0x27
 8001eea:	18bb      	adds	r3, r7, r2
 8001eec:	18ba      	adds	r2, r7, r2
 8001eee:	7812      	ldrb	r2, [r2, #0]
 8001ef0:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8001ef2:	68bb      	ldr	r3, [r7, #8]
 8001ef4:	3301      	adds	r3, #1
 8001ef6:	d04f      	beq.n	8001f98 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001ef8:	f7ff f90e 	bl	8001118 <HAL_GetTick>
 8001efc:	0002      	movs	r2, r0
 8001efe:	69fb      	ldr	r3, [r7, #28]
 8001f00:	1ad3      	subs	r3, r2, r3
 8001f02:	68ba      	ldr	r2, [r7, #8]
 8001f04:	429a      	cmp	r2, r3
 8001f06:	d302      	bcc.n	8001f0e <I2C_IsErrorOccurred+0x5e>
 8001f08:	68bb      	ldr	r3, [r7, #8]
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d144      	bne.n	8001f98 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	685a      	ldr	r2, [r3, #4]
 8001f14:	2380      	movs	r3, #128	@ 0x80
 8001f16:	01db      	lsls	r3, r3, #7
 8001f18:	4013      	ands	r3, r2
 8001f1a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8001f1c:	2013      	movs	r0, #19
 8001f1e:	183b      	adds	r3, r7, r0
 8001f20:	68fa      	ldr	r2, [r7, #12]
 8001f22:	2142      	movs	r1, #66	@ 0x42
 8001f24:	5c52      	ldrb	r2, [r2, r1]
 8001f26:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	699a      	ldr	r2, [r3, #24]
 8001f2e:	2380      	movs	r3, #128	@ 0x80
 8001f30:	021b      	lsls	r3, r3, #8
 8001f32:	401a      	ands	r2, r3
 8001f34:	2380      	movs	r3, #128	@ 0x80
 8001f36:	021b      	lsls	r3, r3, #8
 8001f38:	429a      	cmp	r2, r3
 8001f3a:	d126      	bne.n	8001f8a <I2C_IsErrorOccurred+0xda>
 8001f3c:	697a      	ldr	r2, [r7, #20]
 8001f3e:	2380      	movs	r3, #128	@ 0x80
 8001f40:	01db      	lsls	r3, r3, #7
 8001f42:	429a      	cmp	r2, r3
 8001f44:	d021      	beq.n	8001f8a <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 8001f46:	183b      	adds	r3, r7, r0
 8001f48:	781b      	ldrb	r3, [r3, #0]
 8001f4a:	2b20      	cmp	r3, #32
 8001f4c:	d01d      	beq.n	8001f8a <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	685a      	ldr	r2, [r3, #4]
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	2180      	movs	r1, #128	@ 0x80
 8001f5a:	01c9      	lsls	r1, r1, #7
 8001f5c:	430a      	orrs	r2, r1
 8001f5e:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8001f60:	f7ff f8da 	bl	8001118 <HAL_GetTick>
 8001f64:	0003      	movs	r3, r0
 8001f66:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001f68:	e00f      	b.n	8001f8a <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8001f6a:	f7ff f8d5 	bl	8001118 <HAL_GetTick>
 8001f6e:	0002      	movs	r2, r0
 8001f70:	69fb      	ldr	r3, [r7, #28]
 8001f72:	1ad3      	subs	r3, r2, r3
 8001f74:	2b19      	cmp	r3, #25
 8001f76:	d908      	bls.n	8001f8a <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8001f78:	6a3b      	ldr	r3, [r7, #32]
 8001f7a:	2220      	movs	r2, #32
 8001f7c:	4313      	orrs	r3, r2
 8001f7e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8001f80:	2327      	movs	r3, #39	@ 0x27
 8001f82:	18fb      	adds	r3, r7, r3
 8001f84:	2201      	movs	r2, #1
 8001f86:	701a      	strb	r2, [r3, #0]

              break;
 8001f88:	e006      	b.n	8001f98 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	699b      	ldr	r3, [r3, #24]
 8001f90:	2220      	movs	r2, #32
 8001f92:	4013      	ands	r3, r2
 8001f94:	2b20      	cmp	r3, #32
 8001f96:	d1e8      	bne.n	8001f6a <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	699b      	ldr	r3, [r3, #24]
 8001f9e:	2220      	movs	r2, #32
 8001fa0:	4013      	ands	r3, r2
 8001fa2:	2b20      	cmp	r3, #32
 8001fa4:	d004      	beq.n	8001fb0 <I2C_IsErrorOccurred+0x100>
 8001fa6:	2327      	movs	r3, #39	@ 0x27
 8001fa8:	18fb      	adds	r3, r7, r3
 8001faa:	781b      	ldrb	r3, [r3, #0]
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d09b      	beq.n	8001ee8 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8001fb0:	2327      	movs	r3, #39	@ 0x27
 8001fb2:	18fb      	adds	r3, r7, r3
 8001fb4:	781b      	ldrb	r3, [r3, #0]
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d103      	bne.n	8001fc2 <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	2220      	movs	r2, #32
 8001fc0:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8001fc2:	6a3b      	ldr	r3, [r7, #32]
 8001fc4:	2204      	movs	r2, #4
 8001fc6:	4313      	orrs	r3, r2
 8001fc8:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8001fca:	2327      	movs	r3, #39	@ 0x27
 8001fcc:	18fb      	adds	r3, r7, r3
 8001fce:	2201      	movs	r2, #1
 8001fd0:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	699b      	ldr	r3, [r3, #24]
 8001fd8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8001fda:	69ba      	ldr	r2, [r7, #24]
 8001fdc:	2380      	movs	r3, #128	@ 0x80
 8001fde:	005b      	lsls	r3, r3, #1
 8001fe0:	4013      	ands	r3, r2
 8001fe2:	d00c      	beq.n	8001ffe <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8001fe4:	6a3b      	ldr	r3, [r7, #32]
 8001fe6:	2201      	movs	r2, #1
 8001fe8:	4313      	orrs	r3, r2
 8001fea:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	2280      	movs	r2, #128	@ 0x80
 8001ff2:	0052      	lsls	r2, r2, #1
 8001ff4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001ff6:	2327      	movs	r3, #39	@ 0x27
 8001ff8:	18fb      	adds	r3, r7, r3
 8001ffa:	2201      	movs	r2, #1
 8001ffc:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8001ffe:	69ba      	ldr	r2, [r7, #24]
 8002000:	2380      	movs	r3, #128	@ 0x80
 8002002:	00db      	lsls	r3, r3, #3
 8002004:	4013      	ands	r3, r2
 8002006:	d00c      	beq.n	8002022 <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002008:	6a3b      	ldr	r3, [r7, #32]
 800200a:	2208      	movs	r2, #8
 800200c:	4313      	orrs	r3, r2
 800200e:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	2280      	movs	r2, #128	@ 0x80
 8002016:	00d2      	lsls	r2, r2, #3
 8002018:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800201a:	2327      	movs	r3, #39	@ 0x27
 800201c:	18fb      	adds	r3, r7, r3
 800201e:	2201      	movs	r2, #1
 8002020:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002022:	69ba      	ldr	r2, [r7, #24]
 8002024:	2380      	movs	r3, #128	@ 0x80
 8002026:	009b      	lsls	r3, r3, #2
 8002028:	4013      	ands	r3, r2
 800202a:	d00c      	beq.n	8002046 <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800202c:	6a3b      	ldr	r3, [r7, #32]
 800202e:	2202      	movs	r2, #2
 8002030:	4313      	orrs	r3, r2
 8002032:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	2280      	movs	r2, #128	@ 0x80
 800203a:	0092      	lsls	r2, r2, #2
 800203c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800203e:	2327      	movs	r3, #39	@ 0x27
 8002040:	18fb      	adds	r3, r7, r3
 8002042:	2201      	movs	r2, #1
 8002044:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8002046:	2327      	movs	r3, #39	@ 0x27
 8002048:	18fb      	adds	r3, r7, r3
 800204a:	781b      	ldrb	r3, [r3, #0]
 800204c:	2b00      	cmp	r3, #0
 800204e:	d01d      	beq.n	800208c <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	0018      	movs	r0, r3
 8002054:	f7ff fd8a 	bl	8001b6c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	685a      	ldr	r2, [r3, #4]
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	490e      	ldr	r1, [pc, #56]	@ (800209c <I2C_IsErrorOccurred+0x1ec>)
 8002064:	400a      	ands	r2, r1
 8002066:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800206c:	6a3b      	ldr	r3, [r7, #32]
 800206e:	431a      	orrs	r2, r3
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	2241      	movs	r2, #65	@ 0x41
 8002078:	2120      	movs	r1, #32
 800207a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	2242      	movs	r2, #66	@ 0x42
 8002080:	2100      	movs	r1, #0
 8002082:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	2240      	movs	r2, #64	@ 0x40
 8002088:	2100      	movs	r1, #0
 800208a:	5499      	strb	r1, [r3, r2]
  }

  return status;
 800208c:	2327      	movs	r3, #39	@ 0x27
 800208e:	18fb      	adds	r3, r7, r3
 8002090:	781b      	ldrb	r3, [r3, #0]
}
 8002092:	0018      	movs	r0, r3
 8002094:	46bd      	mov	sp, r7
 8002096:	b00a      	add	sp, #40	@ 0x28
 8002098:	bd80      	pop	{r7, pc}
 800209a:	46c0      	nop			@ (mov r8, r8)
 800209c:	fe00e800 	.word	0xfe00e800

080020a0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80020a0:	b590      	push	{r4, r7, lr}
 80020a2:	b087      	sub	sp, #28
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	60f8      	str	r0, [r7, #12]
 80020a8:	0008      	movs	r0, r1
 80020aa:	0011      	movs	r1, r2
 80020ac:	607b      	str	r3, [r7, #4]
 80020ae:	240a      	movs	r4, #10
 80020b0:	193b      	adds	r3, r7, r4
 80020b2:	1c02      	adds	r2, r0, #0
 80020b4:	801a      	strh	r2, [r3, #0]
 80020b6:	2009      	movs	r0, #9
 80020b8:	183b      	adds	r3, r7, r0
 80020ba:	1c0a      	adds	r2, r1, #0
 80020bc:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80020be:	193b      	adds	r3, r7, r4
 80020c0:	881b      	ldrh	r3, [r3, #0]
 80020c2:	059b      	lsls	r3, r3, #22
 80020c4:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80020c6:	183b      	adds	r3, r7, r0
 80020c8:	781b      	ldrb	r3, [r3, #0]
 80020ca:	0419      	lsls	r1, r3, #16
 80020cc:	23ff      	movs	r3, #255	@ 0xff
 80020ce:	041b      	lsls	r3, r3, #16
 80020d0:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80020d2:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80020d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020da:	4313      	orrs	r3, r2
 80020dc:	005b      	lsls	r3, r3, #1
 80020de:	085b      	lsrs	r3, r3, #1
 80020e0:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	685b      	ldr	r3, [r3, #4]
 80020e8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80020ea:	0d51      	lsrs	r1, r2, #21
 80020ec:	2280      	movs	r2, #128	@ 0x80
 80020ee:	00d2      	lsls	r2, r2, #3
 80020f0:	400a      	ands	r2, r1
 80020f2:	4907      	ldr	r1, [pc, #28]	@ (8002110 <I2C_TransferConfig+0x70>)
 80020f4:	430a      	orrs	r2, r1
 80020f6:	43d2      	mvns	r2, r2
 80020f8:	401a      	ands	r2, r3
 80020fa:	0011      	movs	r1, r2
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	697a      	ldr	r2, [r7, #20]
 8002102:	430a      	orrs	r2, r1
 8002104:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002106:	46c0      	nop			@ (mov r8, r8)
 8002108:	46bd      	mov	sp, r7
 800210a:	b007      	add	sp, #28
 800210c:	bd90      	pop	{r4, r7, pc}
 800210e:	46c0      	nop			@ (mov r8, r8)
 8002110:	03ff63ff 	.word	0x03ff63ff

08002114 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b088      	sub	sp, #32
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	2b00      	cmp	r3, #0
 8002120:	d101      	bne.n	8002126 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002122:	2301      	movs	r3, #1
 8002124:	e301      	b.n	800272a <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	2201      	movs	r2, #1
 800212c:	4013      	ands	r3, r2
 800212e:	d100      	bne.n	8002132 <HAL_RCC_OscConfig+0x1e>
 8002130:	e08d      	b.n	800224e <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002132:	4bc3      	ldr	r3, [pc, #780]	@ (8002440 <HAL_RCC_OscConfig+0x32c>)
 8002134:	685b      	ldr	r3, [r3, #4]
 8002136:	220c      	movs	r2, #12
 8002138:	4013      	ands	r3, r2
 800213a:	2b04      	cmp	r3, #4
 800213c:	d00e      	beq.n	800215c <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800213e:	4bc0      	ldr	r3, [pc, #768]	@ (8002440 <HAL_RCC_OscConfig+0x32c>)
 8002140:	685b      	ldr	r3, [r3, #4]
 8002142:	220c      	movs	r2, #12
 8002144:	4013      	ands	r3, r2
 8002146:	2b08      	cmp	r3, #8
 8002148:	d116      	bne.n	8002178 <HAL_RCC_OscConfig+0x64>
 800214a:	4bbd      	ldr	r3, [pc, #756]	@ (8002440 <HAL_RCC_OscConfig+0x32c>)
 800214c:	685a      	ldr	r2, [r3, #4]
 800214e:	2380      	movs	r3, #128	@ 0x80
 8002150:	025b      	lsls	r3, r3, #9
 8002152:	401a      	ands	r2, r3
 8002154:	2380      	movs	r3, #128	@ 0x80
 8002156:	025b      	lsls	r3, r3, #9
 8002158:	429a      	cmp	r2, r3
 800215a:	d10d      	bne.n	8002178 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800215c:	4bb8      	ldr	r3, [pc, #736]	@ (8002440 <HAL_RCC_OscConfig+0x32c>)
 800215e:	681a      	ldr	r2, [r3, #0]
 8002160:	2380      	movs	r3, #128	@ 0x80
 8002162:	029b      	lsls	r3, r3, #10
 8002164:	4013      	ands	r3, r2
 8002166:	d100      	bne.n	800216a <HAL_RCC_OscConfig+0x56>
 8002168:	e070      	b.n	800224c <HAL_RCC_OscConfig+0x138>
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	685b      	ldr	r3, [r3, #4]
 800216e:	2b00      	cmp	r3, #0
 8002170:	d000      	beq.n	8002174 <HAL_RCC_OscConfig+0x60>
 8002172:	e06b      	b.n	800224c <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8002174:	2301      	movs	r3, #1
 8002176:	e2d8      	b.n	800272a <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	685b      	ldr	r3, [r3, #4]
 800217c:	2b01      	cmp	r3, #1
 800217e:	d107      	bne.n	8002190 <HAL_RCC_OscConfig+0x7c>
 8002180:	4baf      	ldr	r3, [pc, #700]	@ (8002440 <HAL_RCC_OscConfig+0x32c>)
 8002182:	681a      	ldr	r2, [r3, #0]
 8002184:	4bae      	ldr	r3, [pc, #696]	@ (8002440 <HAL_RCC_OscConfig+0x32c>)
 8002186:	2180      	movs	r1, #128	@ 0x80
 8002188:	0249      	lsls	r1, r1, #9
 800218a:	430a      	orrs	r2, r1
 800218c:	601a      	str	r2, [r3, #0]
 800218e:	e02f      	b.n	80021f0 <HAL_RCC_OscConfig+0xdc>
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	685b      	ldr	r3, [r3, #4]
 8002194:	2b00      	cmp	r3, #0
 8002196:	d10c      	bne.n	80021b2 <HAL_RCC_OscConfig+0x9e>
 8002198:	4ba9      	ldr	r3, [pc, #676]	@ (8002440 <HAL_RCC_OscConfig+0x32c>)
 800219a:	681a      	ldr	r2, [r3, #0]
 800219c:	4ba8      	ldr	r3, [pc, #672]	@ (8002440 <HAL_RCC_OscConfig+0x32c>)
 800219e:	49a9      	ldr	r1, [pc, #676]	@ (8002444 <HAL_RCC_OscConfig+0x330>)
 80021a0:	400a      	ands	r2, r1
 80021a2:	601a      	str	r2, [r3, #0]
 80021a4:	4ba6      	ldr	r3, [pc, #664]	@ (8002440 <HAL_RCC_OscConfig+0x32c>)
 80021a6:	681a      	ldr	r2, [r3, #0]
 80021a8:	4ba5      	ldr	r3, [pc, #660]	@ (8002440 <HAL_RCC_OscConfig+0x32c>)
 80021aa:	49a7      	ldr	r1, [pc, #668]	@ (8002448 <HAL_RCC_OscConfig+0x334>)
 80021ac:	400a      	ands	r2, r1
 80021ae:	601a      	str	r2, [r3, #0]
 80021b0:	e01e      	b.n	80021f0 <HAL_RCC_OscConfig+0xdc>
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	685b      	ldr	r3, [r3, #4]
 80021b6:	2b05      	cmp	r3, #5
 80021b8:	d10e      	bne.n	80021d8 <HAL_RCC_OscConfig+0xc4>
 80021ba:	4ba1      	ldr	r3, [pc, #644]	@ (8002440 <HAL_RCC_OscConfig+0x32c>)
 80021bc:	681a      	ldr	r2, [r3, #0]
 80021be:	4ba0      	ldr	r3, [pc, #640]	@ (8002440 <HAL_RCC_OscConfig+0x32c>)
 80021c0:	2180      	movs	r1, #128	@ 0x80
 80021c2:	02c9      	lsls	r1, r1, #11
 80021c4:	430a      	orrs	r2, r1
 80021c6:	601a      	str	r2, [r3, #0]
 80021c8:	4b9d      	ldr	r3, [pc, #628]	@ (8002440 <HAL_RCC_OscConfig+0x32c>)
 80021ca:	681a      	ldr	r2, [r3, #0]
 80021cc:	4b9c      	ldr	r3, [pc, #624]	@ (8002440 <HAL_RCC_OscConfig+0x32c>)
 80021ce:	2180      	movs	r1, #128	@ 0x80
 80021d0:	0249      	lsls	r1, r1, #9
 80021d2:	430a      	orrs	r2, r1
 80021d4:	601a      	str	r2, [r3, #0]
 80021d6:	e00b      	b.n	80021f0 <HAL_RCC_OscConfig+0xdc>
 80021d8:	4b99      	ldr	r3, [pc, #612]	@ (8002440 <HAL_RCC_OscConfig+0x32c>)
 80021da:	681a      	ldr	r2, [r3, #0]
 80021dc:	4b98      	ldr	r3, [pc, #608]	@ (8002440 <HAL_RCC_OscConfig+0x32c>)
 80021de:	4999      	ldr	r1, [pc, #612]	@ (8002444 <HAL_RCC_OscConfig+0x330>)
 80021e0:	400a      	ands	r2, r1
 80021e2:	601a      	str	r2, [r3, #0]
 80021e4:	4b96      	ldr	r3, [pc, #600]	@ (8002440 <HAL_RCC_OscConfig+0x32c>)
 80021e6:	681a      	ldr	r2, [r3, #0]
 80021e8:	4b95      	ldr	r3, [pc, #596]	@ (8002440 <HAL_RCC_OscConfig+0x32c>)
 80021ea:	4997      	ldr	r1, [pc, #604]	@ (8002448 <HAL_RCC_OscConfig+0x334>)
 80021ec:	400a      	ands	r2, r1
 80021ee:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	685b      	ldr	r3, [r3, #4]
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d014      	beq.n	8002222 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021f8:	f7fe ff8e 	bl	8001118 <HAL_GetTick>
 80021fc:	0003      	movs	r3, r0
 80021fe:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002200:	e008      	b.n	8002214 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002202:	f7fe ff89 	bl	8001118 <HAL_GetTick>
 8002206:	0002      	movs	r2, r0
 8002208:	69bb      	ldr	r3, [r7, #24]
 800220a:	1ad3      	subs	r3, r2, r3
 800220c:	2b64      	cmp	r3, #100	@ 0x64
 800220e:	d901      	bls.n	8002214 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8002210:	2303      	movs	r3, #3
 8002212:	e28a      	b.n	800272a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002214:	4b8a      	ldr	r3, [pc, #552]	@ (8002440 <HAL_RCC_OscConfig+0x32c>)
 8002216:	681a      	ldr	r2, [r3, #0]
 8002218:	2380      	movs	r3, #128	@ 0x80
 800221a:	029b      	lsls	r3, r3, #10
 800221c:	4013      	ands	r3, r2
 800221e:	d0f0      	beq.n	8002202 <HAL_RCC_OscConfig+0xee>
 8002220:	e015      	b.n	800224e <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002222:	f7fe ff79 	bl	8001118 <HAL_GetTick>
 8002226:	0003      	movs	r3, r0
 8002228:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800222a:	e008      	b.n	800223e <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800222c:	f7fe ff74 	bl	8001118 <HAL_GetTick>
 8002230:	0002      	movs	r2, r0
 8002232:	69bb      	ldr	r3, [r7, #24]
 8002234:	1ad3      	subs	r3, r2, r3
 8002236:	2b64      	cmp	r3, #100	@ 0x64
 8002238:	d901      	bls.n	800223e <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 800223a:	2303      	movs	r3, #3
 800223c:	e275      	b.n	800272a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800223e:	4b80      	ldr	r3, [pc, #512]	@ (8002440 <HAL_RCC_OscConfig+0x32c>)
 8002240:	681a      	ldr	r2, [r3, #0]
 8002242:	2380      	movs	r3, #128	@ 0x80
 8002244:	029b      	lsls	r3, r3, #10
 8002246:	4013      	ands	r3, r2
 8002248:	d1f0      	bne.n	800222c <HAL_RCC_OscConfig+0x118>
 800224a:	e000      	b.n	800224e <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800224c:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	2202      	movs	r2, #2
 8002254:	4013      	ands	r3, r2
 8002256:	d100      	bne.n	800225a <HAL_RCC_OscConfig+0x146>
 8002258:	e069      	b.n	800232e <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800225a:	4b79      	ldr	r3, [pc, #484]	@ (8002440 <HAL_RCC_OscConfig+0x32c>)
 800225c:	685b      	ldr	r3, [r3, #4]
 800225e:	220c      	movs	r2, #12
 8002260:	4013      	ands	r3, r2
 8002262:	d00b      	beq.n	800227c <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002264:	4b76      	ldr	r3, [pc, #472]	@ (8002440 <HAL_RCC_OscConfig+0x32c>)
 8002266:	685b      	ldr	r3, [r3, #4]
 8002268:	220c      	movs	r2, #12
 800226a:	4013      	ands	r3, r2
 800226c:	2b08      	cmp	r3, #8
 800226e:	d11c      	bne.n	80022aa <HAL_RCC_OscConfig+0x196>
 8002270:	4b73      	ldr	r3, [pc, #460]	@ (8002440 <HAL_RCC_OscConfig+0x32c>)
 8002272:	685a      	ldr	r2, [r3, #4]
 8002274:	2380      	movs	r3, #128	@ 0x80
 8002276:	025b      	lsls	r3, r3, #9
 8002278:	4013      	ands	r3, r2
 800227a:	d116      	bne.n	80022aa <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800227c:	4b70      	ldr	r3, [pc, #448]	@ (8002440 <HAL_RCC_OscConfig+0x32c>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	2202      	movs	r2, #2
 8002282:	4013      	ands	r3, r2
 8002284:	d005      	beq.n	8002292 <HAL_RCC_OscConfig+0x17e>
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	68db      	ldr	r3, [r3, #12]
 800228a:	2b01      	cmp	r3, #1
 800228c:	d001      	beq.n	8002292 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800228e:	2301      	movs	r3, #1
 8002290:	e24b      	b.n	800272a <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002292:	4b6b      	ldr	r3, [pc, #428]	@ (8002440 <HAL_RCC_OscConfig+0x32c>)
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	22f8      	movs	r2, #248	@ 0xf8
 8002298:	4393      	bics	r3, r2
 800229a:	0019      	movs	r1, r3
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	691b      	ldr	r3, [r3, #16]
 80022a0:	00da      	lsls	r2, r3, #3
 80022a2:	4b67      	ldr	r3, [pc, #412]	@ (8002440 <HAL_RCC_OscConfig+0x32c>)
 80022a4:	430a      	orrs	r2, r1
 80022a6:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022a8:	e041      	b.n	800232e <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	68db      	ldr	r3, [r3, #12]
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d024      	beq.n	80022fc <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80022b2:	4b63      	ldr	r3, [pc, #396]	@ (8002440 <HAL_RCC_OscConfig+0x32c>)
 80022b4:	681a      	ldr	r2, [r3, #0]
 80022b6:	4b62      	ldr	r3, [pc, #392]	@ (8002440 <HAL_RCC_OscConfig+0x32c>)
 80022b8:	2101      	movs	r1, #1
 80022ba:	430a      	orrs	r2, r1
 80022bc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022be:	f7fe ff2b 	bl	8001118 <HAL_GetTick>
 80022c2:	0003      	movs	r3, r0
 80022c4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022c6:	e008      	b.n	80022da <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80022c8:	f7fe ff26 	bl	8001118 <HAL_GetTick>
 80022cc:	0002      	movs	r2, r0
 80022ce:	69bb      	ldr	r3, [r7, #24]
 80022d0:	1ad3      	subs	r3, r2, r3
 80022d2:	2b02      	cmp	r3, #2
 80022d4:	d901      	bls.n	80022da <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 80022d6:	2303      	movs	r3, #3
 80022d8:	e227      	b.n	800272a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022da:	4b59      	ldr	r3, [pc, #356]	@ (8002440 <HAL_RCC_OscConfig+0x32c>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	2202      	movs	r2, #2
 80022e0:	4013      	ands	r3, r2
 80022e2:	d0f1      	beq.n	80022c8 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022e4:	4b56      	ldr	r3, [pc, #344]	@ (8002440 <HAL_RCC_OscConfig+0x32c>)
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	22f8      	movs	r2, #248	@ 0xf8
 80022ea:	4393      	bics	r3, r2
 80022ec:	0019      	movs	r1, r3
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	691b      	ldr	r3, [r3, #16]
 80022f2:	00da      	lsls	r2, r3, #3
 80022f4:	4b52      	ldr	r3, [pc, #328]	@ (8002440 <HAL_RCC_OscConfig+0x32c>)
 80022f6:	430a      	orrs	r2, r1
 80022f8:	601a      	str	r2, [r3, #0]
 80022fa:	e018      	b.n	800232e <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80022fc:	4b50      	ldr	r3, [pc, #320]	@ (8002440 <HAL_RCC_OscConfig+0x32c>)
 80022fe:	681a      	ldr	r2, [r3, #0]
 8002300:	4b4f      	ldr	r3, [pc, #316]	@ (8002440 <HAL_RCC_OscConfig+0x32c>)
 8002302:	2101      	movs	r1, #1
 8002304:	438a      	bics	r2, r1
 8002306:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002308:	f7fe ff06 	bl	8001118 <HAL_GetTick>
 800230c:	0003      	movs	r3, r0
 800230e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002310:	e008      	b.n	8002324 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002312:	f7fe ff01 	bl	8001118 <HAL_GetTick>
 8002316:	0002      	movs	r2, r0
 8002318:	69bb      	ldr	r3, [r7, #24]
 800231a:	1ad3      	subs	r3, r2, r3
 800231c:	2b02      	cmp	r3, #2
 800231e:	d901      	bls.n	8002324 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8002320:	2303      	movs	r3, #3
 8002322:	e202      	b.n	800272a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002324:	4b46      	ldr	r3, [pc, #280]	@ (8002440 <HAL_RCC_OscConfig+0x32c>)
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	2202      	movs	r2, #2
 800232a:	4013      	ands	r3, r2
 800232c:	d1f1      	bne.n	8002312 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	2208      	movs	r2, #8
 8002334:	4013      	ands	r3, r2
 8002336:	d036      	beq.n	80023a6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	69db      	ldr	r3, [r3, #28]
 800233c:	2b00      	cmp	r3, #0
 800233e:	d019      	beq.n	8002374 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002340:	4b3f      	ldr	r3, [pc, #252]	@ (8002440 <HAL_RCC_OscConfig+0x32c>)
 8002342:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002344:	4b3e      	ldr	r3, [pc, #248]	@ (8002440 <HAL_RCC_OscConfig+0x32c>)
 8002346:	2101      	movs	r1, #1
 8002348:	430a      	orrs	r2, r1
 800234a:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800234c:	f7fe fee4 	bl	8001118 <HAL_GetTick>
 8002350:	0003      	movs	r3, r0
 8002352:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002354:	e008      	b.n	8002368 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002356:	f7fe fedf 	bl	8001118 <HAL_GetTick>
 800235a:	0002      	movs	r2, r0
 800235c:	69bb      	ldr	r3, [r7, #24]
 800235e:	1ad3      	subs	r3, r2, r3
 8002360:	2b02      	cmp	r3, #2
 8002362:	d901      	bls.n	8002368 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8002364:	2303      	movs	r3, #3
 8002366:	e1e0      	b.n	800272a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002368:	4b35      	ldr	r3, [pc, #212]	@ (8002440 <HAL_RCC_OscConfig+0x32c>)
 800236a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800236c:	2202      	movs	r2, #2
 800236e:	4013      	ands	r3, r2
 8002370:	d0f1      	beq.n	8002356 <HAL_RCC_OscConfig+0x242>
 8002372:	e018      	b.n	80023a6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002374:	4b32      	ldr	r3, [pc, #200]	@ (8002440 <HAL_RCC_OscConfig+0x32c>)
 8002376:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002378:	4b31      	ldr	r3, [pc, #196]	@ (8002440 <HAL_RCC_OscConfig+0x32c>)
 800237a:	2101      	movs	r1, #1
 800237c:	438a      	bics	r2, r1
 800237e:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002380:	f7fe feca 	bl	8001118 <HAL_GetTick>
 8002384:	0003      	movs	r3, r0
 8002386:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002388:	e008      	b.n	800239c <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800238a:	f7fe fec5 	bl	8001118 <HAL_GetTick>
 800238e:	0002      	movs	r2, r0
 8002390:	69bb      	ldr	r3, [r7, #24]
 8002392:	1ad3      	subs	r3, r2, r3
 8002394:	2b02      	cmp	r3, #2
 8002396:	d901      	bls.n	800239c <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8002398:	2303      	movs	r3, #3
 800239a:	e1c6      	b.n	800272a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800239c:	4b28      	ldr	r3, [pc, #160]	@ (8002440 <HAL_RCC_OscConfig+0x32c>)
 800239e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023a0:	2202      	movs	r2, #2
 80023a2:	4013      	ands	r3, r2
 80023a4:	d1f1      	bne.n	800238a <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	2204      	movs	r2, #4
 80023ac:	4013      	ands	r3, r2
 80023ae:	d100      	bne.n	80023b2 <HAL_RCC_OscConfig+0x29e>
 80023b0:	e0b4      	b.n	800251c <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 80023b2:	201f      	movs	r0, #31
 80023b4:	183b      	adds	r3, r7, r0
 80023b6:	2200      	movs	r2, #0
 80023b8:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80023ba:	4b21      	ldr	r3, [pc, #132]	@ (8002440 <HAL_RCC_OscConfig+0x32c>)
 80023bc:	69da      	ldr	r2, [r3, #28]
 80023be:	2380      	movs	r3, #128	@ 0x80
 80023c0:	055b      	lsls	r3, r3, #21
 80023c2:	4013      	ands	r3, r2
 80023c4:	d110      	bne.n	80023e8 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80023c6:	4b1e      	ldr	r3, [pc, #120]	@ (8002440 <HAL_RCC_OscConfig+0x32c>)
 80023c8:	69da      	ldr	r2, [r3, #28]
 80023ca:	4b1d      	ldr	r3, [pc, #116]	@ (8002440 <HAL_RCC_OscConfig+0x32c>)
 80023cc:	2180      	movs	r1, #128	@ 0x80
 80023ce:	0549      	lsls	r1, r1, #21
 80023d0:	430a      	orrs	r2, r1
 80023d2:	61da      	str	r2, [r3, #28]
 80023d4:	4b1a      	ldr	r3, [pc, #104]	@ (8002440 <HAL_RCC_OscConfig+0x32c>)
 80023d6:	69da      	ldr	r2, [r3, #28]
 80023d8:	2380      	movs	r3, #128	@ 0x80
 80023da:	055b      	lsls	r3, r3, #21
 80023dc:	4013      	ands	r3, r2
 80023de:	60fb      	str	r3, [r7, #12]
 80023e0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80023e2:	183b      	adds	r3, r7, r0
 80023e4:	2201      	movs	r2, #1
 80023e6:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023e8:	4b18      	ldr	r3, [pc, #96]	@ (800244c <HAL_RCC_OscConfig+0x338>)
 80023ea:	681a      	ldr	r2, [r3, #0]
 80023ec:	2380      	movs	r3, #128	@ 0x80
 80023ee:	005b      	lsls	r3, r3, #1
 80023f0:	4013      	ands	r3, r2
 80023f2:	d11a      	bne.n	800242a <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80023f4:	4b15      	ldr	r3, [pc, #84]	@ (800244c <HAL_RCC_OscConfig+0x338>)
 80023f6:	681a      	ldr	r2, [r3, #0]
 80023f8:	4b14      	ldr	r3, [pc, #80]	@ (800244c <HAL_RCC_OscConfig+0x338>)
 80023fa:	2180      	movs	r1, #128	@ 0x80
 80023fc:	0049      	lsls	r1, r1, #1
 80023fe:	430a      	orrs	r2, r1
 8002400:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002402:	f7fe fe89 	bl	8001118 <HAL_GetTick>
 8002406:	0003      	movs	r3, r0
 8002408:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800240a:	e008      	b.n	800241e <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800240c:	f7fe fe84 	bl	8001118 <HAL_GetTick>
 8002410:	0002      	movs	r2, r0
 8002412:	69bb      	ldr	r3, [r7, #24]
 8002414:	1ad3      	subs	r3, r2, r3
 8002416:	2b64      	cmp	r3, #100	@ 0x64
 8002418:	d901      	bls.n	800241e <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 800241a:	2303      	movs	r3, #3
 800241c:	e185      	b.n	800272a <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800241e:	4b0b      	ldr	r3, [pc, #44]	@ (800244c <HAL_RCC_OscConfig+0x338>)
 8002420:	681a      	ldr	r2, [r3, #0]
 8002422:	2380      	movs	r3, #128	@ 0x80
 8002424:	005b      	lsls	r3, r3, #1
 8002426:	4013      	ands	r3, r2
 8002428:	d0f0      	beq.n	800240c <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	689b      	ldr	r3, [r3, #8]
 800242e:	2b01      	cmp	r3, #1
 8002430:	d10e      	bne.n	8002450 <HAL_RCC_OscConfig+0x33c>
 8002432:	4b03      	ldr	r3, [pc, #12]	@ (8002440 <HAL_RCC_OscConfig+0x32c>)
 8002434:	6a1a      	ldr	r2, [r3, #32]
 8002436:	4b02      	ldr	r3, [pc, #8]	@ (8002440 <HAL_RCC_OscConfig+0x32c>)
 8002438:	2101      	movs	r1, #1
 800243a:	430a      	orrs	r2, r1
 800243c:	621a      	str	r2, [r3, #32]
 800243e:	e035      	b.n	80024ac <HAL_RCC_OscConfig+0x398>
 8002440:	40021000 	.word	0x40021000
 8002444:	fffeffff 	.word	0xfffeffff
 8002448:	fffbffff 	.word	0xfffbffff
 800244c:	40007000 	.word	0x40007000
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	689b      	ldr	r3, [r3, #8]
 8002454:	2b00      	cmp	r3, #0
 8002456:	d10c      	bne.n	8002472 <HAL_RCC_OscConfig+0x35e>
 8002458:	4bb6      	ldr	r3, [pc, #728]	@ (8002734 <HAL_RCC_OscConfig+0x620>)
 800245a:	6a1a      	ldr	r2, [r3, #32]
 800245c:	4bb5      	ldr	r3, [pc, #724]	@ (8002734 <HAL_RCC_OscConfig+0x620>)
 800245e:	2101      	movs	r1, #1
 8002460:	438a      	bics	r2, r1
 8002462:	621a      	str	r2, [r3, #32]
 8002464:	4bb3      	ldr	r3, [pc, #716]	@ (8002734 <HAL_RCC_OscConfig+0x620>)
 8002466:	6a1a      	ldr	r2, [r3, #32]
 8002468:	4bb2      	ldr	r3, [pc, #712]	@ (8002734 <HAL_RCC_OscConfig+0x620>)
 800246a:	2104      	movs	r1, #4
 800246c:	438a      	bics	r2, r1
 800246e:	621a      	str	r2, [r3, #32]
 8002470:	e01c      	b.n	80024ac <HAL_RCC_OscConfig+0x398>
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	689b      	ldr	r3, [r3, #8]
 8002476:	2b05      	cmp	r3, #5
 8002478:	d10c      	bne.n	8002494 <HAL_RCC_OscConfig+0x380>
 800247a:	4bae      	ldr	r3, [pc, #696]	@ (8002734 <HAL_RCC_OscConfig+0x620>)
 800247c:	6a1a      	ldr	r2, [r3, #32]
 800247e:	4bad      	ldr	r3, [pc, #692]	@ (8002734 <HAL_RCC_OscConfig+0x620>)
 8002480:	2104      	movs	r1, #4
 8002482:	430a      	orrs	r2, r1
 8002484:	621a      	str	r2, [r3, #32]
 8002486:	4bab      	ldr	r3, [pc, #684]	@ (8002734 <HAL_RCC_OscConfig+0x620>)
 8002488:	6a1a      	ldr	r2, [r3, #32]
 800248a:	4baa      	ldr	r3, [pc, #680]	@ (8002734 <HAL_RCC_OscConfig+0x620>)
 800248c:	2101      	movs	r1, #1
 800248e:	430a      	orrs	r2, r1
 8002490:	621a      	str	r2, [r3, #32]
 8002492:	e00b      	b.n	80024ac <HAL_RCC_OscConfig+0x398>
 8002494:	4ba7      	ldr	r3, [pc, #668]	@ (8002734 <HAL_RCC_OscConfig+0x620>)
 8002496:	6a1a      	ldr	r2, [r3, #32]
 8002498:	4ba6      	ldr	r3, [pc, #664]	@ (8002734 <HAL_RCC_OscConfig+0x620>)
 800249a:	2101      	movs	r1, #1
 800249c:	438a      	bics	r2, r1
 800249e:	621a      	str	r2, [r3, #32]
 80024a0:	4ba4      	ldr	r3, [pc, #656]	@ (8002734 <HAL_RCC_OscConfig+0x620>)
 80024a2:	6a1a      	ldr	r2, [r3, #32]
 80024a4:	4ba3      	ldr	r3, [pc, #652]	@ (8002734 <HAL_RCC_OscConfig+0x620>)
 80024a6:	2104      	movs	r1, #4
 80024a8:	438a      	bics	r2, r1
 80024aa:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	689b      	ldr	r3, [r3, #8]
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d014      	beq.n	80024de <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024b4:	f7fe fe30 	bl	8001118 <HAL_GetTick>
 80024b8:	0003      	movs	r3, r0
 80024ba:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024bc:	e009      	b.n	80024d2 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80024be:	f7fe fe2b 	bl	8001118 <HAL_GetTick>
 80024c2:	0002      	movs	r2, r0
 80024c4:	69bb      	ldr	r3, [r7, #24]
 80024c6:	1ad3      	subs	r3, r2, r3
 80024c8:	4a9b      	ldr	r2, [pc, #620]	@ (8002738 <HAL_RCC_OscConfig+0x624>)
 80024ca:	4293      	cmp	r3, r2
 80024cc:	d901      	bls.n	80024d2 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 80024ce:	2303      	movs	r3, #3
 80024d0:	e12b      	b.n	800272a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024d2:	4b98      	ldr	r3, [pc, #608]	@ (8002734 <HAL_RCC_OscConfig+0x620>)
 80024d4:	6a1b      	ldr	r3, [r3, #32]
 80024d6:	2202      	movs	r2, #2
 80024d8:	4013      	ands	r3, r2
 80024da:	d0f0      	beq.n	80024be <HAL_RCC_OscConfig+0x3aa>
 80024dc:	e013      	b.n	8002506 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024de:	f7fe fe1b 	bl	8001118 <HAL_GetTick>
 80024e2:	0003      	movs	r3, r0
 80024e4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024e6:	e009      	b.n	80024fc <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80024e8:	f7fe fe16 	bl	8001118 <HAL_GetTick>
 80024ec:	0002      	movs	r2, r0
 80024ee:	69bb      	ldr	r3, [r7, #24]
 80024f0:	1ad3      	subs	r3, r2, r3
 80024f2:	4a91      	ldr	r2, [pc, #580]	@ (8002738 <HAL_RCC_OscConfig+0x624>)
 80024f4:	4293      	cmp	r3, r2
 80024f6:	d901      	bls.n	80024fc <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 80024f8:	2303      	movs	r3, #3
 80024fa:	e116      	b.n	800272a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024fc:	4b8d      	ldr	r3, [pc, #564]	@ (8002734 <HAL_RCC_OscConfig+0x620>)
 80024fe:	6a1b      	ldr	r3, [r3, #32]
 8002500:	2202      	movs	r2, #2
 8002502:	4013      	ands	r3, r2
 8002504:	d1f0      	bne.n	80024e8 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002506:	231f      	movs	r3, #31
 8002508:	18fb      	adds	r3, r7, r3
 800250a:	781b      	ldrb	r3, [r3, #0]
 800250c:	2b01      	cmp	r3, #1
 800250e:	d105      	bne.n	800251c <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002510:	4b88      	ldr	r3, [pc, #544]	@ (8002734 <HAL_RCC_OscConfig+0x620>)
 8002512:	69da      	ldr	r2, [r3, #28]
 8002514:	4b87      	ldr	r3, [pc, #540]	@ (8002734 <HAL_RCC_OscConfig+0x620>)
 8002516:	4989      	ldr	r1, [pc, #548]	@ (800273c <HAL_RCC_OscConfig+0x628>)
 8002518:	400a      	ands	r2, r1
 800251a:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	2210      	movs	r2, #16
 8002522:	4013      	ands	r3, r2
 8002524:	d063      	beq.n	80025ee <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	695b      	ldr	r3, [r3, #20]
 800252a:	2b01      	cmp	r3, #1
 800252c:	d12a      	bne.n	8002584 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800252e:	4b81      	ldr	r3, [pc, #516]	@ (8002734 <HAL_RCC_OscConfig+0x620>)
 8002530:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002532:	4b80      	ldr	r3, [pc, #512]	@ (8002734 <HAL_RCC_OscConfig+0x620>)
 8002534:	2104      	movs	r1, #4
 8002536:	430a      	orrs	r2, r1
 8002538:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800253a:	4b7e      	ldr	r3, [pc, #504]	@ (8002734 <HAL_RCC_OscConfig+0x620>)
 800253c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800253e:	4b7d      	ldr	r3, [pc, #500]	@ (8002734 <HAL_RCC_OscConfig+0x620>)
 8002540:	2101      	movs	r1, #1
 8002542:	430a      	orrs	r2, r1
 8002544:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002546:	f7fe fde7 	bl	8001118 <HAL_GetTick>
 800254a:	0003      	movs	r3, r0
 800254c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800254e:	e008      	b.n	8002562 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002550:	f7fe fde2 	bl	8001118 <HAL_GetTick>
 8002554:	0002      	movs	r2, r0
 8002556:	69bb      	ldr	r3, [r7, #24]
 8002558:	1ad3      	subs	r3, r2, r3
 800255a:	2b02      	cmp	r3, #2
 800255c:	d901      	bls.n	8002562 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 800255e:	2303      	movs	r3, #3
 8002560:	e0e3      	b.n	800272a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002562:	4b74      	ldr	r3, [pc, #464]	@ (8002734 <HAL_RCC_OscConfig+0x620>)
 8002564:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002566:	2202      	movs	r2, #2
 8002568:	4013      	ands	r3, r2
 800256a:	d0f1      	beq.n	8002550 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800256c:	4b71      	ldr	r3, [pc, #452]	@ (8002734 <HAL_RCC_OscConfig+0x620>)
 800256e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002570:	22f8      	movs	r2, #248	@ 0xf8
 8002572:	4393      	bics	r3, r2
 8002574:	0019      	movs	r1, r3
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	699b      	ldr	r3, [r3, #24]
 800257a:	00da      	lsls	r2, r3, #3
 800257c:	4b6d      	ldr	r3, [pc, #436]	@ (8002734 <HAL_RCC_OscConfig+0x620>)
 800257e:	430a      	orrs	r2, r1
 8002580:	635a      	str	r2, [r3, #52]	@ 0x34
 8002582:	e034      	b.n	80025ee <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	695b      	ldr	r3, [r3, #20]
 8002588:	3305      	adds	r3, #5
 800258a:	d111      	bne.n	80025b0 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 800258c:	4b69      	ldr	r3, [pc, #420]	@ (8002734 <HAL_RCC_OscConfig+0x620>)
 800258e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002590:	4b68      	ldr	r3, [pc, #416]	@ (8002734 <HAL_RCC_OscConfig+0x620>)
 8002592:	2104      	movs	r1, #4
 8002594:	438a      	bics	r2, r1
 8002596:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002598:	4b66      	ldr	r3, [pc, #408]	@ (8002734 <HAL_RCC_OscConfig+0x620>)
 800259a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800259c:	22f8      	movs	r2, #248	@ 0xf8
 800259e:	4393      	bics	r3, r2
 80025a0:	0019      	movs	r1, r3
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	699b      	ldr	r3, [r3, #24]
 80025a6:	00da      	lsls	r2, r3, #3
 80025a8:	4b62      	ldr	r3, [pc, #392]	@ (8002734 <HAL_RCC_OscConfig+0x620>)
 80025aa:	430a      	orrs	r2, r1
 80025ac:	635a      	str	r2, [r3, #52]	@ 0x34
 80025ae:	e01e      	b.n	80025ee <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80025b0:	4b60      	ldr	r3, [pc, #384]	@ (8002734 <HAL_RCC_OscConfig+0x620>)
 80025b2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80025b4:	4b5f      	ldr	r3, [pc, #380]	@ (8002734 <HAL_RCC_OscConfig+0x620>)
 80025b6:	2104      	movs	r1, #4
 80025b8:	430a      	orrs	r2, r1
 80025ba:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80025bc:	4b5d      	ldr	r3, [pc, #372]	@ (8002734 <HAL_RCC_OscConfig+0x620>)
 80025be:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80025c0:	4b5c      	ldr	r3, [pc, #368]	@ (8002734 <HAL_RCC_OscConfig+0x620>)
 80025c2:	2101      	movs	r1, #1
 80025c4:	438a      	bics	r2, r1
 80025c6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025c8:	f7fe fda6 	bl	8001118 <HAL_GetTick>
 80025cc:	0003      	movs	r3, r0
 80025ce:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80025d0:	e008      	b.n	80025e4 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80025d2:	f7fe fda1 	bl	8001118 <HAL_GetTick>
 80025d6:	0002      	movs	r2, r0
 80025d8:	69bb      	ldr	r3, [r7, #24]
 80025da:	1ad3      	subs	r3, r2, r3
 80025dc:	2b02      	cmp	r3, #2
 80025de:	d901      	bls.n	80025e4 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 80025e0:	2303      	movs	r3, #3
 80025e2:	e0a2      	b.n	800272a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80025e4:	4b53      	ldr	r3, [pc, #332]	@ (8002734 <HAL_RCC_OscConfig+0x620>)
 80025e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80025e8:	2202      	movs	r2, #2
 80025ea:	4013      	ands	r3, r2
 80025ec:	d1f1      	bne.n	80025d2 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	6a1b      	ldr	r3, [r3, #32]
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d100      	bne.n	80025f8 <HAL_RCC_OscConfig+0x4e4>
 80025f6:	e097      	b.n	8002728 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80025f8:	4b4e      	ldr	r3, [pc, #312]	@ (8002734 <HAL_RCC_OscConfig+0x620>)
 80025fa:	685b      	ldr	r3, [r3, #4]
 80025fc:	220c      	movs	r2, #12
 80025fe:	4013      	ands	r3, r2
 8002600:	2b08      	cmp	r3, #8
 8002602:	d100      	bne.n	8002606 <HAL_RCC_OscConfig+0x4f2>
 8002604:	e06b      	b.n	80026de <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	6a1b      	ldr	r3, [r3, #32]
 800260a:	2b02      	cmp	r3, #2
 800260c:	d14c      	bne.n	80026a8 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800260e:	4b49      	ldr	r3, [pc, #292]	@ (8002734 <HAL_RCC_OscConfig+0x620>)
 8002610:	681a      	ldr	r2, [r3, #0]
 8002612:	4b48      	ldr	r3, [pc, #288]	@ (8002734 <HAL_RCC_OscConfig+0x620>)
 8002614:	494a      	ldr	r1, [pc, #296]	@ (8002740 <HAL_RCC_OscConfig+0x62c>)
 8002616:	400a      	ands	r2, r1
 8002618:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800261a:	f7fe fd7d 	bl	8001118 <HAL_GetTick>
 800261e:	0003      	movs	r3, r0
 8002620:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002622:	e008      	b.n	8002636 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002624:	f7fe fd78 	bl	8001118 <HAL_GetTick>
 8002628:	0002      	movs	r2, r0
 800262a:	69bb      	ldr	r3, [r7, #24]
 800262c:	1ad3      	subs	r3, r2, r3
 800262e:	2b02      	cmp	r3, #2
 8002630:	d901      	bls.n	8002636 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8002632:	2303      	movs	r3, #3
 8002634:	e079      	b.n	800272a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002636:	4b3f      	ldr	r3, [pc, #252]	@ (8002734 <HAL_RCC_OscConfig+0x620>)
 8002638:	681a      	ldr	r2, [r3, #0]
 800263a:	2380      	movs	r3, #128	@ 0x80
 800263c:	049b      	lsls	r3, r3, #18
 800263e:	4013      	ands	r3, r2
 8002640:	d1f0      	bne.n	8002624 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002642:	4b3c      	ldr	r3, [pc, #240]	@ (8002734 <HAL_RCC_OscConfig+0x620>)
 8002644:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002646:	220f      	movs	r2, #15
 8002648:	4393      	bics	r3, r2
 800264a:	0019      	movs	r1, r3
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002650:	4b38      	ldr	r3, [pc, #224]	@ (8002734 <HAL_RCC_OscConfig+0x620>)
 8002652:	430a      	orrs	r2, r1
 8002654:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002656:	4b37      	ldr	r3, [pc, #220]	@ (8002734 <HAL_RCC_OscConfig+0x620>)
 8002658:	685b      	ldr	r3, [r3, #4]
 800265a:	4a3a      	ldr	r2, [pc, #232]	@ (8002744 <HAL_RCC_OscConfig+0x630>)
 800265c:	4013      	ands	r3, r2
 800265e:	0019      	movs	r1, r3
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002668:	431a      	orrs	r2, r3
 800266a:	4b32      	ldr	r3, [pc, #200]	@ (8002734 <HAL_RCC_OscConfig+0x620>)
 800266c:	430a      	orrs	r2, r1
 800266e:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002670:	4b30      	ldr	r3, [pc, #192]	@ (8002734 <HAL_RCC_OscConfig+0x620>)
 8002672:	681a      	ldr	r2, [r3, #0]
 8002674:	4b2f      	ldr	r3, [pc, #188]	@ (8002734 <HAL_RCC_OscConfig+0x620>)
 8002676:	2180      	movs	r1, #128	@ 0x80
 8002678:	0449      	lsls	r1, r1, #17
 800267a:	430a      	orrs	r2, r1
 800267c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800267e:	f7fe fd4b 	bl	8001118 <HAL_GetTick>
 8002682:	0003      	movs	r3, r0
 8002684:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002686:	e008      	b.n	800269a <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002688:	f7fe fd46 	bl	8001118 <HAL_GetTick>
 800268c:	0002      	movs	r2, r0
 800268e:	69bb      	ldr	r3, [r7, #24]
 8002690:	1ad3      	subs	r3, r2, r3
 8002692:	2b02      	cmp	r3, #2
 8002694:	d901      	bls.n	800269a <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8002696:	2303      	movs	r3, #3
 8002698:	e047      	b.n	800272a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800269a:	4b26      	ldr	r3, [pc, #152]	@ (8002734 <HAL_RCC_OscConfig+0x620>)
 800269c:	681a      	ldr	r2, [r3, #0]
 800269e:	2380      	movs	r3, #128	@ 0x80
 80026a0:	049b      	lsls	r3, r3, #18
 80026a2:	4013      	ands	r3, r2
 80026a4:	d0f0      	beq.n	8002688 <HAL_RCC_OscConfig+0x574>
 80026a6:	e03f      	b.n	8002728 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026a8:	4b22      	ldr	r3, [pc, #136]	@ (8002734 <HAL_RCC_OscConfig+0x620>)
 80026aa:	681a      	ldr	r2, [r3, #0]
 80026ac:	4b21      	ldr	r3, [pc, #132]	@ (8002734 <HAL_RCC_OscConfig+0x620>)
 80026ae:	4924      	ldr	r1, [pc, #144]	@ (8002740 <HAL_RCC_OscConfig+0x62c>)
 80026b0:	400a      	ands	r2, r1
 80026b2:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026b4:	f7fe fd30 	bl	8001118 <HAL_GetTick>
 80026b8:	0003      	movs	r3, r0
 80026ba:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80026bc:	e008      	b.n	80026d0 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80026be:	f7fe fd2b 	bl	8001118 <HAL_GetTick>
 80026c2:	0002      	movs	r2, r0
 80026c4:	69bb      	ldr	r3, [r7, #24]
 80026c6:	1ad3      	subs	r3, r2, r3
 80026c8:	2b02      	cmp	r3, #2
 80026ca:	d901      	bls.n	80026d0 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 80026cc:	2303      	movs	r3, #3
 80026ce:	e02c      	b.n	800272a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80026d0:	4b18      	ldr	r3, [pc, #96]	@ (8002734 <HAL_RCC_OscConfig+0x620>)
 80026d2:	681a      	ldr	r2, [r3, #0]
 80026d4:	2380      	movs	r3, #128	@ 0x80
 80026d6:	049b      	lsls	r3, r3, #18
 80026d8:	4013      	ands	r3, r2
 80026da:	d1f0      	bne.n	80026be <HAL_RCC_OscConfig+0x5aa>
 80026dc:	e024      	b.n	8002728 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	6a1b      	ldr	r3, [r3, #32]
 80026e2:	2b01      	cmp	r3, #1
 80026e4:	d101      	bne.n	80026ea <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 80026e6:	2301      	movs	r3, #1
 80026e8:	e01f      	b.n	800272a <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80026ea:	4b12      	ldr	r3, [pc, #72]	@ (8002734 <HAL_RCC_OscConfig+0x620>)
 80026ec:	685b      	ldr	r3, [r3, #4]
 80026ee:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80026f0:	4b10      	ldr	r3, [pc, #64]	@ (8002734 <HAL_RCC_OscConfig+0x620>)
 80026f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026f4:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80026f6:	697a      	ldr	r2, [r7, #20]
 80026f8:	2380      	movs	r3, #128	@ 0x80
 80026fa:	025b      	lsls	r3, r3, #9
 80026fc:	401a      	ands	r2, r3
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002702:	429a      	cmp	r2, r3
 8002704:	d10e      	bne.n	8002724 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002706:	693b      	ldr	r3, [r7, #16]
 8002708:	220f      	movs	r2, #15
 800270a:	401a      	ands	r2, r3
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002710:	429a      	cmp	r2, r3
 8002712:	d107      	bne.n	8002724 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8002714:	697a      	ldr	r2, [r7, #20]
 8002716:	23f0      	movs	r3, #240	@ 0xf0
 8002718:	039b      	lsls	r3, r3, #14
 800271a:	401a      	ands	r2, r3
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002720:	429a      	cmp	r2, r3
 8002722:	d001      	beq.n	8002728 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8002724:	2301      	movs	r3, #1
 8002726:	e000      	b.n	800272a <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8002728:	2300      	movs	r3, #0
}
 800272a:	0018      	movs	r0, r3
 800272c:	46bd      	mov	sp, r7
 800272e:	b008      	add	sp, #32
 8002730:	bd80      	pop	{r7, pc}
 8002732:	46c0      	nop			@ (mov r8, r8)
 8002734:	40021000 	.word	0x40021000
 8002738:	00001388 	.word	0x00001388
 800273c:	efffffff 	.word	0xefffffff
 8002740:	feffffff 	.word	0xfeffffff
 8002744:	ffc2ffff 	.word	0xffc2ffff

08002748 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b084      	sub	sp, #16
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
 8002750:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d101      	bne.n	800275c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002758:	2301      	movs	r3, #1
 800275a:	e0b3      	b.n	80028c4 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800275c:	4b5b      	ldr	r3, [pc, #364]	@ (80028cc <HAL_RCC_ClockConfig+0x184>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	2201      	movs	r2, #1
 8002762:	4013      	ands	r3, r2
 8002764:	683a      	ldr	r2, [r7, #0]
 8002766:	429a      	cmp	r2, r3
 8002768:	d911      	bls.n	800278e <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800276a:	4b58      	ldr	r3, [pc, #352]	@ (80028cc <HAL_RCC_ClockConfig+0x184>)
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	2201      	movs	r2, #1
 8002770:	4393      	bics	r3, r2
 8002772:	0019      	movs	r1, r3
 8002774:	4b55      	ldr	r3, [pc, #340]	@ (80028cc <HAL_RCC_ClockConfig+0x184>)
 8002776:	683a      	ldr	r2, [r7, #0]
 8002778:	430a      	orrs	r2, r1
 800277a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800277c:	4b53      	ldr	r3, [pc, #332]	@ (80028cc <HAL_RCC_ClockConfig+0x184>)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	2201      	movs	r2, #1
 8002782:	4013      	ands	r3, r2
 8002784:	683a      	ldr	r2, [r7, #0]
 8002786:	429a      	cmp	r2, r3
 8002788:	d001      	beq.n	800278e <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 800278a:	2301      	movs	r3, #1
 800278c:	e09a      	b.n	80028c4 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	2202      	movs	r2, #2
 8002794:	4013      	ands	r3, r2
 8002796:	d015      	beq.n	80027c4 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	2204      	movs	r2, #4
 800279e:	4013      	ands	r3, r2
 80027a0:	d006      	beq.n	80027b0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80027a2:	4b4b      	ldr	r3, [pc, #300]	@ (80028d0 <HAL_RCC_ClockConfig+0x188>)
 80027a4:	685a      	ldr	r2, [r3, #4]
 80027a6:	4b4a      	ldr	r3, [pc, #296]	@ (80028d0 <HAL_RCC_ClockConfig+0x188>)
 80027a8:	21e0      	movs	r1, #224	@ 0xe0
 80027aa:	00c9      	lsls	r1, r1, #3
 80027ac:	430a      	orrs	r2, r1
 80027ae:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80027b0:	4b47      	ldr	r3, [pc, #284]	@ (80028d0 <HAL_RCC_ClockConfig+0x188>)
 80027b2:	685b      	ldr	r3, [r3, #4]
 80027b4:	22f0      	movs	r2, #240	@ 0xf0
 80027b6:	4393      	bics	r3, r2
 80027b8:	0019      	movs	r1, r3
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	689a      	ldr	r2, [r3, #8]
 80027be:	4b44      	ldr	r3, [pc, #272]	@ (80028d0 <HAL_RCC_ClockConfig+0x188>)
 80027c0:	430a      	orrs	r2, r1
 80027c2:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	2201      	movs	r2, #1
 80027ca:	4013      	ands	r3, r2
 80027cc:	d040      	beq.n	8002850 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	685b      	ldr	r3, [r3, #4]
 80027d2:	2b01      	cmp	r3, #1
 80027d4:	d107      	bne.n	80027e6 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027d6:	4b3e      	ldr	r3, [pc, #248]	@ (80028d0 <HAL_RCC_ClockConfig+0x188>)
 80027d8:	681a      	ldr	r2, [r3, #0]
 80027da:	2380      	movs	r3, #128	@ 0x80
 80027dc:	029b      	lsls	r3, r3, #10
 80027de:	4013      	ands	r3, r2
 80027e0:	d114      	bne.n	800280c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80027e2:	2301      	movs	r3, #1
 80027e4:	e06e      	b.n	80028c4 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	685b      	ldr	r3, [r3, #4]
 80027ea:	2b02      	cmp	r3, #2
 80027ec:	d107      	bne.n	80027fe <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027ee:	4b38      	ldr	r3, [pc, #224]	@ (80028d0 <HAL_RCC_ClockConfig+0x188>)
 80027f0:	681a      	ldr	r2, [r3, #0]
 80027f2:	2380      	movs	r3, #128	@ 0x80
 80027f4:	049b      	lsls	r3, r3, #18
 80027f6:	4013      	ands	r3, r2
 80027f8:	d108      	bne.n	800280c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80027fa:	2301      	movs	r3, #1
 80027fc:	e062      	b.n	80028c4 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027fe:	4b34      	ldr	r3, [pc, #208]	@ (80028d0 <HAL_RCC_ClockConfig+0x188>)
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	2202      	movs	r2, #2
 8002804:	4013      	ands	r3, r2
 8002806:	d101      	bne.n	800280c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002808:	2301      	movs	r3, #1
 800280a:	e05b      	b.n	80028c4 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800280c:	4b30      	ldr	r3, [pc, #192]	@ (80028d0 <HAL_RCC_ClockConfig+0x188>)
 800280e:	685b      	ldr	r3, [r3, #4]
 8002810:	2203      	movs	r2, #3
 8002812:	4393      	bics	r3, r2
 8002814:	0019      	movs	r1, r3
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	685a      	ldr	r2, [r3, #4]
 800281a:	4b2d      	ldr	r3, [pc, #180]	@ (80028d0 <HAL_RCC_ClockConfig+0x188>)
 800281c:	430a      	orrs	r2, r1
 800281e:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002820:	f7fe fc7a 	bl	8001118 <HAL_GetTick>
 8002824:	0003      	movs	r3, r0
 8002826:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002828:	e009      	b.n	800283e <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800282a:	f7fe fc75 	bl	8001118 <HAL_GetTick>
 800282e:	0002      	movs	r2, r0
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	1ad3      	subs	r3, r2, r3
 8002834:	4a27      	ldr	r2, [pc, #156]	@ (80028d4 <HAL_RCC_ClockConfig+0x18c>)
 8002836:	4293      	cmp	r3, r2
 8002838:	d901      	bls.n	800283e <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 800283a:	2303      	movs	r3, #3
 800283c:	e042      	b.n	80028c4 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800283e:	4b24      	ldr	r3, [pc, #144]	@ (80028d0 <HAL_RCC_ClockConfig+0x188>)
 8002840:	685b      	ldr	r3, [r3, #4]
 8002842:	220c      	movs	r2, #12
 8002844:	401a      	ands	r2, r3
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	685b      	ldr	r3, [r3, #4]
 800284a:	009b      	lsls	r3, r3, #2
 800284c:	429a      	cmp	r2, r3
 800284e:	d1ec      	bne.n	800282a <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002850:	4b1e      	ldr	r3, [pc, #120]	@ (80028cc <HAL_RCC_ClockConfig+0x184>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	2201      	movs	r2, #1
 8002856:	4013      	ands	r3, r2
 8002858:	683a      	ldr	r2, [r7, #0]
 800285a:	429a      	cmp	r2, r3
 800285c:	d211      	bcs.n	8002882 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800285e:	4b1b      	ldr	r3, [pc, #108]	@ (80028cc <HAL_RCC_ClockConfig+0x184>)
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	2201      	movs	r2, #1
 8002864:	4393      	bics	r3, r2
 8002866:	0019      	movs	r1, r3
 8002868:	4b18      	ldr	r3, [pc, #96]	@ (80028cc <HAL_RCC_ClockConfig+0x184>)
 800286a:	683a      	ldr	r2, [r7, #0]
 800286c:	430a      	orrs	r2, r1
 800286e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002870:	4b16      	ldr	r3, [pc, #88]	@ (80028cc <HAL_RCC_ClockConfig+0x184>)
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	2201      	movs	r2, #1
 8002876:	4013      	ands	r3, r2
 8002878:	683a      	ldr	r2, [r7, #0]
 800287a:	429a      	cmp	r2, r3
 800287c:	d001      	beq.n	8002882 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 800287e:	2301      	movs	r3, #1
 8002880:	e020      	b.n	80028c4 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	2204      	movs	r2, #4
 8002888:	4013      	ands	r3, r2
 800288a:	d009      	beq.n	80028a0 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800288c:	4b10      	ldr	r3, [pc, #64]	@ (80028d0 <HAL_RCC_ClockConfig+0x188>)
 800288e:	685b      	ldr	r3, [r3, #4]
 8002890:	4a11      	ldr	r2, [pc, #68]	@ (80028d8 <HAL_RCC_ClockConfig+0x190>)
 8002892:	4013      	ands	r3, r2
 8002894:	0019      	movs	r1, r3
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	68da      	ldr	r2, [r3, #12]
 800289a:	4b0d      	ldr	r3, [pc, #52]	@ (80028d0 <HAL_RCC_ClockConfig+0x188>)
 800289c:	430a      	orrs	r2, r1
 800289e:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80028a0:	f000 f820 	bl	80028e4 <HAL_RCC_GetSysClockFreq>
 80028a4:	0001      	movs	r1, r0
 80028a6:	4b0a      	ldr	r3, [pc, #40]	@ (80028d0 <HAL_RCC_ClockConfig+0x188>)
 80028a8:	685b      	ldr	r3, [r3, #4]
 80028aa:	091b      	lsrs	r3, r3, #4
 80028ac:	220f      	movs	r2, #15
 80028ae:	4013      	ands	r3, r2
 80028b0:	4a0a      	ldr	r2, [pc, #40]	@ (80028dc <HAL_RCC_ClockConfig+0x194>)
 80028b2:	5cd3      	ldrb	r3, [r2, r3]
 80028b4:	000a      	movs	r2, r1
 80028b6:	40da      	lsrs	r2, r3
 80028b8:	4b09      	ldr	r3, [pc, #36]	@ (80028e0 <HAL_RCC_ClockConfig+0x198>)
 80028ba:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80028bc:	2000      	movs	r0, #0
 80028be:	f7fe fbe5 	bl	800108c <HAL_InitTick>
  
  return HAL_OK;
 80028c2:	2300      	movs	r3, #0
}
 80028c4:	0018      	movs	r0, r3
 80028c6:	46bd      	mov	sp, r7
 80028c8:	b004      	add	sp, #16
 80028ca:	bd80      	pop	{r7, pc}
 80028cc:	40022000 	.word	0x40022000
 80028d0:	40021000 	.word	0x40021000
 80028d4:	00001388 	.word	0x00001388
 80028d8:	fffff8ff 	.word	0xfffff8ff
 80028dc:	08002a7c 	.word	0x08002a7c
 80028e0:	20000004 	.word	0x20000004

080028e4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	b086      	sub	sp, #24
 80028e8:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80028ea:	2300      	movs	r3, #0
 80028ec:	60fb      	str	r3, [r7, #12]
 80028ee:	2300      	movs	r3, #0
 80028f0:	60bb      	str	r3, [r7, #8]
 80028f2:	2300      	movs	r3, #0
 80028f4:	617b      	str	r3, [r7, #20]
 80028f6:	2300      	movs	r3, #0
 80028f8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80028fa:	2300      	movs	r3, #0
 80028fc:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80028fe:	4b20      	ldr	r3, [pc, #128]	@ (8002980 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002900:	685b      	ldr	r3, [r3, #4]
 8002902:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	220c      	movs	r2, #12
 8002908:	4013      	ands	r3, r2
 800290a:	2b04      	cmp	r3, #4
 800290c:	d002      	beq.n	8002914 <HAL_RCC_GetSysClockFreq+0x30>
 800290e:	2b08      	cmp	r3, #8
 8002910:	d003      	beq.n	800291a <HAL_RCC_GetSysClockFreq+0x36>
 8002912:	e02c      	b.n	800296e <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002914:	4b1b      	ldr	r3, [pc, #108]	@ (8002984 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002916:	613b      	str	r3, [r7, #16]
      break;
 8002918:	e02c      	b.n	8002974 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	0c9b      	lsrs	r3, r3, #18
 800291e:	220f      	movs	r2, #15
 8002920:	4013      	ands	r3, r2
 8002922:	4a19      	ldr	r2, [pc, #100]	@ (8002988 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002924:	5cd3      	ldrb	r3, [r2, r3]
 8002926:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002928:	4b15      	ldr	r3, [pc, #84]	@ (8002980 <HAL_RCC_GetSysClockFreq+0x9c>)
 800292a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800292c:	220f      	movs	r2, #15
 800292e:	4013      	ands	r3, r2
 8002930:	4a16      	ldr	r2, [pc, #88]	@ (800298c <HAL_RCC_GetSysClockFreq+0xa8>)
 8002932:	5cd3      	ldrb	r3, [r2, r3]
 8002934:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002936:	68fa      	ldr	r2, [r7, #12]
 8002938:	2380      	movs	r3, #128	@ 0x80
 800293a:	025b      	lsls	r3, r3, #9
 800293c:	4013      	ands	r3, r2
 800293e:	d009      	beq.n	8002954 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002940:	68b9      	ldr	r1, [r7, #8]
 8002942:	4810      	ldr	r0, [pc, #64]	@ (8002984 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002944:	f7fd fbe0 	bl	8000108 <__udivsi3>
 8002948:	0003      	movs	r3, r0
 800294a:	001a      	movs	r2, r3
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	4353      	muls	r3, r2
 8002950:	617b      	str	r3, [r7, #20]
 8002952:	e009      	b.n	8002968 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002954:	6879      	ldr	r1, [r7, #4]
 8002956:	000a      	movs	r2, r1
 8002958:	0152      	lsls	r2, r2, #5
 800295a:	1a52      	subs	r2, r2, r1
 800295c:	0193      	lsls	r3, r2, #6
 800295e:	1a9b      	subs	r3, r3, r2
 8002960:	00db      	lsls	r3, r3, #3
 8002962:	185b      	adds	r3, r3, r1
 8002964:	021b      	lsls	r3, r3, #8
 8002966:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 8002968:	697b      	ldr	r3, [r7, #20]
 800296a:	613b      	str	r3, [r7, #16]
      break;
 800296c:	e002      	b.n	8002974 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800296e:	4b05      	ldr	r3, [pc, #20]	@ (8002984 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002970:	613b      	str	r3, [r7, #16]
      break;
 8002972:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002974:	693b      	ldr	r3, [r7, #16]
}
 8002976:	0018      	movs	r0, r3
 8002978:	46bd      	mov	sp, r7
 800297a:	b006      	add	sp, #24
 800297c:	bd80      	pop	{r7, pc}
 800297e:	46c0      	nop			@ (mov r8, r8)
 8002980:	40021000 	.word	0x40021000
 8002984:	007a1200 	.word	0x007a1200
 8002988:	08002a8c 	.word	0x08002a8c
 800298c:	08002a9c 	.word	0x08002a9c

08002990 <memset>:
 8002990:	0003      	movs	r3, r0
 8002992:	1882      	adds	r2, r0, r2
 8002994:	4293      	cmp	r3, r2
 8002996:	d100      	bne.n	800299a <memset+0xa>
 8002998:	4770      	bx	lr
 800299a:	7019      	strb	r1, [r3, #0]
 800299c:	3301      	adds	r3, #1
 800299e:	e7f9      	b.n	8002994 <memset+0x4>

080029a0 <__libc_init_array>:
 80029a0:	b570      	push	{r4, r5, r6, lr}
 80029a2:	2600      	movs	r6, #0
 80029a4:	4c0c      	ldr	r4, [pc, #48]	@ (80029d8 <__libc_init_array+0x38>)
 80029a6:	4d0d      	ldr	r5, [pc, #52]	@ (80029dc <__libc_init_array+0x3c>)
 80029a8:	1b64      	subs	r4, r4, r5
 80029aa:	10a4      	asrs	r4, r4, #2
 80029ac:	42a6      	cmp	r6, r4
 80029ae:	d109      	bne.n	80029c4 <__libc_init_array+0x24>
 80029b0:	2600      	movs	r6, #0
 80029b2:	f000 f819 	bl	80029e8 <_init>
 80029b6:	4c0a      	ldr	r4, [pc, #40]	@ (80029e0 <__libc_init_array+0x40>)
 80029b8:	4d0a      	ldr	r5, [pc, #40]	@ (80029e4 <__libc_init_array+0x44>)
 80029ba:	1b64      	subs	r4, r4, r5
 80029bc:	10a4      	asrs	r4, r4, #2
 80029be:	42a6      	cmp	r6, r4
 80029c0:	d105      	bne.n	80029ce <__libc_init_array+0x2e>
 80029c2:	bd70      	pop	{r4, r5, r6, pc}
 80029c4:	00b3      	lsls	r3, r6, #2
 80029c6:	58eb      	ldr	r3, [r5, r3]
 80029c8:	4798      	blx	r3
 80029ca:	3601      	adds	r6, #1
 80029cc:	e7ee      	b.n	80029ac <__libc_init_array+0xc>
 80029ce:	00b3      	lsls	r3, r6, #2
 80029d0:	58eb      	ldr	r3, [r5, r3]
 80029d2:	4798      	blx	r3
 80029d4:	3601      	adds	r6, #1
 80029d6:	e7f2      	b.n	80029be <__libc_init_array+0x1e>
 80029d8:	08002aac 	.word	0x08002aac
 80029dc:	08002aac 	.word	0x08002aac
 80029e0:	08002ab0 	.word	0x08002ab0
 80029e4:	08002aac 	.word	0x08002aac

080029e8 <_init>:
 80029e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029ea:	46c0      	nop			@ (mov r8, r8)
 80029ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80029ee:	bc08      	pop	{r3}
 80029f0:	469e      	mov	lr, r3
 80029f2:	4770      	bx	lr

080029f4 <_fini>:
 80029f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029f6:	46c0      	nop			@ (mov r8, r8)
 80029f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80029fa:	bc08      	pop	{r3}
 80029fc:	469e      	mov	lr, r3
 80029fe:	4770      	bx	lr
