batch_no,domain,mode,week_no,date,start_time,end_time,module_name,module_topic,topic_name,trainer_name,trainer_email,topic_status,remarks
PDFT13,PD,Offline,Week 4,8/9/2025,1.30 pm,5.00 pm,Digital Design Using VerilogHDL,VerilogHDL,"Parameter, Universal shift register (Digital)",Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 4,8/10/2025,5.30 pm,7.30 pm,Digital Design Using VerilogHDL,VerilogHDL,Lab sessiong on Shift Registers,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 4,8/11/2025,1.30 pm,5.00 pm,Digital Design Using VerilogHDL,VerilogHDL,Counters Designing (Digital),Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 4,8/12/2025,5.30 pm,7.30 pm,Digital Design Using VerilogHDL,VerilogHDL,Lab session on Universal Shift Register.,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 4,8/13/2025,1.30 pm,5.00 pm,Digital Design Using VerilogHDL,VerilogHDL,Counters Designing (Digital),Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 4,8/14/2025,5.30 pm,7.30 pm,Digital Design Using VerilogHDL,VerilogHDL,Lab session : Counter Design (Asynchronous),Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 4,8/15/2025,1.30 pm,5.00 pm,Digital Design Using VerilogHDL,VerilogHDL,Lab session : Counter Design (Synchronous),Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 4,8/16/2025,5.30 pm,7.30 pm,Knowledge Check,Assessment,Weekly Assessment,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 4,8/17/2025,5.00 pm,6.00 pm,Knowledge Check,Quiz,Weekly Quiz,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 5,8/18/2025,1.30 pm,5.00 pm,Digital Design Using VerilogHDL,VerilogHDL,FSM : Mealy & Moore (Digital),Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 5,8/19/2025,5.30 pm,7.30 pm,Digital Design Using VerilogHDL,VerilogHDL,Lab session : Functions & Tasks,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 5,8/20/2025,1.30 pm,5.00 pm,Digital Design Using VerilogHDL,VerilogHDL,"Fork - Join, Force & Release, Compiler Directives",Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 5,8/21/2025,5.30 pm,7.30 pm,Digital Design Using VerilogHDL,VerilogHDL,Lab session : Functions & Tasks,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 5,8/22/2025,1.30 pm,5.00 pm,Digital Design Using VerilogHDL,VerilogHDL,"Ways to avoid latches, Race condition",Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 5,8/23/2025,5.30 pm,7.30 pm,Digital Design Using VerilogHDL,VerilogHDL,Lab session : Finite State Machine,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 5,8/24/2025,1.30 pm,5.00 pm,Digital Design Using VerilogHDL,VerilogHDL,Revision,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 5,8/25/2025,5.30 pm,7.30 pm,Digital Design Using VerilogHDL,VerilogHDL,Lab session : Finite State Machine,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 5,8/26/2025,1.30 pm,5.00 pm,Knowledge Check,Assessment,Final Assessment - Digital & Verilog Assessment,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 5,8/27/2025,5.30 pm,7.30 pm,Knowledge Check,Assessment,Final Assessment - Digital & Verilog Assessment,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 5,8/28/2025,5.00 pm,6.00 pm,Knowledge Check,Quiz,Weekly Quiz,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 6,8/29/2025,1.30 pm,5.00 pm,Verification using System Verilog,System Verilog,"SV Testbench Architecture, Verilog Vs System Verilog, SV Data types: 2 state vs 4 state variables",Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 6,8/30/2025,5.30 pm,7.30 pm,Verification using System Verilog,System Verilog,Arrays : packed and unpacked (2 & 3D),Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 6,8/31/2025,1.30 pm,5.00 pm,Verification using System Verilog,System Verilog,Arrays : Dynamic & Associative,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 6,9/1/2025,5.30 pm,7.30 pm,Verification using System Verilog,System Verilog,Lab session : Data types & arrays,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 6,9/2/2025,1.30 pm,5.00 pm,Verification using System Verilog,System Verilog,Arrays : Queue's and its usage,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 6,9/3/2025,5.30 pm,7.30 pm,Verification using System Verilog,System Verilog,Lab session : Dynamic & Associative,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 6,9/4/2025,1.30 pm,5.00 pm,Verification using System Verilog,System Verilog,"String, Structures, unions",Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 6,9/5/2025,5.30 pm,7.30 pm,Verification using System Verilog,System Verilog,Lab session : Queue's and its usage,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 6,9/6/2025,1.30 pm,5.00 pm,Verification using System Verilog,System Verilog,"Lab session : String, Structures, unions",Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 6,9/7/2025,5.30 pm,7.30 pm,Knowledge Check,Assessment,Weekly Assessment,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 6,9/8/2025,5.00 pm,6.00 pm,Knowledge Check,Quiz,Weekly Quiz,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 7,9/9/2025,1.30 pm,5.00 pm,Verification using System Verilog,System Verilog,"Enum type , Events",Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 7,9/10/2025,5.30 pm,7.30 pm,Verification using System Verilog,System Verilog,Lab session,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 7,9/11/2025,1.30 pm,5.00 pm,Verification using System Verilog,System Verilog,Typedef data type and class,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 7,9/12/2025,5.30 pm,7.30 pm,Verification using System Verilog,System Verilog,Lab session,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 7,9/13/2025,1.30 pm,5.00 pm,Verification using System Verilog,System Verilog,"SV Classes, Declaration, Handle & object creation",Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 7,9/14/2025,5.30 pm,7.30 pm,Verification using System Verilog,System Verilog,Lab session,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 7,9/15/2025,1.30 pm,5.00 pm,Verification using System Verilog,System Verilog,"Inheritance ,this , super operator shallow copy",Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 7,9/16/2025,5.30 pm,7.30 pm,Verification using System Verilog,System Verilog,Lab session,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 7,9/17/2025,1.30 pm,5.00 pm,Verification using System Verilog,System Verilog,Lab session,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 7,9/18/2025,5.30 pm,7.30 pm,Knowledge Check,Assessment,Intermediate Assessment 2 -SV I,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 7,9/19/2025,5.00 pm,6.00 pm,Knowledge Check,Quiz,Weekly Quiz,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 8,9/20/2025,1.30 pm,5.00 pm,Verification using System Verilog,System Verilog,"Deep copy,  Parametrized class, Polymorphism",Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 8,9/21/2025,5.30 pm,7.30 pm,Verification using System Verilog,System Verilog,Lab session,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 8,9/22/2025,1.30 pm,5.00 pm,Verification using System Verilog,System Verilog,"Dynamic casting, Scope Resolution operator",Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 8,9/23/2025,5.30 pm,7.30 pm,Verification using System Verilog,System Verilog,Lab session,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 8,9/24/2025,1.30 pm,5.00 pm,Verification using System Verilog,System Verilog,"IPC - Mailbox, Mailbox - methods",Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 8,9/25/2025,5.30 pm,7.30 pm,Verification using System Verilog,System Verilog,Lab session,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 8,9/26/2025,1.30 pm,5.00 pm,Verification using System Verilog,System Verilog,"Semaphore, Events, process control(fork)",Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 8,9/27/2025,5.30 pm,7.30 pm,Verification using System Verilog,System Verilog,Lab session,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 8,9/28/2025,1.30 pm,5.00 pm,Verification using System Verilog,System Verilog,Lab session,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 8,9/29/2025,5.30 pm,7.30 pm,Knowledge Check,Assessment,Intermediate Assessment 3- SV II,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 8,9/30/2025,5.00 pm,6.00 pm,Knowledge Check,Quiz,Weekly Quiz,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 9,10/1/2025,1.30 pm,5.00 pm,Verification using System Verilog,System Verilog,"SV Interfaces: Interface ports, Mod ports",Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 9,10/2/2025,5.30 pm,7.30 pm,Verification using System Verilog,System Verilog,Lab session,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 9,10/3/2025,1.30 pm,5.00 pm,Verification using System Verilog,System Verilog,"Clocking blocks, Virtual Interface",Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 9,10/4/2025,5.30 pm,7.30 pm,Verification using System Verilog,System Verilog,Lab session,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 9,10/5/2025,1.30 pm,5.00 pm,Verification using System Verilog,System Verilog,"Randomization & Constraints: Basics, specifying constraints,",Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 9,10/6/2025,5.30 pm,7.30 pm,Knowledge Check,Assessment,Intermediate Assessment LAB I - SV,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 9,10/7/2025,1.30 pm,5.00 pm,Verification using System Verilog,System Verilog,Lab session,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 9,10/8/2025,5.30 pm,7.30 pm,Verification using System Verilog,System Verilog,Intermediate Assessment 4 - SV III,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 9,10/9/2025,5.00 pm,6.00 pm,Knowledge Check,Quiz,Weekly Quiz,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 10,10/10/2025,1.30 pm,5.00 pm,Verification using System Verilog,System Verilog,"methods in constraints random stability, random sequences,  random case",Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 10,10/11/2025,5.30 pm,7.30 pm,Verification using System Verilog,System Verilog,Lab session,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 10,10/12/2025,1.30 pm,5.00 pm,Verification using System Verilog,System Verilog,"Code coverage, functional coverage, cover groups, cover points",Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 10,10/13/2025,5.30 pm,7.30 pm,Verification using System Verilog,System Verilog,Lab session,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 10,10/14/2025,1.30 pm,5.00 pm,Verification using System Verilog,System Verilog,"cover bins, cross coverage,",Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 10,10/15/2025,5.30 pm,7.30 pm,Verification using System Verilog,System Verilog,Lab session,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 10,10/16/2025,1.30 pm,5.00 pm,Verification using System Verilog,System Verilog,coverage options & methods,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 10,10/17/2025,5.30 pm,7.30 pm,Verification using System Verilog,System Verilog,Lab session,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 10,10/18/2025,1.30 pm,5.00 pm,Verification using System Verilog,System Verilog,Lab session,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 10,10/19/2025,5.30 pm,7.30 pm,Knowledge Check,Assessment,Weekly Assessment,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 10,10/20/2025,5.00 pm,6.00 pm,Knowledge Check,Quiz,Weekly Quiz,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 11,10/21/2025,1.30 pm,5.00 pm,Verification using System Verilog,System Verilog,"Assertion: Introduction and need for asertion, Immediate and concurrent assertion",Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 11,10/22/2025,5.30 pm,7.30 pm,Verification using System Verilog,System Verilog,Lab session,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 11,10/23/2025,1.30 pm,5.00 pm,Verification using System Verilog,System Verilog,"Assertion statement: assert,cover",Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 11,10/24/2025,5.30 pm,7.30 pm,Verification using System Verilog,System Verilog,Lab session,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 11,10/25/2025,1.30 pm,5.00 pm,Verification using System Verilog,System Verilog,"restrict,assume, Assertion system task, Assertion system task, operators.",Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 11,10/26/2025,5.30 pm,7.30 pm,Verification using System Verilog,System Verilog,Lab session,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 11,10/27/2025,1.30 pm,5.00 pm,Verification using System Verilog,System Verilog,SV APB-Protocol,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 11,10/28/2025,5.30 pm,7.30 pm,Knowledge Check,Assessment,Weekly Assessment,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 11,10/29/2025,5.00 pm,6.00 pm,Knowledge Check,Quiz,Weekly Quiz,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 12,10/30/2025,1.30 pm,5.00 pm,Python for Verification,Python,"Introduction, Fundamental,",Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 12,10/31/2025,5.30 pm,7.30 pm,Python for Verification,Python,Lab session,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 12,11/1/2025,1.30 pm,5.00 pm,Python for Verification,Python,"Flow of control, Functions,  Strings, List",Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 12,11/2/2025,5.30 pm,7.30 pm,Python for Verification,Python,Lab session,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 12,11/3/2025,1.30 pm,5.00 pm,Python for Verification,Python,"Tupple and Dictionaries,",Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 12,11/4/2025,5.30 pm,7.30 pm,Python for Verification,Python,Lab session,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 12,11/5/2025,1.30 pm,5.00 pm,Python for Verification,Python,"Exception Handling, File handling, stack, queue",Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 12,11/6/2025,5.30 pm,7.30 pm,Python for Verification,Python,Lab session,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 12,11/7/2025,1.30 pm,5.00 pm,Python for Verification,Python,Lab session,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 12,11/8/2025,5.30 pm,7.30 pm,Knowledge Check,Assessment,Weekly Assessment,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 12,11/9/2025,5.00 pm,6.00 pm,Knowledge Check,Quiz,Weekly Quiz,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 13,11/10/2025,1.30 pm,5.00 pm,Python for Verification,Python,sorting algorithm and searching algorithm,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 13,11/11/2025,5.30 pm,7.30 pm,Python for Verification,Python,Lab session,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 13,11/12/2025,1.30 pm,5.00 pm,Python for Verification,Python,Createing Python script for Verification automation,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 13,11/13/2025,5.30 pm,7.30 pm,Python for Verification,Python,Lab session,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 13,11/14/2025,1.30 pm,5.00 pm,Python for Verification,Python,Creating Python working script for Verification automation process,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 13,11/15/2025,5.30 pm,7.30 pm,Python for Verification,Python,Lab session,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 13,11/16/2025,1.30 pm,5.00 pm,Python for Verification,Python,Creating Python working script for SV APB Project,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 13,11/17/2025,5.30 pm,7.30 pm,Python for Verification,Python,Lab session,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 13,11/18/2025,1.30 pm,5.00 pm,Python for Verification,Python,Lab session,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 13,11/19/2025,5.30 pm,7.30 pm,Knowledge Check,Assessment,Final Assessment - Python,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 13,11/20/2025,5.00 pm,6.00 pm,Knowledge Check,Quiz,Weekly Quiz,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 14,11/21/2025,1.30 pm,5.00 pm,Digital Design,Digital Design,Digital Interview Questions,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 14,11/22/2025,5.30 pm,7.30 pm,System Verilog,APB,SV APB-Protocol,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 14,11/23/2025,1.30 pm,5.00 pm,Digital Design,Digital Design,Digital Interview Questions,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 14,11/24/2025,5.30 pm,7.30 pm,System Verilog,APB,SV APB-Protocol,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 14,11/25/2025,1.30 pm,5.00 pm,Digital Design,Digital Design,Digital Interview Questions,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 14,11/26/2025,5.30 pm,7.30 pm,System Verilog,APB,SV APB-Protocol,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 14,11/27/2025,1.30 pm,5.00 pm,Digital Design,Digital Design,Digital Interview Questions,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 14,11/28/2025,5.30 pm,7.30 pm,System Verilog,APB,SV APB-Protocol,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 14,11/29/2025,1.30 pm,5.00 pm,Digital Design,Digital Design,Digital Interview Questions,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 14,11/30/2025,5.30 pm,7.30 pm,Knowledge Check,Assessment,Final Assessment - SV,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 14,12/1/2025,5.00 pm,6.00 pm,Knowledge Check,Quiz,Weekly Quiz,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 15,12/2/2025,1.30 pm,5.00 pm,UVM,UVM,Introduction to UVM,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 15,12/3/2025,5.30 pm,7.30 pm,UVM,UVM,Lab session,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 15,12/4/2025,1.30 pm,5.00 pm,UVM,UVM,"factory registration,",Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 15,12/5/2025,5.30 pm,7.30 pm,UVM,UVM,Lab session,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 15,12/6/2025,1.30 pm,5.00 pm,UVM,UVM,"uvm class hiearchy, creating class memory in uvm,",Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 15,12/7/2025,5.30 pm,7.30 pm,UVM,UVM,Lab session,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 15,12/8/2025,1.30 pm,5.00 pm,UVM,UVM,UVM phases and categorization,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 15,12/9/2025,5.30 pm,7.30 pm,UVM,UVM,Lab session,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 15,12/10/2025,1.30 pm,5.00 pm,UVM,UVM,Lab session,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 15,12/11/2025,5.30 pm,7.30 pm,Knowledge Check,Assessment,Weekly Assessment,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 15,12/12/2025,5.00 pm,6.00 pm,Knowledge Check,Quiz,Weekly Quiz,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 16,12/13/2025,1.30 pm,5.00 pm,UVM,UVM,"UVM Phases, UVM reporting mechanisms, verbosity,",Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 16,12/14/2025,5.30 pm,7.30 pm,UVM,UVM,Lab session,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 16,12/15/2025,1.30 pm,5.00 pm,UVM,UVM,"raise and drop objectons, copy print,",Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 16,12/16/2025,5.30 pm,7.30 pm,UVM,UVM,Lab session,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 16,12/17/2025,1.30 pm,5.00 pm,UVM,UVM,"compare,clone,utility and field macros",Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 16,12/18/2025,5.30 pm,7.30 pm,UVM,UVM,Lab session,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 16,12/19/2025,1.30 pm,5.00 pm,UVM,UVM,Lab session,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 16,12/20/2025,5.30 pm,7.30 pm,Knowledge Check,Assessment,Intermediate Assessment 5 - UVM I,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 16,12/21/2025,5.00 pm,6.00 pm,Knowledge Check,Quiz,Weekly Quiz,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 17,12/22/2025,1.30 pm,5.00 pm,UVM,UVM,"$psprintf and $pformatf, creating multiple instance of class.",Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 17,12/23/2025,5.30 pm,7.30 pm,UVM,UVM,Lab session,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 17,12/24/2025,1.30 pm,5.00 pm,UVM,UVM,"IN line commands, factory overiding",Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 17,12/25/2025,5.30 pm,7.30 pm,UVM,UVM,Lab session,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 17,12/26/2025,1.30 pm,5.00 pm,UVM,UVM,TLM Ports,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 17,12/27/2025,5.30 pm,7.30 pm,UVM,UVM,Lab session,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 17,12/28/2025,1.30 pm,5.00 pm,UVM,UVM,"Analysis port, export and implementation",Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 17,12/29/2025,5.30 pm,7.30 pm,UVM,UVM,Lab session,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 17,12/30/2025,1.30 pm,5.00 pm,Knowledge Check,Assessment,Intermediate Assessment 6 - UVM II,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 17,12/31/2025,5.30 pm,7.30 pm,Knowledge Check,Assessment,LAB Assessment 2 - UVM I,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 17,1/1/2026,5.00 pm,6.00 pm,Knowledge Check,Quiz,Weekly Quiz,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 18,1/2/2026,1.30 pm,5.00 pm,UVM,UVM,Blocking & Non-Blocking methods,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 18,1/3/2026,5.30 pm,7.30 pm,UVM,UVM,Lab session,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 18,1/4/2026,1.30 pm,5.00 pm,UVM,UVM,"UVM resource db, uvm config-db get and set method with example",Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 18,1/5/2026,5.30 pm,7.30 pm,UVM,UVM,Lab session,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 18,1/6/2026,1.30 pm,5.00 pm,UVM,UVM,"Passing virtual interface using config db, sequencer driver handshaking",Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 18,1/7/2026,5.30 pm,7.30 pm,UVM,UVM,Lab session,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 18,1/8/2026,1.30 pm,5.00 pm,UVM,UVM,"Virtual sequence and virtual sequencer, m sequencer and p sequencer",Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 18,1/9/2026,5.30 pm,7.30 pm,UVM,UVM,Lab session,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 18,1/10/2026,1.30 pm,5.00 pm,UVM,UVM,Lab session,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 18,1/11/2026,5.30 pm,7.30 pm,Knowledge Check,Assessment,Weekly Assessment,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 18,1/12/2026,5.00 pm,6.00 pm,Knowledge Check,Quiz,Weekly Quiz,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 19,1/13/2026,1.30 pm,5.00 pm,Digital Design,Digital Design,Digital Interview Questions,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 19,1/14/2026,5.30 pm,7.30 pm,UVM,APB,UVM APB-Protocol,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 19,1/15/2026,1.30 pm,5.00 pm,Digital Design,Digital Design,Digital Interview Questions,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 19,1/16/2026,5.30 pm,7.30 pm,UVM,APB,UVM APB-Protocol,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 19,1/17/2026,1.30 pm,5.00 pm,Digital Design,Digital Design,Digital Interview Questions,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 19,1/18/2026,5.30 pm,7.30 pm,UVM,APB,UVM APB-Protocol / SV APB Project submission,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 19,1/19/2026,1.30 pm,5.00 pm,Digital Design,Digital Design,Digital Interview Questions,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 19,1/20/2026,5.30 pm,7.30 pm,UVM,APB,UVM APB-Protocol,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 19,1/21/2026,5.00 pm,6.00 pm,Knowledge Check,Quiz,Weekly Quiz,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 20,1/22/2026,1.30 pm,5.00 pm,UVM,UVM,Lab session,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 20,1/23/2026,5.30 pm,7.30 pm,UVM,APB,UVM APB-Protocol,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 20,1/24/2026,1.30 pm,5.00 pm,UVM,UVM,Lab session,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 20,1/25/2026,5.30 pm,7.30 pm,UVM,APB,UVM APB-Protocol,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 20,1/26/2026,1.30 pm,5.00 pm,UVM,UVM,Lab session,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 20,1/27/2026,5.30 pm,7.30 pm,UVM,APB,UVM APB-Protocol,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 20,1/28/2026,1.30 pm,5.00 pm,Knowledge Check,Assessment,Final Assessment - UVM,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 20,1/29/2026,5.30 pm,7.30 pm,Knowledge Check,Assessment,Final Assessment - UVM,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 20,1/30/2026,1.30 pm,5.00 pm,UVM,UVM,AXI4-Lite Theory,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 20,1/31/2026,5.30 pm,7.30 pm,UVM,UVM,AXI4-Lite Theory,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 21,2/1/2026,1.30 pm,5.00 pm,Project,UVM Project,AXI4-Lite Project,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 21,2/2/2026,5.30 pm,7.30 pm,Project,UVM Project,AXI4-Lite Project,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 21,2/3/2026,1.30 pm,5.00 pm,Project,UVM Project,AXI4-Lite Project,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 21,2/4/2026,5.30 pm,7.30 pm,Project,UVM Project,AXI4-Lite Project / UVM APB Project submission,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 21,2/5/2026,1.30 pm,5.00 pm,Project,UVM Project,AXI4-Lite Project,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 21,2/6/2026,5.30 pm,7.30 pm,Project,UVM Project,AXI4-Lite Project,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 21,2/7/2026,1.30 pm,5.00 pm,Project,UVM Project,AXI4-Lite Project,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 21,2/8/2026,5.30 pm,7.30 pm,Project,UVM Project,AXI4-Lite Project,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 21,2/9/2026,1.30 pm,5.00 pm,Project,UVM Project,AXI4-Lite Project,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 21,2/10/2026,5.30 pm,7.30 pm,Project,UVM Project,AXI4-Lite Project,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 22,2/11/2026,1.30 pm,5.00 pm,Project,UVM Project,AXI4-Lite Theory,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 22,2/12/2026,5.30 pm,7.30 pm,Project,UVM Project,AXI4-Lite Theory,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 22,2/13/2026,1.30 pm,5.00 pm,Project,UVM Project,AXI4-Lite Theory,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 22,2/14/2026,5.30 pm,7.30 pm,Project,UVM Project,AXI4-Lite Theory,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 22,2/15/2026,1.30 pm,5.00 pm,Project,UVM Project,AXI4-Lite Theory,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 22,2/16/2026,5.30 pm,7.30 pm,Project,UVM Project,AXI4-Lite Theory,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 22,2/17/2026,1.30 pm,5.00 pm,Project,UVM Project,AXI4-Lite Theory,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 22,2/18/2026,5.30 pm,7.30 pm,Project,UVM Project,AXI4-Lite Theory,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 22,2/19/2026,1.30 pm,5.00 pm,Project,UVM Project,AXI4-Lite Theory,Rahul,rahul.vala@chipedge.com,Planned,
PDFT13,PD,Offline,Week 22,2/20/2026,5.30 pm,7.30 pm,Project,UVM Project,AXI4-Lite Project / UVM AXI Project submission,Rahul,rahul.vala@chipedge.com,Planned,
