0.7
2020.2
May 22 2024
19:03:11
D:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.sim/sim_1/impl/func/xsim/controller_tb_func_impl.v,1741679293,verilog,,,,BUF_group;adder;adder_tree_16;controller;data_buffer;data_buffer__parameterized0;datapath;delay_line__parameterized2;delay_line__parameterized2_1;delay_line__parameterized2_11;delay_line__parameterized2_13;delay_line__parameterized2_15;delay_line__parameterized2_17;delay_line__parameterized2_19;delay_line__parameterized2_21;delay_line__parameterized2_23;delay_line__parameterized2_25;delay_line__parameterized2_27;delay_line__parameterized2_29;delay_line__parameterized2_3;delay_line__parameterized2_5;delay_line__parameterized2_7;delay_line__parameterized2_9;dsp;dsp_0;dsp_10;dsp_12;dsp_14;dsp_16;dsp_18;dsp_2;dsp_20;dsp_22;dsp_24;dsp_26;dsp_28;dsp_4;dsp_6;dsp_8;fxp_mult;fxp_mult__xdcDup__1;fxp_mult__xdcDup__10;fxp_mult__xdcDup__11;fxp_mult__xdcDup__12;fxp_mult__xdcDup__13;fxp_mult__xdcDup__14;fxp_mult__xdcDup__15;fxp_mult__xdcDup__2;fxp_mult__xdcDup__3;fxp_mult__xdcDup__4;fxp_mult__xdcDup__5;fxp_mult__xdcDup__6;fxp_mult__xdcDup__7;fxp_mult__xdcDup__8;fxp_mult__xdcDup__9;glbl;mult;mult__16;mult__17;mult__18;mult__19;mult__20;mult__21;mult__22;mult__23;mult__24;mult__25;mult__26;mult__27;mult__28;mult__29;mult__30;mult_gen_v12_0_21;mult_gen_v12_0_21__16;mult_gen_v12_0_21__17;mult_gen_v12_0_21__18;mult_gen_v12_0_21__19;mult_gen_v12_0_21__20;mult_gen_v12_0_21__21;mult_gen_v12_0_21__22;mult_gen_v12_0_21__23;mult_gen_v12_0_21__24;mult_gen_v12_0_21__25;mult_gen_v12_0_21__26;mult_gen_v12_0_21__27;mult_gen_v12_0_21__28;mult_gen_v12_0_21__29;mult_gen_v12_0_21__30;mult_gen_v12_0_21_viv;mult_gen_v12_0_21_viv__16;mult_gen_v12_0_21_viv__17;mult_gen_v12_0_21_viv__18;mult_gen_v12_0_21_viv__19;mult_gen_v12_0_21_viv__20;mult_gen_v12_0_21_viv__21;mult_gen_v12_0_21_viv__22;mult_gen_v12_0_21_viv__23;mult_gen_v12_0_21_viv__24;mult_gen_v12_0_21_viv__25;mult_gen_v12_0_21_viv__26;mult_gen_v12_0_21_viv__27;mult_gen_v12_0_21_viv__28;mult_gen_v12_0_21_viv__29;mult_gen_v12_0_21_viv__30;ping_pong_buffer;process_unit;process_unit__xdcDup__1;process_unit__xdcDup__10;process_unit__xdcDup__11;process_unit__xdcDup__12;process_unit__xdcDup__13;process_unit__xdcDup__14;process_unit__xdcDup__15;process_unit__xdcDup__2;process_unit__xdcDup__3;process_unit__xdcDup__4;process_unit__xdcDup__5;process_unit__xdcDup__6;process_unit__xdcDup__7;process_unit__xdcDup__8;process_unit__xdcDup__9;pu_array;top_design,,uvm,,,,,,
D:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.srcs/sim_1/new/controller_tb.sv,1741666343,systemVerilog,,,,controller_tb,,uvm,,,,,,
D:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.srcs/sources_1/new/controller1.sv,1741444610,systemVerilog,,D:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.srcs/sim_1/new/controller_tb.sv,,controller1,,uvm,,,,,,
