INFO: [VRFC 10-2263] Analyzing Verilog file "f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/ip/gtx3g/gtx3g/example_design/gtx3g_sync_pulse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtx3g_sync_pulse
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/ip/gtx3g/gtx3g/example_design/gtx3g_tx_manual_phase_align.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtx3g_TX_MANUAL_PHASE_ALIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/ip/gtx3g/gtx3g/example_design/gtx3g_tx_startup_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtx3g_TX_STARTUP_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/ip/gtx3g/gtx3g/example_design/gtx3g_rx_startup_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtx3g_RX_STARTUP_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/ip/gtx3g/gtx3g_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtx3g_init
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/ip/gtx3g/gtx3g_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtx3g_GT
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/ip/gtx3g/gtx3g_multi_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtx3g_multi_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/ip/gtx3g/gtx3g/example_design/gtx3g_sync_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtx3g_sync_block
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/ip/gtx3g/gtx3g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtx3g
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/support/gtx3g_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtx3g_common
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/support/gtx3g_common_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtx3g_common_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_exdes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtx3g_exdes
WARNING: [VRFC 10-1315] redeclaration of ansi port DRPCLK_IN is not allowed [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_exdes.v:391]
WARNING: [VRFC 10-1315] redeclaration of ansi port gt0_txusrclk_i is not allowed [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_exdes.v:405]
WARNING: [VRFC 10-1315] redeclaration of ansi port q0_clk1_refclk_i is not allowed [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_exdes.v:416]
WARNING: [VRFC 10-1315] redeclaration of ansi port gt0_error_count_i is not allowed [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_exdes.v:430]
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_check.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtx3g_GT_FRAME_CHECK
WARNING: [VRFC 10-756] identifier data_valid is used before its declaration [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_check.v:364]
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtx3g_GT_FRAME_GEN
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/support/gtx3g_gt_usrclk_source.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtx3g_GT_USRCLK_SOURCE
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/support/gtx3g_support.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtx3g_support
WARNING: [VRFC 10-1315] redeclaration of ansi port q0_clk1_refclk_i is not allowed [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/support/gtx3g_support.v:596]
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/gtx3g_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtx3g_test
WARNING: [VRFC 10-1315] redeclaration of ansi port test_succeeded is not allowed [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/gtx3g_test.v:27]
WARNING: [VRFC 10-1315] redeclaration of ansi port track_data_i is not allowed [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/gtx3g_test.v:48]
INFO: [VRFC 10-311] analyzing module rst_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/prbs_chk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prbs_chk
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/prbs_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prbs_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/simple_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sim_1/tb_gtx3g_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_gtx3g_test
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
