TimeQuest Timing Analyzer report for pyhctrl
Thu Jul 20 17:02:19 2017
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 15. Slow 1200mV 85C Model Setup: 'ENET1_RX_CLK'
 16. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 17. Slow 1200mV 85C Model Hold: 'ENET1_RX_CLK'
 18. Slow 1200mV 85C Model Hold: 'delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Metastability Summary
 20. Slow 1200mV 0C Model Fmax Summary
 21. Slow 1200mV 0C Model Setup Summary
 22. Slow 1200mV 0C Model Hold Summary
 23. Slow 1200mV 0C Model Recovery Summary
 24. Slow 1200mV 0C Model Removal Summary
 25. Slow 1200mV 0C Model Minimum Pulse Width Summary
 26. Slow 1200mV 0C Model Setup: 'delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 28. Slow 1200mV 0C Model Setup: 'ENET1_RX_CLK'
 29. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 30. Slow 1200mV 0C Model Hold: 'ENET1_RX_CLK'
 31. Slow 1200mV 0C Model Hold: 'delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 0C Model Metastability Summary
 33. Fast 1200mV 0C Model Setup Summary
 34. Fast 1200mV 0C Model Hold Summary
 35. Fast 1200mV 0C Model Recovery Summary
 36. Fast 1200mV 0C Model Removal Summary
 37. Fast 1200mV 0C Model Minimum Pulse Width Summary
 38. Fast 1200mV 0C Model Setup: 'delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0]'
 39. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 40. Fast 1200mV 0C Model Setup: 'ENET1_RX_CLK'
 41. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 42. Fast 1200mV 0C Model Hold: 'ENET1_RX_CLK'
 43. Fast 1200mV 0C Model Hold: 'delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0]'
 44. Fast 1200mV 0C Model Metastability Summary
 45. Multicorner Timing Analysis Summary
 46. Board Trace Model Assignments
 47. Input Transition Times
 48. Signal Integrity Metrics (Slow 1200mv 0c Model)
 49. Signal Integrity Metrics (Slow 1200mv 85c Model)
 50. Signal Integrity Metrics (Fast 1200mv 0c Model)
 51. Setup Transfers
 52. Hold Transfers
 53. Report TCCS
 54. Report RSKM
 55. Unconstrained Paths Summary
 56. Clock Status Summary
 57. Unconstrained Input Ports
 58. Unconstrained Output Ports
 59. Unconstrained Input Ports
 60. Unconstrained Output Ports
 61. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                               ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition ;
; Timing Analyzer       ; TimeQuest                                               ;
; Revision Name         ; pyhctrl                                                 ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE115F29C7                                           ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.03        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   3.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; phy.sdc       ; OK     ; Thu Jul 20 17:02:16 2017 ;
+---------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------------+--------------------------------------------------------------------------+----------------------------------------------------------------------------+
; Clock Name                                                             ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master       ; Source                                                                   ; Targets                                                                    ;
+------------------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------------+--------------------------------------------------------------------------+----------------------------------------------------------------------------+
; CLOCK_50                                                               ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;              ;                                                                          ; { CLOCK_50 }                                                               ;
; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ; 50.00      ; 1         ; 4           ;       ;        ;           ;            ; false    ; ENET1_RX_CLK ; delay_measure_clock_master|altpll_component|auto_generated|pll1|inclk[0] ; { delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] } ;
; ENET0_RX_CLK                                                           ; Base      ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;              ;                                                                          ; { ENET0_RX_CLK }                                                           ;
; ENET1_RX_CLK                                                           ; Base      ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;              ;                                                                          ; { ENET1_RX_CLK }                                                           ;
+------------------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------------+--------------------------------------------------------------------------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                           ;
+------------+-----------------+------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                             ; Note ;
+------------+-----------------+------------------------------------------------------------------------+------+
; 158.68 MHz ; 158.68 MHz      ; ENET1_RX_CLK                                                           ;      ;
; 185.32 MHz ; 185.32 MHz      ; CLOCK_50                                                               ;      ;
; 374.39 MHz ; 374.39 MHz      ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                             ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 7.329  ; 0.000         ;
; CLOCK_50                                                               ; 14.604 ; 0.000         ;
; ENET1_RX_CLK                                                           ; 33.698 ; 0.000         ;
+------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                             ;
+------------------------------------------------------------------------+-------+---------------+
; Clock                                                                  ; Slack ; End Point TNS ;
+------------------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                               ; 0.275 ; 0.000         ;
; ENET1_RX_CLK                                                           ; 0.362 ; 0.000         ;
; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.432 ; 0.000         ;
+------------------------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                               ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 4.699  ; 0.000         ;
; CLOCK_50                                                               ; 9.548  ; 0.000         ;
; ENET1_RX_CLK                                                           ; 19.503 ; 0.000         ;
; ENET0_RX_CLK                                                           ; 36.000 ; 0.000         ;
+------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                              ; Launch Clock                                                           ; Latch Clock                                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; 7.329 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync2 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[15] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.574      ;
; 7.329 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync2 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[14] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.574      ;
; 7.329 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync2 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[13] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.574      ;
; 7.329 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync2 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[12] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.574      ;
; 7.329 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync2 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[11] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.574      ;
; 7.329 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync2 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[10] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.574      ;
; 7.329 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync2 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[9]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.574      ;
; 7.329 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync2 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[8]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.574      ;
; 7.329 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync2 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[7]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.574      ;
; 7.329 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync2 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[6]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.574      ;
; 7.329 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync2 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[5]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.574      ;
; 7.329 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync2 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[4]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.574      ;
; 7.329 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync2 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[3]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.574      ;
; 7.329 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync2 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[2]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.574      ;
; 7.329 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync2 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[1]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.574      ;
; 7.329 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync2 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[0]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.574      ;
; 7.362 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[0]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[15] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 2.557      ;
; 7.373 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[1]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[14] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 2.546      ;
; 7.392 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[1]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[15] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 2.527      ;
; 7.444 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[13]           ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[13] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 2.476      ;
; 7.464 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[0]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[14] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 2.455      ;
; 7.485 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync2  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[8]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 2.410      ;
; 7.485 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync2  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[6]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 2.410      ;
; 7.493 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[2]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[15] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 2.426      ;
; 7.494 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[0]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[13] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 2.425      ;
; 7.505 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[1]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[12] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 2.414      ;
; 7.507 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[3]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[14] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 2.412      ;
; 7.511 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync3  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[8]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 2.384      ;
; 7.511 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync3  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[6]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 2.384      ;
; 7.524 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[1]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[13] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 2.395      ;
; 7.526 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[3]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[15] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 2.393      ;
; 7.556 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync2  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[15] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 2.348      ;
; 7.556 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync2  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[14] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 2.348      ;
; 7.556 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync2  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[13] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 2.348      ;
; 7.556 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync2  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[12] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 2.348      ;
; 7.556 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync2  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[11] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 2.348      ;
; 7.556 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync2  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[10] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 2.348      ;
; 7.556 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync2  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[9]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 2.348      ;
; 7.582 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync3  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[15] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 2.322      ;
; 7.582 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync3  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[14] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 2.322      ;
; 7.582 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync3  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[13] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 2.322      ;
; 7.582 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync3  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[12] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 2.322      ;
; 7.582 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync3  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[11] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 2.322      ;
; 7.582 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync3  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[10] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 2.322      ;
; 7.582 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync3  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[9]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 2.322      ;
; 7.595 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[2]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[14] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 2.324      ;
; 7.596 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[0]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[12] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 2.323      ;
; 7.624 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[4]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[15] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 2.295      ;
; 7.625 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[2]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[13] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 2.294      ;
; 7.626 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[0]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[11] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 2.293      ;
; 7.637 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[1]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[10] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 2.282      ;
; 7.639 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[5]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[14] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 2.280      ;
; 7.639 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[3]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[12] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 2.280      ;
; 7.656 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[1]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[11] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 2.263      ;
; 7.658 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[5]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[15] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 2.261      ;
; 7.658 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[3]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[13] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 2.261      ;
; 7.688 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync3 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[15] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.215      ;
; 7.688 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync3 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[14] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.215      ;
; 7.688 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync3 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[13] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.215      ;
; 7.688 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync3 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[12] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.215      ;
; 7.688 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync3 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[11] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.215      ;
; 7.688 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync3 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[10] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.215      ;
; 7.688 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync3 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[9]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.215      ;
; 7.688 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync3 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[8]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.215      ;
; 7.688 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync3 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[7]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.215      ;
; 7.688 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync3 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[6]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.215      ;
; 7.688 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync3 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[5]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.215      ;
; 7.688 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync3 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[4]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.215      ;
; 7.688 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync3 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[3]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.215      ;
; 7.688 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync3 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[2]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.215      ;
; 7.688 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync3 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[1]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.215      ;
; 7.688 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync3 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[0]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.215      ;
; 7.726 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[4]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[14] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 2.193      ;
; 7.727 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[2]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[12] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 2.192      ;
; 7.728 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[0]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[10] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 2.191      ;
; 7.756 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[4]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[13] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 2.163      ;
; 7.757 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[2]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[11] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 2.162      ;
; 7.758 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[0]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[9]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 2.161      ;
; 7.760 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[6]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[15] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 2.159      ;
; 7.767 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[7]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[14] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 2.152      ;
; 7.769 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[1]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[8]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 2.150      ;
; 7.771 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[5]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[12] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 2.148      ;
; 7.771 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[3]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[10] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 2.148      ;
; 7.780 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync2  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[7]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.128      ;
; 7.780 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync2  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[5]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.128      ;
; 7.780 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync2  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[4]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.128      ;
; 7.780 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync2  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[3]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.128      ;
; 7.780 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync2  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[1]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.128      ;
; 7.786 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[7]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[15] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 2.133      ;
; 7.788 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[1]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[9]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 2.131      ;
; 7.790 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[5]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[13] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 2.129      ;
; 7.790 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[3]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[11] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 2.129      ;
; 7.803 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync2  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[0]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 2.104      ;
; 7.803 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync2  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[2]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 2.104      ;
; 7.819 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync3  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[7]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.089      ;
; 7.819 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync3  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[5]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.089      ;
; 7.819 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync3  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[4]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.089      ;
; 7.819 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync3  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[3]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.089      ;
; 7.819 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync3  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[1]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.089      ;
; 7.831 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync3  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[0]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 2.076      ;
+-------+----------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                     ; To Node                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.604 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[6]                  ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 5.312      ;
; 14.651 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[5]                  ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 5.265      ;
; 14.732 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|InProgress                     ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 5.182      ;
; 14.784 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[0]                  ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 5.132      ;
; 14.940 ; phyIniCommand0_and:pyhIniCommands_and|addr_reg[1]                             ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 4.982      ;
; 15.084 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[4]                  ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.832      ;
; 15.106 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WriteOp                        ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 4.808      ;
; 15.163 ; phyIniCommand0_and:pyhIniCommands_and|addr_reg[0]                             ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 4.759      ;
; 15.171 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[3]                  ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.745      ;
; 15.194 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[4] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[4]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.740      ;
; 15.194 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[4] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[3]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.740      ;
; 15.201 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[7] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[4]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.733      ;
; 15.201 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[7] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[3]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.733      ;
; 15.202 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[4] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[7]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.722      ;
; 15.202 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[4] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[6]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.722      ;
; 15.202 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[4] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[5]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.722      ;
; 15.202 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[4] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[2]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.722      ;
; 15.202 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[4] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[1]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.722      ;
; 15.202 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[4] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[0]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.722      ;
; 15.209 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[7] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[7]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.715      ;
; 15.209 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[7] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[6]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.715      ;
; 15.209 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[7] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[5]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.715      ;
; 15.209 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[7] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[2]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.715      ;
; 15.209 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[7] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[1]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.715      ;
; 15.209 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[7] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[0]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.715      ;
; 15.245 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[4]                  ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 4.677      ;
; 15.253 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[4] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[12]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.681      ;
; 15.253 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[4] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[11]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.681      ;
; 15.253 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[4] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[9]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.681      ;
; 15.260 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[7] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[12]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.674      ;
; 15.260 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[7] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[11]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.674      ;
; 15.260 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[7] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[9]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.674      ;
; 15.261 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[4] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[15]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.663      ;
; 15.261 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[4] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[14]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.663      ;
; 15.261 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[4] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[13]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.663      ;
; 15.261 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[4] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[10]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.663      ;
; 15.261 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[4] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[8]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.663      ;
; 15.268 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[7] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[15]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.656      ;
; 15.268 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[7] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[14]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.656      ;
; 15.268 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[7] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[13]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.656      ;
; 15.268 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[7] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[10]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.656      ;
; 15.268 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[7] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[8]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.656      ;
; 15.285 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WriteOp                        ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 4.635      ;
; 15.292 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[6]                  ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 4.630      ;
; 15.310 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WCtrlDataStart                 ; phyInital:phyInital_ins0|comm_addr[3]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.624      ;
; 15.310 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WCtrlDataStart                 ; phyInital:phyInital_ins0|comm_addr[0]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.624      ;
; 15.310 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WCtrlDataStart                 ; phyInital:phyInital_ins0|comm_addr[2]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.624      ;
; 15.310 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WCtrlDataStart                 ; phyInital:phyInital_ins0|comm_addr[1]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.624      ;
; 15.338 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[1]                  ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.578      ;
; 15.346 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[3] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[4]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.588      ;
; 15.346 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[3] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[3]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.588      ;
; 15.350 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[3]                  ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 4.572      ;
; 15.353 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[2] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[4]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.581      ;
; 15.353 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[2] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[3]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.581      ;
; 15.354 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[3] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[7]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.570      ;
; 15.354 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[3] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[6]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.570      ;
; 15.354 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[3] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[5]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.570      ;
; 15.354 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[3] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[2]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.570      ;
; 15.354 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[3] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[1]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.570      ;
; 15.354 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[3] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[0]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.570      ;
; 15.361 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[2] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[7]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.563      ;
; 15.361 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[2] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[6]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.563      ;
; 15.361 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[2] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[5]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.563      ;
; 15.361 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[2] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[2]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.563      ;
; 15.361 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[2] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[1]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.563      ;
; 15.361 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[2] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[0]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.563      ;
; 15.386 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[6] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[4]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.548      ;
; 15.386 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[6] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[3]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.548      ;
; 15.387 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|RStatStart                     ; phyInital:phyInital_ins0|comm_addr[3]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 4.518      ;
; 15.387 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|RStatStart                     ; phyInital:phyInital_ins0|comm_addr[0]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 4.518      ;
; 15.387 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|RStatStart                     ; phyInital:phyInital_ins0|comm_addr[2]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 4.518      ;
; 15.387 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|RStatStart                     ; phyInital:phyInital_ins0|comm_addr[1]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 4.518      ;
; 15.390 ; phyIniCommand0_and:pyhIniCommands_and|addr_reg[3]                             ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 4.532      ;
; 15.392 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[0] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[4]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.542      ;
; 15.392 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[0] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[3]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.542      ;
; 15.394 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[6] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[7]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.530      ;
; 15.394 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[6] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[6]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.530      ;
; 15.394 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[6] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[5]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.530      ;
; 15.394 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[6] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[2]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.530      ;
; 15.394 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[6] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[1]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.530      ;
; 15.394 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[6] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[0]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.530      ;
; 15.400 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[0] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[7]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.524      ;
; 15.400 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[0] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[6]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.524      ;
; 15.400 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[0] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[5]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.524      ;
; 15.400 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[0] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[2]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.524      ;
; 15.400 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[0] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[1]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.524      ;
; 15.400 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[0] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[0]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.524      ;
; 15.405 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[3] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[12]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.529      ;
; 15.405 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[3] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[11]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.529      ;
; 15.405 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[3] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[9]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.529      ;
; 15.412 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[2] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[12]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.522      ;
; 15.412 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[2] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[11]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.522      ;
; 15.412 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[2] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[9]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.522      ;
; 15.413 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[3] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[15]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.511      ;
; 15.413 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[3] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[14]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.511      ;
; 15.413 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[3] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[13]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.511      ;
; 15.413 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[3] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[10]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.511      ;
; 15.413 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[3] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[8]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.511      ;
; 15.419 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[5]                  ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 4.503      ;
; 15.420 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[2] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[15]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.504      ;
+--------+-------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ENET1_RX_CLK'                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------+--------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                 ; To Node                                                      ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------+--------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 33.698 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                          ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[15]                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.065     ; 6.235      ;
; 33.698 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                          ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[14]                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.065     ; 6.235      ;
; 33.698 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                          ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[13]                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.065     ; 6.235      ;
; 33.698 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                          ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[12]                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.065     ; 6.235      ;
; 33.698 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                          ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[11]                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.065     ; 6.235      ;
; 33.698 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                          ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[10]                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.065     ; 6.235      ;
; 33.698 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                          ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[9]                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.065     ; 6.235      ;
; 33.698 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                          ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[8]                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.065     ; 6.235      ;
; 33.698 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                          ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[7]                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.065     ; 6.235      ;
; 33.698 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                          ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[6]                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.065     ; 6.235      ;
; 33.698 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                          ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[5]                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.065     ; 6.235      ;
; 33.698 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                          ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[4]                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.065     ; 6.235      ;
; 33.698 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                          ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[3]                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.065     ; 6.235      ;
; 33.698 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                          ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[2]                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.065     ; 6.235      ;
; 33.698 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                          ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[1]                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.065     ; 6.235      ;
; 33.698 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                          ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[0]                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.065     ; 6.235      ;
; 33.791 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                         ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[15]                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.068     ; 6.139      ;
; 33.791 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                         ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[14]                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.068     ; 6.139      ;
; 33.791 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                         ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[13]                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.068     ; 6.139      ;
; 33.791 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                         ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[12]                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.068     ; 6.139      ;
; 33.791 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                         ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[11]                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.068     ; 6.139      ;
; 33.791 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                         ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[10]                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.068     ; 6.139      ;
; 33.791 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                         ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[9]                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.068     ; 6.139      ;
; 33.791 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                         ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[8]                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.068     ; 6.139      ;
; 33.791 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                         ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[7]                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.068     ; 6.139      ;
; 33.791 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                         ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[6]                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.068     ; 6.139      ;
; 33.791 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                         ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[5]                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.068     ; 6.139      ;
; 33.791 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                         ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[4]                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.068     ; 6.139      ;
; 33.791 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                         ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[3]                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.068     ; 6.139      ;
; 33.791 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                         ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[2]                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.068     ; 6.139      ;
; 33.791 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                         ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[1]                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.068     ; 6.139      ;
; 33.791 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                         ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[0]                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.068     ; 6.139      ;
; 33.833 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3]  ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[15]                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.063     ; 6.102      ;
; 33.833 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3]  ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[14]                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.063     ; 6.102      ;
; 33.833 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3]  ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[13]                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.063     ; 6.102      ;
; 33.833 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3]  ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[12]                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.063     ; 6.102      ;
; 33.833 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3]  ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[11]                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.063     ; 6.102      ;
; 33.833 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3]  ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[10]                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.063     ; 6.102      ;
; 33.833 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3]  ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[9]                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.063     ; 6.102      ;
; 33.833 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3]  ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[8]                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.063     ; 6.102      ;
; 33.833 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3]  ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[7]                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.063     ; 6.102      ;
; 33.833 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3]  ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[6]                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.063     ; 6.102      ;
; 33.833 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3]  ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[5]                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.063     ; 6.102      ;
; 33.833 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3]  ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[4]                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.063     ; 6.102      ;
; 33.833 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3]  ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[3]                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.063     ; 6.102      ;
; 33.833 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3]  ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[2]                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.063     ; 6.102      ;
; 33.833 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3]  ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[1]                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.063     ; 6.102      ;
; 33.833 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3]  ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[0]                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.063     ; 6.102      ;
; 34.114 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                          ; fb_rxmac:fb_rxmac_ins|LastSlaveIDPlus1[3]                    ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.071     ; 5.813      ;
; 34.114 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                          ; fb_rxmac:fb_rxmac_ins|LastSlaveIDPlus1[0]                    ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.071     ; 5.813      ;
; 34.114 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                          ; fb_rxmac:fb_rxmac_ins|LastSlaveIDPlus1[4]                    ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.071     ; 5.813      ;
; 34.114 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                          ; fb_rxmac:fb_rxmac_ins|LastSlaveIDPlus1[1]                    ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.071     ; 5.813      ;
; 34.114 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                          ; fb_rxmac:fb_rxmac_ins|LastSlaveIDPlus1[5]                    ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.071     ; 5.813      ;
; 34.114 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                          ; fb_rxmac:fb_rxmac_ins|LastSlaveIDPlus1[2]                    ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.071     ; 5.813      ;
; 34.114 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                          ; fb_rxmac:fb_rxmac_ins|LastSlaveIDPlus1[6]                    ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.071     ; 5.813      ;
; 34.192 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                          ; fb_rxmac:fb_rxmac_ins|RxData[3]                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.062     ; 5.744      ;
; 34.192 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                          ; fb_rxmac:fb_rxmac_ins|RxData[7]                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.062     ; 5.744      ;
; 34.192 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                          ; fb_rxmac:fb_rxmac_ins|RxData[0]                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.062     ; 5.744      ;
; 34.192 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                          ; fb_rxmac:fb_rxmac_ins|RxData[4]                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.062     ; 5.744      ;
; 34.192 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                          ; fb_rxmac:fb_rxmac_ins|RxData[1]                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.062     ; 5.744      ;
; 34.192 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                          ; fb_rxmac:fb_rxmac_ins|RxData[5]                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.062     ; 5.744      ;
; 34.192 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                          ; fb_rxmac:fb_rxmac_ins|RxData[2]                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.062     ; 5.744      ;
; 34.192 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                          ; fb_rxmac:fb_rxmac_ins|RxData[6]                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.062     ; 5.744      ;
; 34.207 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                         ; fb_rxmac:fb_rxmac_ins|LastSlaveIDPlus1[3]                    ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.074     ; 5.717      ;
; 34.207 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                         ; fb_rxmac:fb_rxmac_ins|LastSlaveIDPlus1[0]                    ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.074     ; 5.717      ;
; 34.207 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                         ; fb_rxmac:fb_rxmac_ins|LastSlaveIDPlus1[4]                    ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.074     ; 5.717      ;
; 34.207 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                         ; fb_rxmac:fb_rxmac_ins|LastSlaveIDPlus1[1]                    ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.074     ; 5.717      ;
; 34.207 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                         ; fb_rxmac:fb_rxmac_ins|LastSlaveIDPlus1[5]                    ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.074     ; 5.717      ;
; 34.207 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                         ; fb_rxmac:fb_rxmac_ins|LastSlaveIDPlus1[2]                    ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.074     ; 5.717      ;
; 34.207 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                         ; fb_rxmac:fb_rxmac_ins|LastSlaveIDPlus1[6]                    ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.074     ; 5.717      ;
; 34.212 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[10] ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[15]                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.063     ; 5.723      ;
; 34.212 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[10] ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[14]                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.063     ; 5.723      ;
; 34.212 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[10] ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[13]                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.063     ; 5.723      ;
; 34.212 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[10] ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[12]                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.063     ; 5.723      ;
; 34.212 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[10] ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[11]                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.063     ; 5.723      ;
; 34.212 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[10] ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[10]                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.063     ; 5.723      ;
; 34.212 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[10] ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[9]                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.063     ; 5.723      ;
; 34.212 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[10] ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[8]                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.063     ; 5.723      ;
; 34.212 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[10] ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[7]                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.063     ; 5.723      ;
; 34.212 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[10] ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[6]                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.063     ; 5.723      ;
; 34.212 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[10] ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[5]                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.063     ; 5.723      ;
; 34.212 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[10] ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[4]                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.063     ; 5.723      ;
; 34.212 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[10] ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[3]                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.063     ; 5.723      ;
; 34.212 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[10] ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[2]                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.063     ; 5.723      ;
; 34.212 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[10] ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[1]                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.063     ; 5.723      ;
; 34.212 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[10] ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[0]                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.063     ; 5.723      ;
; 34.249 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3]  ; fb_rxmac:fb_rxmac_ins|LastSlaveIDPlus1[3]                    ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.069     ; 5.680      ;
; 34.249 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3]  ; fb_rxmac:fb_rxmac_ins|LastSlaveIDPlus1[0]                    ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.069     ; 5.680      ;
; 34.249 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3]  ; fb_rxmac:fb_rxmac_ins|LastSlaveIDPlus1[4]                    ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.069     ; 5.680      ;
; 34.249 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3]  ; fb_rxmac:fb_rxmac_ins|LastSlaveIDPlus1[1]                    ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.069     ; 5.680      ;
; 34.249 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3]  ; fb_rxmac:fb_rxmac_ins|LastSlaveIDPlus1[5]                    ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.069     ; 5.680      ;
; 34.249 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3]  ; fb_rxmac:fb_rxmac_ins|LastSlaveIDPlus1[2]                    ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.069     ; 5.680      ;
; 34.249 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3]  ; fb_rxmac:fb_rxmac_ins|LastSlaveIDPlus1[6]                    ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.069     ; 5.680      ;
; 34.260 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[10] ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateDelay[1] ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.067     ; 5.671      ;
; 34.285 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                         ; fb_rxmac:fb_rxmac_ins|RxData[3]                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.065     ; 5.648      ;
; 34.285 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                         ; fb_rxmac:fb_rxmac_ins|RxData[7]                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.065     ; 5.648      ;
; 34.285 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                         ; fb_rxmac:fb_rxmac_ins|RxData[0]                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.065     ; 5.648      ;
; 34.285 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                         ; fb_rxmac:fb_rxmac_ins|RxData[4]                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.065     ; 5.648      ;
; 34.285 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                         ; fb_rxmac:fb_rxmac_ins|RxData[1]                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.065     ; 5.648      ;
; 34.285 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                         ; fb_rxmac:fb_rxmac_ins|RxData[5]                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.065     ; 5.648      ;
+--------+---------------------------------------------------------------------------+--------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.275 ; phyInital:phyInital_ins0|mi_addr[2]                                              ; phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_ksg1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.454      ; 0.951      ;
; 0.309 ; phyInital:phyInital_ins0|mi_addr[3]                                              ; phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_ksg1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.454      ; 0.985      ;
; 0.312 ; phyInital:phyInital_ins0|mi_addr[1]                                              ; phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_ksg1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.454      ; 0.988      ;
; 0.326 ; phyInital:phyInital_ins0|mi_addr[0]                                              ; phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_ksg1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.454      ; 1.002      ;
; 0.403 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WriteOp                           ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WriteOp                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; phyInital:phyInital_ins0|comm_addr[2]                                            ; phyInital:phyInital_ins0|comm_addr[2]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; phyInital:phyInital_ins0|comm_addr[1]                                            ; phyInital:phyInital_ins0|comm_addr[1]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|InProgress                        ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|InProgress                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Mdc           ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Mdc                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; phyInital:phyInital_ins0|mi_addr[3]                                              ; phyInital:phyInital_ins0|mi_addr[3]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; phyInital:phyInital_ins0|mi_addr[2]                                              ; phyInital:phyInital_ins0|mi_addr[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; phyInital:phyInital_ins0|mi_addr[1]                                              ; phyInital:phyInital_ins0|mi_addr[1]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; phyInital:phyInital_ins0|mi_addr[0]                                              ; phyInital:phyInital_ins0|mi_addr[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; phyInital:phyInital_ins0|state.s_read1                                           ; phyInital:phyInital_ins0|state.s_read1                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|RStatStart                        ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|RStatStart                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; phyInital:phyInital_ins0|state.s_read2                                           ; phyInital:phyInital_ins0|state.s_read2                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WCtrlDataStart                    ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WCtrlDataStart                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WCtrlDataStart_q                  ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WCtrlDataStart_q                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; phyInital:phyInital_ins0|state.s_write2                                          ; phyInital:phyInital_ins0|state.s_write2                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; phyInital:phyInital_ins0|state.s_write1                                          ; phyInital:phyInital_ins0|state.s_write1                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; phyInital:phyInital_ins0|state.s_wait                                            ; phyInital:phyInital_ins0|state.s_wait                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.408 ; phyInital:phyInital_ins0|comm_addr[0]                                            ; phyInital:phyInital_ins0|comm_addr[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.674      ;
; 0.430 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_outputcontrol:outctrl|MdoEn_d ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_outputcontrol:outctrl|MdoEn                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_outputcontrol:outctrl|Mdo_d   ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_outputcontrol:outctrl|Mdo                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[7]   ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_outputcontrol:outctrl|Mdo_d                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|InProgress_q3                     ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|EndBusy_d                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.697      ;
; 0.432 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WCtrlData_q1                      ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WCtrlData_q2                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; phyInital:phyInital_ins0|state.s_wait                                            ; phyInital:phyInital_ins0|state.s_write1                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.696      ;
; 0.433 ; phyInital:phyInital_ins0|state.s_delay1                                          ; phyInital:phyInital_ins0|state.s_delay2                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.697      ;
; 0.440 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WCtrlData_q2                      ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WCtrlData_q3                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.704      ;
; 0.440 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WCtrlData_q2                      ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WCtrlDataStart                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.704      ;
; 0.441 ; phyInital:phyInital_ins0|comm_addr[0]                                            ; phyInital:phyInital_ins0|comm_addr[2]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.707      ;
; 0.443 ; phyInital:phyInital_ins0|comm_addr[0]                                            ; phyInital:phyInital_ins0|comm_addr[1]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.709      ;
; 0.444 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WCtrlDataStart_q1                 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WCtrlDataStart_q2                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.710      ;
; 0.445 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WCtrlDataStart_q1                 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WriteOp                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.711      ;
; 0.451 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|RStatStart                        ; phyInital:phyInital_ins0|state.s_read1                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.716      ;
; 0.452 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[5]                     ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_outputcontrol:outctrl|Mdo_2d                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.718      ;
; 0.453 ; phyInital:phyInital_ins0|comm_addr[0]                                            ; phyIniCommand0_and:pyhIniCommands_and|addr_reg[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.719      ;
; 0.455 ; phyInital:phyInital_ins0|state.s_write1                                          ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WCtrlData_q1                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.719      ;
; 0.553 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[15]      ; phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_ksg1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.472      ; 1.247      ;
; 0.554 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|RStat_q1                          ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|RStat_q2                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.819      ;
; 0.555 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|InProgress_q2                     ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|EndBusy_d                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.821      ;
; 0.562 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[1]       ; phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_ksg1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.472      ; 1.256      ;
; 0.563 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[7]       ; phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_ksg1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.472      ; 1.257      ;
; 0.571 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[9]       ; phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_ksg1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.462      ; 1.255      ;
; 0.575 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[6]                     ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_outputcontrol:outctrl|Mdo_2d                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.841      ;
; 0.576 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|RStat_q2                          ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|RStat_q3                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.841      ;
; 0.579 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[6]                     ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_outputcontrol:outctrl|MdoEn_2d                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.845      ;
; 0.582 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[10]      ; phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_ksg1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.472      ; 1.276      ;
; 0.582 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[14]      ; phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_ksg1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.472      ; 1.276      ;
; 0.584 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[0]       ; phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_ksg1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.472      ; 1.278      ;
; 0.588 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[2]       ; phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_ksg1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.472      ; 1.282      ;
; 0.592 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[4]       ; phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_ksg1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.462      ; 1.276      ;
; 0.596 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[12]      ; phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_ksg1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.462      ; 1.280      ;
; 0.599 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[11]      ; phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_ksg1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.462      ; 1.283      ;
; 0.600 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|EndBusy_d                         ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|EndBusy                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.866      ;
; 0.602 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|InProgress_q1                     ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|InProgress_q2                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.868      ;
; 0.603 ; phyInital:phyInital_ins0|comm_addr[3]                                            ; phyIniCommand0_and:pyhIniCommands_and|addr_reg[3]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.869      ;
; 0.604 ; phyInital:phyInital_ins0|state.s_rst                                             ; phyInital:phyInital_ins0|comm_addr[3]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.870      ;
; 0.607 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[2]   ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[3]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.872      ;
; 0.607 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|InProgress_q2                     ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|InProgress_q3                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.873      ;
; 0.610 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|RStatStart_q1                     ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|RStatStart_q2                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.876      ;
; 0.612 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[6]       ; phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_ksg1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.472      ; 1.306      ;
; 0.613 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[13]      ; phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_ksg1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.472      ; 1.307      ;
; 0.617 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|RStat_q2                          ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|RStatStart                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.882      ;
; 0.633 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|InProgress                        ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|InProgress_q1                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.899      ;
; 0.637 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[3]   ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[12]                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.904      ;
; 0.638 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[3]       ; phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_ksg1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.462      ; 1.322      ;
; 0.644 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[4]    ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[4]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.908      ;
; 0.645 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[3]    ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[3]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.909      ;
; 0.659 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WCtrlDataStart_q                  ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|UpdateMIIRX_DATAReg                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.923      ;
; 0.663 ; phyInital:phyInital_ins0|state.s_write1                                          ; phyInital:phyInital_ins0|state.s_write2                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.927      ;
; 0.667 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[5]                     ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[5]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.933      ;
; 0.667 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[6]                     ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[6]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.933      ;
; 0.669 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|RStat_q3                          ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|RStatStart                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.934      ;
; 0.669 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WCtrlData_q3                      ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WCtrlDataStart                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.933      ;
; 0.669 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|RStatStart                        ; phyInital:phyInital_ins0|state.s_read2                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.934      ;
; 0.671 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WCtrlDataStart                    ; phyInital:phyInital_ins0|state.s_write2                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.935      ;
; 0.680 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[4]   ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[5]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.945      ;
; 0.683 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[1]                     ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.949      ;
; 0.683 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[4]                     ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[4]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.949      ;
; 0.689 ; phyInital:phyInital_ins0|state.s_rst                                             ; phyInital:phyInital_ins0|comm_addr[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.955      ;
; 0.689 ; phyInital:phyInital_ins0|state.s_rst                                             ; phyInital:phyInital_ins0|comm_addr[2]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.955      ;
; 0.690 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[3]                     ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[3]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.956      ;
; 0.691 ; phyInital:phyInital_ins0|state.s_rst                                             ; phyInital:phyInital_ins0|comm_addr[1]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.957      ;
; 0.693 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[0]                     ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.959      ;
; 0.694 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[2]                     ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[2]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.960      ;
; 0.694 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WCtrlDataStart                    ; phyInital:phyInital_ins0|state.s_write1                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.958      ;
; 0.702 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[3]   ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[4]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.967      ;
; 0.749 ; phyInital:phyInital_ins0|mi_addr[0]                                              ; phyInital:phyInital_ins0|mi_addr[1]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.014      ;
; 0.758 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_outputcontrol:outctrl|Mdo_2d  ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_outputcontrol:outctrl|Mdo_d                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.022      ;
; 0.761 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|RStatStart_q2                     ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|InProgress                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.027      ;
; 0.769 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[5]                     ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_outputcontrol:outctrl|MdoEn_2d                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.035      ;
; 0.771 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[5]       ; phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_ksg1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.472      ; 1.465      ;
; 0.772 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[7]    ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[7]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.036      ;
; 0.775 ; phyInital:phyInital_ins0|comm_addr[1]                                            ; phyIniCommand0_and:pyhIniCommands_and|addr_reg[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.041      ;
; 0.776 ; phyIniCommand0_and:pyhIniCommands_and|addr_reg[2]                                ; phyInital:phyInital_ins0|state.s_ini                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.042      ;
; 0.788 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[0]   ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[1]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.052      ;
; 0.790 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[3]                     ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|LatchByte1_d                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.054      ;
; 0.796 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WCtrlDataStart_q1                 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|InProgress                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.062      ;
+-------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ENET1_RX_CLK'                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                 ; To Node                                                                                                                             ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.362 ; fb_rxmac:fb_rxmac_ins|RxData[5]                                           ; rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|altsyncram:ram_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_datain_reg0  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.441      ; 1.025      ;
; 0.366 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[6]        ; rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|altsyncram:ram_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.436      ; 1.024      ;
; 0.369 ; fb_rxmac:fb_rxmac_ins|RxData[3]                                           ; rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|altsyncram:ram_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_datain_reg0  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.441      ; 1.032      ;
; 0.373 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[4]        ; rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|altsyncram:ram_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.436      ; 1.031      ;
; 0.374 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[7]        ; rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|altsyncram:ram_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.436      ; 1.032      ;
; 0.376 ; fb_rxmac:fb_rxmac_ins|RxData[6]                                           ; rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|altsyncram:ram_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_datain_reg0  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.441      ; 1.039      ;
; 0.387 ; fb_rxmac:fb_rxmac_ins|RxData[2]                                           ; rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|altsyncram:ram_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_datain_reg0  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.441      ; 1.050      ;
; 0.387 ; fb_rxmac:fb_rxmac_ins|RxData[4]                                           ; rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|altsyncram:ram_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_datain_reg0  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.441      ; 1.050      ;
; 0.388 ; fb_rxmac:fb_rxmac_ins|RxData[7]                                           ; rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|altsyncram:ram_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_datain_reg0  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.441      ; 1.051      ;
; 0.391 ; rx_ram_addr1[0]                                                           ; rx_data_ram:rx_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_opg1:auto_generated|ram_block1a0~porta_address_reg0                     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.432      ; 1.045      ;
; 0.395 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[1]        ; rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|altsyncram:ram_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.436      ; 1.053      ;
; 0.398 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[5]        ; rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|altsyncram:ram_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.436      ; 1.056      ;
; 0.401 ; rx_ram_addr1[2]                                                           ; rx_data_ram:rx_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_opg1:auto_generated|ram_block1a0~porta_address_reg0                     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.432      ; 1.055      ;
; 0.401 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[3]        ; rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|altsyncram:ram_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.436      ; 1.059      ;
; 0.402 ; fb_rxmac:fb_rxmac_ins|RxValid                                             ; fb_rxmac:fb_rxmac_ins|RxValid                                                                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; fb_rxmac:fb_rxmac_ins|RegDelayDistSoC                                     ; fb_rxmac:fb_rxmac_ins|RegDelayDistSoC                                                                                               ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fb_rxmac:fb_rxmac_ins|RegDistSoC                                          ; fb_rxmac:fb_rxmac_ins|RegDistSoC                                                                                                    ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateData[0]               ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateData[0]                                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateDelay[1]              ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateDelay[1]                                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateFrmCrc                ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateFrmCrc                                                                          ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateNumb[1]               ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateNumb[1]                                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateDist[1]               ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateDist[1]                                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateDelay[0]              ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateDelay[0]                                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|FrmCrcNibCnt[0]     ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|FrmCrcNibCnt[0]                                                               ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateDist[0]               ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateDist[0]                                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[2]        ; rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|altsyncram:ram_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.436      ; 1.062      ;
; 0.404 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                          ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                                                                                    ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateNumb[0]               ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateNumb[0]                                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.412 ; rx_ram_addr1[5]                                                           ; rx_data_ram:rx_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_opg1:auto_generated|ram_block1a0~porta_address_reg0                     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.432      ; 1.066      ;
; 0.417 ; fb_rxmac:fb_rxmac_ins|RxData[0]                                           ; rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|altsyncram:ram_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_datain_reg0  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.441      ; 1.080      ;
; 0.421 ; fb_rxmac:fb_rxmac_ins|RxData[1]                                           ; rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|altsyncram:ram_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_datain_reg0  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.441      ; 1.084      ;
; 0.426 ; rx_ram_addr1[1]                                                           ; rx_data_ram:rx_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_opg1:auto_generated|ram_block1a0~porta_address_reg0                     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.432      ; 1.080      ;
; 0.428 ; rx_ram_addr1[4]                                                           ; rx_data_ram:rx_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_opg1:auto_generated|ram_block1a0~porta_address_reg0                     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.432      ; 1.082      ;
; 0.430 ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateDelay[0]              ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateDelay[1]                                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.696      ;
; 0.443 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[0]        ; rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|altsyncram:ram_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.436      ; 1.101      ;
; 0.473 ; fb_rxmac:fb_rxmac_ins|LatchedByte[7]                                      ; fb_rxmac:fb_rxmac_ins|LatchedByte[3]                                                                                                ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.081      ; 0.740      ;
; 0.495 ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StatePreamble              ; fb_rxmac:fb_rxmac_ins|RegDelayDistSoC                                                                                               ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.761      ;
; 0.498 ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StatePreamble              ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateDist[0]                                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.764      ;
; 0.603 ; fb_rxmac:fb_rxmac_ins|RxValid                                             ; rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|altsyncram:ram_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_we_reg       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.436      ; 1.261      ;
; 0.622 ; fb_rxmac:fb_rxmac_ins|LatchedByte[1]                                      ; fb_rxmac:fb_rxmac_ins|LastSlaveIDPlus1[1]                                                                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.888      ;
; 0.625 ; fb_rxmac:fb_rxmac_ins|LatchedByte[0]                                      ; fb_rxmac:fb_rxmac_ins|LastSlaveIDPlus1[0]                                                                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.891      ;
; 0.655 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[3]        ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[3]                                                                  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.081      ; 0.922      ;
; 0.656 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[5]        ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[5]                                                                  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[13]                                     ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[13]                                                                                               ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[6]                                      ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[6]                                                                                                ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[13] ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[13]                                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[5]  ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[5]                                                            ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3]  ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3]                                                            ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.922      ;
; 0.657 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[1]        ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[1]                                                                  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[11]                                     ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[11]                                                                                               ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[11] ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[11]                                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[1]  ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[1]                                                            ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.923      ;
; 0.658 ; rx_ram_addr1[3]                                                           ; rx_data_ram:rx_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_opg1:auto_generated|ram_block1a0~porta_address_reg0                     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.432      ; 1.312      ;
; 0.658 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[6]        ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[6]                                                                  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[15]                                     ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[15]                                                                                               ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[4]                                      ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[4]                                                                                                ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[15] ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[15]                                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[6]  ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[6]                                                            ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.924      ;
; 0.659 ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[9]                                      ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[9]                                                                                                ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[9]  ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[9]                                                            ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[7]  ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[7]                                                            ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.925      ;
; 0.660 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[2]        ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[2]                                                                  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[1]                                      ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[1]                                                                                                ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.926      ;
; 0.661 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[7]        ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[7]                                                                  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[4]        ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[4]                                                                  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[4]  ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[4]                                                            ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.927      ;
; 0.661 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[2]  ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[2]                                                            ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.927      ;
; 0.662 ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[14]                                     ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[14]                                                                                               ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[12]                                     ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[12]                                                                                               ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[10]                                     ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[10]                                                                                               ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[8]                                      ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[8]                                                                                                ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[7]                                      ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[7]                                                                                                ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[14] ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[14]                                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[12] ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[12]                                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[10] ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[10]                                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[8]  ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[8]                                                            ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.928      ;
; 0.663 ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateFrmCrc                ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|FrmCrcNibCnt[0]                                                               ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.929      ;
; 0.664 ; rx_ram_addr1[3]                                                           ; rx_ram_addr1[3]                                                                                                                     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.929      ;
; 0.665 ; rx_ram_addr1[1]                                                           ; rx_ram_addr1[1]                                                                                                                     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.930      ;
; 0.666 ; rx_ram_addr1[5]                                                           ; rx_ram_addr1[5]                                                                                                                     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.931      ;
; 0.670 ; rx_ram_addr1[2]                                                           ; rx_ram_addr1[2]                                                                                                                     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.935      ;
; 0.670 ; rx_ram_addr1[4]                                                           ; rx_ram_addr1[4]                                                                                                                     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.935      ;
; 0.674 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[0]        ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[0]                                                                  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.081      ; 0.941      ;
; 0.683 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[0]  ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[0]                                                            ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.949      ;
; 0.686 ; rx_ram_addr1[0]                                                           ; rx_ram_addr1[0]                                                                                                                     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.951      ;
; 0.689 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|FrmCrcNibCnt[0]     ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateFrmCrc                                                                          ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.955      ;
; 0.722 ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateIdle                  ; fb_rxmac:fb_rxmac_ins|RegDelayDistSoC                                                                                               ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.988      ;
; 0.723 ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StatePreamble              ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                                                                                   ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.989      ;
; 0.763 ; fb_rxmac:fb_rxmac_ins|LatchedByte[2]                                      ; fb_rxmac:fb_rxmac_ins|RxData[2]                                                                                                     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.081      ; 1.030      ;
; 0.802 ; fb_rxmac:fb_rxmac_ins|DelayFrameReceived                                  ; fb_rxmac:fb_rxmac_ins|DelayFrameReceived                                                                                            ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 1.067      ;
; 0.813 ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[2]                                      ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[2]                                                                                                ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 1.079      ;
; 0.867 ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[0]                                      ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[0]                                                                                                ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 1.133      ;
; 0.898 ; fb_rxmac:fb_rxmac_ins|LatchedByte[6]                                      ; fb_rxmac:fb_rxmac_ins|LatchedByte[2]                                                                                                ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.095      ; 1.179      ;
; 0.914 ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateIdle                  ; fb_rxmac:fb_rxmac_ins|RegDistSoC                                                                                                    ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 1.178      ;
; 0.919 ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateDist[0]               ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateDist[1]                                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.088      ; 1.193      ;
; 0.920 ; fb_rxmac:fb_rxmac_ins|DistFrameReceived                                   ; fb_rxmac:fb_rxmac_ins|DistFrameReceived                                                                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 1.186      ;
; 0.944 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                         ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                                                                                   ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 1.210      ;
; 0.954 ; fb_rxmac:fb_rxmac_ins|DelayDistFrameReceived                              ; fb_rxmac:fb_rxmac_ins|DelayDistFrameReceived                                                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 1.219      ;
; 0.969 ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateIdle                  ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|FrmCrcNibCnt[0]                                                               ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 1.233      ;
; 0.973 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[3]        ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[4]                                                                  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.081      ; 1.240      ;
+-------+---------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                        ; Launch Clock                                                           ; Latch Clock                                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; 0.432 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync1 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync2 ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.697      ;
; 0.598 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync1  ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync2  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.863      ;
; 0.609 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync2 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync3 ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.874      ;
; 0.657 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[13]           ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[13]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.922      ;
; 0.657 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[5]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[5]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.922      ;
; 0.657 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[3]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[3]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.922      ;
; 0.658 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[11]           ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[11]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[1]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[1]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.923      ;
; 0.659 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[15]           ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[15]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[6]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[6]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.924      ;
; 0.660 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[9]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[9]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[7]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[7]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.925      ;
; 0.662 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[4]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[4]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.927      ;
; 0.662 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[2]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[2]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.927      ;
; 0.663 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[14]           ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[14]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.928      ;
; 0.663 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[12]           ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[12]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.928      ;
; 0.663 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[10]           ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[10]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.928      ;
; 0.663 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[8]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[8]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.928      ;
; 0.684 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[0]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[0]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.949      ;
; 0.791 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync2  ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync3  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.056      ;
; 0.793 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[10]           ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[10]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.059      ;
; 0.829 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[15]           ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[15]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.095      ;
; 0.975 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[5]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[6]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.240      ;
; 0.975 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[3]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[4]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.240      ;
; 0.975 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[1]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[2]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.240      ;
; 0.975 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[13]           ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[14]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.240      ;
; 0.976 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[11]           ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[12]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.241      ;
; 0.977 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[9]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[10]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.242      ;
; 0.977 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[7]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[8]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.242      ;
; 0.986 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[6]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[7]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.251      ;
; 0.988 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[0]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[1]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.253      ;
; 0.989 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[4]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[5]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.254      ;
; 0.989 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[2]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[3]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.254      ;
; 0.990 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[12]           ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[13]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.255      ;
; 0.990 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[10]           ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[11]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.255      ;
; 0.990 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[14]           ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[15]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.255      ;
; 0.990 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[8]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[9]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.255      ;
; 0.991 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[6]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[8]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.256      ;
; 0.993 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[0]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[2]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.258      ;
; 0.994 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[4]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[6]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.259      ;
; 0.994 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[2]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[4]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.259      ;
; 0.995 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[12]           ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[14]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.260      ;
; 0.995 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[10]           ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[12]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.260      ;
; 0.995 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[8]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[10]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.260      ;
; 1.003 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[12]           ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[12]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.269      ;
; 1.012 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[11]           ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[11]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.278      ;
; 1.056 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[14]           ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[14]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.322      ;
; 1.071 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[9]            ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[9]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.337      ;
; 1.091 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[1]            ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[1]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.361      ;
; 1.096 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[5]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[7]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.361      ;
; 1.096 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[3]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[5]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.361      ;
; 1.096 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[1]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[3]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.361      ;
; 1.096 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[13]           ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[15]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.361      ;
; 1.097 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[11]           ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[13]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.362      ;
; 1.098 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[9]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[11]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.363      ;
; 1.098 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[7]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[9]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.363      ;
; 1.101 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[5]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[8]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.366      ;
; 1.101 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[3]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[6]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.366      ;
; 1.101 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[1]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[4]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.366      ;
; 1.102 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[7]            ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[7]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.372      ;
; 1.102 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[11]           ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[14]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.367      ;
; 1.103 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[9]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[12]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.368      ;
; 1.103 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[7]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[10]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.368      ;
; 1.109 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[4]            ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[4]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.379      ;
; 1.112 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[6]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[9]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.377      ;
; 1.114 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[0]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[3]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.379      ;
; 1.115 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[4]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[7]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.380      ;
; 1.115 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[2]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[5]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.380      ;
; 1.116 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[12]           ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[15]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.381      ;
; 1.116 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[10]           ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[13]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.381      ;
; 1.116 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[8]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[11]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.381      ;
; 1.117 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[6]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[10]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.382      ;
; 1.119 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[0]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[4]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.384      ;
; 1.120 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[4]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[8]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.385      ;
; 1.120 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[2]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[6]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.385      ;
; 1.121 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[10]           ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[14]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.386      ;
; 1.121 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[8]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[12]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.386      ;
; 1.222 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[5]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[9]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.487      ;
; 1.222 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[3]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[7]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.487      ;
; 1.222 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[1]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[5]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.487      ;
; 1.223 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[11]           ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[15]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.488      ;
; 1.224 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[9]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[13]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.489      ;
; 1.224 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[7]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[11]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.489      ;
; 1.227 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[5]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[10]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.492      ;
; 1.227 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[3]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[8]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.492      ;
; 1.227 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[1]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[6]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.492      ;
; 1.229 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[9]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[14]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.494      ;
; 1.229 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[7]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[12]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.494      ;
; 1.238 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[6]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[11]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.503      ;
; 1.240 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[0]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[5]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.505      ;
; 1.241 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[4]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[9]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.506      ;
; 1.241 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[2]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[7]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.506      ;
; 1.242 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[10]           ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[15]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.507      ;
; 1.242 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[8]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[13]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.507      ;
; 1.243 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[6]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[12]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.508      ;
; 1.245 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[0]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[6]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.510      ;
; 1.246 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[4]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[10]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.511      ;
; 1.246 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[2]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[8]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.511      ;
; 1.247 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[8]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[14]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.512      ;
; 1.309 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[0]            ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[0]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.578      ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 10
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 16.457 ns




+--------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                            ;
+------------+-----------------+------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                             ; Note ;
+------------+-----------------+------------------------------------------------------------------------+------+
; 173.43 MHz ; 173.43 MHz      ; ENET1_RX_CLK                                                           ;      ;
; 199.88 MHz ; 199.88 MHz      ; CLOCK_50                                                               ;      ;
; 411.18 MHz ; 411.18 MHz      ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                              ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 7.568  ; 0.000         ;
; CLOCK_50                                                               ; 14.997 ; 0.000         ;
; ENET1_RX_CLK                                                           ; 34.234 ; 0.000         ;
+------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                              ;
+------------------------------------------------------------------------+-------+---------------+
; Clock                                                                  ; Slack ; End Point TNS ;
+------------------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                               ; 0.287 ; 0.000         ;
; ENET1_RX_CLK                                                           ; 0.354 ; 0.000         ;
; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.399 ; 0.000         ;
+------------------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 4.703  ; 0.000         ;
; CLOCK_50                                                               ; 9.557  ; 0.000         ;
; ENET1_RX_CLK                                                           ; 19.536 ; 0.000         ;
; ENET0_RX_CLK                                                           ; 36.000 ; 0.000         ;
+------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                              ; Launch Clock                                                           ; Latch Clock                                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; 7.568 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync2 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[15] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 2.344      ;
; 7.568 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync2 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[14] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 2.344      ;
; 7.568 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync2 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[13] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 2.344      ;
; 7.568 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync2 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[12] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 2.344      ;
; 7.568 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync2 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[11] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 2.344      ;
; 7.568 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync2 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[10] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 2.344      ;
; 7.568 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync2 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[9]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 2.344      ;
; 7.568 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync2 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[8]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 2.344      ;
; 7.568 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync2 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[7]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 2.344      ;
; 7.568 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync2 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[6]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 2.344      ;
; 7.568 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync2 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[5]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 2.344      ;
; 7.568 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync2 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[4]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 2.344      ;
; 7.568 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync2 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[3]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 2.344      ;
; 7.568 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync2 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[2]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 2.344      ;
; 7.568 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync2 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[1]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 2.344      ;
; 7.568 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync2 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[0]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 2.344      ;
; 7.628 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[13]           ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[13] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 2.301      ;
; 7.640 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[0]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[15] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 2.288      ;
; 7.659 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[1]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[14] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 2.269      ;
; 7.670 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync2  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[8]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.234      ;
; 7.670 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync2  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[6]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.234      ;
; 7.688 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[1]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[15] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 2.240      ;
; 7.707 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync3  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[8]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.197      ;
; 7.707 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync3  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[6]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.197      ;
; 7.733 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync2  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[15] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 2.180      ;
; 7.733 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync2  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[14] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 2.180      ;
; 7.733 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync2  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[13] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 2.180      ;
; 7.733 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync2  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[12] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 2.180      ;
; 7.733 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync2  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[11] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 2.180      ;
; 7.733 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync2  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[10] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 2.180      ;
; 7.733 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync2  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[9]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 2.180      ;
; 7.738 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[0]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[14] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 2.190      ;
; 7.755 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[2]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[15] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 2.173      ;
; 7.756 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[0]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[13] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 2.172      ;
; 7.770 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync3  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[15] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 2.143      ;
; 7.770 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync3  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[14] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 2.143      ;
; 7.770 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync3  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[13] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 2.143      ;
; 7.770 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync3  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[12] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 2.143      ;
; 7.770 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync3  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[11] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 2.143      ;
; 7.770 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync3  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[10] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 2.143      ;
; 7.770 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync3  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[9]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 2.143      ;
; 7.775 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[1]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[12] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 2.153      ;
; 7.777 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[3]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[14] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 2.151      ;
; 7.804 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[1]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[13] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 2.124      ;
; 7.806 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[3]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[15] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 2.122      ;
; 7.853 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[2]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[14] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 2.075      ;
; 7.854 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[0]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[12] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 2.074      ;
; 7.859 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync3 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[15] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 2.053      ;
; 7.859 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync3 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[14] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 2.053      ;
; 7.859 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync3 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[13] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 2.053      ;
; 7.859 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync3 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[12] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 2.053      ;
; 7.859 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync3 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[11] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 2.053      ;
; 7.859 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync3 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[10] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 2.053      ;
; 7.859 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync3 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[9]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 2.053      ;
; 7.859 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync3 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[8]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 2.053      ;
; 7.859 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync3 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[7]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 2.053      ;
; 7.859 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync3 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[6]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 2.053      ;
; 7.859 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync3 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[5]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 2.053      ;
; 7.859 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync3 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[4]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 2.053      ;
; 7.859 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync3 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[3]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 2.053      ;
; 7.859 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync3 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[2]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 2.053      ;
; 7.859 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync3 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[1]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 2.053      ;
; 7.859 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync3 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[0]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 2.053      ;
; 7.870 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[4]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[15] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 2.058      ;
; 7.871 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[2]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[13] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 2.057      ;
; 7.872 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[0]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[11] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 2.056      ;
; 7.891 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[1]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[10] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 2.037      ;
; 7.893 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[5]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[14] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 2.035      ;
; 7.893 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[3]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[12] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 2.035      ;
; 7.920 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[1]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[11] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 2.008      ;
; 7.922 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[5]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[15] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 2.006      ;
; 7.922 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[3]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[13] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 2.006      ;
; 7.956 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync2  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[7]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 1.962      ;
; 7.956 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync2  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[5]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 1.962      ;
; 7.956 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync2  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[4]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 1.962      ;
; 7.956 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync2  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[3]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 1.962      ;
; 7.956 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync2  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[1]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 1.962      ;
; 7.969 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync2  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[0]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 1.949      ;
; 7.969 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync2  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[2]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 1.949      ;
; 7.969 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[4]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[14] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 1.959      ;
; 7.969 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[2]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[12] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 1.959      ;
; 7.970 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[0]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[10] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 1.958      ;
; 7.986 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[4]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[13] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 1.942      ;
; 7.987 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[2]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[11] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 1.941      ;
; 7.988 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[0]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[9]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 1.940      ;
; 7.990 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[6]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[15] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 1.938      ;
; 7.993 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync3  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[7]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 1.925      ;
; 7.993 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync3  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[5]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 1.925      ;
; 7.993 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync3  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[4]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 1.925      ;
; 7.993 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync3  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[3]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 1.925      ;
; 7.993 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync3  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[1]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 1.925      ;
; 8.004 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[7]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[14] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 1.924      ;
; 8.006 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync3  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[0]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 1.912      ;
; 8.006 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync3  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[2]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 1.912      ;
; 8.007 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[1]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[8]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 1.921      ;
; 8.009 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[5]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[12] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 1.919      ;
; 8.009 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[3]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[10] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 1.919      ;
; 8.033 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[7]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[15] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 1.895      ;
; 8.036 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[1]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[9]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 1.892      ;
; 8.038 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[5]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[13] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 1.890      ;
+-------+----------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                     ; To Node                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.997 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[6]                  ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.930      ;
; 15.096 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[5]                  ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.831      ;
; 15.111 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|InProgress                     ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.814      ;
; 15.148 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[0]                  ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.779      ;
; 15.369 ; phyIniCommand0_and:pyhIniCommands_and|addr_reg[1]                             ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 4.564      ;
; 15.417 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[4]                  ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.510      ;
; 15.426 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WriteOp                        ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.499      ;
; 15.542 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[3]                  ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.385      ;
; 15.552 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[4] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[4]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.391      ;
; 15.552 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[4] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[3]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.391      ;
; 15.558 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[7] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[4]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.385      ;
; 15.558 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[7] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[3]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.385      ;
; 15.561 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[4] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[7]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.373      ;
; 15.561 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[4] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[6]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.373      ;
; 15.561 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[4] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[5]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.373      ;
; 15.561 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[4] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[2]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.373      ;
; 15.561 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[4] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[1]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.373      ;
; 15.561 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[4] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[0]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.373      ;
; 15.564 ; phyIniCommand0_and:pyhIniCommands_and|addr_reg[0]                             ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 4.369      ;
; 15.567 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[7] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[7]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.367      ;
; 15.567 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[7] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[6]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.367      ;
; 15.567 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[7] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[5]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.367      ;
; 15.567 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[7] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[2]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.367      ;
; 15.567 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[7] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[1]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.367      ;
; 15.567 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[7] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[0]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.367      ;
; 15.578 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[4]                  ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 4.354      ;
; 15.587 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WriteOp                        ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 4.343      ;
; 15.603 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[4] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[12]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.340      ;
; 15.603 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[4] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[11]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.340      ;
; 15.603 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[4] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[9]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.340      ;
; 15.609 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[7] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[12]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.334      ;
; 15.609 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[7] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[11]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.334      ;
; 15.609 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[7] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[9]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.334      ;
; 15.612 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[4] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[15]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.322      ;
; 15.612 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[4] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[14]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.322      ;
; 15.612 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[4] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[13]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.322      ;
; 15.612 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[4] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[10]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.322      ;
; 15.612 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[4] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[8]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.322      ;
; 15.618 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[7] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[15]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.316      ;
; 15.618 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[7] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[14]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.316      ;
; 15.618 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[7] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[13]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.316      ;
; 15.618 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[7] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[10]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.316      ;
; 15.618 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[7] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[8]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.316      ;
; 15.624 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[6]                  ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 4.308      ;
; 15.682 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WCtrlDataStart                 ; phyInital:phyInital_ins0|comm_addr[3]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 4.262      ;
; 15.682 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WCtrlDataStart                 ; phyInital:phyInital_ins0|comm_addr[0]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 4.262      ;
; 15.682 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WCtrlDataStart                 ; phyInital:phyInital_ins0|comm_addr[2]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 4.262      ;
; 15.682 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WCtrlDataStart                 ; phyInital:phyInital_ins0|comm_addr[1]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 4.262      ;
; 15.684 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[3] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[4]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.259      ;
; 15.684 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[3] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[3]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.259      ;
; 15.690 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[2] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[4]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.253      ;
; 15.690 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[2] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[3]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.253      ;
; 15.693 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[3] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[7]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.241      ;
; 15.693 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[3] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[6]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.241      ;
; 15.693 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[3] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[5]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.241      ;
; 15.693 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[3] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[2]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.241      ;
; 15.693 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[3] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[1]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.241      ;
; 15.693 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[3] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[0]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.241      ;
; 15.699 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[0] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[4]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.244      ;
; 15.699 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[0] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[3]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.244      ;
; 15.699 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[2] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[7]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.235      ;
; 15.699 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[2] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[6]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.235      ;
; 15.699 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[2] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[5]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.235      ;
; 15.699 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[2] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[2]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.235      ;
; 15.699 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[2] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[1]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.235      ;
; 15.699 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[2] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[0]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.235      ;
; 15.703 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[3]                  ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 4.229      ;
; 15.708 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[0] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[7]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.226      ;
; 15.708 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[0] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[6]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.226      ;
; 15.708 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[0] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[5]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.226      ;
; 15.708 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[0] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[2]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.226      ;
; 15.708 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[0] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[1]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.226      ;
; 15.708 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[0] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[0]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.226      ;
; 15.715 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[6] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[4]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.228      ;
; 15.715 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[6] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[3]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.228      ;
; 15.723 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[5]                  ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 4.209      ;
; 15.724 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[6] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[7]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.210      ;
; 15.724 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[6] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[6]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.210      ;
; 15.724 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[6] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[5]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.210      ;
; 15.724 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[6] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[2]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.210      ;
; 15.724 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[6] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[1]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.210      ;
; 15.724 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[6] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[0]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.210      ;
; 15.726 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[1]                  ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.201      ;
; 15.735 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[3] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[12]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.208      ;
; 15.735 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[3] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[11]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.208      ;
; 15.735 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[3] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[9]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.208      ;
; 15.738 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|InProgress                     ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 4.192      ;
; 15.741 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[2] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[12]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.202      ;
; 15.741 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[2] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[11]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.202      ;
; 15.741 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[2] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[9]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.202      ;
; 15.744 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[3] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[15]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.190      ;
; 15.744 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[3] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[14]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.190      ;
; 15.744 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[3] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[13]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.190      ;
; 15.744 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[3] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[10]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.190      ;
; 15.744 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[3] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[8]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.190      ;
; 15.747 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|RStatStart                     ; phyInital:phyInital_ins0|comm_addr[3]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 4.168      ;
; 15.747 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|RStatStart                     ; phyInital:phyInital_ins0|comm_addr[0]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 4.168      ;
; 15.747 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|RStatStart                     ; phyInital:phyInital_ins0|comm_addr[2]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 4.168      ;
; 15.747 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|RStatStart                     ; phyInital:phyInital_ins0|comm_addr[1]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 4.168      ;
; 15.750 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[0] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[12]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.193      ;
+--------+-------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ENET1_RX_CLK'                                                                                                                                                            ;
+--------+---------------------------------------------------------------------------+-------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                 ; To Node                                   ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------+-------------------------------------------+--------------+--------------+--------------+------------+------------+
; 34.234 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                          ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[15]     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.055     ; 5.710      ;
; 34.234 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                          ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[14]     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.055     ; 5.710      ;
; 34.234 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                          ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[13]     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.055     ; 5.710      ;
; 34.234 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                          ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[12]     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.055     ; 5.710      ;
; 34.234 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                          ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[11]     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.055     ; 5.710      ;
; 34.234 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                          ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[10]     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.055     ; 5.710      ;
; 34.234 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                          ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[9]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.055     ; 5.710      ;
; 34.234 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                          ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[8]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.055     ; 5.710      ;
; 34.234 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                          ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[7]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.055     ; 5.710      ;
; 34.234 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                          ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[6]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.055     ; 5.710      ;
; 34.234 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                          ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[5]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.055     ; 5.710      ;
; 34.234 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                          ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[4]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.055     ; 5.710      ;
; 34.234 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                          ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[3]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.055     ; 5.710      ;
; 34.234 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                          ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[2]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.055     ; 5.710      ;
; 34.234 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                          ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[1]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.055     ; 5.710      ;
; 34.234 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                          ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[0]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.055     ; 5.710      ;
; 34.295 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                         ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[15]     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.057     ; 5.647      ;
; 34.295 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                         ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[14]     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.057     ; 5.647      ;
; 34.295 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                         ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[13]     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.057     ; 5.647      ;
; 34.295 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                         ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[12]     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.057     ; 5.647      ;
; 34.295 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                         ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[11]     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.057     ; 5.647      ;
; 34.295 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                         ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[10]     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.057     ; 5.647      ;
; 34.295 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                         ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[9]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.057     ; 5.647      ;
; 34.295 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                         ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[8]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.057     ; 5.647      ;
; 34.295 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                         ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[7]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.057     ; 5.647      ;
; 34.295 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                         ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[6]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.057     ; 5.647      ;
; 34.295 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                         ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[5]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.057     ; 5.647      ;
; 34.295 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                         ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[4]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.057     ; 5.647      ;
; 34.295 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                         ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[3]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.057     ; 5.647      ;
; 34.295 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                         ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[2]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.057     ; 5.647      ;
; 34.295 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                         ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[1]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.057     ; 5.647      ;
; 34.295 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                         ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[0]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.057     ; 5.647      ;
; 34.331 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3]  ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[15]     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.051     ; 5.617      ;
; 34.331 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3]  ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[14]     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.051     ; 5.617      ;
; 34.331 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3]  ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[13]     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.051     ; 5.617      ;
; 34.331 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3]  ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[12]     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.051     ; 5.617      ;
; 34.331 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3]  ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[11]     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.051     ; 5.617      ;
; 34.331 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3]  ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[10]     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.051     ; 5.617      ;
; 34.331 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3]  ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[9]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.051     ; 5.617      ;
; 34.331 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3]  ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[8]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.051     ; 5.617      ;
; 34.331 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3]  ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[7]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.051     ; 5.617      ;
; 34.331 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3]  ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[6]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.051     ; 5.617      ;
; 34.331 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3]  ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[5]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.051     ; 5.617      ;
; 34.331 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3]  ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[4]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.051     ; 5.617      ;
; 34.331 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3]  ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[3]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.051     ; 5.617      ;
; 34.331 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3]  ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[2]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.051     ; 5.617      ;
; 34.331 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3]  ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[1]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.051     ; 5.617      ;
; 34.331 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3]  ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[0]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.051     ; 5.617      ;
; 34.564 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                          ; fb_rxmac:fb_rxmac_ins|LastSlaveIDPlus1[3] ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.063     ; 5.372      ;
; 34.564 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                          ; fb_rxmac:fb_rxmac_ins|LastSlaveIDPlus1[0] ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.063     ; 5.372      ;
; 34.564 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                          ; fb_rxmac:fb_rxmac_ins|LastSlaveIDPlus1[4] ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.063     ; 5.372      ;
; 34.564 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                          ; fb_rxmac:fb_rxmac_ins|LastSlaveIDPlus1[1] ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.063     ; 5.372      ;
; 34.564 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                          ; fb_rxmac:fb_rxmac_ins|LastSlaveIDPlus1[5] ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.063     ; 5.372      ;
; 34.564 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                          ; fb_rxmac:fb_rxmac_ins|LastSlaveIDPlus1[2] ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.063     ; 5.372      ;
; 34.564 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                          ; fb_rxmac:fb_rxmac_ins|LastSlaveIDPlus1[6] ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.063     ; 5.372      ;
; 34.625 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                         ; fb_rxmac:fb_rxmac_ins|LastSlaveIDPlus1[3] ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.065     ; 5.309      ;
; 34.625 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                         ; fb_rxmac:fb_rxmac_ins|LastSlaveIDPlus1[0] ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.065     ; 5.309      ;
; 34.625 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                         ; fb_rxmac:fb_rxmac_ins|LastSlaveIDPlus1[4] ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.065     ; 5.309      ;
; 34.625 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                         ; fb_rxmac:fb_rxmac_ins|LastSlaveIDPlus1[1] ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.065     ; 5.309      ;
; 34.625 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                         ; fb_rxmac:fb_rxmac_ins|LastSlaveIDPlus1[5] ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.065     ; 5.309      ;
; 34.625 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                         ; fb_rxmac:fb_rxmac_ins|LastSlaveIDPlus1[2] ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.065     ; 5.309      ;
; 34.625 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                         ; fb_rxmac:fb_rxmac_ins|LastSlaveIDPlus1[6] ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.065     ; 5.309      ;
; 34.661 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3]  ; fb_rxmac:fb_rxmac_ins|LastSlaveIDPlus1[3] ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.059     ; 5.279      ;
; 34.661 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3]  ; fb_rxmac:fb_rxmac_ins|LastSlaveIDPlus1[0] ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.059     ; 5.279      ;
; 34.661 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3]  ; fb_rxmac:fb_rxmac_ins|LastSlaveIDPlus1[4] ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.059     ; 5.279      ;
; 34.661 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3]  ; fb_rxmac:fb_rxmac_ins|LastSlaveIDPlus1[1] ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.059     ; 5.279      ;
; 34.661 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3]  ; fb_rxmac:fb_rxmac_ins|LastSlaveIDPlus1[5] ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.059     ; 5.279      ;
; 34.661 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3]  ; fb_rxmac:fb_rxmac_ins|LastSlaveIDPlus1[2] ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.059     ; 5.279      ;
; 34.661 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3]  ; fb_rxmac:fb_rxmac_ins|LastSlaveIDPlus1[6] ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.059     ; 5.279      ;
; 34.688 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                          ; fb_rxmac:fb_rxmac_ins|RxData[3]           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.052     ; 5.259      ;
; 34.688 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                          ; fb_rxmac:fb_rxmac_ins|RxData[7]           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.052     ; 5.259      ;
; 34.688 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                          ; fb_rxmac:fb_rxmac_ins|RxData[0]           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.052     ; 5.259      ;
; 34.688 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                          ; fb_rxmac:fb_rxmac_ins|RxData[4]           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.052     ; 5.259      ;
; 34.688 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                          ; fb_rxmac:fb_rxmac_ins|RxData[1]           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.052     ; 5.259      ;
; 34.688 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                          ; fb_rxmac:fb_rxmac_ins|RxData[5]           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.052     ; 5.259      ;
; 34.688 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                          ; fb_rxmac:fb_rxmac_ins|RxData[2]           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.052     ; 5.259      ;
; 34.688 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                          ; fb_rxmac:fb_rxmac_ins|RxData[6]           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.052     ; 5.259      ;
; 34.722 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[10] ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[15]     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.051     ; 5.226      ;
; 34.722 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[10] ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[14]     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.051     ; 5.226      ;
; 34.722 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[10] ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[13]     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.051     ; 5.226      ;
; 34.722 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[10] ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[12]     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.051     ; 5.226      ;
; 34.722 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[10] ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[11]     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.051     ; 5.226      ;
; 34.722 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[10] ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[10]     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.051     ; 5.226      ;
; 34.722 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[10] ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[9]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.051     ; 5.226      ;
; 34.722 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[10] ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[8]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.051     ; 5.226      ;
; 34.722 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[10] ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[7]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.051     ; 5.226      ;
; 34.722 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[10] ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[6]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.051     ; 5.226      ;
; 34.722 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[10] ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[5]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.051     ; 5.226      ;
; 34.722 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[10] ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[4]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.051     ; 5.226      ;
; 34.722 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[10] ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[3]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.051     ; 5.226      ;
; 34.722 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[10] ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[2]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.051     ; 5.226      ;
; 34.722 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[10] ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[1]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.051     ; 5.226      ;
; 34.722 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[10] ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[0]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.051     ; 5.226      ;
; 34.749 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                         ; fb_rxmac:fb_rxmac_ins|RxData[3]           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.054     ; 5.196      ;
; 34.749 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                         ; fb_rxmac:fb_rxmac_ins|RxData[7]           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.054     ; 5.196      ;
; 34.749 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                         ; fb_rxmac:fb_rxmac_ins|RxData[0]           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.054     ; 5.196      ;
; 34.749 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                         ; fb_rxmac:fb_rxmac_ins|RxData[4]           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.054     ; 5.196      ;
; 34.749 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                         ; fb_rxmac:fb_rxmac_ins|RxData[1]           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.054     ; 5.196      ;
; 34.749 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                         ; fb_rxmac:fb_rxmac_ins|RxData[5]           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.054     ; 5.196      ;
; 34.749 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                         ; fb_rxmac:fb_rxmac_ins|RxData[2]           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.054     ; 5.196      ;
+--------+---------------------------------------------------------------------------+-------------------------------------------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.287 ; phyInital:phyInital_ins0|mi_addr[2]                                              ; phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_ksg1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.407      ; 0.895      ;
; 0.310 ; phyInital:phyInital_ins0|mi_addr[3]                                              ; phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_ksg1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.407      ; 0.918      ;
; 0.313 ; phyInital:phyInital_ins0|mi_addr[1]                                              ; phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_ksg1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.407      ; 0.921      ;
; 0.326 ; phyInital:phyInital_ins0|mi_addr[0]                                              ; phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_ksg1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.407      ; 0.934      ;
; 0.355 ; phyInital:phyInital_ins0|mi_addr[3]                                              ; phyInital:phyInital_ins0|mi_addr[3]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; phyInital:phyInital_ins0|mi_addr[2]                                              ; phyInital:phyInital_ins0|mi_addr[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; phyInital:phyInital_ins0|mi_addr[1]                                              ; phyInital:phyInital_ins0|mi_addr[1]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; phyInital:phyInital_ins0|mi_addr[0]                                              ; phyInital:phyInital_ins0|mi_addr[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; phyInital:phyInital_ins0|state.s_read1                                           ; phyInital:phyInital_ins0|state.s_read1                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|RStatStart                        ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|RStatStart                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; phyInital:phyInital_ins0|state.s_read2                                           ; phyInital:phyInital_ins0|state.s_read2                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WriteOp                           ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WriteOp                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WCtrlDataStart                    ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WCtrlDataStart                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WCtrlDataStart_q                  ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WCtrlDataStart_q                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; phyInital:phyInital_ins0|comm_addr[2]                                            ; phyInital:phyInital_ins0|comm_addr[2]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; phyInital:phyInital_ins0|comm_addr[1]                                            ; phyInital:phyInital_ins0|comm_addr[1]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; phyInital:phyInital_ins0|state.s_write2                                          ; phyInital:phyInital_ins0|state.s_write2                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; phyInital:phyInital_ins0|state.s_write1                                          ; phyInital:phyInital_ins0|state.s_write1                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; phyInital:phyInital_ins0|state.s_wait                                            ; phyInital:phyInital_ins0|state.s_wait                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|InProgress                        ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|InProgress                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Mdc           ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Mdc                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.367 ; phyInital:phyInital_ins0|comm_addr[0]                                            ; phyInital:phyInital_ins0|comm_addr[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.608      ;
; 0.398 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WCtrlData_q1                      ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WCtrlData_q2                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; phyInital:phyInital_ins0|state.s_wait                                            ; phyInital:phyInital_ins0|state.s_write1                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.639      ;
; 0.399 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_outputcontrol:outctrl|MdoEn_d ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_outputcontrol:outctrl|MdoEn                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[7]   ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_outputcontrol:outctrl|Mdo_d                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; phyInital:phyInital_ins0|state.s_delay1                                          ; phyInital:phyInital_ins0|state.s_delay2                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.640      ;
; 0.400 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_outputcontrol:outctrl|Mdo_d   ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_outputcontrol:outctrl|Mdo                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.641      ;
; 0.400 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|InProgress_q3                     ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|EndBusy_d                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.641      ;
; 0.400 ; phyInital:phyInital_ins0|comm_addr[0]                                            ; phyInital:phyInital_ins0|comm_addr[2]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.641      ;
; 0.402 ; phyInital:phyInital_ins0|comm_addr[0]                                            ; phyInital:phyInital_ins0|comm_addr[1]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.643      ;
; 0.406 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WCtrlData_q2                      ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WCtrlData_q3                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.647      ;
; 0.406 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WCtrlData_q2                      ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WCtrlDataStart                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.647      ;
; 0.408 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|RStatStart                        ; phyInital:phyInital_ins0|state.s_read1                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.650      ;
; 0.410 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[5]                     ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_outputcontrol:outctrl|Mdo_2d                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.651      ;
; 0.411 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WCtrlDataStart_q1                 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WCtrlDataStart_q2                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.652      ;
; 0.412 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WCtrlDataStart_q1                 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WriteOp                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.653      ;
; 0.419 ; phyInital:phyInital_ins0|state.s_write1                                          ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WCtrlData_q1                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.660      ;
; 0.419 ; phyInital:phyInital_ins0|comm_addr[0]                                            ; phyIniCommand0_and:pyhIniCommands_and|addr_reg[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.660      ;
; 0.504 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|InProgress_q2                     ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|EndBusy_d                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.745      ;
; 0.508 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|RStat_q1                          ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|RStat_q2                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.750      ;
; 0.525 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[6]                     ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_outputcontrol:outctrl|Mdo_2d                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.766      ;
; 0.528 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[6]                     ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_outputcontrol:outctrl|MdoEn_2d                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.769      ;
; 0.528 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|RStat_q2                          ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|RStat_q3                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.770      ;
; 0.532 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[15]      ; phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_ksg1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.423      ; 1.156      ;
; 0.536 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[9]       ; phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_ksg1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.414      ; 1.151      ;
; 0.537 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[1]       ; phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_ksg1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.423      ; 1.161      ;
; 0.543 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[7]       ; phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_ksg1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.423      ; 1.167      ;
; 0.547 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[11]      ; phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_ksg1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.414      ; 1.162      ;
; 0.547 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[12]      ; phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_ksg1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.414      ; 1.162      ;
; 0.550 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|EndBusy_d                         ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|EndBusy                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.791      ;
; 0.552 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|InProgress_q1                     ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|InProgress_q2                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.793      ;
; 0.553 ; phyInital:phyInital_ins0|comm_addr[3]                                            ; phyIniCommand0_and:pyhIniCommands_and|addr_reg[3]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.794      ;
; 0.554 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[4]       ; phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_ksg1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.414      ; 1.169      ;
; 0.554 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[2]   ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[3]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.796      ;
; 0.556 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[0]       ; phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_ksg1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.423      ; 1.180      ;
; 0.556 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[10]      ; phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_ksg1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.423      ; 1.180      ;
; 0.556 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[14]      ; phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_ksg1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.423      ; 1.180      ;
; 0.556 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|InProgress_q2                     ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|InProgress_q3                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.797      ;
; 0.557 ; phyInital:phyInital_ins0|state.s_rst                                             ; phyInital:phyInital_ins0|comm_addr[3]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.798      ;
; 0.560 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|RStatStart_q1                     ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|RStatStart_q2                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.801      ;
; 0.562 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[2]       ; phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_ksg1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.423      ; 1.186      ;
; 0.572 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|RStat_q2                          ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|RStatStart                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.814      ;
; 0.580 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|InProgress                        ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|InProgress_q1                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.821      ;
; 0.582 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[6]       ; phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_ksg1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.423      ; 1.206      ;
; 0.582 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[13]      ; phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_ksg1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.423      ; 1.206      ;
; 0.585 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[3]   ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[12]                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.829      ;
; 0.589 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[4]    ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[4]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.830      ;
; 0.589 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[3]    ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[3]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.830      ;
; 0.594 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[3]       ; phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_ksg1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.414      ; 1.209      ;
; 0.603 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WCtrlDataStart_q                  ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|UpdateMIIRX_DATAReg                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.844      ;
; 0.606 ; phyInital:phyInital_ins0|state.s_write1                                          ; phyInital:phyInital_ins0|state.s_write2                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.847      ;
; 0.609 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WCtrlData_q3                      ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WCtrlDataStart                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.850      ;
; 0.610 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[5]                     ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[5]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.851      ;
; 0.610 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[6]                     ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[6]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.851      ;
; 0.611 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|RStat_q3                          ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|RStatStart                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.853      ;
; 0.612 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|RStatStart                        ; phyInital:phyInital_ins0|state.s_read2                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.854      ;
; 0.614 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WCtrlDataStart                    ; phyInital:phyInital_ins0|state.s_write2                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.855      ;
; 0.623 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[4]                     ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[4]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.864      ;
; 0.624 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[4]   ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[5]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.866      ;
; 0.626 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[1]                     ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.867      ;
; 0.631 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[3]                     ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[3]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.872      ;
; 0.631 ; phyInital:phyInital_ins0|state.s_rst                                             ; phyInital:phyInital_ins0|comm_addr[2]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.872      ;
; 0.632 ; phyInital:phyInital_ins0|state.s_rst                                             ; phyInital:phyInital_ins0|comm_addr[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.873      ;
; 0.633 ; phyInital:phyInital_ins0|state.s_rst                                             ; phyInital:phyInital_ins0|comm_addr[1]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.874      ;
; 0.635 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[2]                     ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[2]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.876      ;
; 0.635 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[0]                     ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.876      ;
; 0.635 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WCtrlDataStart                    ; phyInital:phyInital_ins0|state.s_write1                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.876      ;
; 0.642 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[3]   ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[4]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.884      ;
; 0.684 ; phyInital:phyInital_ins0|mi_addr[0]                                              ; phyInital:phyInital_ins0|mi_addr[1]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.926      ;
; 0.691 ; phyIniCommand0_and:pyhIniCommands_and|addr_reg[2]                                ; phyInital:phyInital_ins0|state.s_ini                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.932      ;
; 0.695 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|RStatStart_q2                     ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|InProgress                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.936      ;
; 0.696 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[7]    ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[7]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.937      ;
; 0.702 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[5]                     ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_outputcontrol:outctrl|MdoEn_2d                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.943      ;
; 0.713 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_outputcontrol:outctrl|Mdo_2d  ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_outputcontrol:outctrl|Mdo_d                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.952      ;
; 0.714 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[5]       ; phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_ksg1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.423      ; 1.338      ;
; 0.722 ; phyInital:phyInital_ins0|comm_addr[1]                                            ; phyIniCommand0_and:pyhIniCommands_and|addr_reg[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.963      ;
; 0.727 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[3]                     ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|LatchByte1_d                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.966      ;
; 0.734 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[0]   ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[1]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.973      ;
; 0.738 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WCtrlDataStart_q1                 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|InProgress                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.979      ;
+-------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ENET1_RX_CLK'                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                 ; To Node                                                                                                                             ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.354 ; fb_rxmac:fb_rxmac_ins|RxValid                                             ; fb_rxmac:fb_rxmac_ins|RxValid                                                                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; fb_rxmac:fb_rxmac_ins|RegDelayDistSoC                                     ; fb_rxmac:fb_rxmac_ins|RegDelayDistSoC                                                                                               ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fb_rxmac:fb_rxmac_ins|RegDistSoC                                          ; fb_rxmac:fb_rxmac_ins|RegDistSoC                                                                                                    ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                          ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                                                                                    ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateData[0]               ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateData[0]                                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateDelay[1]              ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateDelay[1]                                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateFrmCrc                ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateFrmCrc                                                                          ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateNumb[1]               ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateNumb[1]                                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateDist[1]               ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateDist[1]                                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateDelay[0]              ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateDelay[0]                                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|FrmCrcNibCnt[0]     ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|FrmCrcNibCnt[0]                                                               ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateDist[0]               ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateDist[0]                                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateNumb[0]               ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateNumb[0]                                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.359 ; fb_rxmac:fb_rxmac_ins|RxData[5]                                           ; rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|altsyncram:ram_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_datain_reg0  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.392      ; 0.952      ;
; 0.366 ; fb_rxmac:fb_rxmac_ins|RxData[3]                                           ; rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|altsyncram:ram_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_datain_reg0  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.392      ; 0.959      ;
; 0.366 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[6]        ; rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|altsyncram:ram_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.388      ; 0.955      ;
; 0.369 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[4]        ; rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|altsyncram:ram_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.388      ; 0.958      ;
; 0.372 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[7]        ; rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|altsyncram:ram_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.388      ; 0.961      ;
; 0.380 ; fb_rxmac:fb_rxmac_ins|RxData[6]                                           ; rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|altsyncram:ram_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_datain_reg0  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.392      ; 0.973      ;
; 0.381 ; fb_rxmac:fb_rxmac_ins|RxData[7]                                           ; rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|altsyncram:ram_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_datain_reg0  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.392      ; 0.974      ;
; 0.386 ; fb_rxmac:fb_rxmac_ins|RxData[2]                                           ; rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|altsyncram:ram_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_datain_reg0  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.392      ; 0.979      ;
; 0.386 ; fb_rxmac:fb_rxmac_ins|RxData[4]                                           ; rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|altsyncram:ram_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_datain_reg0  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.392      ; 0.979      ;
; 0.389 ; rx_ram_addr1[0]                                                           ; rx_data_ram:rx_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_opg1:auto_generated|ram_block1a0~porta_address_reg0                     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.386      ; 0.976      ;
; 0.392 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[1]        ; rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|altsyncram:ram_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.388      ; 0.981      ;
; 0.394 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[5]        ; rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|altsyncram:ram_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.388      ; 0.983      ;
; 0.396 ; rx_ram_addr1[2]                                                           ; rx_data_ram:rx_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_opg1:auto_generated|ram_block1a0~porta_address_reg0                     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.386      ; 0.983      ;
; 0.397 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[3]        ; rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|altsyncram:ram_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.388      ; 0.986      ;
; 0.398 ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateDelay[0]              ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateDelay[1]                                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.640      ;
; 0.400 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[2]        ; rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|altsyncram:ram_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.388      ; 0.989      ;
; 0.405 ; rx_ram_addr1[5]                                                           ; rx_data_ram:rx_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_opg1:auto_generated|ram_block1a0~porta_address_reg0                     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.386      ; 0.992      ;
; 0.417 ; fb_rxmac:fb_rxmac_ins|RxData[0]                                           ; rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|altsyncram:ram_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_datain_reg0  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.392      ; 1.010      ;
; 0.420 ; fb_rxmac:fb_rxmac_ins|RxData[1]                                           ; rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|altsyncram:ram_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_datain_reg0  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.392      ; 1.013      ;
; 0.421 ; rx_ram_addr1[4]                                                           ; rx_data_ram:rx_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_opg1:auto_generated|ram_block1a0~porta_address_reg0                     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.386      ; 1.008      ;
; 0.424 ; rx_ram_addr1[1]                                                           ; rx_data_ram:rx_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_opg1:auto_generated|ram_block1a0~porta_address_reg0                     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.386      ; 1.011      ;
; 0.434 ; fb_rxmac:fb_rxmac_ins|LatchedByte[7]                                      ; fb_rxmac:fb_rxmac_ins|LatchedByte[3]                                                                                                ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.072      ; 0.677      ;
; 0.438 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[0]        ; rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|altsyncram:ram_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.388      ; 1.027      ;
; 0.456 ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StatePreamble              ; fb_rxmac:fb_rxmac_ins|RegDelayDistSoC                                                                                               ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.698      ;
; 0.459 ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StatePreamble              ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateDist[0]                                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.701      ;
; 0.557 ; fb_rxmac:fb_rxmac_ins|RxValid                                             ; rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|altsyncram:ram_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_we_reg       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.388      ; 1.146      ;
; 0.569 ; fb_rxmac:fb_rxmac_ins|LatchedByte[1]                                      ; fb_rxmac:fb_rxmac_ins|LastSlaveIDPlus1[1]                                                                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.811      ;
; 0.571 ; fb_rxmac:fb_rxmac_ins|LatchedByte[0]                                      ; fb_rxmac:fb_rxmac_ins|LastSlaveIDPlus1[0]                                                                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.813      ;
; 0.599 ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[13]                                     ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[13]                                                                                               ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.072      ; 0.842      ;
; 0.600 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[5]        ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[5]                                                                  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[3]        ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[3]                                                                  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[15]                                     ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[15]                                                                                               ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[11]                                     ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[11]                                                                                               ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[6]                                      ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[6]                                                                                                ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[13] ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[13]                                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[5]  ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[5]                                                            ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3]  ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3]                                                            ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.842      ;
; 0.601 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[6]        ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[6]                                                                  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[15] ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[15]                                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[11] ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[11]                                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.843      ;
; 0.602 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[1]        ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[1]                                                                  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[4]                                      ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[4]                                                                                                ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[6]  ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[6]                                                            ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.844      ;
; 0.602 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[1]  ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[1]                                                            ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.844      ;
; 0.603 ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[9]                                      ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[9]                                                                                                ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[1]                                      ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[1]                                                                                                ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.072      ; 0.846      ;
; 0.604 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[2]        ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[2]                                                                  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[14]                                     ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[14]                                                                                               ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[9]  ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[9]                                                            ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.846      ;
; 0.604 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[7]  ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[7]                                                            ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.846      ;
; 0.605 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[7]        ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[7]                                                                  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[4]        ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[4]                                                                  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[12]                                     ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[12]                                                                                               ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[10]                                     ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[10]                                                                                               ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[8]                                      ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[8]                                                                                                ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[7]                                      ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[7]                                                                                                ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[4]  ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[4]                                                            ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[14] ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[14]                                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[2]  ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[2]                                                            ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateFrmCrc                ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|FrmCrcNibCnt[0]                                                               ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.847      ;
; 0.606 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[12] ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[12]                                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.848      ;
; 0.606 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[10] ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[10]                                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.848      ;
; 0.606 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[8]  ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[8]                                                            ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.848      ;
; 0.607 ; rx_ram_addr1[5]                                                           ; rx_ram_addr1[5]                                                                                                                     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.849      ;
; 0.607 ; rx_ram_addr1[1]                                                           ; rx_ram_addr1[1]                                                                                                                     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.849      ;
; 0.607 ; rx_ram_addr1[3]                                                           ; rx_ram_addr1[3]                                                                                                                     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.849      ;
; 0.611 ; rx_ram_addr1[4]                                                           ; rx_ram_addr1[4]                                                                                                                     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.853      ;
; 0.612 ; rx_ram_addr1[2]                                                           ; rx_ram_addr1[2]                                                                                                                     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.854      ;
; 0.619 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[0]        ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[0]                                                                  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.072      ; 0.862      ;
; 0.625 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[0]  ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[0]                                                            ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.867      ;
; 0.627 ; rx_ram_addr1[0]                                                           ; rx_ram_addr1[0]                                                                                                                     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.869      ;
; 0.631 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|FrmCrcNibCnt[0]     ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateFrmCrc                                                                          ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.873      ;
; 0.641 ; rx_ram_addr1[3]                                                           ; rx_data_ram:rx_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_opg1:auto_generated|ram_block1a0~porta_address_reg0                     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.386      ; 1.228      ;
; 0.658 ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateIdle                  ; fb_rxmac:fb_rxmac_ins|RegDelayDistSoC                                                                                               ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.900      ;
; 0.662 ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StatePreamble              ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                                                                                   ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.904      ;
; 0.715 ; fb_rxmac:fb_rxmac_ins|LatchedByte[2]                                      ; fb_rxmac:fb_rxmac_ins|RxData[2]                                                                                                     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.072      ; 0.958      ;
; 0.741 ; fb_rxmac:fb_rxmac_ins|DelayFrameReceived                                  ; fb_rxmac:fb_rxmac_ins|DelayFrameReceived                                                                                            ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.983      ;
; 0.754 ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[2]                                      ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[2]                                                                                                ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.072      ; 0.997      ;
; 0.789 ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[0]                                      ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[0]                                                                                                ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.072      ; 1.032      ;
; 0.823 ; fb_rxmac:fb_rxmac_ins|LatchedByte[6]                                      ; fb_rxmac:fb_rxmac_ins|LatchedByte[2]                                                                                                ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.088      ; 1.082      ;
; 0.842 ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateDist[0]               ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateDist[1]                                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 1.091      ;
; 0.846 ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateIdle                  ; fb_rxmac:fb_rxmac_ins|RegDistSoC                                                                                                    ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.069      ; 1.086      ;
; 0.848 ; fb_rxmac:fb_rxmac_ins|DistFrameReceived                                   ; fb_rxmac:fb_rxmac_ins|DistFrameReceived                                                                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 1.090      ;
; 0.868 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                         ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                                                                                   ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 1.110      ;
; 0.874 ; fb_rxmac:fb_rxmac_ins|DelayDistFrameReceived                              ; fb_rxmac:fb_rxmac_ins|DelayDistFrameReceived                                                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 1.116      ;
; 0.885 ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[13]                                     ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[14]                                                                                               ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.072      ; 1.128      ;
; 0.886 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[5]        ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[6]                                                                  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.072      ; 1.129      ;
+-------+---------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                        ; Launch Clock                                                           ; Latch Clock                                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; 0.399 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync1 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync2 ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.641      ;
; 0.553 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync1  ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync2  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.795      ;
; 0.557 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync2 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync3 ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.799      ;
; 0.600 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[13]           ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[13]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[5]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[5]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[3]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[3]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.842      ;
; 0.601 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[15]           ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[15]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[11]           ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[11]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.843      ;
; 0.602 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[6]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[6]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.844      ;
; 0.602 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[1]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[1]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.844      ;
; 0.604 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[9]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[9]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.846      ;
; 0.604 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[7]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[7]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.846      ;
; 0.605 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[14]           ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[14]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[4]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[4]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[2]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[2]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.847      ;
; 0.606 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[12]           ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[12]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.848      ;
; 0.606 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[10]           ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[10]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.848      ;
; 0.606 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[8]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[8]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.848      ;
; 0.625 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[0]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[0]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.867      ;
; 0.734 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync2  ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync3  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.976      ;
; 0.735 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[10]           ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[10]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.978      ;
; 0.771 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[15]           ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[15]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.014      ;
; 0.886 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[5]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[6]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.128      ;
; 0.886 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[13]           ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[14]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.128      ;
; 0.886 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[3]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[4]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.128      ;
; 0.887 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[11]           ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[12]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.129      ;
; 0.889 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[1]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[2]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.131      ;
; 0.890 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[6]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[7]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.132      ;
; 0.891 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[9]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[10]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.133      ;
; 0.891 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[7]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[8]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.133      ;
; 0.892 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[0]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[1]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.134      ;
; 0.893 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[4]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[5]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.135      ;
; 0.893 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[2]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[3]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.135      ;
; 0.893 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[14]           ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[15]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.135      ;
; 0.894 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[12]           ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[13]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.136      ;
; 0.894 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[10]           ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[11]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.136      ;
; 0.894 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[8]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[9]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.136      ;
; 0.901 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[6]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[8]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.143      ;
; 0.903 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[0]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[2]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.145      ;
; 0.904 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[4]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[6]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.146      ;
; 0.904 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[2]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[4]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.146      ;
; 0.905 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[12]           ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[14]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.147      ;
; 0.905 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[10]           ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[12]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.147      ;
; 0.905 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[8]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[10]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.147      ;
; 0.925 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[12]           ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[12]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.168      ;
; 0.933 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[11]           ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[11]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.176      ;
; 0.967 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[14]           ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[14]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.210      ;
; 0.982 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[9]            ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[9]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.225      ;
; 0.985 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[5]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[7]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.227      ;
; 0.985 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[3]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[5]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.227      ;
; 0.985 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[13]           ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[15]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.227      ;
; 0.986 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[11]           ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[13]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.228      ;
; 0.988 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[1]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[3]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.230      ;
; 0.990 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[9]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[11]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.232      ;
; 0.990 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[7]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[9]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.232      ;
; 0.996 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[5]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[8]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.238      ;
; 0.996 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[3]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[6]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.238      ;
; 0.997 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[11]           ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[14]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.239      ;
; 0.999 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[1]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[4]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.241      ;
; 1.000 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[6]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[9]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.242      ;
; 1.001 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[9]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[12]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.243      ;
; 1.001 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[7]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[10]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.243      ;
; 1.002 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[0]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[3]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.244      ;
; 1.003 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[4]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[7]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.245      ;
; 1.003 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[2]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[5]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.245      ;
; 1.004 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[12]           ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[15]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.246      ;
; 1.004 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[10]           ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[13]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.246      ;
; 1.004 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[8]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[11]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.246      ;
; 1.011 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[6]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[10]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.253      ;
; 1.013 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[0]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[4]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.255      ;
; 1.014 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[4]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[8]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.256      ;
; 1.014 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[2]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[6]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.256      ;
; 1.015 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[10]           ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[14]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.257      ;
; 1.015 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[8]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[12]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.257      ;
; 1.017 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[1]            ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[1]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.265      ;
; 1.026 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[7]            ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[7]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.274      ;
; 1.027 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[4]            ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[4]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.275      ;
; 1.095 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[5]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[9]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.337      ;
; 1.095 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[3]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[7]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.337      ;
; 1.096 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[11]           ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[15]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.338      ;
; 1.098 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[1]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[5]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.340      ;
; 1.100 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[9]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[13]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.342      ;
; 1.100 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[7]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[11]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.342      ;
; 1.106 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[5]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[10]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.348      ;
; 1.106 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[3]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[8]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.348      ;
; 1.109 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[1]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[6]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.351      ;
; 1.110 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[6]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[11]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.352      ;
; 1.111 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[9]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[14]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.353      ;
; 1.111 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[7]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[12]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.353      ;
; 1.112 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[0]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[5]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.354      ;
; 1.113 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[4]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[9]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.355      ;
; 1.113 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[2]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[7]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.355      ;
; 1.114 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[10]           ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[15]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.356      ;
; 1.114 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[8]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[13]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.356      ;
; 1.121 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[6]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[12]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.363      ;
; 1.123 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[0]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[6]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.365      ;
; 1.124 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[4]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[10]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.366      ;
; 1.124 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[2]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[8]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.366      ;
; 1.125 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[8]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[14]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.367      ;
; 1.190 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[0]            ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[0]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.437      ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 10
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 16.754 ns




+-------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                              ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 8.674  ; 0.000         ;
; CLOCK_50                                                               ; 17.345 ; 0.000         ;
; ENET1_RX_CLK                                                           ; 36.854 ; 0.000         ;
+------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                              ;
+------------------------------------------------------------------------+-------+---------------+
; Clock                                                                  ; Slack ; End Point TNS ;
+------------------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                               ; 0.093 ; 0.000         ;
; ENET1_RX_CLK                                                           ; 0.152 ; 0.000         ;
; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.191 ; 0.000         ;
+------------------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 4.771  ; 0.000         ;
; CLOCK_50                                                               ; 9.200  ; 0.000         ;
; ENET1_RX_CLK                                                           ; 19.377 ; 0.000         ;
; ENET0_RX_CLK                                                           ; 36.000 ; 0.000         ;
+------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                              ; Launch Clock                                                           ; Latch Clock                                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; 8.674 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync2 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[15] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 1.259      ;
; 8.674 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync2 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[14] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 1.259      ;
; 8.674 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync2 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[13] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 1.259      ;
; 8.674 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync2 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[12] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 1.259      ;
; 8.674 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync2 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[11] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 1.259      ;
; 8.674 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync2 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[10] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 1.259      ;
; 8.674 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync2 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[9]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 1.259      ;
; 8.674 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync2 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[8]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 1.259      ;
; 8.674 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync2 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[7]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 1.259      ;
; 8.674 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync2 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[6]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 1.259      ;
; 8.674 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync2 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[5]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 1.259      ;
; 8.674 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync2 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[4]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 1.259      ;
; 8.674 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync2 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[3]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 1.259      ;
; 8.674 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync2 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[2]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 1.259      ;
; 8.674 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync2 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[1]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 1.259      ;
; 8.674 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync2 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[0]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 1.259      ;
; 8.699 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[13]           ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[13] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 1.249      ;
; 8.700 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[1]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[15] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.247      ;
; 8.703 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync2  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[8]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 1.222      ;
; 8.703 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync2  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[6]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 1.222      ;
; 8.704 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[1]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[14] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.243      ;
; 8.715 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[0]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[15] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.232      ;
; 8.729 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync3  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[8]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 1.196      ;
; 8.729 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync3  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[6]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 1.196      ;
; 8.753 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[0]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[14] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.194      ;
; 8.762 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync2  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[15] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 1.172      ;
; 8.762 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync2  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[14] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 1.172      ;
; 8.762 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync2  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[13] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 1.172      ;
; 8.762 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync2  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[12] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 1.172      ;
; 8.762 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync2  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[11] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 1.172      ;
; 8.762 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync2  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[10] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 1.172      ;
; 8.762 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync2  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[9]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 1.172      ;
; 8.768 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[1]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[13] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.179      ;
; 8.771 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[3]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[15] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.176      ;
; 8.772 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[1]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[12] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.175      ;
; 8.775 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[3]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[14] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.172      ;
; 8.782 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[2]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[15] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.165      ;
; 8.783 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[0]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[13] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.164      ;
; 8.788 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync3  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[15] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 1.146      ;
; 8.788 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync3  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[14] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 1.146      ;
; 8.788 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync3  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[13] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 1.146      ;
; 8.788 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync3  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[12] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 1.146      ;
; 8.788 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync3  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[11] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 1.146      ;
; 8.788 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync3  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[10] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 1.146      ;
; 8.788 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync3  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[9]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 1.146      ;
; 8.819 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[2]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[14] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.128      ;
; 8.821 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[0]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[12] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.126      ;
; 8.836 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[1]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[11] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.111      ;
; 8.839 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[5]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[15] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.108      ;
; 8.839 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[3]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[13] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.108      ;
; 8.840 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[1]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[10] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.107      ;
; 8.843 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[5]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[14] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.104      ;
; 8.843 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[3]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[12] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.104      ;
; 8.849 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[4]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[15] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.098      ;
; 8.850 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[2]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[13] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.097      ;
; 8.851 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[0]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[11] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.096      ;
; 8.865 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync3 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[15] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 1.068      ;
; 8.865 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync3 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[14] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 1.068      ;
; 8.865 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync3 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[13] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 1.068      ;
; 8.865 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync3 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[12] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 1.068      ;
; 8.865 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync3 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[11] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 1.068      ;
; 8.865 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync3 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[10] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 1.068      ;
; 8.865 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync3 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[9]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 1.068      ;
; 8.865 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync3 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[8]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 1.068      ;
; 8.865 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync3 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[7]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 1.068      ;
; 8.865 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync3 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[6]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 1.068      ;
; 8.865 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync3 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[5]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 1.068      ;
; 8.865 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync3 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[4]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 1.068      ;
; 8.865 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync3 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[3]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 1.068      ;
; 8.865 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync3 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[2]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 1.068      ;
; 8.865 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync3 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[1]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 1.068      ;
; 8.865 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync3 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[0]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 1.068      ;
; 8.882 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync2  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[7]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 1.056      ;
; 8.882 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync2  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[5]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 1.056      ;
; 8.882 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync2  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[4]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 1.056      ;
; 8.882 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync2  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[3]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 1.056      ;
; 8.882 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync2  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[1]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 1.056      ;
; 8.887 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[4]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[14] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.060      ;
; 8.887 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[2]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[12] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.060      ;
; 8.889 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[0]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[10] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.058      ;
; 8.891 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync2  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[0]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 1.046      ;
; 8.891 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync2  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[2]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 1.046      ;
; 8.903 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[7]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[15] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.044      ;
; 8.904 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[1]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[9]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.043      ;
; 8.907 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[7]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[14] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.040      ;
; 8.907 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[5]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[13] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.040      ;
; 8.907 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[3]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[11] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.040      ;
; 8.908 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[1]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[8]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.039      ;
; 8.908 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync3  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[7]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 1.030      ;
; 8.908 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync3  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[5]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 1.030      ;
; 8.908 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync3  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[4]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 1.030      ;
; 8.908 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync3  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[3]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 1.030      ;
; 8.908 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync3  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[1]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 1.030      ;
; 8.911 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[5]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[12] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.036      ;
; 8.911 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[3]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[10] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.036      ;
; 8.917 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[6]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[15] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.030      ;
; 8.917 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[4]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[13] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.030      ;
; 8.917 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync3  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[0]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 1.020      ;
; 8.917 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync3  ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[2]  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 1.020      ;
; 8.918 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[2]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[11] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.029      ;
+-------+----------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                     ; To Node                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.345 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[5]                  ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.600      ;
; 17.376 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|InProgress                     ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.567      ;
; 17.381 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[6]                  ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.564      ;
; 17.454 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[0]                  ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.491      ;
; 17.538 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[4]                  ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.407      ;
; 17.556 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WriteOp                        ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.387      ;
; 17.567 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[4]                  ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.379      ;
; 17.570 ; phyIniCommand0_and:pyhIniCommands_and|addr_reg[1]                             ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.381      ;
; 17.585 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WriteOp                        ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.359      ;
; 17.645 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[7] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[4]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.309      ;
; 17.645 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[7] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[3]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.309      ;
; 17.646 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[4] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[4]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.308      ;
; 17.646 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[4] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[3]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.308      ;
; 17.661 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[7] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[7]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.288      ;
; 17.661 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[7] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[6]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.288      ;
; 17.661 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[7] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[5]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.288      ;
; 17.661 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[7] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[2]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.288      ;
; 17.661 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[7] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[1]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.288      ;
; 17.661 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[7] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[0]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.288      ;
; 17.662 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[4] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[7]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.287      ;
; 17.662 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[4] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[6]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.287      ;
; 17.662 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[4] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[5]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.287      ;
; 17.662 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[4] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[2]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.287      ;
; 17.662 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[4] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[1]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.287      ;
; 17.662 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[4] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[0]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.287      ;
; 17.671 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[5]                  ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.275      ;
; 17.678 ; phyIniCommand0_and:pyhIniCommands_and|addr_reg[0]                             ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.273      ;
; 17.685 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[7] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[12]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.269      ;
; 17.685 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[7] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[11]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.269      ;
; 17.685 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[7] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[9]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.269      ;
; 17.686 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[4] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[12]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.268      ;
; 17.686 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[4] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[11]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.268      ;
; 17.686 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[4] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[9]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.268      ;
; 17.689 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[3]                  ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.256      ;
; 17.693 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[0] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[4]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.261      ;
; 17.693 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[0] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[3]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.261      ;
; 17.700 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[7] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[15]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.249      ;
; 17.700 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[7] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[14]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.249      ;
; 17.700 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[7] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[13]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.249      ;
; 17.700 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[7] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[10]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.249      ;
; 17.700 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[7] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[8]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.249      ;
; 17.701 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[4] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[15]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.248      ;
; 17.701 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[4] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[14]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.248      ;
; 17.701 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[4] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[13]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.248      ;
; 17.701 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[4] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[10]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.248      ;
; 17.701 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[4] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[8]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.248      ;
; 17.702 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|InProgress                     ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.242      ;
; 17.707 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[6]                  ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.239      ;
; 17.709 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[0] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[7]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.240      ;
; 17.709 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[0] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[6]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.240      ;
; 17.709 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[0] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[5]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.240      ;
; 17.709 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[0] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[2]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.240      ;
; 17.709 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[0] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[1]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.240      ;
; 17.709 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[0] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[0]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.240      ;
; 17.718 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[3]                  ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.228      ;
; 17.725 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WCtrlDataStart                 ; phyInital:phyInital_ins0|comm_addr[3]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.028     ; 2.234      ;
; 17.725 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WCtrlDataStart                 ; phyInital:phyInital_ins0|comm_addr[0]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.028     ; 2.234      ;
; 17.725 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WCtrlDataStart                 ; phyInital:phyInital_ins0|comm_addr[2]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.028     ; 2.234      ;
; 17.725 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WCtrlDataStart                 ; phyInital:phyInital_ins0|comm_addr[1]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.028     ; 2.234      ;
; 17.733 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[0] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[12]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.221      ;
; 17.733 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[0] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[11]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.221      ;
; 17.733 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[0] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[9]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.221      ;
; 17.736 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[6] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[4]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.218      ;
; 17.736 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[6] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[3]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.218      ;
; 17.743 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[1]                  ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.202      ;
; 17.745 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[2] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[4]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.209      ;
; 17.745 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[2] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[3]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.209      ;
; 17.748 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[0] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[15]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.201      ;
; 17.748 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[0] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[14]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.201      ;
; 17.748 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[0] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[13]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.201      ;
; 17.748 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[0] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[10]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.201      ;
; 17.748 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[0] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[8]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.201      ;
; 17.748 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|RStatStart                     ; phyInital:phyInital_ins0|comm_addr[3]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.190      ;
; 17.748 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|RStatStart                     ; phyInital:phyInital_ins0|comm_addr[0]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.190      ;
; 17.748 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|RStatStart                     ; phyInital:phyInital_ins0|comm_addr[2]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.190      ;
; 17.748 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|RStatStart                     ; phyInital:phyInital_ins0|comm_addr[1]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.190      ;
; 17.749 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[3] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[4]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.205      ;
; 17.749 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[3] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[3]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.205      ;
; 17.752 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[6] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[7]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.197      ;
; 17.752 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[6] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[6]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.197      ;
; 17.752 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[6] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[5]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.197      ;
; 17.752 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[6] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[2]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.197      ;
; 17.752 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[6] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[1]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.197      ;
; 17.752 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[6] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[0]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.197      ;
; 17.761 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[2] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[7]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.188      ;
; 17.761 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[2] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[6]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.188      ;
; 17.761 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[2] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[5]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.188      ;
; 17.761 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[2] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[2]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.188      ;
; 17.761 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[2] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[1]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.188      ;
; 17.761 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[2] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[0]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.188      ;
; 17.765 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[3] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[7]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.184      ;
; 17.765 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[3] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[6]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.184      ;
; 17.765 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[3] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[5]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.184      ;
; 17.765 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[3] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[2]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.184      ;
; 17.765 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[3] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[1]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.184      ;
; 17.765 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[3] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[0]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.184      ;
; 17.776 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[6] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[12]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.178      ;
; 17.776 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[6] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[11]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.178      ;
; 17.776 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[6] ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[9]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.178      ;
; 17.780 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[0]                  ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.166      ;
+--------+-------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ENET1_RX_CLK'                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------+-------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                   ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+-------------------------------------------+--------------+--------------+--------------+------------+------------+
; 36.854 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                         ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[15]     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.026     ; 3.107      ;
; 36.854 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                         ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[14]     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.026     ; 3.107      ;
; 36.854 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                         ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[13]     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.026     ; 3.107      ;
; 36.854 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                         ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[12]     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.026     ; 3.107      ;
; 36.854 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                         ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[11]     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.026     ; 3.107      ;
; 36.854 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                         ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[10]     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.026     ; 3.107      ;
; 36.854 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                         ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[9]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.026     ; 3.107      ;
; 36.854 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                         ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[8]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.026     ; 3.107      ;
; 36.854 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                         ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[7]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.026     ; 3.107      ;
; 36.854 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                         ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[6]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.026     ; 3.107      ;
; 36.854 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                         ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[5]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.026     ; 3.107      ;
; 36.854 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                         ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[4]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.026     ; 3.107      ;
; 36.854 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                         ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[3]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.026     ; 3.107      ;
; 36.854 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                         ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[2]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.026     ; 3.107      ;
; 36.854 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                         ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[1]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.026     ; 3.107      ;
; 36.854 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                         ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[0]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.026     ; 3.107      ;
; 36.889 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                        ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[15]     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.028     ; 3.070      ;
; 36.889 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                        ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[14]     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.028     ; 3.070      ;
; 36.889 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                        ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[13]     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.028     ; 3.070      ;
; 36.889 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                        ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[12]     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.028     ; 3.070      ;
; 36.889 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                        ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[11]     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.028     ; 3.070      ;
; 36.889 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                        ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[10]     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.028     ; 3.070      ;
; 36.889 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                        ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[9]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.028     ; 3.070      ;
; 36.889 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                        ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[8]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.028     ; 3.070      ;
; 36.889 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                        ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[7]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.028     ; 3.070      ;
; 36.889 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                        ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[6]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.028     ; 3.070      ;
; 36.889 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                        ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[5]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.028     ; 3.070      ;
; 36.889 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                        ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[4]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.028     ; 3.070      ;
; 36.889 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                        ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[3]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.028     ; 3.070      ;
; 36.889 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                        ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[2]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.028     ; 3.070      ;
; 36.889 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                        ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[1]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.028     ; 3.070      ;
; 36.889 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                        ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[0]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.028     ; 3.070      ;
; 36.939 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3] ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[15]     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.020     ; 3.028      ;
; 36.939 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3] ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[14]     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.020     ; 3.028      ;
; 36.939 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3] ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[13]     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.020     ; 3.028      ;
; 36.939 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3] ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[12]     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.020     ; 3.028      ;
; 36.939 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3] ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[11]     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.020     ; 3.028      ;
; 36.939 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3] ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[10]     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.020     ; 3.028      ;
; 36.939 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3] ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[9]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.020     ; 3.028      ;
; 36.939 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3] ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[8]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.020     ; 3.028      ;
; 36.939 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3] ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[7]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.020     ; 3.028      ;
; 36.939 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3] ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[6]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.020     ; 3.028      ;
; 36.939 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3] ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[5]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.020     ; 3.028      ;
; 36.939 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3] ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[4]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.020     ; 3.028      ;
; 36.939 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3] ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[3]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.020     ; 3.028      ;
; 36.939 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3] ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[2]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.020     ; 3.028      ;
; 36.939 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3] ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[1]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.020     ; 3.028      ;
; 36.939 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3] ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[0]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.020     ; 3.028      ;
; 37.012 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                         ; fb_rxmac:fb_rxmac_ins|LastSlaveIDPlus1[3] ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.033     ; 2.942      ;
; 37.012 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                         ; fb_rxmac:fb_rxmac_ins|LastSlaveIDPlus1[0] ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.033     ; 2.942      ;
; 37.012 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                         ; fb_rxmac:fb_rxmac_ins|LastSlaveIDPlus1[4] ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.033     ; 2.942      ;
; 37.012 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                         ; fb_rxmac:fb_rxmac_ins|LastSlaveIDPlus1[1] ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.033     ; 2.942      ;
; 37.012 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                         ; fb_rxmac:fb_rxmac_ins|LastSlaveIDPlus1[5] ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.033     ; 2.942      ;
; 37.012 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                         ; fb_rxmac:fb_rxmac_ins|LastSlaveIDPlus1[2] ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.033     ; 2.942      ;
; 37.012 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                         ; fb_rxmac:fb_rxmac_ins|LastSlaveIDPlus1[6] ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.033     ; 2.942      ;
; 37.047 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                        ; fb_rxmac:fb_rxmac_ins|LastSlaveIDPlus1[3] ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.035     ; 2.905      ;
; 37.047 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                        ; fb_rxmac:fb_rxmac_ins|LastSlaveIDPlus1[0] ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.035     ; 2.905      ;
; 37.047 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                        ; fb_rxmac:fb_rxmac_ins|LastSlaveIDPlus1[4] ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.035     ; 2.905      ;
; 37.047 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                        ; fb_rxmac:fb_rxmac_ins|LastSlaveIDPlus1[1] ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.035     ; 2.905      ;
; 37.047 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                        ; fb_rxmac:fb_rxmac_ins|LastSlaveIDPlus1[5] ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.035     ; 2.905      ;
; 37.047 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                        ; fb_rxmac:fb_rxmac_ins|LastSlaveIDPlus1[2] ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.035     ; 2.905      ;
; 37.047 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                        ; fb_rxmac:fb_rxmac_ins|LastSlaveIDPlus1[6] ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.035     ; 2.905      ;
; 37.097 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3] ; fb_rxmac:fb_rxmac_ins|LastSlaveIDPlus1[3] ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.027     ; 2.863      ;
; 37.097 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3] ; fb_rxmac:fb_rxmac_ins|LastSlaveIDPlus1[0] ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.027     ; 2.863      ;
; 37.097 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3] ; fb_rxmac:fb_rxmac_ins|LastSlaveIDPlus1[4] ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.027     ; 2.863      ;
; 37.097 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3] ; fb_rxmac:fb_rxmac_ins|LastSlaveIDPlus1[1] ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.027     ; 2.863      ;
; 37.097 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3] ; fb_rxmac:fb_rxmac_ins|LastSlaveIDPlus1[5] ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.027     ; 2.863      ;
; 37.097 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3] ; fb_rxmac:fb_rxmac_ins|LastSlaveIDPlus1[2] ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.027     ; 2.863      ;
; 37.097 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3] ; fb_rxmac:fb_rxmac_ins|LastSlaveIDPlus1[6] ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.027     ; 2.863      ;
; 37.117 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                         ; fb_rxmac:fb_rxmac_ins|RxData[3]           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.023     ; 2.847      ;
; 37.117 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                         ; fb_rxmac:fb_rxmac_ins|RxData[7]           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.023     ; 2.847      ;
; 37.117 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                         ; fb_rxmac:fb_rxmac_ins|RxData[0]           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.023     ; 2.847      ;
; 37.117 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                         ; fb_rxmac:fb_rxmac_ins|RxData[4]           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.023     ; 2.847      ;
; 37.117 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                         ; fb_rxmac:fb_rxmac_ins|RxData[1]           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.023     ; 2.847      ;
; 37.117 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                         ; fb_rxmac:fb_rxmac_ins|RxData[5]           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.023     ; 2.847      ;
; 37.117 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                         ; fb_rxmac:fb_rxmac_ins|RxData[2]           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.023     ; 2.847      ;
; 37.117 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                         ; fb_rxmac:fb_rxmac_ins|RxData[6]           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.023     ; 2.847      ;
; 37.152 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                        ; fb_rxmac:fb_rxmac_ins|RxData[3]           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.025     ; 2.810      ;
; 37.152 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                        ; fb_rxmac:fb_rxmac_ins|RxData[7]           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.025     ; 2.810      ;
; 37.152 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                        ; fb_rxmac:fb_rxmac_ins|RxData[0]           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.025     ; 2.810      ;
; 37.152 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                        ; fb_rxmac:fb_rxmac_ins|RxData[4]           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.025     ; 2.810      ;
; 37.152 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                        ; fb_rxmac:fb_rxmac_ins|RxData[1]           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.025     ; 2.810      ;
; 37.152 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                        ; fb_rxmac:fb_rxmac_ins|RxData[5]           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.025     ; 2.810      ;
; 37.152 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                        ; fb_rxmac:fb_rxmac_ins|RxData[2]           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.025     ; 2.810      ;
; 37.152 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                        ; fb_rxmac:fb_rxmac_ins|RxData[6]           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.025     ; 2.810      ;
; 37.182 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[2] ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[15]     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.020     ; 2.785      ;
; 37.182 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[2] ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[14]     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.020     ; 2.785      ;
; 37.182 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[2] ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[13]     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.020     ; 2.785      ;
; 37.182 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[2] ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[12]     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.020     ; 2.785      ;
; 37.182 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[2] ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[11]     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.020     ; 2.785      ;
; 37.182 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[2] ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[10]     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.020     ; 2.785      ;
; 37.182 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[2] ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[9]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.020     ; 2.785      ;
; 37.182 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[2] ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[8]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.020     ; 2.785      ;
; 37.182 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[2] ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[7]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.020     ; 2.785      ;
; 37.182 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[2] ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[6]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.020     ; 2.785      ;
; 37.182 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[2] ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[5]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.020     ; 2.785      ;
; 37.182 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[2] ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[4]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.020     ; 2.785      ;
; 37.182 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[2] ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[3]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.020     ; 2.785      ;
; 37.182 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[2] ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[2]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.020     ; 2.785      ;
; 37.182 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[2] ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[1]      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 40.000       ; -0.020     ; 2.785      ;
+--------+--------------------------------------------------------------------------+-------------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                         ; To Node                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.093 ; phyInital:phyInital_ins0|mi_addr[2]                                               ; phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_ksg1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.241      ; 0.438      ;
; 0.104 ; phyInital:phyInital_ins0|mi_addr[3]                                               ; phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_ksg1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.241      ; 0.449      ;
; 0.105 ; phyInital:phyInital_ins0|mi_addr[1]                                               ; phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_ksg1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.241      ; 0.450      ;
; 0.113 ; phyInital:phyInital_ins0|mi_addr[0]                                               ; phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_ksg1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.241      ; 0.458      ;
; 0.182 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Mdc            ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Mdc                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; phyInital:phyInital_ins0|mi_addr[3]                                               ; phyInital:phyInital_ins0|mi_addr[3]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; phyInital:phyInital_ins0|mi_addr[2]                                               ; phyInital:phyInital_ins0|mi_addr[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; phyInital:phyInital_ins0|mi_addr[1]                                               ; phyInital:phyInital_ins0|mi_addr[1]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; phyInital:phyInital_ins0|mi_addr[0]                                               ; phyInital:phyInital_ins0|mi_addr[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WriteOp                            ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WriteOp                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; phyInital:phyInital_ins0|state.s_read1                                            ; phyInital:phyInital_ins0|state.s_read1                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|RStatStart                         ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|RStatStart                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; phyInital:phyInital_ins0|comm_addr[2]                                             ; phyInital:phyInital_ins0|comm_addr[2]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; phyInital:phyInital_ins0|comm_addr[1]                                             ; phyInital:phyInital_ins0|comm_addr[1]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|InProgress                         ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|InProgress                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; phyInital:phyInital_ins0|state.s_read2                                            ; phyInital:phyInital_ins0|state.s_read2                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WCtrlDataStart                     ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WCtrlDataStart                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WCtrlDataStart_q                   ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WCtrlDataStart_q                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; phyInital:phyInital_ins0|state.s_write2                                           ; phyInital:phyInital_ins0|state.s_write2                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; phyInital:phyInital_ins0|state.s_write1                                           ; phyInital:phyInital_ins0|state.s_write1                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; phyInital:phyInital_ins0|state.s_wait                                             ; phyInital:phyInital_ins0|state.s_wait                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.190 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_outputcontrol:outctrl|MdoEn_d  ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_outputcontrol:outctrl|MdoEn                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; phyInital:phyInital_ins0|comm_addr[0]                                             ; phyInital:phyInital_ins0|comm_addr[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.314      ;
; 0.191 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[7]    ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_outputcontrol:outctrl|Mdo_d                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WCtrlData_q1                       ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WCtrlData_q2                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; phyInital:phyInital_ins0|state.s_wait                                             ; phyInital:phyInital_ins0|state.s_write1                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.314      ;
; 0.192 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_outputcontrol:outctrl|Mdo_d    ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_outputcontrol:outctrl|Mdo                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.316      ;
; 0.192 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|InProgress_q3                      ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|EndBusy_d                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.316      ;
; 0.192 ; phyInital:phyInital_ins0|state.s_delay1                                           ; phyInital:phyInital_ins0|state.s_delay2                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.315      ;
; 0.195 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WCtrlData_q2                       ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WCtrlData_q3                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.318      ;
; 0.196 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WCtrlData_q2                       ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WCtrlDataStart                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.319      ;
; 0.198 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WCtrlDataStart_q1                  ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WCtrlDataStart_q2                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.322      ;
; 0.198 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WCtrlDataStart_q1                  ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WriteOp                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.322      ;
; 0.200 ; phyInital:phyInital_ins0|comm_addr[0]                                             ; phyInital:phyInital_ins0|comm_addr[2]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.324      ;
; 0.201 ; phyInital:phyInital_ins0|comm_addr[0]                                             ; phyInital:phyInital_ins0|comm_addr[1]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.325      ;
; 0.202 ; phyInital:phyInital_ins0|comm_addr[0]                                             ; phyIniCommand0_and:pyhIniCommands_and|addr_reg[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.326      ;
; 0.205 ; phyInital:phyInital_ins0|state.s_write1                                           ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WCtrlData_q1                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.328      ;
; 0.210 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|RStatStart                         ; phyInital:phyInital_ins0|state.s_read1                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.334      ;
; 0.213 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[5]                      ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_outputcontrol:outctrl|Mdo_2d                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.337      ;
; 0.231 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[9]        ; phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_ksg1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.580      ;
; 0.232 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[15]       ; phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_ksg1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.250      ; 0.586      ;
; 0.236 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[1]        ; phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_ksg1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.250      ; 0.590      ;
; 0.238 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[7]        ; phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_ksg1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.250      ; 0.592      ;
; 0.240 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[4]        ; phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_ksg1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.589      ;
; 0.242 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[11]       ; phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_ksg1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.591      ;
; 0.243 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[10]       ; phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_ksg1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.250      ; 0.597      ;
; 0.243 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[14]       ; phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_ksg1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.250      ; 0.597      ;
; 0.244 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[12]       ; phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_ksg1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.593      ;
; 0.245 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[0]        ; phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_ksg1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.250      ; 0.599      ;
; 0.248 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[2]        ; phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_ksg1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.250      ; 0.602      ;
; 0.249 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|RStat_q1                           ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|RStat_q2                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.373      ;
; 0.255 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|InProgress_q2                      ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|EndBusy_d                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.379      ;
; 0.256 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[6]        ; phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_ksg1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.250      ; 0.610      ;
; 0.257 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[13]       ; phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_ksg1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.250      ; 0.611      ;
; 0.259 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[3]        ; phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_ksg1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.608      ;
; 0.260 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|RStat_q2                           ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|RStat_q3                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.384      ;
; 0.263 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[2]    ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[3]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.387      ;
; 0.263 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|EndBusy_d                          ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|EndBusy                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.387      ;
; 0.265 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|InProgress_q1                      ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|InProgress_q2                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.389      ;
; 0.266 ; phyInital:phyInital_ins0|comm_addr[3]                                             ; phyIniCommand0_and:pyhIniCommands_and|addr_reg[3]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.390      ;
; 0.267 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|InProgress_q2                      ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|InProgress_q3                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.391      ;
; 0.268 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[6]                      ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_outputcontrol:outctrl|Mdo_2d                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.392      ;
; 0.270 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|RStatStart_q1                      ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|RStatStart_q2                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.394      ;
; 0.271 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[6]                      ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_outputcontrol:outctrl|MdoEn_2d                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.395      ;
; 0.271 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|RStat_q2                           ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|RStatStart                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.395      ;
; 0.278 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[3]    ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[12]                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.404      ;
; 0.278 ; phyInital:phyInital_ins0|state.s_rst                                              ; phyInital:phyInital_ins0|comm_addr[3]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.402      ;
; 0.282 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|InProgress                         ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|InProgress_q1                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.406      ;
; 0.295 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[4]     ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[4]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.418      ;
; 0.296 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[3]     ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[3]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.419      ;
; 0.301 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WCtrlDataStart_q                   ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|UpdateMIIRX_DATAReg                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.424      ;
; 0.303 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WCtrlData_q3                       ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WCtrlDataStart                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.426      ;
; 0.304 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|RStat_q3                           ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|RStatStart                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.428      ;
; 0.305 ; phyInital:phyInital_ins0|state.s_write1                                           ; phyInital:phyInital_ins0|state.s_write2                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.428      ;
; 0.306 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|RStatStart                         ; phyInital:phyInital_ins0|state.s_read2                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.430      ;
; 0.308 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[5]                      ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[5]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.432      ;
; 0.308 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[6]                      ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[6]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.432      ;
; 0.309 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[4]    ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[5]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.433      ;
; 0.311 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WCtrlDataStart                     ; phyInital:phyInital_ins0|state.s_write2                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.434      ;
; 0.316 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[1]                      ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.440      ;
; 0.317 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[4]                      ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[4]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.441      ;
; 0.319 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[3]                      ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[3]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.443      ;
; 0.319 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[0]                      ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.443      ;
; 0.320 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[3]    ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[4]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.444      ;
; 0.320 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[2]                      ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|BitCounter[2]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.444      ;
; 0.320 ; phyInital:phyInital_ins0|state.s_rst                                              ; phyInital:phyInital_ins0|comm_addr[2]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.444      ;
; 0.321 ; phyInital:phyInital_ins0|state.s_rst                                              ; phyInital:phyInital_ins0|comm_addr[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.445      ;
; 0.322 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|WCtrlDataStart                     ; phyInital:phyInital_ins0|state.s_write1                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.445      ;
; 0.323 ; phyInital:phyInital_ins0|state.s_rst                                              ; phyInital:phyInital_ins0|comm_addr[1]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.447      ;
; 0.332 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_outputcontrol:outctrl|Mdo_2d   ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_outputcontrol:outctrl|Mdo_d                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.454      ;
; 0.336 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[5]        ; phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_ksg1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.250      ; 0.690      ;
; 0.338 ; phyInital:phyInital_ins0|comm_addr[1]                                             ; phyIniCommand0_and:pyhIniCommands_and|addr_reg[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.462      ;
; 0.344 ; phyInital:phyInital_ins0|mi_addr[0]                                               ; phyInital:phyInital_ins0|mi_addr[1]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.468      ;
; 0.346 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|RStatStart_q2                      ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|InProgress                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.470      ;
; 0.347 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[0]    ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[1]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.469      ;
; 0.348 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_outputcontrol:outctrl|MdoEn_2d ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_outputcontrol:outctrl|MdoEn_d                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.470      ;
; 0.351 ; phyIniCommand0_and:pyhIniCommands_and|addr_reg[2]                                 ; phyInital:phyInital_ins0|state.s_ini                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.475      ;
; 0.351 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[7]     ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[7]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.474      ;
; 0.352 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[2]    ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[3]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.478      ;
; 0.352 ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[2]    ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|Prsd[11]                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.478      ;
+-------+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ENET1_RX_CLK'                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                 ; To Node                                                                                                                             ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.152 ; fb_rxmac:fb_rxmac_ins|RxData[5]                                           ; rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|altsyncram:ram_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_datain_reg0  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.223      ; 0.479      ;
; 0.154 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[6]        ; rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|altsyncram:ram_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.223      ; 0.481      ;
; 0.156 ; fb_rxmac:fb_rxmac_ins|RxData[3]                                           ; rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|altsyncram:ram_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_datain_reg0  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.223      ; 0.483      ;
; 0.156 ; fb_rxmac:fb_rxmac_ins|RxData[6]                                           ; rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|altsyncram:ram_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_datain_reg0  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.223      ; 0.483      ;
; 0.158 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[4]        ; rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|altsyncram:ram_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.223      ; 0.485      ;
; 0.159 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[7]        ; rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|altsyncram:ram_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.223      ; 0.486      ;
; 0.162 ; fb_rxmac:fb_rxmac_ins|RxData[7]                                           ; rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|altsyncram:ram_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_datain_reg0  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.223      ; 0.489      ;
; 0.163 ; fb_rxmac:fb_rxmac_ins|RxData[2]                                           ; rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|altsyncram:ram_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_datain_reg0  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.223      ; 0.490      ;
; 0.163 ; fb_rxmac:fb_rxmac_ins|RxData[4]                                           ; rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|altsyncram:ram_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_datain_reg0  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.223      ; 0.490      ;
; 0.164 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[1]        ; rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|altsyncram:ram_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.223      ; 0.491      ;
; 0.166 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[3]        ; rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|altsyncram:ram_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.223      ; 0.493      ;
; 0.166 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[5]        ; rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|altsyncram:ram_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.223      ; 0.493      ;
; 0.168 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[2]        ; rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|altsyncram:ram_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.223      ; 0.495      ;
; 0.171 ; rx_ram_addr1[0]                                                           ; rx_data_ram:rx_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_opg1:auto_generated|ram_block1a0~porta_address_reg0                     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.219      ; 0.494      ;
; 0.175 ; rx_ram_addr1[2]                                                           ; rx_data_ram:rx_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_opg1:auto_generated|ram_block1a0~porta_address_reg0                     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.219      ; 0.498      ;
; 0.176 ; fb_rxmac:fb_rxmac_ins|RxData[0]                                           ; rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|altsyncram:ram_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_datain_reg0  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.223      ; 0.503      ;
; 0.177 ; fb_rxmac:fb_rxmac_ins|RxData[1]                                           ; rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|altsyncram:ram_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_datain_reg0  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.223      ; 0.504      ;
; 0.181 ; rx_ram_addr1[5]                                                           ; rx_data_ram:rx_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_opg1:auto_generated|ram_block1a0~porta_address_reg0                     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.219      ; 0.504      ;
; 0.182 ; fb_rxmac:fb_rxmac_ins|RxValid                                             ; fb_rxmac:fb_rxmac_ins|RxValid                                                                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fb_rxmac:fb_rxmac_ins|RegDelayDistSoC                                     ; fb_rxmac:fb_rxmac_ins|RegDelayDistSoC                                                                                               ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fb_rxmac:fb_rxmac_ins|RegDistSoC                                          ; fb_rxmac:fb_rxmac_ins|RegDistSoC                                                                                                    ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateFrmCrc                ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateFrmCrc                                                                          ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|FrmCrcNibCnt[0]     ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|FrmCrcNibCnt[0]                                                               ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateDist[0]               ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateDist[0]                                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                          ; fb_rxmac:fb_rxmac_ins|RegDataSoC                                                                                                    ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateData[0]               ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateData[0]                                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateDelay[1]              ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateDelay[1]                                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateNumb[1]               ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateNumb[1]                                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateDist[1]               ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateDist[1]                                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateDelay[0]              ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateDelay[0]                                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateNumb[0]               ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateNumb[0]                                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.185 ; rx_ram_addr1[1]                                                           ; rx_data_ram:rx_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_opg1:auto_generated|ram_block1a0~porta_address_reg0                     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.219      ; 0.508      ;
; 0.187 ; rx_ram_addr1[4]                                                           ; rx_data_ram:rx_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_opg1:auto_generated|ram_block1a0~porta_address_reg0                     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.219      ; 0.510      ;
; 0.188 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[0]        ; rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|altsyncram:ram_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.223      ; 0.515      ;
; 0.191 ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateDelay[0]              ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateDelay[1]                                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.315      ;
; 0.211 ; fb_rxmac:fb_rxmac_ins|LatchedByte[7]                                      ; fb_rxmac:fb_rxmac_ins|LatchedByte[3]                                                                                                ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.336      ;
; 0.227 ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StatePreamble              ; fb_rxmac:fb_rxmac_ins|RegDelayDistSoC                                                                                               ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.352      ;
; 0.230 ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StatePreamble              ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateDist[0]                                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.355      ;
; 0.274 ; fb_rxmac:fb_rxmac_ins|LatchedByte[1]                                      ; fb_rxmac:fb_rxmac_ins|LastSlaveIDPlus1[1]                                                                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.398      ;
; 0.277 ; fb_rxmac:fb_rxmac_ins|LatchedByte[0]                                      ; fb_rxmac:fb_rxmac_ins|LastSlaveIDPlus1[0]                                                                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.401      ;
; 0.299 ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[15]                                     ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[15]                                                                                               ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.424      ;
; 0.300 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[5]        ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[5]                                                                  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[3]        ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[3]                                                                  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[1]        ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[1]                                                                  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[13]                                     ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[13]                                                                                               ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[11]                                     ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[11]                                                                                               ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[6]                                      ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[6]                                                                                                ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[15] ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[15]                                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.424      ;
; 0.301 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[7]        ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[7]                                                                  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[6]        ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[6]                                                                  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[9]                                      ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[9]                                                                                                ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[4]                                      ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[4]                                                                                                ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[1]                                      ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[1]                                                                                                ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[13] ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[13]                                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[11] ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[11]                                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[5]  ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[5]                                                            ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3]  ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[3]                                                            ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[1]  ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[1]                                                            ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.425      ;
; 0.302 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[2]        ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[2]                                                                  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[14]                                     ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[14]                                                                                               ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[8]                                      ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[8]                                                                                                ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[7]                                      ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[7]                                                                                                ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[9]  ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[9]                                                            ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[7]  ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[7]                                                            ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[6]  ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[6]                                                            ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.426      ;
; 0.303 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[4]        ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[4]                                                                  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.428      ;
; 0.303 ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[12]                                     ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[12]                                                                                               ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.428      ;
; 0.303 ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[10]                                     ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[10]                                                                                               ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.428      ;
; 0.303 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[4]  ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[4]                                                            ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[14] ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[14]                                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[8]  ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[8]                                                            ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[2]  ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[2]                                                            ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.427      ;
; 0.304 ; rx_ram_addr1[5]                                                           ; rx_ram_addr1[5]                                                                                                                     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.428      ;
; 0.304 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[12] ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[12]                                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.428      ;
; 0.304 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[10] ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[10]                                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.428      ;
; 0.305 ; fb_rxmac:fb_rxmac_ins|RxValid                                             ; rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|altsyncram:ram_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_we_reg       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.223      ; 0.632      ;
; 0.306 ; rx_ram_addr1[1]                                                           ; rx_ram_addr1[1]                                                                                                                     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.430      ;
; 0.306 ; rx_ram_addr1[3]                                                           ; rx_ram_addr1[3]                                                                                                                     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.430      ;
; 0.306 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[0]        ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|RxRamAddr[0]                                                                  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.431      ;
; 0.306 ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateFrmCrc                ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|FrmCrcNibCnt[0]                                                               ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.431      ;
; 0.307 ; rx_ram_addr1[2]                                                           ; rx_ram_addr1[2]                                                                                                                     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.431      ;
; 0.307 ; rx_ram_addr1[4]                                                           ; rx_ram_addr1[4]                                                                                                                     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.431      ;
; 0.307 ; rx_ram_addr1[3]                                                           ; rx_data_ram:rx_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_opg1:auto_generated|ram_block1a0~porta_address_reg0                     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.219      ; 0.630      ;
; 0.313 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[0]  ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[0]                                                            ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.437      ;
; 0.315 ; rx_ram_addr1[0]                                                           ; rx_ram_addr1[0]                                                                                                                     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.439      ;
; 0.316 ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|FrmCrcNibCnt[0]     ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateFrmCrc                                                                          ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.441      ;
; 0.333 ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateIdle                  ; fb_rxmac:fb_rxmac_ins|RegDelayDistSoC                                                                                               ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.458      ;
; 0.335 ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StatePreamble              ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                                                                                   ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.460      ;
; 0.336 ; fb_rxmac:fb_rxmac_ins|LatchedByte[2]                                      ; fb_rxmac:fb_rxmac_ins|RxData[2]                                                                                                     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.043      ; 0.463      ;
; 0.356 ; fb_rxmac:fb_rxmac_ins|DelayFrameReceived                                  ; fb_rxmac:fb_rxmac_ins|DelayFrameReceived                                                                                            ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.481      ;
; 0.366 ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[2]                                      ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[2]                                                                                                ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.491      ;
; 0.383 ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[0]                                      ; fb_rxmac:fb_rxmac_ins|DelaySumCnt[0]                                                                                                ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.508      ;
; 0.404 ; fb_rxmac:fb_rxmac_ins|LatchedByte[6]                                      ; fb_rxmac:fb_rxmac_ins|LatchedByte[2]                                                                                                ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.055      ; 0.543      ;
; 0.411 ; fb_rxmac:fb_rxmac_ins|DistFrameReceived                                   ; fb_rxmac:fb_rxmac_ins|DistFrameReceived                                                                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.536      ;
; 0.412 ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateDist[0]               ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateDist[1]                                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.048      ; 0.544      ;
; 0.417 ; fb_rxmac:fb_rxmac_ins|DelayDistFrameReceived                              ; fb_rxmac:fb_rxmac_ins|DelayDistFrameReceived                                                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.542      ;
; 0.421 ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateIdle                  ; fb_rxmac:fb_rxmac_ins|RegDistSoC                                                                                                    ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.039      ; 0.544      ;
; 0.423 ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                         ; fb_rxmac:fb_rxmac_ins|RegDelaySoC                                                                                                   ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.548      ;
; 0.431 ; fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins|StateIdle                  ; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|FrmCrcNibCnt[0]                                                               ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.039      ; 0.554      ;
; 0.448 ; fb_rxmac:fb_rxmac_ins|LatchedByte[7]                                      ; fb_rxmac:fb_rxmac_ins|RxData[7]                                                                                                     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.043      ; 0.575      ;
+-------+---------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                        ; Launch Clock                                                           ; Latch Clock                                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; 0.191 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync1 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync2 ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.258 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync1  ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync2  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.383      ;
; 0.268 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync2 ; DelayCalculator:DelayCalculator_ins|ResetLoopDelay_100MHzSync3 ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.393      ;
; 0.300 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[15]           ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[15]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.424      ;
; 0.301 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[13]           ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[13]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[11]           ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[11]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[5]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[5]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[3]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[3]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[1]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[1]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.425      ;
; 0.302 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[9]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[9]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[7]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[7]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[6]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[6]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.426      ;
; 0.303 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[14]           ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[14]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[8]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[8]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[4]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[4]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[2]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[2]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.427      ;
; 0.304 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[12]           ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[12]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.428      ;
; 0.304 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[10]           ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[10]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.428      ;
; 0.313 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[0]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[0]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.437      ;
; 0.343 ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync2  ; DelayCalculator:DelayCalculator_ins|StopLoopDelay_100MHzSync3  ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.468      ;
; 0.345 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[10]           ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[10]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.470      ;
; 0.358 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[15]           ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[15]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.483      ;
; 0.439 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[12]           ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[12]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.564      ;
; 0.444 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[11]           ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[11]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.569      ;
; 0.450 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[5]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[6]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.574      ;
; 0.450 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[13]           ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[14]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.574      ;
; 0.450 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[3]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[4]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.574      ;
; 0.450 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[1]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[2]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.574      ;
; 0.450 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[11]           ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[12]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.574      ;
; 0.451 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[7]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[8]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.575      ;
; 0.451 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[9]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[10]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.575      ;
; 0.458 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[14]           ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[14]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.583      ;
; 0.460 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[0]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[1]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.584      ;
; 0.460 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[6]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[7]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.584      ;
; 0.461 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[14]           ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[15]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.585      ;
; 0.461 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[4]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[5]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.585      ;
; 0.461 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[2]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[3]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.585      ;
; 0.461 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[8]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[9]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.585      ;
; 0.462 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[12]           ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[13]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.586      ;
; 0.462 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[10]           ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[11]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.586      ;
; 0.463 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[0]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[2]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.587      ;
; 0.463 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[6]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[8]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.587      ;
; 0.464 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[4]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[6]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.588      ;
; 0.464 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[2]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[4]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.588      ;
; 0.464 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[8]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[10]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.588      ;
; 0.465 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[9]            ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[9]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.590      ;
; 0.465 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[12]           ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[14]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.589      ;
; 0.465 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[10]           ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[12]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.589      ;
; 0.483 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[1]            ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[1]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.612      ;
; 0.489 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[7]            ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[7]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.618      ;
; 0.492 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[4]            ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[4]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.621      ;
; 0.513 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[5]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[7]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.637      ;
; 0.513 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[13]           ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[15]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.637      ;
; 0.513 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[3]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[5]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.637      ;
; 0.513 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[1]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[3]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.637      ;
; 0.513 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[11]           ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[13]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.637      ;
; 0.514 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[7]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[9]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.638      ;
; 0.514 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[9]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[11]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.638      ;
; 0.516 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[5]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[8]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.640      ;
; 0.516 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[3]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[6]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.640      ;
; 0.516 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[1]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[4]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.640      ;
; 0.516 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[11]           ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[14]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.640      ;
; 0.517 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[7]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[10]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.641      ;
; 0.517 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[9]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[12]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.641      ;
; 0.526 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[0]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[3]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.650      ;
; 0.526 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[6]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[9]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.650      ;
; 0.527 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[4]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[7]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.651      ;
; 0.527 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[2]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[5]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.651      ;
; 0.527 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[8]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[11]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.651      ;
; 0.528 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[12]           ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[15]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.652      ;
; 0.528 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[10]           ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[13]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.652      ;
; 0.529 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[0]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[4]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.653      ;
; 0.529 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[6]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[10]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.653      ;
; 0.530 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[4]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[8]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.654      ;
; 0.530 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[2]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[6]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.654      ;
; 0.530 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[8]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[12]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.654      ;
; 0.531 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[10]           ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[14]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.655      ;
; 0.579 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[5]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[9]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.703      ;
; 0.579 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[3]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[7]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.703      ;
; 0.579 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[1]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[5]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.703      ;
; 0.579 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[11]           ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[15]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.703      ;
; 0.580 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[7]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[11]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.704      ;
; 0.580 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[9]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[13]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.704      ;
; 0.581 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[0]            ; DelayCalculator:DelayCalculator_ins|RegLoopDelay[0]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.709      ;
; 0.582 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[5]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[10]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.706      ;
; 0.582 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[3]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[8]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.706      ;
; 0.582 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[1]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[6]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.706      ;
; 0.583 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[7]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[12]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.707      ;
; 0.583 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[9]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[14]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.707      ;
; 0.592 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[0]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[5]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.716      ;
; 0.592 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[6]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[11]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.716      ;
; 0.593 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[4]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[9]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.717      ;
; 0.593 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[2]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[7]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.717      ;
; 0.593 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[8]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[13]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.717      ;
; 0.594 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[10]           ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[15]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.718      ;
; 0.595 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[0]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[6]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.719      ;
; 0.595 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[6]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[12]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.719      ;
; 0.596 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[4]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[10]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.720      ;
; 0.596 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[2]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[8]            ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.720      ;
; 0.596 ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[8]            ; DelayCalculator:DelayCalculator_ins|LoopDelayCnt[14]           ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.720      ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 10
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 18.193 ns




+-------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                 ;
+-------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                                   ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                                        ; 7.329  ; 0.093 ; N/A      ; N/A     ; 4.699               ;
;  CLOCK_50                                                               ; 14.604 ; 0.093 ; N/A      ; N/A     ; 9.200               ;
;  ENET0_RX_CLK                                                           ; N/A    ; N/A   ; N/A      ; N/A     ; 36.000              ;
;  ENET1_RX_CLK                                                           ; 33.698 ; 0.152 ; N/A      ; N/A     ; 19.377              ;
;  delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 7.329  ; 0.191 ; N/A      ; N/A     ; 4.699               ;
; Design-wide TNS                                                         ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                                               ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  ENET0_RX_CLK                                                           ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  ENET1_RX_CLK                                                           ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDR[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_MDC        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_RESET_N    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_EN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_ER      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_MDC        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_RESET_N    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_EN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_MDIO       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_MDIO       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_TX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_MDIO              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_MDIO              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_TX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX2[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_RESET_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_RESET_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX2[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RESET_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RESET_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX2[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RESET_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RESET_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                             ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                             ; To Clock                                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                               ; CLOCK_50                                                               ; 1338     ; 0        ; 0        ; 0        ;
; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 220      ; 0        ; 0        ; 0        ;
; ENET1_RX_CLK                                                           ; ENET1_RX_CLK                                                           ; 2714     ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                              ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                             ; To Clock                                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                               ; CLOCK_50                                                               ; 1338     ; 0        ; 0        ; 0        ;
; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; 220      ; 0        ; 0        ; 0        ;
; ENET1_RX_CLK                                                           ; ENET1_RX_CLK                                                           ; 2714     ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 20    ; 20   ;
; Unconstrained Input Port Paths  ; 590   ; 590  ;
; Unconstrained Output Ports      ; 99    ; 99   ;
; Unconstrained Output Port Paths ; 1158  ; 1158 ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                        ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+-----------+---------------+
; Target                                                                 ; Clock                                                                  ; Type      ; Status        ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+-----------+---------------+
; CLOCK_50                                                               ; CLOCK_50                                                               ; Base      ; Constrained   ;
; ENET0_RX_CLK                                                           ; ENET0_RX_CLK                                                           ; Base      ; Constrained   ;
; ENET0_TX_CLK                                                           ;                                                                        ; Base      ; Unconstrained ;
; ENET1_RX_CLK                                                           ; ENET1_RX_CLK                                                           ; Base      ; Constrained   ;
; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained   ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+-----------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                               ;
+------------------+--------------------------------------------------------------------------------------+
; Input Port       ; Comment                                                                              ;
+------------------+--------------------------------------------------------------------------------------+
; ENET0_MDIO       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET1_MDIO       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET1_RX_DATA[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET1_RX_DATA[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET1_RX_DATA[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET1_RX_DATA[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET1_RX_DV      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[4]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[5]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[6]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[7]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[8]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[14]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[15]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[16]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[17]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; Output Port      ; Comment                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; ENET0_MDC        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_MDIO       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_TX_DATA[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_TX_DATA[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_TX_DATA[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_TX_DATA[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_TX_EN      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_TX_ER      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET1_MDC        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET1_MDIO       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[16]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[17]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                               ;
+------------------+--------------------------------------------------------------------------------------+
; Input Port       ; Comment                                                                              ;
+------------------+--------------------------------------------------------------------------------------+
; ENET0_MDIO       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET1_MDIO       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET1_RX_DATA[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET1_RX_DATA[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET1_RX_DATA[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET1_RX_DATA[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET1_RX_DV      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[4]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[5]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[6]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[7]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[8]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[14]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[15]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[16]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[17]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; Output Port      ; Comment                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; ENET0_MDC        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_MDIO       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_TX_DATA[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_TX_DATA[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_TX_DATA[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_TX_DATA[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_TX_EN      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_TX_ER      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET1_MDC        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET1_MDIO       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[16]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[17]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition
    Info: Processing started: Thu Jul 20 17:02:14 2017
Info: Command: quartus_sta pyhctrl -c pyhctrl
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'phy.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {delay_measure_clock_master|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0]} {delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: ENET0_TX_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register fb_txmac:fb_txmac_ins|MTxEn~reg0 is being clocked by ENET0_TX_CLK
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 7.329
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.329               0.000 delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    14.604               0.000 CLOCK_50 
    Info (332119):    33.698               0.000 ENET1_RX_CLK 
Info (332146): Worst-case hold slack is 0.275
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.275               0.000 CLOCK_50 
    Info (332119):     0.362               0.000 ENET1_RX_CLK 
    Info (332119):     0.432               0.000 delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.699
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.699               0.000 delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.548               0.000 CLOCK_50 
    Info (332119):    19.503               0.000 ENET1_RX_CLK 
    Info (332119):    36.000               0.000 ENET0_RX_CLK 
Info (332114): Report Metastability: Found 10 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 10
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 16.457 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: ENET0_TX_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register fb_txmac:fb_txmac_ins|MTxEn~reg0 is being clocked by ENET0_TX_CLK
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 7.568
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.568               0.000 delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    14.997               0.000 CLOCK_50 
    Info (332119):    34.234               0.000 ENET1_RX_CLK 
Info (332146): Worst-case hold slack is 0.287
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.287               0.000 CLOCK_50 
    Info (332119):     0.354               0.000 ENET1_RX_CLK 
    Info (332119):     0.399               0.000 delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.703
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.703               0.000 delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.557               0.000 CLOCK_50 
    Info (332119):    19.536               0.000 ENET1_RX_CLK 
    Info (332119):    36.000               0.000 ENET0_RX_CLK 
Info (332114): Report Metastability: Found 10 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 10
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 16.754 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: ENET0_TX_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register fb_txmac:fb_txmac_ins|MTxEn~reg0 is being clocked by ENET0_TX_CLK
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 8.674
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.674               0.000 delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    17.345               0.000 CLOCK_50 
    Info (332119):    36.854               0.000 ENET1_RX_CLK 
Info (332146): Worst-case hold slack is 0.093
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.093               0.000 CLOCK_50 
    Info (332119):     0.152               0.000 ENET1_RX_CLK 
    Info (332119):     0.191               0.000 delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.771
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.771               0.000 delay_measure_clock_master|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.200               0.000 CLOCK_50 
    Info (332119):    19.377               0.000 ENET1_RX_CLK 
    Info (332119):    36.000               0.000 ENET0_RX_CLK 
Info (332114): Report Metastability: Found 10 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 10
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 18.193 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 915 megabytes
    Info: Processing ended: Thu Jul 20 17:02:19 2017
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:03


