// Seed: 3982201474
module module_0 (
    input tri id_0,
    output wire id_1,
    output wor id_2,
    input tri0 id_3,
    output supply0 id_4,
    input tri1 id_5,
    input wire id_6,
    input wire id_7,
    input wand id_8,
    input supply0 id_9,
    output tri id_10,
    output tri id_11,
    output tri0 id_12,
    input supply1 id_13,
    input supply1 id_14,
    output supply0 id_15,
    output wor id_16,
    output tri1 id_17,
    input wor id_18,
    input wor id_19
    , id_30,
    input wire id_20,
    output wor id_21,
    input tri1 id_22,
    output wire id_23,
    input tri id_24,
    input supply1 id_25,
    output wire id_26,
    input tri0 id_27,
    input supply1 id_28
);
  wire id_31;
endmodule
module module_1 (
    output logic id_0,
    input supply1 id_1,
    input tri id_2,
    output logic id_3,
    output tri id_4,
    input supply0 id_5,
    output wire id_6,
    input wire id_7,
    output tri1 id_8,
    output supply1 id_9,
    output tri1 id_10,
    output logic id_11,
    input tri id_12,
    input wand id_13,
    output logic id_14,
    input supply0 id_15
);
  always @(posedge 1 <= 1 or posedge id_5) begin : LABEL_0
    if (1) id_11 <= 1;
    $unsigned(81);
    ;
    id_0 = -1;
    assign id_10.id_5 = 1'b0;
  end
  module_0 modCall_1 (
      id_15,
      id_10,
      id_10,
      id_5,
      id_9,
      id_1,
      id_5,
      id_12,
      id_12,
      id_15,
      id_8,
      id_8,
      id_6,
      id_13,
      id_1,
      id_8,
      id_6,
      id_6,
      id_13,
      id_7,
      id_5,
      id_8,
      id_7,
      id_4,
      id_7,
      id_13,
      id_10,
      id_5,
      id_15
  );
  assign modCall_1.id_24 = 0;
  always
    case (1)
      -1'b0 && 1'b0: id_14 <= -1;
      1: id_3 = 1;
      id_7: id_14 <= id_1;
      default: begin : LABEL_1
        id_14 <= -1;
      end
    endcase
endmodule
