

================================================================
== Vitis HLS Report for 'forward_Pipeline_21'
================================================================
* Date:           Thu Jan  6 20:40:00 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu35p-fsvh2104-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  1.00 ns|  1.468 ns|     0.27 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     7490|     7490|  10.995 us|  10.995 us|  7490|  7490|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     7488|     7488|        14|         13|          1|   576|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      30|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     128|    -|
|Register             |        -|     -|      101|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      101|     158|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |indvar_flatten_next401_fu_80_p2  |         +|   0|  0|  17|          10|           1|
    |exitcond_flatten402_fu_74_p2     |      icmp|   0|  0|  11|          10|          10|
    |ap_enable_pp0                    |       xor|   0|  0|   2|           1|           2|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  30|          21|          13|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  65|         14|    1|         14|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_sig_allocacmp_val_711175_load  |   9|          2|   32|         64|
    |indvar_flatten400_fu_34           |   9|          2|   10|         20|
    |val_711175_fu_30                  |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 128|         28|   79|        170|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |  13|   0|   13|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |exitcond_flatten402_reg_122     |   1|   0|    1|          0|
    |indvar_flatten400_fu_34         |  10|   0|   10|          0|
    |indvar_flatten_next401_reg_126  |  10|   0|   10|          0|
    |val_711175_fu_30                |  32|   0|   32|          0|
    |val_s_reg_136                   |  32|   0|   32|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 101|   0|  101|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  forward_Pipeline_21|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  forward_Pipeline_21|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  forward_Pipeline_21|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  forward_Pipeline_21|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  forward_Pipeline_21|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  forward_Pipeline_21|  return value|
|grp_fu_622_p_din0      |  out|   32|  ap_ctrl_hs|  forward_Pipeline_21|  return value|
|grp_fu_622_p_din1      |  out|   32|  ap_ctrl_hs|  forward_Pipeline_21|  return value|
|grp_fu_622_p_opcode    |  out|    2|  ap_ctrl_hs|  forward_Pipeline_21|  return value|
|grp_fu_622_p_dout0     |   in|   32|  ap_ctrl_hs|  forward_Pipeline_21|  return value|
|grp_fu_622_p_ce        |  out|    1|  ap_ctrl_hs|  forward_Pipeline_21|  return value|
|empty                  |   in|   32|     ap_none|                empty|        scalar|
|val_14                 |   in|   32|     ap_none|               val_14|        scalar|
|val_711175_out         |  out|   32|      ap_vld|       val_711175_out|       pointer|
|val_711175_out_ap_vld  |  out|    1|      ap_vld|       val_711175_out|       pointer|
+-----------------------+-----+-----+------------+---------------------+--------------+

