
STM 32 External Storage.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004020  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000058  080041b0  080041b0  000141b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004208  08004208  00020088  2**0
                  CONTENTS
  4 .ARM          00000008  08004208  08004208  00014208  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004210  08004210  00020088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004210  08004210  00014210  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004214  08004214  00014214  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  08004218  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020088  2**0
                  CONTENTS
 10 .bss          000006b0  20000088  20000088  00020088  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000738  20000738  00020088  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000f646  00000000  00000000  000200b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002300  00000000  00000000  0002f6fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000990  00000000  00000000  00031a00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000008b8  00000000  00000000  00032390  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021c28  00000000  00000000  00032c48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000cc7a  00000000  00000000  00054870  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c5793  00000000  00000000  000614ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00126c7d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000292c  00000000  00000000  00126cd0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000088 	.word	0x20000088
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004198 	.word	0x08004198

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000008c 	.word	0x2000008c
 80001cc:	08004198 	.word	0x08004198

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96e 	b.w	8000574 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468c      	mov	ip, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	f040 8083 	bne.w	80003c6 <__udivmoddi4+0x116>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d947      	bls.n	8000356 <__udivmoddi4+0xa6>
 80002c6:	fab2 f282 	clz	r2, r2
 80002ca:	b142      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002cc:	f1c2 0020 	rsb	r0, r2, #32
 80002d0:	fa24 f000 	lsr.w	r0, r4, r0
 80002d4:	4091      	lsls	r1, r2
 80002d6:	4097      	lsls	r7, r2
 80002d8:	ea40 0c01 	orr.w	ip, r0, r1
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbbc f6f8 	udiv	r6, ip, r8
 80002e8:	fa1f fe87 	uxth.w	lr, r7
 80002ec:	fb08 c116 	mls	r1, r8, r6, ip
 80002f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f4:	fb06 f10e 	mul.w	r1, r6, lr
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18fb      	adds	r3, r7, r3
 80002fe:	f106 30ff 	add.w	r0, r6, #4294967295
 8000302:	f080 8119 	bcs.w	8000538 <__udivmoddi4+0x288>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8116 	bls.w	8000538 <__udivmoddi4+0x288>
 800030c:	3e02      	subs	r6, #2
 800030e:	443b      	add	r3, r7
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0f8 	udiv	r0, r3, r8
 8000318:	fb08 3310 	mls	r3, r8, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fe0e 	mul.w	lr, r0, lr
 8000324:	45a6      	cmp	lr, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	193c      	adds	r4, r7, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	f080 8105 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000332:	45a6      	cmp	lr, r4
 8000334:	f240 8102 	bls.w	800053c <__udivmoddi4+0x28c>
 8000338:	3802      	subs	r0, #2
 800033a:	443c      	add	r4, r7
 800033c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000340:	eba4 040e 	sub.w	r4, r4, lr
 8000344:	2600      	movs	r6, #0
 8000346:	b11d      	cbz	r5, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c5 4300 	strd	r4, r3, [r5]
 8000350:	4631      	mov	r1, r6
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	b902      	cbnz	r2, 800035a <__udivmoddi4+0xaa>
 8000358:	deff      	udf	#255	; 0xff
 800035a:	fab2 f282 	clz	r2, r2
 800035e:	2a00      	cmp	r2, #0
 8000360:	d150      	bne.n	8000404 <__udivmoddi4+0x154>
 8000362:	1bcb      	subs	r3, r1, r7
 8000364:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	2601      	movs	r6, #1
 800036e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000372:	0c21      	lsrs	r1, r4, #16
 8000374:	fb0e 331c 	mls	r3, lr, ip, r3
 8000378:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800037c:	fb08 f30c 	mul.w	r3, r8, ip
 8000380:	428b      	cmp	r3, r1
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0xe4>
 8000384:	1879      	adds	r1, r7, r1
 8000386:	f10c 30ff 	add.w	r0, ip, #4294967295
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0xe2>
 800038c:	428b      	cmp	r3, r1
 800038e:	f200 80e9 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 8000392:	4684      	mov	ip, r0
 8000394:	1ac9      	subs	r1, r1, r3
 8000396:	b2a3      	uxth	r3, r4
 8000398:	fbb1 f0fe 	udiv	r0, r1, lr
 800039c:	fb0e 1110 	mls	r1, lr, r0, r1
 80003a0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003a4:	fb08 f800 	mul.w	r8, r8, r0
 80003a8:	45a0      	cmp	r8, r4
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x10c>
 80003ac:	193c      	adds	r4, r7, r4
 80003ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x10a>
 80003b4:	45a0      	cmp	r8, r4
 80003b6:	f200 80d9 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003ba:	4618      	mov	r0, r3
 80003bc:	eba4 0408 	sub.w	r4, r4, r8
 80003c0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003c4:	e7bf      	b.n	8000346 <__udivmoddi4+0x96>
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0x12e>
 80003ca:	2d00      	cmp	r5, #0
 80003cc:	f000 80b1 	beq.w	8000532 <__udivmoddi4+0x282>
 80003d0:	2600      	movs	r6, #0
 80003d2:	e9c5 0100 	strd	r0, r1, [r5]
 80003d6:	4630      	mov	r0, r6
 80003d8:	4631      	mov	r1, r6
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f683 	clz	r6, r3
 80003e2:	2e00      	cmp	r6, #0
 80003e4:	d14a      	bne.n	800047c <__udivmoddi4+0x1cc>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0x140>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80b8 	bhi.w	8000560 <__udivmoddi4+0x2b0>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0103 	sbc.w	r1, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	468c      	mov	ip, r1
 80003fa:	2d00      	cmp	r5, #0
 80003fc:	d0a8      	beq.n	8000350 <__udivmoddi4+0xa0>
 80003fe:	e9c5 4c00 	strd	r4, ip, [r5]
 8000402:	e7a5      	b.n	8000350 <__udivmoddi4+0xa0>
 8000404:	f1c2 0320 	rsb	r3, r2, #32
 8000408:	fa20 f603 	lsr.w	r6, r0, r3
 800040c:	4097      	lsls	r7, r2
 800040e:	fa01 f002 	lsl.w	r0, r1, r2
 8000412:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000416:	40d9      	lsrs	r1, r3
 8000418:	4330      	orrs	r0, r6
 800041a:	0c03      	lsrs	r3, r0, #16
 800041c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000420:	fa1f f887 	uxth.w	r8, r7
 8000424:	fb0e 1116 	mls	r1, lr, r6, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb06 f108 	mul.w	r1, r6, r8
 8000430:	4299      	cmp	r1, r3
 8000432:	fa04 f402 	lsl.w	r4, r4, r2
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x19c>
 8000438:	18fb      	adds	r3, r7, r3
 800043a:	f106 3cff 	add.w	ip, r6, #4294967295
 800043e:	f080 808d 	bcs.w	800055c <__udivmoddi4+0x2ac>
 8000442:	4299      	cmp	r1, r3
 8000444:	f240 808a 	bls.w	800055c <__udivmoddi4+0x2ac>
 8000448:	3e02      	subs	r6, #2
 800044a:	443b      	add	r3, r7
 800044c:	1a5b      	subs	r3, r3, r1
 800044e:	b281      	uxth	r1, r0
 8000450:	fbb3 f0fe 	udiv	r0, r3, lr
 8000454:	fb0e 3310 	mls	r3, lr, r0, r3
 8000458:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045c:	fb00 f308 	mul.w	r3, r0, r8
 8000460:	428b      	cmp	r3, r1
 8000462:	d907      	bls.n	8000474 <__udivmoddi4+0x1c4>
 8000464:	1879      	adds	r1, r7, r1
 8000466:	f100 3cff 	add.w	ip, r0, #4294967295
 800046a:	d273      	bcs.n	8000554 <__udivmoddi4+0x2a4>
 800046c:	428b      	cmp	r3, r1
 800046e:	d971      	bls.n	8000554 <__udivmoddi4+0x2a4>
 8000470:	3802      	subs	r0, #2
 8000472:	4439      	add	r1, r7
 8000474:	1acb      	subs	r3, r1, r3
 8000476:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800047a:	e778      	b.n	800036e <__udivmoddi4+0xbe>
 800047c:	f1c6 0c20 	rsb	ip, r6, #32
 8000480:	fa03 f406 	lsl.w	r4, r3, r6
 8000484:	fa22 f30c 	lsr.w	r3, r2, ip
 8000488:	431c      	orrs	r4, r3
 800048a:	fa20 f70c 	lsr.w	r7, r0, ip
 800048e:	fa01 f306 	lsl.w	r3, r1, r6
 8000492:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000496:	fa21 f10c 	lsr.w	r1, r1, ip
 800049a:	431f      	orrs	r7, r3
 800049c:	0c3b      	lsrs	r3, r7, #16
 800049e:	fbb1 f9fe 	udiv	r9, r1, lr
 80004a2:	fa1f f884 	uxth.w	r8, r4
 80004a6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004aa:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ae:	fb09 fa08 	mul.w	sl, r9, r8
 80004b2:	458a      	cmp	sl, r1
 80004b4:	fa02 f206 	lsl.w	r2, r2, r6
 80004b8:	fa00 f306 	lsl.w	r3, r0, r6
 80004bc:	d908      	bls.n	80004d0 <__udivmoddi4+0x220>
 80004be:	1861      	adds	r1, r4, r1
 80004c0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004c4:	d248      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 80004c6:	458a      	cmp	sl, r1
 80004c8:	d946      	bls.n	8000558 <__udivmoddi4+0x2a8>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4421      	add	r1, r4
 80004d0:	eba1 010a 	sub.w	r1, r1, sl
 80004d4:	b2bf      	uxth	r7, r7
 80004d6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004da:	fb0e 1110 	mls	r1, lr, r0, r1
 80004de:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004e2:	fb00 f808 	mul.w	r8, r0, r8
 80004e6:	45b8      	cmp	r8, r7
 80004e8:	d907      	bls.n	80004fa <__udivmoddi4+0x24a>
 80004ea:	19e7      	adds	r7, r4, r7
 80004ec:	f100 31ff 	add.w	r1, r0, #4294967295
 80004f0:	d22e      	bcs.n	8000550 <__udivmoddi4+0x2a0>
 80004f2:	45b8      	cmp	r8, r7
 80004f4:	d92c      	bls.n	8000550 <__udivmoddi4+0x2a0>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4427      	add	r7, r4
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	eba7 0708 	sub.w	r7, r7, r8
 8000502:	fba0 8902 	umull	r8, r9, r0, r2
 8000506:	454f      	cmp	r7, r9
 8000508:	46c6      	mov	lr, r8
 800050a:	4649      	mov	r1, r9
 800050c:	d31a      	bcc.n	8000544 <__udivmoddi4+0x294>
 800050e:	d017      	beq.n	8000540 <__udivmoddi4+0x290>
 8000510:	b15d      	cbz	r5, 800052a <__udivmoddi4+0x27a>
 8000512:	ebb3 020e 	subs.w	r2, r3, lr
 8000516:	eb67 0701 	sbc.w	r7, r7, r1
 800051a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800051e:	40f2      	lsrs	r2, r6
 8000520:	ea4c 0202 	orr.w	r2, ip, r2
 8000524:	40f7      	lsrs	r7, r6
 8000526:	e9c5 2700 	strd	r2, r7, [r5]
 800052a:	2600      	movs	r6, #0
 800052c:	4631      	mov	r1, r6
 800052e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e70b      	b.n	8000350 <__udivmoddi4+0xa0>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e9      	b.n	8000310 <__udivmoddi4+0x60>
 800053c:	4618      	mov	r0, r3
 800053e:	e6fd      	b.n	800033c <__udivmoddi4+0x8c>
 8000540:	4543      	cmp	r3, r8
 8000542:	d2e5      	bcs.n	8000510 <__udivmoddi4+0x260>
 8000544:	ebb8 0e02 	subs.w	lr, r8, r2
 8000548:	eb69 0104 	sbc.w	r1, r9, r4
 800054c:	3801      	subs	r0, #1
 800054e:	e7df      	b.n	8000510 <__udivmoddi4+0x260>
 8000550:	4608      	mov	r0, r1
 8000552:	e7d2      	b.n	80004fa <__udivmoddi4+0x24a>
 8000554:	4660      	mov	r0, ip
 8000556:	e78d      	b.n	8000474 <__udivmoddi4+0x1c4>
 8000558:	4681      	mov	r9, r0
 800055a:	e7b9      	b.n	80004d0 <__udivmoddi4+0x220>
 800055c:	4666      	mov	r6, ip
 800055e:	e775      	b.n	800044c <__udivmoddi4+0x19c>
 8000560:	4630      	mov	r0, r6
 8000562:	e74a      	b.n	80003fa <__udivmoddi4+0x14a>
 8000564:	f1ac 0c02 	sub.w	ip, ip, #2
 8000568:	4439      	add	r1, r7
 800056a:	e713      	b.n	8000394 <__udivmoddi4+0xe4>
 800056c:	3802      	subs	r0, #2
 800056e:	443c      	add	r4, r7
 8000570:	e724      	b.n	80003bc <__udivmoddi4+0x10c>
 8000572:	bf00      	nop

08000574 <__aeabi_idiv0>:
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop

08000578 <INA_SPI_read>:
	HAL_SPI_Transmit(spi, &data[0], sizeof(data), 100);					// send 3 bytes
	while(HAL_SPI_GetState(spi) != HAL_SPI_STATE_READY);
	HAL_GPIO_WritePin(INA_CS_GPIO_Port, INA_CS_Pin, GPIO_PIN_SET);		// pull CS high
}

void INA_SPI_read(SPI_HandleTypeDef* spi, uint8_t addr, uint8_t* buf, uint32_t count){
 8000578:	b580      	push	{r7, lr}
 800057a:	b084      	sub	sp, #16
 800057c:	af00      	add	r7, sp, #0
 800057e:	60f8      	str	r0, [r7, #12]
 8000580:	607a      	str	r2, [r7, #4]
 8000582:	603b      	str	r3, [r7, #0]
 8000584:	460b      	mov	r3, r1
 8000586:	72fb      	strb	r3, [r7, #11]
	addr = (addr << 2) | INA_READ;										// format 1st byte
 8000588:	7afb      	ldrb	r3, [r7, #11]
 800058a:	009b      	lsls	r3, r3, #2
 800058c:	b25b      	sxtb	r3, r3
 800058e:	f043 0301 	orr.w	r3, r3, #1
 8000592:	b25b      	sxtb	r3, r3
 8000594:	b2db      	uxtb	r3, r3
 8000596:	72fb      	strb	r3, [r7, #11]
	HAL_GPIO_WritePin(INA_CS_GPIO_Port, INA_CS_Pin, GPIO_PIN_RESET);	// pull CS low
 8000598:	2200      	movs	r2, #0
 800059a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800059e:	4811      	ldr	r0, [pc, #68]	; (80005e4 <INA_SPI_read+0x6c>)
 80005a0:	f000 feae 	bl	8001300 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(spi, &addr, sizeof(addr), 100);					// send 1 byte
 80005a4:	f107 010b 	add.w	r1, r7, #11
 80005a8:	2364      	movs	r3, #100	; 0x64
 80005aa:	2201      	movs	r2, #1
 80005ac:	68f8      	ldr	r0, [r7, #12]
 80005ae:	f001 fb92 	bl	8001cd6 <HAL_SPI_Transmit>
	HAL_SPI_Receive(spi, buf, count, 100);								// receive data
 80005b2:	683b      	ldr	r3, [r7, #0]
 80005b4:	b29a      	uxth	r2, r3
 80005b6:	2364      	movs	r3, #100	; 0x64
 80005b8:	6879      	ldr	r1, [r7, #4]
 80005ba:	68f8      	ldr	r0, [r7, #12]
 80005bc:	f001 fcc7 	bl	8001f4e <HAL_SPI_Receive>
	while(HAL_SPI_GetState(spi) != HAL_SPI_STATE_READY);
 80005c0:	bf00      	nop
 80005c2:	68f8      	ldr	r0, [r7, #12]
 80005c4:	f001 ff76 	bl	80024b4 <HAL_SPI_GetState>
 80005c8:	4603      	mov	r3, r0
 80005ca:	2b01      	cmp	r3, #1
 80005cc:	d1f9      	bne.n	80005c2 <INA_SPI_read+0x4a>
	HAL_GPIO_WritePin(INA_CS_GPIO_Port, INA_CS_Pin, GPIO_PIN_SET);		// pull CS high
 80005ce:	2201      	movs	r2, #1
 80005d0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80005d4:	4803      	ldr	r0, [pc, #12]	; (80005e4 <INA_SPI_read+0x6c>)
 80005d6:	f000 fe93 	bl	8001300 <HAL_GPIO_WritePin>
}
 80005da:	bf00      	nop
 80005dc:	3710      	adds	r7, #16
 80005de:	46bd      	mov	sp, r7
 80005e0:	bd80      	pop	{r7, pc}
 80005e2:	bf00      	nop
 80005e4:	40020c00 	.word	0x40020c00

080005e8 <myprintf>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void myprintf(const char *fmt, ...) {
 80005e8:	b40f      	push	{r0, r1, r2, r3}
 80005ea:	b580      	push	{r7, lr}
 80005ec:	b082      	sub	sp, #8
 80005ee:	af00      	add	r7, sp, #0
  static char buffer[256];
  va_list args;
  va_start(args, fmt);
 80005f0:	f107 0314 	add.w	r3, r7, #20
 80005f4:	603b      	str	r3, [r7, #0]
  vsnprintf(buffer, sizeof(buffer), fmt, args);
 80005f6:	683b      	ldr	r3, [r7, #0]
 80005f8:	693a      	ldr	r2, [r7, #16]
 80005fa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80005fe:	480b      	ldr	r0, [pc, #44]	; (800062c <myprintf+0x44>)
 8000600:	f003 f9ae 	bl	8003960 <vsniprintf>
  va_end(args);

  int len = strlen(buffer);
 8000604:	4809      	ldr	r0, [pc, #36]	; (800062c <myprintf+0x44>)
 8000606:	f7ff fde3 	bl	80001d0 <strlen>
 800060a:	4603      	mov	r3, r0
 800060c:	607b      	str	r3, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t*)buffer, len, -1);
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	b29a      	uxth	r2, r3
 8000612:	f04f 33ff 	mov.w	r3, #4294967295
 8000616:	4905      	ldr	r1, [pc, #20]	; (800062c <myprintf+0x44>)
 8000618:	4805      	ldr	r0, [pc, #20]	; (8000630 <myprintf+0x48>)
 800061a:	f002 f8d6 	bl	80027ca <HAL_UART_Transmit>

}
 800061e:	bf00      	nop
 8000620:	3708      	adds	r7, #8
 8000622:	46bd      	mov	sp, r7
 8000624:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000628:	b004      	add	sp, #16
 800062a:	4770      	bx	lr
 800062c:	200000a4 	.word	0x200000a4
 8000630:	20000270 	.word	0x20000270

08000634 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	b082      	sub	sp, #8
 8000638:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800063a:	f000 fb49 	bl	8000cd0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800063e:	f000 f81f 	bl	8000680 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000642:	f000 f911 	bl	8000868 <MX_GPIO_Init>
  MX_FATFS_Init();
 8000646:	f002 fb89 	bl	8002d5c <MX_FATFS_Init>
  MX_USART2_UART_Init();
 800064a:	f000 f8e3 	bl	8000814 <MX_USART2_UART_Init>
  MX_SPI3_Init();
 800064e:	f000 f8ab 	bl	80007a8 <MX_SPI3_Init>
  MX_SPI2_Init();
 8000652:	f000 f873 	bl	800073c <MX_SPI2_Init>
//	data = 0x80F2;
//	INA_SPI_write(&hspi2, 0xA, &data);

// testing read
	uint8_t buf[2];
	INA_SPI_read(&hspi2, VBUS, &buf[0], sizeof(buf));
 8000656:	1d3a      	adds	r2, r7, #4
 8000658:	2302      	movs	r3, #2
 800065a:	2105      	movs	r1, #5
 800065c:	4806      	ldr	r0, [pc, #24]	; (8000678 <main+0x44>)
 800065e:	f7ff ff8b 	bl	8000578 <INA_SPI_read>
	myprintf("data: %d", buf);
 8000662:	1d3b      	adds	r3, r7, #4
 8000664:	4619      	mov	r1, r3
 8000666:	4805      	ldr	r0, [pc, #20]	; (800067c <main+0x48>)
 8000668:	f7ff ffbe 	bl	80005e8 <myprintf>

	HAL_Delay(500);
 800066c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000670:	f000 fba0 	bl	8000db4 <HAL_Delay>
  {
 8000674:	e7ef      	b.n	8000656 <main+0x22>
 8000676:	bf00      	nop
 8000678:	200001c0 	.word	0x200001c0
 800067c:	080041b0 	.word	0x080041b0

08000680 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	b094      	sub	sp, #80	; 0x50
 8000684:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000686:	f107 0320 	add.w	r3, r7, #32
 800068a:	2230      	movs	r2, #48	; 0x30
 800068c:	2100      	movs	r1, #0
 800068e:	4618      	mov	r0, r3
 8000690:	f003 f932 	bl	80038f8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000694:	f107 030c 	add.w	r3, r7, #12
 8000698:	2200      	movs	r2, #0
 800069a:	601a      	str	r2, [r3, #0]
 800069c:	605a      	str	r2, [r3, #4]
 800069e:	609a      	str	r2, [r3, #8]
 80006a0:	60da      	str	r2, [r3, #12]
 80006a2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006a4:	2300      	movs	r3, #0
 80006a6:	60bb      	str	r3, [r7, #8]
 80006a8:	4b22      	ldr	r3, [pc, #136]	; (8000734 <SystemClock_Config+0xb4>)
 80006aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006ac:	4a21      	ldr	r2, [pc, #132]	; (8000734 <SystemClock_Config+0xb4>)
 80006ae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006b2:	6413      	str	r3, [r2, #64]	; 0x40
 80006b4:	4b1f      	ldr	r3, [pc, #124]	; (8000734 <SystemClock_Config+0xb4>)
 80006b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006bc:	60bb      	str	r3, [r7, #8]
 80006be:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006c0:	2300      	movs	r3, #0
 80006c2:	607b      	str	r3, [r7, #4]
 80006c4:	4b1c      	ldr	r3, [pc, #112]	; (8000738 <SystemClock_Config+0xb8>)
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	4a1b      	ldr	r2, [pc, #108]	; (8000738 <SystemClock_Config+0xb8>)
 80006ca:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006ce:	6013      	str	r3, [r2, #0]
 80006d0:	4b19      	ldr	r3, [pc, #100]	; (8000738 <SystemClock_Config+0xb8>)
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80006d8:	607b      	str	r3, [r7, #4]
 80006da:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006dc:	2302      	movs	r3, #2
 80006de:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006e0:	2301      	movs	r3, #1
 80006e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006e4:	2310      	movs	r3, #16
 80006e6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80006e8:	2300      	movs	r3, #0
 80006ea:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006ec:	f107 0320 	add.w	r3, r7, #32
 80006f0:	4618      	mov	r0, r3
 80006f2:	f000 fe1f 	bl	8001334 <HAL_RCC_OscConfig>
 80006f6:	4603      	mov	r3, r0
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d001      	beq.n	8000700 <SystemClock_Config+0x80>
  {
    Error_Handler();
 80006fc:	f000 f938 	bl	8000970 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000700:	230f      	movs	r3, #15
 8000702:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000704:	2300      	movs	r3, #0
 8000706:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000708:	2300      	movs	r3, #0
 800070a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800070c:	2300      	movs	r3, #0
 800070e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000710:	2300      	movs	r3, #0
 8000712:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000714:	f107 030c 	add.w	r3, r7, #12
 8000718:	2100      	movs	r1, #0
 800071a:	4618      	mov	r0, r3
 800071c:	f001 f882 	bl	8001824 <HAL_RCC_ClockConfig>
 8000720:	4603      	mov	r3, r0
 8000722:	2b00      	cmp	r3, #0
 8000724:	d001      	beq.n	800072a <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8000726:	f000 f923 	bl	8000970 <Error_Handler>
  }
}
 800072a:	bf00      	nop
 800072c:	3750      	adds	r7, #80	; 0x50
 800072e:	46bd      	mov	sp, r7
 8000730:	bd80      	pop	{r7, pc}
 8000732:	bf00      	nop
 8000734:	40023800 	.word	0x40023800
 8000738:	40007000 	.word	0x40007000

0800073c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000740:	4b17      	ldr	r3, [pc, #92]	; (80007a0 <MX_SPI2_Init+0x64>)
 8000742:	4a18      	ldr	r2, [pc, #96]	; (80007a4 <MX_SPI2_Init+0x68>)
 8000744:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000746:	4b16      	ldr	r3, [pc, #88]	; (80007a0 <MX_SPI2_Init+0x64>)
 8000748:	f44f 7282 	mov.w	r2, #260	; 0x104
 800074c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800074e:	4b14      	ldr	r3, [pc, #80]	; (80007a0 <MX_SPI2_Init+0x64>)
 8000750:	2200      	movs	r2, #0
 8000752:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000754:	4b12      	ldr	r3, [pc, #72]	; (80007a0 <MX_SPI2_Init+0x64>)
 8000756:	2200      	movs	r2, #0
 8000758:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800075a:	4b11      	ldr	r3, [pc, #68]	; (80007a0 <MX_SPI2_Init+0x64>)
 800075c:	2200      	movs	r2, #0
 800075e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000760:	4b0f      	ldr	r3, [pc, #60]	; (80007a0 <MX_SPI2_Init+0x64>)
 8000762:	2200      	movs	r2, #0
 8000764:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000766:	4b0e      	ldr	r3, [pc, #56]	; (80007a0 <MX_SPI2_Init+0x64>)
 8000768:	f44f 7200 	mov.w	r2, #512	; 0x200
 800076c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 800076e:	4b0c      	ldr	r3, [pc, #48]	; (80007a0 <MX_SPI2_Init+0x64>)
 8000770:	2238      	movs	r2, #56	; 0x38
 8000772:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000774:	4b0a      	ldr	r3, [pc, #40]	; (80007a0 <MX_SPI2_Init+0x64>)
 8000776:	2200      	movs	r2, #0
 8000778:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800077a:	4b09      	ldr	r3, [pc, #36]	; (80007a0 <MX_SPI2_Init+0x64>)
 800077c:	2200      	movs	r2, #0
 800077e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000780:	4b07      	ldr	r3, [pc, #28]	; (80007a0 <MX_SPI2_Init+0x64>)
 8000782:	2200      	movs	r2, #0
 8000784:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8000786:	4b06      	ldr	r3, [pc, #24]	; (80007a0 <MX_SPI2_Init+0x64>)
 8000788:	220a      	movs	r2, #10
 800078a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800078c:	4804      	ldr	r0, [pc, #16]	; (80007a0 <MX_SPI2_Init+0x64>)
 800078e:	f001 fa19 	bl	8001bc4 <HAL_SPI_Init>
 8000792:	4603      	mov	r3, r0
 8000794:	2b00      	cmp	r3, #0
 8000796:	d001      	beq.n	800079c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8000798:	f000 f8ea 	bl	8000970 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800079c:	bf00      	nop
 800079e:	bd80      	pop	{r7, pc}
 80007a0:	200001c0 	.word	0x200001c0
 80007a4:	40003800 	.word	0x40003800

080007a8 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80007ac:	4b17      	ldr	r3, [pc, #92]	; (800080c <MX_SPI3_Init+0x64>)
 80007ae:	4a18      	ldr	r2, [pc, #96]	; (8000810 <MX_SPI3_Init+0x68>)
 80007b0:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80007b2:	4b16      	ldr	r3, [pc, #88]	; (800080c <MX_SPI3_Init+0x64>)
 80007b4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80007b8:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80007ba:	4b14      	ldr	r3, [pc, #80]	; (800080c <MX_SPI3_Init+0x64>)
 80007bc:	2200      	movs	r2, #0
 80007be:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80007c0:	4b12      	ldr	r3, [pc, #72]	; (800080c <MX_SPI3_Init+0x64>)
 80007c2:	2200      	movs	r2, #0
 80007c4:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80007c6:	4b11      	ldr	r3, [pc, #68]	; (800080c <MX_SPI3_Init+0x64>)
 80007c8:	2200      	movs	r2, #0
 80007ca:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80007cc:	4b0f      	ldr	r3, [pc, #60]	; (800080c <MX_SPI3_Init+0x64>)
 80007ce:	2200      	movs	r2, #0
 80007d0:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80007d2:	4b0e      	ldr	r3, [pc, #56]	; (800080c <MX_SPI3_Init+0x64>)
 80007d4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80007d8:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80007da:	4b0c      	ldr	r3, [pc, #48]	; (800080c <MX_SPI3_Init+0x64>)
 80007dc:	2238      	movs	r2, #56	; 0x38
 80007de:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80007e0:	4b0a      	ldr	r3, [pc, #40]	; (800080c <MX_SPI3_Init+0x64>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80007e6:	4b09      	ldr	r3, [pc, #36]	; (800080c <MX_SPI3_Init+0x64>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80007ec:	4b07      	ldr	r3, [pc, #28]	; (800080c <MX_SPI3_Init+0x64>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 80007f2:	4b06      	ldr	r3, [pc, #24]	; (800080c <MX_SPI3_Init+0x64>)
 80007f4:	220a      	movs	r2, #10
 80007f6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80007f8:	4804      	ldr	r0, [pc, #16]	; (800080c <MX_SPI3_Init+0x64>)
 80007fa:	f001 f9e3 	bl	8001bc4 <HAL_SPI_Init>
 80007fe:	4603      	mov	r3, r0
 8000800:	2b00      	cmp	r3, #0
 8000802:	d001      	beq.n	8000808 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8000804:	f000 f8b4 	bl	8000970 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000808:	bf00      	nop
 800080a:	bd80      	pop	{r7, pc}
 800080c:	20000218 	.word	0x20000218
 8000810:	40003c00 	.word	0x40003c00

08000814 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000818:	4b11      	ldr	r3, [pc, #68]	; (8000860 <MX_USART2_UART_Init+0x4c>)
 800081a:	4a12      	ldr	r2, [pc, #72]	; (8000864 <MX_USART2_UART_Init+0x50>)
 800081c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800081e:	4b10      	ldr	r3, [pc, #64]	; (8000860 <MX_USART2_UART_Init+0x4c>)
 8000820:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000824:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000826:	4b0e      	ldr	r3, [pc, #56]	; (8000860 <MX_USART2_UART_Init+0x4c>)
 8000828:	2200      	movs	r2, #0
 800082a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800082c:	4b0c      	ldr	r3, [pc, #48]	; (8000860 <MX_USART2_UART_Init+0x4c>)
 800082e:	2200      	movs	r2, #0
 8000830:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000832:	4b0b      	ldr	r3, [pc, #44]	; (8000860 <MX_USART2_UART_Init+0x4c>)
 8000834:	2200      	movs	r2, #0
 8000836:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000838:	4b09      	ldr	r3, [pc, #36]	; (8000860 <MX_USART2_UART_Init+0x4c>)
 800083a:	220c      	movs	r2, #12
 800083c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800083e:	4b08      	ldr	r3, [pc, #32]	; (8000860 <MX_USART2_UART_Init+0x4c>)
 8000840:	2200      	movs	r2, #0
 8000842:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000844:	4b06      	ldr	r3, [pc, #24]	; (8000860 <MX_USART2_UART_Init+0x4c>)
 8000846:	2200      	movs	r2, #0
 8000848:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800084a:	4805      	ldr	r0, [pc, #20]	; (8000860 <MX_USART2_UART_Init+0x4c>)
 800084c:	f001 ff70 	bl	8002730 <HAL_UART_Init>
 8000850:	4603      	mov	r3, r0
 8000852:	2b00      	cmp	r3, #0
 8000854:	d001      	beq.n	800085a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000856:	f000 f88b 	bl	8000970 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800085a:	bf00      	nop
 800085c:	bd80      	pop	{r7, pc}
 800085e:	bf00      	nop
 8000860:	20000270 	.word	0x20000270
 8000864:	40004400 	.word	0x40004400

08000868 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	b08a      	sub	sp, #40	; 0x28
 800086c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800086e:	f107 0314 	add.w	r3, r7, #20
 8000872:	2200      	movs	r2, #0
 8000874:	601a      	str	r2, [r3, #0]
 8000876:	605a      	str	r2, [r3, #4]
 8000878:	609a      	str	r2, [r3, #8]
 800087a:	60da      	str	r2, [r3, #12]
 800087c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800087e:	2300      	movs	r3, #0
 8000880:	613b      	str	r3, [r7, #16]
 8000882:	4b38      	ldr	r3, [pc, #224]	; (8000964 <MX_GPIO_Init+0xfc>)
 8000884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000886:	4a37      	ldr	r2, [pc, #220]	; (8000964 <MX_GPIO_Init+0xfc>)
 8000888:	f043 0304 	orr.w	r3, r3, #4
 800088c:	6313      	str	r3, [r2, #48]	; 0x30
 800088e:	4b35      	ldr	r3, [pc, #212]	; (8000964 <MX_GPIO_Init+0xfc>)
 8000890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000892:	f003 0304 	and.w	r3, r3, #4
 8000896:	613b      	str	r3, [r7, #16]
 8000898:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800089a:	2300      	movs	r3, #0
 800089c:	60fb      	str	r3, [r7, #12]
 800089e:	4b31      	ldr	r3, [pc, #196]	; (8000964 <MX_GPIO_Init+0xfc>)
 80008a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008a2:	4a30      	ldr	r2, [pc, #192]	; (8000964 <MX_GPIO_Init+0xfc>)
 80008a4:	f043 0301 	orr.w	r3, r3, #1
 80008a8:	6313      	str	r3, [r2, #48]	; 0x30
 80008aa:	4b2e      	ldr	r3, [pc, #184]	; (8000964 <MX_GPIO_Init+0xfc>)
 80008ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ae:	f003 0301 	and.w	r3, r3, #1
 80008b2:	60fb      	str	r3, [r7, #12]
 80008b4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008b6:	2300      	movs	r3, #0
 80008b8:	60bb      	str	r3, [r7, #8]
 80008ba:	4b2a      	ldr	r3, [pc, #168]	; (8000964 <MX_GPIO_Init+0xfc>)
 80008bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008be:	4a29      	ldr	r2, [pc, #164]	; (8000964 <MX_GPIO_Init+0xfc>)
 80008c0:	f043 0302 	orr.w	r3, r3, #2
 80008c4:	6313      	str	r3, [r2, #48]	; 0x30
 80008c6:	4b27      	ldr	r3, [pc, #156]	; (8000964 <MX_GPIO_Init+0xfc>)
 80008c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ca:	f003 0302 	and.w	r3, r3, #2
 80008ce:	60bb      	str	r3, [r7, #8]
 80008d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80008d2:	2300      	movs	r3, #0
 80008d4:	607b      	str	r3, [r7, #4]
 80008d6:	4b23      	ldr	r3, [pc, #140]	; (8000964 <MX_GPIO_Init+0xfc>)
 80008d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008da:	4a22      	ldr	r2, [pc, #136]	; (8000964 <MX_GPIO_Init+0xfc>)
 80008dc:	f043 0308 	orr.w	r3, r3, #8
 80008e0:	6313      	str	r3, [r2, #48]	; 0x30
 80008e2:	4b20      	ldr	r3, [pc, #128]	; (8000964 <MX_GPIO_Init+0xfc>)
 80008e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008e6:	f003 0308 	and.w	r3, r3, #8
 80008ea:	607b      	str	r3, [r7, #4]
 80008ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80008ee:	2300      	movs	r3, #0
 80008f0:	603b      	str	r3, [r7, #0]
 80008f2:	4b1c      	ldr	r3, [pc, #112]	; (8000964 <MX_GPIO_Init+0xfc>)
 80008f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008f6:	4a1b      	ldr	r2, [pc, #108]	; (8000964 <MX_GPIO_Init+0xfc>)
 80008f8:	f043 0310 	orr.w	r3, r3, #16
 80008fc:	6313      	str	r3, [r2, #48]	; 0x30
 80008fe:	4b19      	ldr	r3, [pc, #100]	; (8000964 <MX_GPIO_Init+0xfc>)
 8000900:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000902:	f003 0310 	and.w	r3, r3, #16
 8000906:	603b      	str	r3, [r7, #0]
 8000908:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(INA_CS_GPIO_Port, INA_CS_Pin, GPIO_PIN_RESET);
 800090a:	2200      	movs	r2, #0
 800090c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000910:	4815      	ldr	r0, [pc, #84]	; (8000968 <MX_GPIO_Init+0x100>)
 8000912:	f000 fcf5 	bl	8001300 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_RESET);
 8000916:	2200      	movs	r2, #0
 8000918:	2102      	movs	r1, #2
 800091a:	4814      	ldr	r0, [pc, #80]	; (800096c <MX_GPIO_Init+0x104>)
 800091c:	f000 fcf0 	bl	8001300 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : INA_CS_Pin */
  GPIO_InitStruct.Pin = INA_CS_Pin;
 8000920:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000924:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000926:	2301      	movs	r3, #1
 8000928:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800092a:	2300      	movs	r3, #0
 800092c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800092e:	2300      	movs	r3, #0
 8000930:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(INA_CS_GPIO_Port, &GPIO_InitStruct);
 8000932:	f107 0314 	add.w	r3, r7, #20
 8000936:	4619      	mov	r1, r3
 8000938:	480b      	ldr	r0, [pc, #44]	; (8000968 <MX_GPIO_Init+0x100>)
 800093a:	f000 fb45 	bl	8000fc8 <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_CS_Pin */
  GPIO_InitStruct.Pin = SD_CS_Pin;
 800093e:	2302      	movs	r3, #2
 8000940:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000942:	2301      	movs	r3, #1
 8000944:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000946:	2300      	movs	r3, #0
 8000948:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800094a:	2300      	movs	r3, #0
 800094c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 800094e:	f107 0314 	add.w	r3, r7, #20
 8000952:	4619      	mov	r1, r3
 8000954:	4805      	ldr	r0, [pc, #20]	; (800096c <MX_GPIO_Init+0x104>)
 8000956:	f000 fb37 	bl	8000fc8 <HAL_GPIO_Init>

}
 800095a:	bf00      	nop
 800095c:	3728      	adds	r7, #40	; 0x28
 800095e:	46bd      	mov	sp, r7
 8000960:	bd80      	pop	{r7, pc}
 8000962:	bf00      	nop
 8000964:	40023800 	.word	0x40023800
 8000968:	40020c00 	.word	0x40020c00
 800096c:	40021000 	.word	0x40021000

08000970 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000970:	b480      	push	{r7}
 8000972:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000974:	b672      	cpsid	i
}
 8000976:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000978:	e7fe      	b.n	8000978 <Error_Handler+0x8>
	...

0800097c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800097c:	b480      	push	{r7}
 800097e:	b083      	sub	sp, #12
 8000980:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000982:	2300      	movs	r3, #0
 8000984:	607b      	str	r3, [r7, #4]
 8000986:	4b10      	ldr	r3, [pc, #64]	; (80009c8 <HAL_MspInit+0x4c>)
 8000988:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800098a:	4a0f      	ldr	r2, [pc, #60]	; (80009c8 <HAL_MspInit+0x4c>)
 800098c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000990:	6453      	str	r3, [r2, #68]	; 0x44
 8000992:	4b0d      	ldr	r3, [pc, #52]	; (80009c8 <HAL_MspInit+0x4c>)
 8000994:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000996:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800099a:	607b      	str	r3, [r7, #4]
 800099c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800099e:	2300      	movs	r3, #0
 80009a0:	603b      	str	r3, [r7, #0]
 80009a2:	4b09      	ldr	r3, [pc, #36]	; (80009c8 <HAL_MspInit+0x4c>)
 80009a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009a6:	4a08      	ldr	r2, [pc, #32]	; (80009c8 <HAL_MspInit+0x4c>)
 80009a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80009ac:	6413      	str	r3, [r2, #64]	; 0x40
 80009ae:	4b06      	ldr	r3, [pc, #24]	; (80009c8 <HAL_MspInit+0x4c>)
 80009b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009b6:	603b      	str	r3, [r7, #0]
 80009b8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009ba:	bf00      	nop
 80009bc:	370c      	adds	r7, #12
 80009be:	46bd      	mov	sp, r7
 80009c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c4:	4770      	bx	lr
 80009c6:	bf00      	nop
 80009c8:	40023800 	.word	0x40023800

080009cc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b08c      	sub	sp, #48	; 0x30
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009d4:	f107 031c 	add.w	r3, r7, #28
 80009d8:	2200      	movs	r2, #0
 80009da:	601a      	str	r2, [r3, #0]
 80009dc:	605a      	str	r2, [r3, #4]
 80009de:	609a      	str	r2, [r3, #8]
 80009e0:	60da      	str	r2, [r3, #12]
 80009e2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	4a42      	ldr	r2, [pc, #264]	; (8000af4 <HAL_SPI_MspInit+0x128>)
 80009ea:	4293      	cmp	r3, r2
 80009ec:	d14b      	bne.n	8000a86 <HAL_SPI_MspInit+0xba>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80009ee:	2300      	movs	r3, #0
 80009f0:	61bb      	str	r3, [r7, #24]
 80009f2:	4b41      	ldr	r3, [pc, #260]	; (8000af8 <HAL_SPI_MspInit+0x12c>)
 80009f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009f6:	4a40      	ldr	r2, [pc, #256]	; (8000af8 <HAL_SPI_MspInit+0x12c>)
 80009f8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80009fc:	6413      	str	r3, [r2, #64]	; 0x40
 80009fe:	4b3e      	ldr	r3, [pc, #248]	; (8000af8 <HAL_SPI_MspInit+0x12c>)
 8000a00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a02:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a06:	61bb      	str	r3, [r7, #24]
 8000a08:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	617b      	str	r3, [r7, #20]
 8000a0e:	4b3a      	ldr	r3, [pc, #232]	; (8000af8 <HAL_SPI_MspInit+0x12c>)
 8000a10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a12:	4a39      	ldr	r2, [pc, #228]	; (8000af8 <HAL_SPI_MspInit+0x12c>)
 8000a14:	f043 0304 	orr.w	r3, r3, #4
 8000a18:	6313      	str	r3, [r2, #48]	; 0x30
 8000a1a:	4b37      	ldr	r3, [pc, #220]	; (8000af8 <HAL_SPI_MspInit+0x12c>)
 8000a1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a1e:	f003 0304 	and.w	r3, r3, #4
 8000a22:	617b      	str	r3, [r7, #20]
 8000a24:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a26:	2300      	movs	r3, #0
 8000a28:	613b      	str	r3, [r7, #16]
 8000a2a:	4b33      	ldr	r3, [pc, #204]	; (8000af8 <HAL_SPI_MspInit+0x12c>)
 8000a2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a2e:	4a32      	ldr	r2, [pc, #200]	; (8000af8 <HAL_SPI_MspInit+0x12c>)
 8000a30:	f043 0302 	orr.w	r3, r3, #2
 8000a34:	6313      	str	r3, [r2, #48]	; 0x30
 8000a36:	4b30      	ldr	r3, [pc, #192]	; (8000af8 <HAL_SPI_MspInit+0x12c>)
 8000a38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a3a:	f003 0302 	and.w	r3, r3, #2
 8000a3e:	613b      	str	r3, [r7, #16]
 8000a40:	693b      	ldr	r3, [r7, #16]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000a42:	230c      	movs	r3, #12
 8000a44:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a46:	2302      	movs	r3, #2
 8000a48:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a4e:	2303      	movs	r3, #3
 8000a50:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000a52:	2305      	movs	r3, #5
 8000a54:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a56:	f107 031c 	add.w	r3, r7, #28
 8000a5a:	4619      	mov	r1, r3
 8000a5c:	4827      	ldr	r0, [pc, #156]	; (8000afc <HAL_SPI_MspInit+0x130>)
 8000a5e:	f000 fab3 	bl	8000fc8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000a62:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000a66:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a68:	2302      	movs	r3, #2
 8000a6a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a70:	2303      	movs	r3, #3
 8000a72:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000a74:	2305      	movs	r3, #5
 8000a76:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a78:	f107 031c 	add.w	r3, r7, #28
 8000a7c:	4619      	mov	r1, r3
 8000a7e:	4820      	ldr	r0, [pc, #128]	; (8000b00 <HAL_SPI_MspInit+0x134>)
 8000a80:	f000 faa2 	bl	8000fc8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8000a84:	e031      	b.n	8000aea <HAL_SPI_MspInit+0x11e>
  else if(hspi->Instance==SPI3)
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	681b      	ldr	r3, [r3, #0]
 8000a8a:	4a1e      	ldr	r2, [pc, #120]	; (8000b04 <HAL_SPI_MspInit+0x138>)
 8000a8c:	4293      	cmp	r3, r2
 8000a8e:	d12c      	bne.n	8000aea <HAL_SPI_MspInit+0x11e>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000a90:	2300      	movs	r3, #0
 8000a92:	60fb      	str	r3, [r7, #12]
 8000a94:	4b18      	ldr	r3, [pc, #96]	; (8000af8 <HAL_SPI_MspInit+0x12c>)
 8000a96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a98:	4a17      	ldr	r2, [pc, #92]	; (8000af8 <HAL_SPI_MspInit+0x12c>)
 8000a9a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000a9e:	6413      	str	r3, [r2, #64]	; 0x40
 8000aa0:	4b15      	ldr	r3, [pc, #84]	; (8000af8 <HAL_SPI_MspInit+0x12c>)
 8000aa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aa4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000aa8:	60fb      	str	r3, [r7, #12]
 8000aaa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000aac:	2300      	movs	r3, #0
 8000aae:	60bb      	str	r3, [r7, #8]
 8000ab0:	4b11      	ldr	r3, [pc, #68]	; (8000af8 <HAL_SPI_MspInit+0x12c>)
 8000ab2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ab4:	4a10      	ldr	r2, [pc, #64]	; (8000af8 <HAL_SPI_MspInit+0x12c>)
 8000ab6:	f043 0304 	orr.w	r3, r3, #4
 8000aba:	6313      	str	r3, [r2, #48]	; 0x30
 8000abc:	4b0e      	ldr	r3, [pc, #56]	; (8000af8 <HAL_SPI_MspInit+0x12c>)
 8000abe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ac0:	f003 0304 	and.w	r3, r3, #4
 8000ac4:	60bb      	str	r3, [r7, #8]
 8000ac6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8000ac8:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8000acc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ace:	2302      	movs	r3, #2
 8000ad0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ad6:	2303      	movs	r3, #3
 8000ad8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000ada:	2306      	movs	r3, #6
 8000adc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ade:	f107 031c 	add.w	r3, r7, #28
 8000ae2:	4619      	mov	r1, r3
 8000ae4:	4805      	ldr	r0, [pc, #20]	; (8000afc <HAL_SPI_MspInit+0x130>)
 8000ae6:	f000 fa6f 	bl	8000fc8 <HAL_GPIO_Init>
}
 8000aea:	bf00      	nop
 8000aec:	3730      	adds	r7, #48	; 0x30
 8000aee:	46bd      	mov	sp, r7
 8000af0:	bd80      	pop	{r7, pc}
 8000af2:	bf00      	nop
 8000af4:	40003800 	.word	0x40003800
 8000af8:	40023800 	.word	0x40023800
 8000afc:	40020800 	.word	0x40020800
 8000b00:	40020400 	.word	0x40020400
 8000b04:	40003c00 	.word	0x40003c00

08000b08 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b08a      	sub	sp, #40	; 0x28
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b10:	f107 0314 	add.w	r3, r7, #20
 8000b14:	2200      	movs	r2, #0
 8000b16:	601a      	str	r2, [r3, #0]
 8000b18:	605a      	str	r2, [r3, #4]
 8000b1a:	609a      	str	r2, [r3, #8]
 8000b1c:	60da      	str	r2, [r3, #12]
 8000b1e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	4a19      	ldr	r2, [pc, #100]	; (8000b8c <HAL_UART_MspInit+0x84>)
 8000b26:	4293      	cmp	r3, r2
 8000b28:	d12b      	bne.n	8000b82 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	613b      	str	r3, [r7, #16]
 8000b2e:	4b18      	ldr	r3, [pc, #96]	; (8000b90 <HAL_UART_MspInit+0x88>)
 8000b30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b32:	4a17      	ldr	r2, [pc, #92]	; (8000b90 <HAL_UART_MspInit+0x88>)
 8000b34:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b38:	6413      	str	r3, [r2, #64]	; 0x40
 8000b3a:	4b15      	ldr	r3, [pc, #84]	; (8000b90 <HAL_UART_MspInit+0x88>)
 8000b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b42:	613b      	str	r3, [r7, #16]
 8000b44:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b46:	2300      	movs	r3, #0
 8000b48:	60fb      	str	r3, [r7, #12]
 8000b4a:	4b11      	ldr	r3, [pc, #68]	; (8000b90 <HAL_UART_MspInit+0x88>)
 8000b4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b4e:	4a10      	ldr	r2, [pc, #64]	; (8000b90 <HAL_UART_MspInit+0x88>)
 8000b50:	f043 0301 	orr.w	r3, r3, #1
 8000b54:	6313      	str	r3, [r2, #48]	; 0x30
 8000b56:	4b0e      	ldr	r3, [pc, #56]	; (8000b90 <HAL_UART_MspInit+0x88>)
 8000b58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b5a:	f003 0301 	and.w	r3, r3, #1
 8000b5e:	60fb      	str	r3, [r7, #12]
 8000b60:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000b62:	230c      	movs	r3, #12
 8000b64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b66:	2302      	movs	r3, #2
 8000b68:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b6e:	2303      	movs	r3, #3
 8000b70:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000b72:	2307      	movs	r3, #7
 8000b74:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b76:	f107 0314 	add.w	r3, r7, #20
 8000b7a:	4619      	mov	r1, r3
 8000b7c:	4805      	ldr	r0, [pc, #20]	; (8000b94 <HAL_UART_MspInit+0x8c>)
 8000b7e:	f000 fa23 	bl	8000fc8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000b82:	bf00      	nop
 8000b84:	3728      	adds	r7, #40	; 0x28
 8000b86:	46bd      	mov	sp, r7
 8000b88:	bd80      	pop	{r7, pc}
 8000b8a:	bf00      	nop
 8000b8c:	40004400 	.word	0x40004400
 8000b90:	40023800 	.word	0x40023800
 8000b94:	40020000 	.word	0x40020000

08000b98 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b9c:	e7fe      	b.n	8000b9c <NMI_Handler+0x4>

08000b9e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b9e:	b480      	push	{r7}
 8000ba0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ba2:	e7fe      	b.n	8000ba2 <HardFault_Handler+0x4>

08000ba4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ba4:	b480      	push	{r7}
 8000ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ba8:	e7fe      	b.n	8000ba8 <MemManage_Handler+0x4>

08000baa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000baa:	b480      	push	{r7}
 8000bac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bae:	e7fe      	b.n	8000bae <BusFault_Handler+0x4>

08000bb0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bb0:	b480      	push	{r7}
 8000bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bb4:	e7fe      	b.n	8000bb4 <UsageFault_Handler+0x4>

08000bb6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000bb6:	b480      	push	{r7}
 8000bb8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000bba:	bf00      	nop
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc2:	4770      	bx	lr

08000bc4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bc4:	b480      	push	{r7}
 8000bc6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bc8:	bf00      	nop
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd0:	4770      	bx	lr

08000bd2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bd2:	b480      	push	{r7}
 8000bd4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bd6:	bf00      	nop
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bde:	4770      	bx	lr

08000be0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000be4:	f000 f8c6 	bl	8000d74 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000be8:	bf00      	nop
 8000bea:	bd80      	pop	{r7, pc}

08000bec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b086      	sub	sp, #24
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000bf4:	4a14      	ldr	r2, [pc, #80]	; (8000c48 <_sbrk+0x5c>)
 8000bf6:	4b15      	ldr	r3, [pc, #84]	; (8000c4c <_sbrk+0x60>)
 8000bf8:	1ad3      	subs	r3, r2, r3
 8000bfa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000bfc:	697b      	ldr	r3, [r7, #20]
 8000bfe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c00:	4b13      	ldr	r3, [pc, #76]	; (8000c50 <_sbrk+0x64>)
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d102      	bne.n	8000c0e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c08:	4b11      	ldr	r3, [pc, #68]	; (8000c50 <_sbrk+0x64>)
 8000c0a:	4a12      	ldr	r2, [pc, #72]	; (8000c54 <_sbrk+0x68>)
 8000c0c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c0e:	4b10      	ldr	r3, [pc, #64]	; (8000c50 <_sbrk+0x64>)
 8000c10:	681a      	ldr	r2, [r3, #0]
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	4413      	add	r3, r2
 8000c16:	693a      	ldr	r2, [r7, #16]
 8000c18:	429a      	cmp	r2, r3
 8000c1a:	d207      	bcs.n	8000c2c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c1c:	f002 fe42 	bl	80038a4 <__errno>
 8000c20:	4603      	mov	r3, r0
 8000c22:	220c      	movs	r2, #12
 8000c24:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c26:	f04f 33ff 	mov.w	r3, #4294967295
 8000c2a:	e009      	b.n	8000c40 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c2c:	4b08      	ldr	r3, [pc, #32]	; (8000c50 <_sbrk+0x64>)
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c32:	4b07      	ldr	r3, [pc, #28]	; (8000c50 <_sbrk+0x64>)
 8000c34:	681a      	ldr	r2, [r3, #0]
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	4413      	add	r3, r2
 8000c3a:	4a05      	ldr	r2, [pc, #20]	; (8000c50 <_sbrk+0x64>)
 8000c3c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c3e:	68fb      	ldr	r3, [r7, #12]
}
 8000c40:	4618      	mov	r0, r3
 8000c42:	3718      	adds	r7, #24
 8000c44:	46bd      	mov	sp, r7
 8000c46:	bd80      	pop	{r7, pc}
 8000c48:	20020000 	.word	0x20020000
 8000c4c:	00000400 	.word	0x00000400
 8000c50:	200001a4 	.word	0x200001a4
 8000c54:	20000738 	.word	0x20000738

08000c58 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c58:	b480      	push	{r7}
 8000c5a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c5c:	4b06      	ldr	r3, [pc, #24]	; (8000c78 <SystemInit+0x20>)
 8000c5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c62:	4a05      	ldr	r2, [pc, #20]	; (8000c78 <SystemInit+0x20>)
 8000c64:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c68:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c6c:	bf00      	nop
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c74:	4770      	bx	lr
 8000c76:	bf00      	nop
 8000c78:	e000ed00 	.word	0xe000ed00

08000c7c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000c7c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000cb4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000c80:	480d      	ldr	r0, [pc, #52]	; (8000cb8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000c82:	490e      	ldr	r1, [pc, #56]	; (8000cbc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000c84:	4a0e      	ldr	r2, [pc, #56]	; (8000cc0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000c86:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c88:	e002      	b.n	8000c90 <LoopCopyDataInit>

08000c8a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c8a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c8c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c8e:	3304      	adds	r3, #4

08000c90 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c90:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c92:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c94:	d3f9      	bcc.n	8000c8a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c96:	4a0b      	ldr	r2, [pc, #44]	; (8000cc4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000c98:	4c0b      	ldr	r4, [pc, #44]	; (8000cc8 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000c9a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c9c:	e001      	b.n	8000ca2 <LoopFillZerobss>

08000c9e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c9e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ca0:	3204      	adds	r2, #4

08000ca2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ca2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ca4:	d3fb      	bcc.n	8000c9e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000ca6:	f7ff ffd7 	bl	8000c58 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000caa:	f002 fe01 	bl	80038b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000cae:	f7ff fcc1 	bl	8000634 <main>
  bx  lr    
 8000cb2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000cb4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000cb8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000cbc:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 8000cc0:	08004218 	.word	0x08004218
  ldr r2, =_sbss
 8000cc4:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 8000cc8:	20000738 	.word	0x20000738

08000ccc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ccc:	e7fe      	b.n	8000ccc <ADC_IRQHandler>
	...

08000cd0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000cd4:	4b0e      	ldr	r3, [pc, #56]	; (8000d10 <HAL_Init+0x40>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	4a0d      	ldr	r2, [pc, #52]	; (8000d10 <HAL_Init+0x40>)
 8000cda:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000cde:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000ce0:	4b0b      	ldr	r3, [pc, #44]	; (8000d10 <HAL_Init+0x40>)
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	4a0a      	ldr	r2, [pc, #40]	; (8000d10 <HAL_Init+0x40>)
 8000ce6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000cea:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000cec:	4b08      	ldr	r3, [pc, #32]	; (8000d10 <HAL_Init+0x40>)
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	4a07      	ldr	r2, [pc, #28]	; (8000d10 <HAL_Init+0x40>)
 8000cf2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000cf6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cf8:	2003      	movs	r0, #3
 8000cfa:	f000 f931 	bl	8000f60 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000cfe:	200f      	movs	r0, #15
 8000d00:	f000 f808 	bl	8000d14 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d04:	f7ff fe3a 	bl	800097c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d08:	2300      	movs	r3, #0
}
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	bd80      	pop	{r7, pc}
 8000d0e:	bf00      	nop
 8000d10:	40023c00 	.word	0x40023c00

08000d14 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b082      	sub	sp, #8
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d1c:	4b12      	ldr	r3, [pc, #72]	; (8000d68 <HAL_InitTick+0x54>)
 8000d1e:	681a      	ldr	r2, [r3, #0]
 8000d20:	4b12      	ldr	r3, [pc, #72]	; (8000d6c <HAL_InitTick+0x58>)
 8000d22:	781b      	ldrb	r3, [r3, #0]
 8000d24:	4619      	mov	r1, r3
 8000d26:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d2a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d32:	4618      	mov	r0, r3
 8000d34:	f000 f93b 	bl	8000fae <HAL_SYSTICK_Config>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d001      	beq.n	8000d42 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000d3e:	2301      	movs	r3, #1
 8000d40:	e00e      	b.n	8000d60 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	2b0f      	cmp	r3, #15
 8000d46:	d80a      	bhi.n	8000d5e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d48:	2200      	movs	r2, #0
 8000d4a:	6879      	ldr	r1, [r7, #4]
 8000d4c:	f04f 30ff 	mov.w	r0, #4294967295
 8000d50:	f000 f911 	bl	8000f76 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d54:	4a06      	ldr	r2, [pc, #24]	; (8000d70 <HAL_InitTick+0x5c>)
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	e000      	b.n	8000d60 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000d5e:	2301      	movs	r3, #1
}
 8000d60:	4618      	mov	r0, r3
 8000d62:	3708      	adds	r7, #8
 8000d64:	46bd      	mov	sp, r7
 8000d66:	bd80      	pop	{r7, pc}
 8000d68:	20000000 	.word	0x20000000
 8000d6c:	20000008 	.word	0x20000008
 8000d70:	20000004 	.word	0x20000004

08000d74 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d74:	b480      	push	{r7}
 8000d76:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d78:	4b06      	ldr	r3, [pc, #24]	; (8000d94 <HAL_IncTick+0x20>)
 8000d7a:	781b      	ldrb	r3, [r3, #0]
 8000d7c:	461a      	mov	r2, r3
 8000d7e:	4b06      	ldr	r3, [pc, #24]	; (8000d98 <HAL_IncTick+0x24>)
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	4413      	add	r3, r2
 8000d84:	4a04      	ldr	r2, [pc, #16]	; (8000d98 <HAL_IncTick+0x24>)
 8000d86:	6013      	str	r3, [r2, #0]
}
 8000d88:	bf00      	nop
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d90:	4770      	bx	lr
 8000d92:	bf00      	nop
 8000d94:	20000008 	.word	0x20000008
 8000d98:	200002b4 	.word	0x200002b4

08000d9c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d9c:	b480      	push	{r7}
 8000d9e:	af00      	add	r7, sp, #0
  return uwTick;
 8000da0:	4b03      	ldr	r3, [pc, #12]	; (8000db0 <HAL_GetTick+0x14>)
 8000da2:	681b      	ldr	r3, [r3, #0]
}
 8000da4:	4618      	mov	r0, r3
 8000da6:	46bd      	mov	sp, r7
 8000da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dac:	4770      	bx	lr
 8000dae:	bf00      	nop
 8000db0:	200002b4 	.word	0x200002b4

08000db4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b084      	sub	sp, #16
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000dbc:	f7ff ffee 	bl	8000d9c <HAL_GetTick>
 8000dc0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000dc6:	68fb      	ldr	r3, [r7, #12]
 8000dc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000dcc:	d005      	beq.n	8000dda <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000dce:	4b0a      	ldr	r3, [pc, #40]	; (8000df8 <HAL_Delay+0x44>)
 8000dd0:	781b      	ldrb	r3, [r3, #0]
 8000dd2:	461a      	mov	r2, r3
 8000dd4:	68fb      	ldr	r3, [r7, #12]
 8000dd6:	4413      	add	r3, r2
 8000dd8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000dda:	bf00      	nop
 8000ddc:	f7ff ffde 	bl	8000d9c <HAL_GetTick>
 8000de0:	4602      	mov	r2, r0
 8000de2:	68bb      	ldr	r3, [r7, #8]
 8000de4:	1ad3      	subs	r3, r2, r3
 8000de6:	68fa      	ldr	r2, [r7, #12]
 8000de8:	429a      	cmp	r2, r3
 8000dea:	d8f7      	bhi.n	8000ddc <HAL_Delay+0x28>
  {
  }
}
 8000dec:	bf00      	nop
 8000dee:	bf00      	nop
 8000df0:	3710      	adds	r7, #16
 8000df2:	46bd      	mov	sp, r7
 8000df4:	bd80      	pop	{r7, pc}
 8000df6:	bf00      	nop
 8000df8:	20000008 	.word	0x20000008

08000dfc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000dfc:	b480      	push	{r7}
 8000dfe:	b085      	sub	sp, #20
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	f003 0307 	and.w	r3, r3, #7
 8000e0a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e0c:	4b0c      	ldr	r3, [pc, #48]	; (8000e40 <__NVIC_SetPriorityGrouping+0x44>)
 8000e0e:	68db      	ldr	r3, [r3, #12]
 8000e10:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e12:	68ba      	ldr	r2, [r7, #8]
 8000e14:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000e18:	4013      	ands	r3, r2
 8000e1a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e1c:	68fb      	ldr	r3, [r7, #12]
 8000e1e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e20:	68bb      	ldr	r3, [r7, #8]
 8000e22:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e24:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000e28:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e2c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e2e:	4a04      	ldr	r2, [pc, #16]	; (8000e40 <__NVIC_SetPriorityGrouping+0x44>)
 8000e30:	68bb      	ldr	r3, [r7, #8]
 8000e32:	60d3      	str	r3, [r2, #12]
}
 8000e34:	bf00      	nop
 8000e36:	3714      	adds	r7, #20
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3e:	4770      	bx	lr
 8000e40:	e000ed00 	.word	0xe000ed00

08000e44 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e44:	b480      	push	{r7}
 8000e46:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e48:	4b04      	ldr	r3, [pc, #16]	; (8000e5c <__NVIC_GetPriorityGrouping+0x18>)
 8000e4a:	68db      	ldr	r3, [r3, #12]
 8000e4c:	0a1b      	lsrs	r3, r3, #8
 8000e4e:	f003 0307 	and.w	r3, r3, #7
}
 8000e52:	4618      	mov	r0, r3
 8000e54:	46bd      	mov	sp, r7
 8000e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5a:	4770      	bx	lr
 8000e5c:	e000ed00 	.word	0xe000ed00

08000e60 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e60:	b480      	push	{r7}
 8000e62:	b083      	sub	sp, #12
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	4603      	mov	r3, r0
 8000e68:	6039      	str	r1, [r7, #0]
 8000e6a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	db0a      	blt.n	8000e8a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e74:	683b      	ldr	r3, [r7, #0]
 8000e76:	b2da      	uxtb	r2, r3
 8000e78:	490c      	ldr	r1, [pc, #48]	; (8000eac <__NVIC_SetPriority+0x4c>)
 8000e7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e7e:	0112      	lsls	r2, r2, #4
 8000e80:	b2d2      	uxtb	r2, r2
 8000e82:	440b      	add	r3, r1
 8000e84:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e88:	e00a      	b.n	8000ea0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e8a:	683b      	ldr	r3, [r7, #0]
 8000e8c:	b2da      	uxtb	r2, r3
 8000e8e:	4908      	ldr	r1, [pc, #32]	; (8000eb0 <__NVIC_SetPriority+0x50>)
 8000e90:	79fb      	ldrb	r3, [r7, #7]
 8000e92:	f003 030f 	and.w	r3, r3, #15
 8000e96:	3b04      	subs	r3, #4
 8000e98:	0112      	lsls	r2, r2, #4
 8000e9a:	b2d2      	uxtb	r2, r2
 8000e9c:	440b      	add	r3, r1
 8000e9e:	761a      	strb	r2, [r3, #24]
}
 8000ea0:	bf00      	nop
 8000ea2:	370c      	adds	r7, #12
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eaa:	4770      	bx	lr
 8000eac:	e000e100 	.word	0xe000e100
 8000eb0:	e000ed00 	.word	0xe000ed00

08000eb4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	b089      	sub	sp, #36	; 0x24
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	60f8      	str	r0, [r7, #12]
 8000ebc:	60b9      	str	r1, [r7, #8]
 8000ebe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ec0:	68fb      	ldr	r3, [r7, #12]
 8000ec2:	f003 0307 	and.w	r3, r3, #7
 8000ec6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ec8:	69fb      	ldr	r3, [r7, #28]
 8000eca:	f1c3 0307 	rsb	r3, r3, #7
 8000ece:	2b04      	cmp	r3, #4
 8000ed0:	bf28      	it	cs
 8000ed2:	2304      	movcs	r3, #4
 8000ed4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ed6:	69fb      	ldr	r3, [r7, #28]
 8000ed8:	3304      	adds	r3, #4
 8000eda:	2b06      	cmp	r3, #6
 8000edc:	d902      	bls.n	8000ee4 <NVIC_EncodePriority+0x30>
 8000ede:	69fb      	ldr	r3, [r7, #28]
 8000ee0:	3b03      	subs	r3, #3
 8000ee2:	e000      	b.n	8000ee6 <NVIC_EncodePriority+0x32>
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ee8:	f04f 32ff 	mov.w	r2, #4294967295
 8000eec:	69bb      	ldr	r3, [r7, #24]
 8000eee:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef2:	43da      	mvns	r2, r3
 8000ef4:	68bb      	ldr	r3, [r7, #8]
 8000ef6:	401a      	ands	r2, r3
 8000ef8:	697b      	ldr	r3, [r7, #20]
 8000efa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000efc:	f04f 31ff 	mov.w	r1, #4294967295
 8000f00:	697b      	ldr	r3, [r7, #20]
 8000f02:	fa01 f303 	lsl.w	r3, r1, r3
 8000f06:	43d9      	mvns	r1, r3
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f0c:	4313      	orrs	r3, r2
         );
}
 8000f0e:	4618      	mov	r0, r3
 8000f10:	3724      	adds	r7, #36	; 0x24
 8000f12:	46bd      	mov	sp, r7
 8000f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f18:	4770      	bx	lr
	...

08000f1c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b082      	sub	sp, #8
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	3b01      	subs	r3, #1
 8000f28:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000f2c:	d301      	bcc.n	8000f32 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f2e:	2301      	movs	r3, #1
 8000f30:	e00f      	b.n	8000f52 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f32:	4a0a      	ldr	r2, [pc, #40]	; (8000f5c <SysTick_Config+0x40>)
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	3b01      	subs	r3, #1
 8000f38:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f3a:	210f      	movs	r1, #15
 8000f3c:	f04f 30ff 	mov.w	r0, #4294967295
 8000f40:	f7ff ff8e 	bl	8000e60 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f44:	4b05      	ldr	r3, [pc, #20]	; (8000f5c <SysTick_Config+0x40>)
 8000f46:	2200      	movs	r2, #0
 8000f48:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f4a:	4b04      	ldr	r3, [pc, #16]	; (8000f5c <SysTick_Config+0x40>)
 8000f4c:	2207      	movs	r2, #7
 8000f4e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f50:	2300      	movs	r3, #0
}
 8000f52:	4618      	mov	r0, r3
 8000f54:	3708      	adds	r7, #8
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bd80      	pop	{r7, pc}
 8000f5a:	bf00      	nop
 8000f5c:	e000e010 	.word	0xe000e010

08000f60 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b082      	sub	sp, #8
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f68:	6878      	ldr	r0, [r7, #4]
 8000f6a:	f7ff ff47 	bl	8000dfc <__NVIC_SetPriorityGrouping>
}
 8000f6e:	bf00      	nop
 8000f70:	3708      	adds	r7, #8
 8000f72:	46bd      	mov	sp, r7
 8000f74:	bd80      	pop	{r7, pc}

08000f76 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f76:	b580      	push	{r7, lr}
 8000f78:	b086      	sub	sp, #24
 8000f7a:	af00      	add	r7, sp, #0
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	60b9      	str	r1, [r7, #8]
 8000f80:	607a      	str	r2, [r7, #4]
 8000f82:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000f84:	2300      	movs	r3, #0
 8000f86:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f88:	f7ff ff5c 	bl	8000e44 <__NVIC_GetPriorityGrouping>
 8000f8c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f8e:	687a      	ldr	r2, [r7, #4]
 8000f90:	68b9      	ldr	r1, [r7, #8]
 8000f92:	6978      	ldr	r0, [r7, #20]
 8000f94:	f7ff ff8e 	bl	8000eb4 <NVIC_EncodePriority>
 8000f98:	4602      	mov	r2, r0
 8000f9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f9e:	4611      	mov	r1, r2
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	f7ff ff5d 	bl	8000e60 <__NVIC_SetPriority>
}
 8000fa6:	bf00      	nop
 8000fa8:	3718      	adds	r7, #24
 8000faa:	46bd      	mov	sp, r7
 8000fac:	bd80      	pop	{r7, pc}

08000fae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000fae:	b580      	push	{r7, lr}
 8000fb0:	b082      	sub	sp, #8
 8000fb2:	af00      	add	r7, sp, #0
 8000fb4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000fb6:	6878      	ldr	r0, [r7, #4]
 8000fb8:	f7ff ffb0 	bl	8000f1c <SysTick_Config>
 8000fbc:	4603      	mov	r3, r0
}
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	3708      	adds	r7, #8
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bd80      	pop	{r7, pc}
	...

08000fc8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	b089      	sub	sp, #36	; 0x24
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
 8000fd0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000fde:	2300      	movs	r3, #0
 8000fe0:	61fb      	str	r3, [r7, #28]
 8000fe2:	e16b      	b.n	80012bc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000fe4:	2201      	movs	r2, #1
 8000fe6:	69fb      	ldr	r3, [r7, #28]
 8000fe8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fec:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000fee:	683b      	ldr	r3, [r7, #0]
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	697a      	ldr	r2, [r7, #20]
 8000ff4:	4013      	ands	r3, r2
 8000ff6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000ff8:	693a      	ldr	r2, [r7, #16]
 8000ffa:	697b      	ldr	r3, [r7, #20]
 8000ffc:	429a      	cmp	r2, r3
 8000ffe:	f040 815a 	bne.w	80012b6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001002:	683b      	ldr	r3, [r7, #0]
 8001004:	685b      	ldr	r3, [r3, #4]
 8001006:	f003 0303 	and.w	r3, r3, #3
 800100a:	2b01      	cmp	r3, #1
 800100c:	d005      	beq.n	800101a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800100e:	683b      	ldr	r3, [r7, #0]
 8001010:	685b      	ldr	r3, [r3, #4]
 8001012:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001016:	2b02      	cmp	r3, #2
 8001018:	d130      	bne.n	800107c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	689b      	ldr	r3, [r3, #8]
 800101e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001020:	69fb      	ldr	r3, [r7, #28]
 8001022:	005b      	lsls	r3, r3, #1
 8001024:	2203      	movs	r2, #3
 8001026:	fa02 f303 	lsl.w	r3, r2, r3
 800102a:	43db      	mvns	r3, r3
 800102c:	69ba      	ldr	r2, [r7, #24]
 800102e:	4013      	ands	r3, r2
 8001030:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001032:	683b      	ldr	r3, [r7, #0]
 8001034:	68da      	ldr	r2, [r3, #12]
 8001036:	69fb      	ldr	r3, [r7, #28]
 8001038:	005b      	lsls	r3, r3, #1
 800103a:	fa02 f303 	lsl.w	r3, r2, r3
 800103e:	69ba      	ldr	r2, [r7, #24]
 8001040:	4313      	orrs	r3, r2
 8001042:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	69ba      	ldr	r2, [r7, #24]
 8001048:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	685b      	ldr	r3, [r3, #4]
 800104e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001050:	2201      	movs	r2, #1
 8001052:	69fb      	ldr	r3, [r7, #28]
 8001054:	fa02 f303 	lsl.w	r3, r2, r3
 8001058:	43db      	mvns	r3, r3
 800105a:	69ba      	ldr	r2, [r7, #24]
 800105c:	4013      	ands	r3, r2
 800105e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	685b      	ldr	r3, [r3, #4]
 8001064:	091b      	lsrs	r3, r3, #4
 8001066:	f003 0201 	and.w	r2, r3, #1
 800106a:	69fb      	ldr	r3, [r7, #28]
 800106c:	fa02 f303 	lsl.w	r3, r2, r3
 8001070:	69ba      	ldr	r2, [r7, #24]
 8001072:	4313      	orrs	r3, r2
 8001074:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	69ba      	ldr	r2, [r7, #24]
 800107a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800107c:	683b      	ldr	r3, [r7, #0]
 800107e:	685b      	ldr	r3, [r3, #4]
 8001080:	f003 0303 	and.w	r3, r3, #3
 8001084:	2b03      	cmp	r3, #3
 8001086:	d017      	beq.n	80010b8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	68db      	ldr	r3, [r3, #12]
 800108c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800108e:	69fb      	ldr	r3, [r7, #28]
 8001090:	005b      	lsls	r3, r3, #1
 8001092:	2203      	movs	r2, #3
 8001094:	fa02 f303 	lsl.w	r3, r2, r3
 8001098:	43db      	mvns	r3, r3
 800109a:	69ba      	ldr	r2, [r7, #24]
 800109c:	4013      	ands	r3, r2
 800109e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80010a0:	683b      	ldr	r3, [r7, #0]
 80010a2:	689a      	ldr	r2, [r3, #8]
 80010a4:	69fb      	ldr	r3, [r7, #28]
 80010a6:	005b      	lsls	r3, r3, #1
 80010a8:	fa02 f303 	lsl.w	r3, r2, r3
 80010ac:	69ba      	ldr	r2, [r7, #24]
 80010ae:	4313      	orrs	r3, r2
 80010b0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	69ba      	ldr	r2, [r7, #24]
 80010b6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80010b8:	683b      	ldr	r3, [r7, #0]
 80010ba:	685b      	ldr	r3, [r3, #4]
 80010bc:	f003 0303 	and.w	r3, r3, #3
 80010c0:	2b02      	cmp	r3, #2
 80010c2:	d123      	bne.n	800110c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80010c4:	69fb      	ldr	r3, [r7, #28]
 80010c6:	08da      	lsrs	r2, r3, #3
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	3208      	adds	r2, #8
 80010cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80010d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80010d2:	69fb      	ldr	r3, [r7, #28]
 80010d4:	f003 0307 	and.w	r3, r3, #7
 80010d8:	009b      	lsls	r3, r3, #2
 80010da:	220f      	movs	r2, #15
 80010dc:	fa02 f303 	lsl.w	r3, r2, r3
 80010e0:	43db      	mvns	r3, r3
 80010e2:	69ba      	ldr	r2, [r7, #24]
 80010e4:	4013      	ands	r3, r2
 80010e6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80010e8:	683b      	ldr	r3, [r7, #0]
 80010ea:	691a      	ldr	r2, [r3, #16]
 80010ec:	69fb      	ldr	r3, [r7, #28]
 80010ee:	f003 0307 	and.w	r3, r3, #7
 80010f2:	009b      	lsls	r3, r3, #2
 80010f4:	fa02 f303 	lsl.w	r3, r2, r3
 80010f8:	69ba      	ldr	r2, [r7, #24]
 80010fa:	4313      	orrs	r3, r2
 80010fc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80010fe:	69fb      	ldr	r3, [r7, #28]
 8001100:	08da      	lsrs	r2, r3, #3
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	3208      	adds	r2, #8
 8001106:	69b9      	ldr	r1, [r7, #24]
 8001108:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001112:	69fb      	ldr	r3, [r7, #28]
 8001114:	005b      	lsls	r3, r3, #1
 8001116:	2203      	movs	r2, #3
 8001118:	fa02 f303 	lsl.w	r3, r2, r3
 800111c:	43db      	mvns	r3, r3
 800111e:	69ba      	ldr	r2, [r7, #24]
 8001120:	4013      	ands	r3, r2
 8001122:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001124:	683b      	ldr	r3, [r7, #0]
 8001126:	685b      	ldr	r3, [r3, #4]
 8001128:	f003 0203 	and.w	r2, r3, #3
 800112c:	69fb      	ldr	r3, [r7, #28]
 800112e:	005b      	lsls	r3, r3, #1
 8001130:	fa02 f303 	lsl.w	r3, r2, r3
 8001134:	69ba      	ldr	r2, [r7, #24]
 8001136:	4313      	orrs	r3, r2
 8001138:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	69ba      	ldr	r2, [r7, #24]
 800113e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001140:	683b      	ldr	r3, [r7, #0]
 8001142:	685b      	ldr	r3, [r3, #4]
 8001144:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001148:	2b00      	cmp	r3, #0
 800114a:	f000 80b4 	beq.w	80012b6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800114e:	2300      	movs	r3, #0
 8001150:	60fb      	str	r3, [r7, #12]
 8001152:	4b60      	ldr	r3, [pc, #384]	; (80012d4 <HAL_GPIO_Init+0x30c>)
 8001154:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001156:	4a5f      	ldr	r2, [pc, #380]	; (80012d4 <HAL_GPIO_Init+0x30c>)
 8001158:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800115c:	6453      	str	r3, [r2, #68]	; 0x44
 800115e:	4b5d      	ldr	r3, [pc, #372]	; (80012d4 <HAL_GPIO_Init+0x30c>)
 8001160:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001162:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001166:	60fb      	str	r3, [r7, #12]
 8001168:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800116a:	4a5b      	ldr	r2, [pc, #364]	; (80012d8 <HAL_GPIO_Init+0x310>)
 800116c:	69fb      	ldr	r3, [r7, #28]
 800116e:	089b      	lsrs	r3, r3, #2
 8001170:	3302      	adds	r3, #2
 8001172:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001176:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001178:	69fb      	ldr	r3, [r7, #28]
 800117a:	f003 0303 	and.w	r3, r3, #3
 800117e:	009b      	lsls	r3, r3, #2
 8001180:	220f      	movs	r2, #15
 8001182:	fa02 f303 	lsl.w	r3, r2, r3
 8001186:	43db      	mvns	r3, r3
 8001188:	69ba      	ldr	r2, [r7, #24]
 800118a:	4013      	ands	r3, r2
 800118c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	4a52      	ldr	r2, [pc, #328]	; (80012dc <HAL_GPIO_Init+0x314>)
 8001192:	4293      	cmp	r3, r2
 8001194:	d02b      	beq.n	80011ee <HAL_GPIO_Init+0x226>
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	4a51      	ldr	r2, [pc, #324]	; (80012e0 <HAL_GPIO_Init+0x318>)
 800119a:	4293      	cmp	r3, r2
 800119c:	d025      	beq.n	80011ea <HAL_GPIO_Init+0x222>
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	4a50      	ldr	r2, [pc, #320]	; (80012e4 <HAL_GPIO_Init+0x31c>)
 80011a2:	4293      	cmp	r3, r2
 80011a4:	d01f      	beq.n	80011e6 <HAL_GPIO_Init+0x21e>
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	4a4f      	ldr	r2, [pc, #316]	; (80012e8 <HAL_GPIO_Init+0x320>)
 80011aa:	4293      	cmp	r3, r2
 80011ac:	d019      	beq.n	80011e2 <HAL_GPIO_Init+0x21a>
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	4a4e      	ldr	r2, [pc, #312]	; (80012ec <HAL_GPIO_Init+0x324>)
 80011b2:	4293      	cmp	r3, r2
 80011b4:	d013      	beq.n	80011de <HAL_GPIO_Init+0x216>
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	4a4d      	ldr	r2, [pc, #308]	; (80012f0 <HAL_GPIO_Init+0x328>)
 80011ba:	4293      	cmp	r3, r2
 80011bc:	d00d      	beq.n	80011da <HAL_GPIO_Init+0x212>
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	4a4c      	ldr	r2, [pc, #304]	; (80012f4 <HAL_GPIO_Init+0x32c>)
 80011c2:	4293      	cmp	r3, r2
 80011c4:	d007      	beq.n	80011d6 <HAL_GPIO_Init+0x20e>
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	4a4b      	ldr	r2, [pc, #300]	; (80012f8 <HAL_GPIO_Init+0x330>)
 80011ca:	4293      	cmp	r3, r2
 80011cc:	d101      	bne.n	80011d2 <HAL_GPIO_Init+0x20a>
 80011ce:	2307      	movs	r3, #7
 80011d0:	e00e      	b.n	80011f0 <HAL_GPIO_Init+0x228>
 80011d2:	2308      	movs	r3, #8
 80011d4:	e00c      	b.n	80011f0 <HAL_GPIO_Init+0x228>
 80011d6:	2306      	movs	r3, #6
 80011d8:	e00a      	b.n	80011f0 <HAL_GPIO_Init+0x228>
 80011da:	2305      	movs	r3, #5
 80011dc:	e008      	b.n	80011f0 <HAL_GPIO_Init+0x228>
 80011de:	2304      	movs	r3, #4
 80011e0:	e006      	b.n	80011f0 <HAL_GPIO_Init+0x228>
 80011e2:	2303      	movs	r3, #3
 80011e4:	e004      	b.n	80011f0 <HAL_GPIO_Init+0x228>
 80011e6:	2302      	movs	r3, #2
 80011e8:	e002      	b.n	80011f0 <HAL_GPIO_Init+0x228>
 80011ea:	2301      	movs	r3, #1
 80011ec:	e000      	b.n	80011f0 <HAL_GPIO_Init+0x228>
 80011ee:	2300      	movs	r3, #0
 80011f0:	69fa      	ldr	r2, [r7, #28]
 80011f2:	f002 0203 	and.w	r2, r2, #3
 80011f6:	0092      	lsls	r2, r2, #2
 80011f8:	4093      	lsls	r3, r2
 80011fa:	69ba      	ldr	r2, [r7, #24]
 80011fc:	4313      	orrs	r3, r2
 80011fe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001200:	4935      	ldr	r1, [pc, #212]	; (80012d8 <HAL_GPIO_Init+0x310>)
 8001202:	69fb      	ldr	r3, [r7, #28]
 8001204:	089b      	lsrs	r3, r3, #2
 8001206:	3302      	adds	r3, #2
 8001208:	69ba      	ldr	r2, [r7, #24]
 800120a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800120e:	4b3b      	ldr	r3, [pc, #236]	; (80012fc <HAL_GPIO_Init+0x334>)
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001214:	693b      	ldr	r3, [r7, #16]
 8001216:	43db      	mvns	r3, r3
 8001218:	69ba      	ldr	r2, [r7, #24]
 800121a:	4013      	ands	r3, r2
 800121c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800121e:	683b      	ldr	r3, [r7, #0]
 8001220:	685b      	ldr	r3, [r3, #4]
 8001222:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001226:	2b00      	cmp	r3, #0
 8001228:	d003      	beq.n	8001232 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800122a:	69ba      	ldr	r2, [r7, #24]
 800122c:	693b      	ldr	r3, [r7, #16]
 800122e:	4313      	orrs	r3, r2
 8001230:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001232:	4a32      	ldr	r2, [pc, #200]	; (80012fc <HAL_GPIO_Init+0x334>)
 8001234:	69bb      	ldr	r3, [r7, #24]
 8001236:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001238:	4b30      	ldr	r3, [pc, #192]	; (80012fc <HAL_GPIO_Init+0x334>)
 800123a:	685b      	ldr	r3, [r3, #4]
 800123c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800123e:	693b      	ldr	r3, [r7, #16]
 8001240:	43db      	mvns	r3, r3
 8001242:	69ba      	ldr	r2, [r7, #24]
 8001244:	4013      	ands	r3, r2
 8001246:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001248:	683b      	ldr	r3, [r7, #0]
 800124a:	685b      	ldr	r3, [r3, #4]
 800124c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001250:	2b00      	cmp	r3, #0
 8001252:	d003      	beq.n	800125c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001254:	69ba      	ldr	r2, [r7, #24]
 8001256:	693b      	ldr	r3, [r7, #16]
 8001258:	4313      	orrs	r3, r2
 800125a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800125c:	4a27      	ldr	r2, [pc, #156]	; (80012fc <HAL_GPIO_Init+0x334>)
 800125e:	69bb      	ldr	r3, [r7, #24]
 8001260:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001262:	4b26      	ldr	r3, [pc, #152]	; (80012fc <HAL_GPIO_Init+0x334>)
 8001264:	689b      	ldr	r3, [r3, #8]
 8001266:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001268:	693b      	ldr	r3, [r7, #16]
 800126a:	43db      	mvns	r3, r3
 800126c:	69ba      	ldr	r2, [r7, #24]
 800126e:	4013      	ands	r3, r2
 8001270:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001272:	683b      	ldr	r3, [r7, #0]
 8001274:	685b      	ldr	r3, [r3, #4]
 8001276:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800127a:	2b00      	cmp	r3, #0
 800127c:	d003      	beq.n	8001286 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800127e:	69ba      	ldr	r2, [r7, #24]
 8001280:	693b      	ldr	r3, [r7, #16]
 8001282:	4313      	orrs	r3, r2
 8001284:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001286:	4a1d      	ldr	r2, [pc, #116]	; (80012fc <HAL_GPIO_Init+0x334>)
 8001288:	69bb      	ldr	r3, [r7, #24]
 800128a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800128c:	4b1b      	ldr	r3, [pc, #108]	; (80012fc <HAL_GPIO_Init+0x334>)
 800128e:	68db      	ldr	r3, [r3, #12]
 8001290:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001292:	693b      	ldr	r3, [r7, #16]
 8001294:	43db      	mvns	r3, r3
 8001296:	69ba      	ldr	r2, [r7, #24]
 8001298:	4013      	ands	r3, r2
 800129a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800129c:	683b      	ldr	r3, [r7, #0]
 800129e:	685b      	ldr	r3, [r3, #4]
 80012a0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d003      	beq.n	80012b0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80012a8:	69ba      	ldr	r2, [r7, #24]
 80012aa:	693b      	ldr	r3, [r7, #16]
 80012ac:	4313      	orrs	r3, r2
 80012ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80012b0:	4a12      	ldr	r2, [pc, #72]	; (80012fc <HAL_GPIO_Init+0x334>)
 80012b2:	69bb      	ldr	r3, [r7, #24]
 80012b4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80012b6:	69fb      	ldr	r3, [r7, #28]
 80012b8:	3301      	adds	r3, #1
 80012ba:	61fb      	str	r3, [r7, #28]
 80012bc:	69fb      	ldr	r3, [r7, #28]
 80012be:	2b0f      	cmp	r3, #15
 80012c0:	f67f ae90 	bls.w	8000fe4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80012c4:	bf00      	nop
 80012c6:	bf00      	nop
 80012c8:	3724      	adds	r7, #36	; 0x24
 80012ca:	46bd      	mov	sp, r7
 80012cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d0:	4770      	bx	lr
 80012d2:	bf00      	nop
 80012d4:	40023800 	.word	0x40023800
 80012d8:	40013800 	.word	0x40013800
 80012dc:	40020000 	.word	0x40020000
 80012e0:	40020400 	.word	0x40020400
 80012e4:	40020800 	.word	0x40020800
 80012e8:	40020c00 	.word	0x40020c00
 80012ec:	40021000 	.word	0x40021000
 80012f0:	40021400 	.word	0x40021400
 80012f4:	40021800 	.word	0x40021800
 80012f8:	40021c00 	.word	0x40021c00
 80012fc:	40013c00 	.word	0x40013c00

08001300 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001300:	b480      	push	{r7}
 8001302:	b083      	sub	sp, #12
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
 8001308:	460b      	mov	r3, r1
 800130a:	807b      	strh	r3, [r7, #2]
 800130c:	4613      	mov	r3, r2
 800130e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001310:	787b      	ldrb	r3, [r7, #1]
 8001312:	2b00      	cmp	r3, #0
 8001314:	d003      	beq.n	800131e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001316:	887a      	ldrh	r2, [r7, #2]
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800131c:	e003      	b.n	8001326 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800131e:	887b      	ldrh	r3, [r7, #2]
 8001320:	041a      	lsls	r2, r3, #16
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	619a      	str	r2, [r3, #24]
}
 8001326:	bf00      	nop
 8001328:	370c      	adds	r7, #12
 800132a:	46bd      	mov	sp, r7
 800132c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001330:	4770      	bx	lr
	...

08001334 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b086      	sub	sp, #24
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	2b00      	cmp	r3, #0
 8001340:	d101      	bne.n	8001346 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001342:	2301      	movs	r3, #1
 8001344:	e264      	b.n	8001810 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	f003 0301 	and.w	r3, r3, #1
 800134e:	2b00      	cmp	r3, #0
 8001350:	d075      	beq.n	800143e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001352:	4ba3      	ldr	r3, [pc, #652]	; (80015e0 <HAL_RCC_OscConfig+0x2ac>)
 8001354:	689b      	ldr	r3, [r3, #8]
 8001356:	f003 030c 	and.w	r3, r3, #12
 800135a:	2b04      	cmp	r3, #4
 800135c:	d00c      	beq.n	8001378 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800135e:	4ba0      	ldr	r3, [pc, #640]	; (80015e0 <HAL_RCC_OscConfig+0x2ac>)
 8001360:	689b      	ldr	r3, [r3, #8]
 8001362:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001366:	2b08      	cmp	r3, #8
 8001368:	d112      	bne.n	8001390 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800136a:	4b9d      	ldr	r3, [pc, #628]	; (80015e0 <HAL_RCC_OscConfig+0x2ac>)
 800136c:	685b      	ldr	r3, [r3, #4]
 800136e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001372:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001376:	d10b      	bne.n	8001390 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001378:	4b99      	ldr	r3, [pc, #612]	; (80015e0 <HAL_RCC_OscConfig+0x2ac>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001380:	2b00      	cmp	r3, #0
 8001382:	d05b      	beq.n	800143c <HAL_RCC_OscConfig+0x108>
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	685b      	ldr	r3, [r3, #4]
 8001388:	2b00      	cmp	r3, #0
 800138a:	d157      	bne.n	800143c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800138c:	2301      	movs	r3, #1
 800138e:	e23f      	b.n	8001810 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	685b      	ldr	r3, [r3, #4]
 8001394:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001398:	d106      	bne.n	80013a8 <HAL_RCC_OscConfig+0x74>
 800139a:	4b91      	ldr	r3, [pc, #580]	; (80015e0 <HAL_RCC_OscConfig+0x2ac>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	4a90      	ldr	r2, [pc, #576]	; (80015e0 <HAL_RCC_OscConfig+0x2ac>)
 80013a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80013a4:	6013      	str	r3, [r2, #0]
 80013a6:	e01d      	b.n	80013e4 <HAL_RCC_OscConfig+0xb0>
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	685b      	ldr	r3, [r3, #4]
 80013ac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80013b0:	d10c      	bne.n	80013cc <HAL_RCC_OscConfig+0x98>
 80013b2:	4b8b      	ldr	r3, [pc, #556]	; (80015e0 <HAL_RCC_OscConfig+0x2ac>)
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	4a8a      	ldr	r2, [pc, #552]	; (80015e0 <HAL_RCC_OscConfig+0x2ac>)
 80013b8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80013bc:	6013      	str	r3, [r2, #0]
 80013be:	4b88      	ldr	r3, [pc, #544]	; (80015e0 <HAL_RCC_OscConfig+0x2ac>)
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	4a87      	ldr	r2, [pc, #540]	; (80015e0 <HAL_RCC_OscConfig+0x2ac>)
 80013c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80013c8:	6013      	str	r3, [r2, #0]
 80013ca:	e00b      	b.n	80013e4 <HAL_RCC_OscConfig+0xb0>
 80013cc:	4b84      	ldr	r3, [pc, #528]	; (80015e0 <HAL_RCC_OscConfig+0x2ac>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	4a83      	ldr	r2, [pc, #524]	; (80015e0 <HAL_RCC_OscConfig+0x2ac>)
 80013d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80013d6:	6013      	str	r3, [r2, #0]
 80013d8:	4b81      	ldr	r3, [pc, #516]	; (80015e0 <HAL_RCC_OscConfig+0x2ac>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	4a80      	ldr	r2, [pc, #512]	; (80015e0 <HAL_RCC_OscConfig+0x2ac>)
 80013de:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80013e2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	685b      	ldr	r3, [r3, #4]
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d013      	beq.n	8001414 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013ec:	f7ff fcd6 	bl	8000d9c <HAL_GetTick>
 80013f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013f2:	e008      	b.n	8001406 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80013f4:	f7ff fcd2 	bl	8000d9c <HAL_GetTick>
 80013f8:	4602      	mov	r2, r0
 80013fa:	693b      	ldr	r3, [r7, #16]
 80013fc:	1ad3      	subs	r3, r2, r3
 80013fe:	2b64      	cmp	r3, #100	; 0x64
 8001400:	d901      	bls.n	8001406 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001402:	2303      	movs	r3, #3
 8001404:	e204      	b.n	8001810 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001406:	4b76      	ldr	r3, [pc, #472]	; (80015e0 <HAL_RCC_OscConfig+0x2ac>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800140e:	2b00      	cmp	r3, #0
 8001410:	d0f0      	beq.n	80013f4 <HAL_RCC_OscConfig+0xc0>
 8001412:	e014      	b.n	800143e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001414:	f7ff fcc2 	bl	8000d9c <HAL_GetTick>
 8001418:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800141a:	e008      	b.n	800142e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800141c:	f7ff fcbe 	bl	8000d9c <HAL_GetTick>
 8001420:	4602      	mov	r2, r0
 8001422:	693b      	ldr	r3, [r7, #16]
 8001424:	1ad3      	subs	r3, r2, r3
 8001426:	2b64      	cmp	r3, #100	; 0x64
 8001428:	d901      	bls.n	800142e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800142a:	2303      	movs	r3, #3
 800142c:	e1f0      	b.n	8001810 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800142e:	4b6c      	ldr	r3, [pc, #432]	; (80015e0 <HAL_RCC_OscConfig+0x2ac>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001436:	2b00      	cmp	r3, #0
 8001438:	d1f0      	bne.n	800141c <HAL_RCC_OscConfig+0xe8>
 800143a:	e000      	b.n	800143e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800143c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	f003 0302 	and.w	r3, r3, #2
 8001446:	2b00      	cmp	r3, #0
 8001448:	d063      	beq.n	8001512 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800144a:	4b65      	ldr	r3, [pc, #404]	; (80015e0 <HAL_RCC_OscConfig+0x2ac>)
 800144c:	689b      	ldr	r3, [r3, #8]
 800144e:	f003 030c 	and.w	r3, r3, #12
 8001452:	2b00      	cmp	r3, #0
 8001454:	d00b      	beq.n	800146e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001456:	4b62      	ldr	r3, [pc, #392]	; (80015e0 <HAL_RCC_OscConfig+0x2ac>)
 8001458:	689b      	ldr	r3, [r3, #8]
 800145a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800145e:	2b08      	cmp	r3, #8
 8001460:	d11c      	bne.n	800149c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001462:	4b5f      	ldr	r3, [pc, #380]	; (80015e0 <HAL_RCC_OscConfig+0x2ac>)
 8001464:	685b      	ldr	r3, [r3, #4]
 8001466:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800146a:	2b00      	cmp	r3, #0
 800146c:	d116      	bne.n	800149c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800146e:	4b5c      	ldr	r3, [pc, #368]	; (80015e0 <HAL_RCC_OscConfig+0x2ac>)
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	f003 0302 	and.w	r3, r3, #2
 8001476:	2b00      	cmp	r3, #0
 8001478:	d005      	beq.n	8001486 <HAL_RCC_OscConfig+0x152>
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	68db      	ldr	r3, [r3, #12]
 800147e:	2b01      	cmp	r3, #1
 8001480:	d001      	beq.n	8001486 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001482:	2301      	movs	r3, #1
 8001484:	e1c4      	b.n	8001810 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001486:	4b56      	ldr	r3, [pc, #344]	; (80015e0 <HAL_RCC_OscConfig+0x2ac>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	691b      	ldr	r3, [r3, #16]
 8001492:	00db      	lsls	r3, r3, #3
 8001494:	4952      	ldr	r1, [pc, #328]	; (80015e0 <HAL_RCC_OscConfig+0x2ac>)
 8001496:	4313      	orrs	r3, r2
 8001498:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800149a:	e03a      	b.n	8001512 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	68db      	ldr	r3, [r3, #12]
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d020      	beq.n	80014e6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80014a4:	4b4f      	ldr	r3, [pc, #316]	; (80015e4 <HAL_RCC_OscConfig+0x2b0>)
 80014a6:	2201      	movs	r2, #1
 80014a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014aa:	f7ff fc77 	bl	8000d9c <HAL_GetTick>
 80014ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014b0:	e008      	b.n	80014c4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80014b2:	f7ff fc73 	bl	8000d9c <HAL_GetTick>
 80014b6:	4602      	mov	r2, r0
 80014b8:	693b      	ldr	r3, [r7, #16]
 80014ba:	1ad3      	subs	r3, r2, r3
 80014bc:	2b02      	cmp	r3, #2
 80014be:	d901      	bls.n	80014c4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80014c0:	2303      	movs	r3, #3
 80014c2:	e1a5      	b.n	8001810 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014c4:	4b46      	ldr	r3, [pc, #280]	; (80015e0 <HAL_RCC_OscConfig+0x2ac>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	f003 0302 	and.w	r3, r3, #2
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d0f0      	beq.n	80014b2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014d0:	4b43      	ldr	r3, [pc, #268]	; (80015e0 <HAL_RCC_OscConfig+0x2ac>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	691b      	ldr	r3, [r3, #16]
 80014dc:	00db      	lsls	r3, r3, #3
 80014de:	4940      	ldr	r1, [pc, #256]	; (80015e0 <HAL_RCC_OscConfig+0x2ac>)
 80014e0:	4313      	orrs	r3, r2
 80014e2:	600b      	str	r3, [r1, #0]
 80014e4:	e015      	b.n	8001512 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80014e6:	4b3f      	ldr	r3, [pc, #252]	; (80015e4 <HAL_RCC_OscConfig+0x2b0>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014ec:	f7ff fc56 	bl	8000d9c <HAL_GetTick>
 80014f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014f2:	e008      	b.n	8001506 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80014f4:	f7ff fc52 	bl	8000d9c <HAL_GetTick>
 80014f8:	4602      	mov	r2, r0
 80014fa:	693b      	ldr	r3, [r7, #16]
 80014fc:	1ad3      	subs	r3, r2, r3
 80014fe:	2b02      	cmp	r3, #2
 8001500:	d901      	bls.n	8001506 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001502:	2303      	movs	r3, #3
 8001504:	e184      	b.n	8001810 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001506:	4b36      	ldr	r3, [pc, #216]	; (80015e0 <HAL_RCC_OscConfig+0x2ac>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	f003 0302 	and.w	r3, r3, #2
 800150e:	2b00      	cmp	r3, #0
 8001510:	d1f0      	bne.n	80014f4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	f003 0308 	and.w	r3, r3, #8
 800151a:	2b00      	cmp	r3, #0
 800151c:	d030      	beq.n	8001580 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	695b      	ldr	r3, [r3, #20]
 8001522:	2b00      	cmp	r3, #0
 8001524:	d016      	beq.n	8001554 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001526:	4b30      	ldr	r3, [pc, #192]	; (80015e8 <HAL_RCC_OscConfig+0x2b4>)
 8001528:	2201      	movs	r2, #1
 800152a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800152c:	f7ff fc36 	bl	8000d9c <HAL_GetTick>
 8001530:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001532:	e008      	b.n	8001546 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001534:	f7ff fc32 	bl	8000d9c <HAL_GetTick>
 8001538:	4602      	mov	r2, r0
 800153a:	693b      	ldr	r3, [r7, #16]
 800153c:	1ad3      	subs	r3, r2, r3
 800153e:	2b02      	cmp	r3, #2
 8001540:	d901      	bls.n	8001546 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001542:	2303      	movs	r3, #3
 8001544:	e164      	b.n	8001810 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001546:	4b26      	ldr	r3, [pc, #152]	; (80015e0 <HAL_RCC_OscConfig+0x2ac>)
 8001548:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800154a:	f003 0302 	and.w	r3, r3, #2
 800154e:	2b00      	cmp	r3, #0
 8001550:	d0f0      	beq.n	8001534 <HAL_RCC_OscConfig+0x200>
 8001552:	e015      	b.n	8001580 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001554:	4b24      	ldr	r3, [pc, #144]	; (80015e8 <HAL_RCC_OscConfig+0x2b4>)
 8001556:	2200      	movs	r2, #0
 8001558:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800155a:	f7ff fc1f 	bl	8000d9c <HAL_GetTick>
 800155e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001560:	e008      	b.n	8001574 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001562:	f7ff fc1b 	bl	8000d9c <HAL_GetTick>
 8001566:	4602      	mov	r2, r0
 8001568:	693b      	ldr	r3, [r7, #16]
 800156a:	1ad3      	subs	r3, r2, r3
 800156c:	2b02      	cmp	r3, #2
 800156e:	d901      	bls.n	8001574 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001570:	2303      	movs	r3, #3
 8001572:	e14d      	b.n	8001810 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001574:	4b1a      	ldr	r3, [pc, #104]	; (80015e0 <HAL_RCC_OscConfig+0x2ac>)
 8001576:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001578:	f003 0302 	and.w	r3, r3, #2
 800157c:	2b00      	cmp	r3, #0
 800157e:	d1f0      	bne.n	8001562 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	f003 0304 	and.w	r3, r3, #4
 8001588:	2b00      	cmp	r3, #0
 800158a:	f000 80a0 	beq.w	80016ce <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800158e:	2300      	movs	r3, #0
 8001590:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001592:	4b13      	ldr	r3, [pc, #76]	; (80015e0 <HAL_RCC_OscConfig+0x2ac>)
 8001594:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001596:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800159a:	2b00      	cmp	r3, #0
 800159c:	d10f      	bne.n	80015be <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800159e:	2300      	movs	r3, #0
 80015a0:	60bb      	str	r3, [r7, #8]
 80015a2:	4b0f      	ldr	r3, [pc, #60]	; (80015e0 <HAL_RCC_OscConfig+0x2ac>)
 80015a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015a6:	4a0e      	ldr	r2, [pc, #56]	; (80015e0 <HAL_RCC_OscConfig+0x2ac>)
 80015a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015ac:	6413      	str	r3, [r2, #64]	; 0x40
 80015ae:	4b0c      	ldr	r3, [pc, #48]	; (80015e0 <HAL_RCC_OscConfig+0x2ac>)
 80015b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015b6:	60bb      	str	r3, [r7, #8]
 80015b8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80015ba:	2301      	movs	r3, #1
 80015bc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015be:	4b0b      	ldr	r3, [pc, #44]	; (80015ec <HAL_RCC_OscConfig+0x2b8>)
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d121      	bne.n	800160e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80015ca:	4b08      	ldr	r3, [pc, #32]	; (80015ec <HAL_RCC_OscConfig+0x2b8>)
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	4a07      	ldr	r2, [pc, #28]	; (80015ec <HAL_RCC_OscConfig+0x2b8>)
 80015d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015d4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80015d6:	f7ff fbe1 	bl	8000d9c <HAL_GetTick>
 80015da:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015dc:	e011      	b.n	8001602 <HAL_RCC_OscConfig+0x2ce>
 80015de:	bf00      	nop
 80015e0:	40023800 	.word	0x40023800
 80015e4:	42470000 	.word	0x42470000
 80015e8:	42470e80 	.word	0x42470e80
 80015ec:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80015f0:	f7ff fbd4 	bl	8000d9c <HAL_GetTick>
 80015f4:	4602      	mov	r2, r0
 80015f6:	693b      	ldr	r3, [r7, #16]
 80015f8:	1ad3      	subs	r3, r2, r3
 80015fa:	2b02      	cmp	r3, #2
 80015fc:	d901      	bls.n	8001602 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80015fe:	2303      	movs	r3, #3
 8001600:	e106      	b.n	8001810 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001602:	4b85      	ldr	r3, [pc, #532]	; (8001818 <HAL_RCC_OscConfig+0x4e4>)
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800160a:	2b00      	cmp	r3, #0
 800160c:	d0f0      	beq.n	80015f0 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	689b      	ldr	r3, [r3, #8]
 8001612:	2b01      	cmp	r3, #1
 8001614:	d106      	bne.n	8001624 <HAL_RCC_OscConfig+0x2f0>
 8001616:	4b81      	ldr	r3, [pc, #516]	; (800181c <HAL_RCC_OscConfig+0x4e8>)
 8001618:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800161a:	4a80      	ldr	r2, [pc, #512]	; (800181c <HAL_RCC_OscConfig+0x4e8>)
 800161c:	f043 0301 	orr.w	r3, r3, #1
 8001620:	6713      	str	r3, [r2, #112]	; 0x70
 8001622:	e01c      	b.n	800165e <HAL_RCC_OscConfig+0x32a>
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	689b      	ldr	r3, [r3, #8]
 8001628:	2b05      	cmp	r3, #5
 800162a:	d10c      	bne.n	8001646 <HAL_RCC_OscConfig+0x312>
 800162c:	4b7b      	ldr	r3, [pc, #492]	; (800181c <HAL_RCC_OscConfig+0x4e8>)
 800162e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001630:	4a7a      	ldr	r2, [pc, #488]	; (800181c <HAL_RCC_OscConfig+0x4e8>)
 8001632:	f043 0304 	orr.w	r3, r3, #4
 8001636:	6713      	str	r3, [r2, #112]	; 0x70
 8001638:	4b78      	ldr	r3, [pc, #480]	; (800181c <HAL_RCC_OscConfig+0x4e8>)
 800163a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800163c:	4a77      	ldr	r2, [pc, #476]	; (800181c <HAL_RCC_OscConfig+0x4e8>)
 800163e:	f043 0301 	orr.w	r3, r3, #1
 8001642:	6713      	str	r3, [r2, #112]	; 0x70
 8001644:	e00b      	b.n	800165e <HAL_RCC_OscConfig+0x32a>
 8001646:	4b75      	ldr	r3, [pc, #468]	; (800181c <HAL_RCC_OscConfig+0x4e8>)
 8001648:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800164a:	4a74      	ldr	r2, [pc, #464]	; (800181c <HAL_RCC_OscConfig+0x4e8>)
 800164c:	f023 0301 	bic.w	r3, r3, #1
 8001650:	6713      	str	r3, [r2, #112]	; 0x70
 8001652:	4b72      	ldr	r3, [pc, #456]	; (800181c <HAL_RCC_OscConfig+0x4e8>)
 8001654:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001656:	4a71      	ldr	r2, [pc, #452]	; (800181c <HAL_RCC_OscConfig+0x4e8>)
 8001658:	f023 0304 	bic.w	r3, r3, #4
 800165c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	689b      	ldr	r3, [r3, #8]
 8001662:	2b00      	cmp	r3, #0
 8001664:	d015      	beq.n	8001692 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001666:	f7ff fb99 	bl	8000d9c <HAL_GetTick>
 800166a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800166c:	e00a      	b.n	8001684 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800166e:	f7ff fb95 	bl	8000d9c <HAL_GetTick>
 8001672:	4602      	mov	r2, r0
 8001674:	693b      	ldr	r3, [r7, #16]
 8001676:	1ad3      	subs	r3, r2, r3
 8001678:	f241 3288 	movw	r2, #5000	; 0x1388
 800167c:	4293      	cmp	r3, r2
 800167e:	d901      	bls.n	8001684 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001680:	2303      	movs	r3, #3
 8001682:	e0c5      	b.n	8001810 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001684:	4b65      	ldr	r3, [pc, #404]	; (800181c <HAL_RCC_OscConfig+0x4e8>)
 8001686:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001688:	f003 0302 	and.w	r3, r3, #2
 800168c:	2b00      	cmp	r3, #0
 800168e:	d0ee      	beq.n	800166e <HAL_RCC_OscConfig+0x33a>
 8001690:	e014      	b.n	80016bc <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001692:	f7ff fb83 	bl	8000d9c <HAL_GetTick>
 8001696:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001698:	e00a      	b.n	80016b0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800169a:	f7ff fb7f 	bl	8000d9c <HAL_GetTick>
 800169e:	4602      	mov	r2, r0
 80016a0:	693b      	ldr	r3, [r7, #16]
 80016a2:	1ad3      	subs	r3, r2, r3
 80016a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80016a8:	4293      	cmp	r3, r2
 80016aa:	d901      	bls.n	80016b0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80016ac:	2303      	movs	r3, #3
 80016ae:	e0af      	b.n	8001810 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80016b0:	4b5a      	ldr	r3, [pc, #360]	; (800181c <HAL_RCC_OscConfig+0x4e8>)
 80016b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016b4:	f003 0302 	and.w	r3, r3, #2
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d1ee      	bne.n	800169a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80016bc:	7dfb      	ldrb	r3, [r7, #23]
 80016be:	2b01      	cmp	r3, #1
 80016c0:	d105      	bne.n	80016ce <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80016c2:	4b56      	ldr	r3, [pc, #344]	; (800181c <HAL_RCC_OscConfig+0x4e8>)
 80016c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016c6:	4a55      	ldr	r2, [pc, #340]	; (800181c <HAL_RCC_OscConfig+0x4e8>)
 80016c8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80016cc:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	699b      	ldr	r3, [r3, #24]
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	f000 809b 	beq.w	800180e <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80016d8:	4b50      	ldr	r3, [pc, #320]	; (800181c <HAL_RCC_OscConfig+0x4e8>)
 80016da:	689b      	ldr	r3, [r3, #8]
 80016dc:	f003 030c 	and.w	r3, r3, #12
 80016e0:	2b08      	cmp	r3, #8
 80016e2:	d05c      	beq.n	800179e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	699b      	ldr	r3, [r3, #24]
 80016e8:	2b02      	cmp	r3, #2
 80016ea:	d141      	bne.n	8001770 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016ec:	4b4c      	ldr	r3, [pc, #304]	; (8001820 <HAL_RCC_OscConfig+0x4ec>)
 80016ee:	2200      	movs	r2, #0
 80016f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016f2:	f7ff fb53 	bl	8000d9c <HAL_GetTick>
 80016f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016f8:	e008      	b.n	800170c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016fa:	f7ff fb4f 	bl	8000d9c <HAL_GetTick>
 80016fe:	4602      	mov	r2, r0
 8001700:	693b      	ldr	r3, [r7, #16]
 8001702:	1ad3      	subs	r3, r2, r3
 8001704:	2b02      	cmp	r3, #2
 8001706:	d901      	bls.n	800170c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8001708:	2303      	movs	r3, #3
 800170a:	e081      	b.n	8001810 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800170c:	4b43      	ldr	r3, [pc, #268]	; (800181c <HAL_RCC_OscConfig+0x4e8>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001714:	2b00      	cmp	r3, #0
 8001716:	d1f0      	bne.n	80016fa <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	69da      	ldr	r2, [r3, #28]
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	6a1b      	ldr	r3, [r3, #32]
 8001720:	431a      	orrs	r2, r3
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001726:	019b      	lsls	r3, r3, #6
 8001728:	431a      	orrs	r2, r3
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800172e:	085b      	lsrs	r3, r3, #1
 8001730:	3b01      	subs	r3, #1
 8001732:	041b      	lsls	r3, r3, #16
 8001734:	431a      	orrs	r2, r3
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800173a:	061b      	lsls	r3, r3, #24
 800173c:	4937      	ldr	r1, [pc, #220]	; (800181c <HAL_RCC_OscConfig+0x4e8>)
 800173e:	4313      	orrs	r3, r2
 8001740:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001742:	4b37      	ldr	r3, [pc, #220]	; (8001820 <HAL_RCC_OscConfig+0x4ec>)
 8001744:	2201      	movs	r2, #1
 8001746:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001748:	f7ff fb28 	bl	8000d9c <HAL_GetTick>
 800174c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800174e:	e008      	b.n	8001762 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001750:	f7ff fb24 	bl	8000d9c <HAL_GetTick>
 8001754:	4602      	mov	r2, r0
 8001756:	693b      	ldr	r3, [r7, #16]
 8001758:	1ad3      	subs	r3, r2, r3
 800175a:	2b02      	cmp	r3, #2
 800175c:	d901      	bls.n	8001762 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800175e:	2303      	movs	r3, #3
 8001760:	e056      	b.n	8001810 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001762:	4b2e      	ldr	r3, [pc, #184]	; (800181c <HAL_RCC_OscConfig+0x4e8>)
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800176a:	2b00      	cmp	r3, #0
 800176c:	d0f0      	beq.n	8001750 <HAL_RCC_OscConfig+0x41c>
 800176e:	e04e      	b.n	800180e <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001770:	4b2b      	ldr	r3, [pc, #172]	; (8001820 <HAL_RCC_OscConfig+0x4ec>)
 8001772:	2200      	movs	r2, #0
 8001774:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001776:	f7ff fb11 	bl	8000d9c <HAL_GetTick>
 800177a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800177c:	e008      	b.n	8001790 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800177e:	f7ff fb0d 	bl	8000d9c <HAL_GetTick>
 8001782:	4602      	mov	r2, r0
 8001784:	693b      	ldr	r3, [r7, #16]
 8001786:	1ad3      	subs	r3, r2, r3
 8001788:	2b02      	cmp	r3, #2
 800178a:	d901      	bls.n	8001790 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800178c:	2303      	movs	r3, #3
 800178e:	e03f      	b.n	8001810 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001790:	4b22      	ldr	r3, [pc, #136]	; (800181c <HAL_RCC_OscConfig+0x4e8>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001798:	2b00      	cmp	r3, #0
 800179a:	d1f0      	bne.n	800177e <HAL_RCC_OscConfig+0x44a>
 800179c:	e037      	b.n	800180e <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	699b      	ldr	r3, [r3, #24]
 80017a2:	2b01      	cmp	r3, #1
 80017a4:	d101      	bne.n	80017aa <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80017a6:	2301      	movs	r3, #1
 80017a8:	e032      	b.n	8001810 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80017aa:	4b1c      	ldr	r3, [pc, #112]	; (800181c <HAL_RCC_OscConfig+0x4e8>)
 80017ac:	685b      	ldr	r3, [r3, #4]
 80017ae:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	699b      	ldr	r3, [r3, #24]
 80017b4:	2b01      	cmp	r3, #1
 80017b6:	d028      	beq.n	800180a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80017c2:	429a      	cmp	r2, r3
 80017c4:	d121      	bne.n	800180a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80017d0:	429a      	cmp	r2, r3
 80017d2:	d11a      	bne.n	800180a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80017d4:	68fa      	ldr	r2, [r7, #12]
 80017d6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80017da:	4013      	ands	r3, r2
 80017dc:	687a      	ldr	r2, [r7, #4]
 80017de:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80017e0:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80017e2:	4293      	cmp	r3, r2
 80017e4:	d111      	bne.n	800180a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017f0:	085b      	lsrs	r3, r3, #1
 80017f2:	3b01      	subs	r3, #1
 80017f4:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80017f6:	429a      	cmp	r2, r3
 80017f8:	d107      	bne.n	800180a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001804:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001806:	429a      	cmp	r2, r3
 8001808:	d001      	beq.n	800180e <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800180a:	2301      	movs	r3, #1
 800180c:	e000      	b.n	8001810 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 800180e:	2300      	movs	r3, #0
}
 8001810:	4618      	mov	r0, r3
 8001812:	3718      	adds	r7, #24
 8001814:	46bd      	mov	sp, r7
 8001816:	bd80      	pop	{r7, pc}
 8001818:	40007000 	.word	0x40007000
 800181c:	40023800 	.word	0x40023800
 8001820:	42470060 	.word	0x42470060

08001824 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b084      	sub	sp, #16
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
 800182c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	2b00      	cmp	r3, #0
 8001832:	d101      	bne.n	8001838 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001834:	2301      	movs	r3, #1
 8001836:	e0cc      	b.n	80019d2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001838:	4b68      	ldr	r3, [pc, #416]	; (80019dc <HAL_RCC_ClockConfig+0x1b8>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	f003 0307 	and.w	r3, r3, #7
 8001840:	683a      	ldr	r2, [r7, #0]
 8001842:	429a      	cmp	r2, r3
 8001844:	d90c      	bls.n	8001860 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001846:	4b65      	ldr	r3, [pc, #404]	; (80019dc <HAL_RCC_ClockConfig+0x1b8>)
 8001848:	683a      	ldr	r2, [r7, #0]
 800184a:	b2d2      	uxtb	r2, r2
 800184c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800184e:	4b63      	ldr	r3, [pc, #396]	; (80019dc <HAL_RCC_ClockConfig+0x1b8>)
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	f003 0307 	and.w	r3, r3, #7
 8001856:	683a      	ldr	r2, [r7, #0]
 8001858:	429a      	cmp	r2, r3
 800185a:	d001      	beq.n	8001860 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800185c:	2301      	movs	r3, #1
 800185e:	e0b8      	b.n	80019d2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	f003 0302 	and.w	r3, r3, #2
 8001868:	2b00      	cmp	r3, #0
 800186a:	d020      	beq.n	80018ae <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	f003 0304 	and.w	r3, r3, #4
 8001874:	2b00      	cmp	r3, #0
 8001876:	d005      	beq.n	8001884 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001878:	4b59      	ldr	r3, [pc, #356]	; (80019e0 <HAL_RCC_ClockConfig+0x1bc>)
 800187a:	689b      	ldr	r3, [r3, #8]
 800187c:	4a58      	ldr	r2, [pc, #352]	; (80019e0 <HAL_RCC_ClockConfig+0x1bc>)
 800187e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001882:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	f003 0308 	and.w	r3, r3, #8
 800188c:	2b00      	cmp	r3, #0
 800188e:	d005      	beq.n	800189c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001890:	4b53      	ldr	r3, [pc, #332]	; (80019e0 <HAL_RCC_ClockConfig+0x1bc>)
 8001892:	689b      	ldr	r3, [r3, #8]
 8001894:	4a52      	ldr	r2, [pc, #328]	; (80019e0 <HAL_RCC_ClockConfig+0x1bc>)
 8001896:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800189a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800189c:	4b50      	ldr	r3, [pc, #320]	; (80019e0 <HAL_RCC_ClockConfig+0x1bc>)
 800189e:	689b      	ldr	r3, [r3, #8]
 80018a0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	689b      	ldr	r3, [r3, #8]
 80018a8:	494d      	ldr	r1, [pc, #308]	; (80019e0 <HAL_RCC_ClockConfig+0x1bc>)
 80018aa:	4313      	orrs	r3, r2
 80018ac:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	f003 0301 	and.w	r3, r3, #1
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d044      	beq.n	8001944 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	685b      	ldr	r3, [r3, #4]
 80018be:	2b01      	cmp	r3, #1
 80018c0:	d107      	bne.n	80018d2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018c2:	4b47      	ldr	r3, [pc, #284]	; (80019e0 <HAL_RCC_ClockConfig+0x1bc>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d119      	bne.n	8001902 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018ce:	2301      	movs	r3, #1
 80018d0:	e07f      	b.n	80019d2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	685b      	ldr	r3, [r3, #4]
 80018d6:	2b02      	cmp	r3, #2
 80018d8:	d003      	beq.n	80018e2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80018de:	2b03      	cmp	r3, #3
 80018e0:	d107      	bne.n	80018f2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80018e2:	4b3f      	ldr	r3, [pc, #252]	; (80019e0 <HAL_RCC_ClockConfig+0x1bc>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d109      	bne.n	8001902 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018ee:	2301      	movs	r3, #1
 80018f0:	e06f      	b.n	80019d2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018f2:	4b3b      	ldr	r3, [pc, #236]	; (80019e0 <HAL_RCC_ClockConfig+0x1bc>)
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	f003 0302 	and.w	r3, r3, #2
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d101      	bne.n	8001902 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018fe:	2301      	movs	r3, #1
 8001900:	e067      	b.n	80019d2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001902:	4b37      	ldr	r3, [pc, #220]	; (80019e0 <HAL_RCC_ClockConfig+0x1bc>)
 8001904:	689b      	ldr	r3, [r3, #8]
 8001906:	f023 0203 	bic.w	r2, r3, #3
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	685b      	ldr	r3, [r3, #4]
 800190e:	4934      	ldr	r1, [pc, #208]	; (80019e0 <HAL_RCC_ClockConfig+0x1bc>)
 8001910:	4313      	orrs	r3, r2
 8001912:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001914:	f7ff fa42 	bl	8000d9c <HAL_GetTick>
 8001918:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800191a:	e00a      	b.n	8001932 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800191c:	f7ff fa3e 	bl	8000d9c <HAL_GetTick>
 8001920:	4602      	mov	r2, r0
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	1ad3      	subs	r3, r2, r3
 8001926:	f241 3288 	movw	r2, #5000	; 0x1388
 800192a:	4293      	cmp	r3, r2
 800192c:	d901      	bls.n	8001932 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800192e:	2303      	movs	r3, #3
 8001930:	e04f      	b.n	80019d2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001932:	4b2b      	ldr	r3, [pc, #172]	; (80019e0 <HAL_RCC_ClockConfig+0x1bc>)
 8001934:	689b      	ldr	r3, [r3, #8]
 8001936:	f003 020c 	and.w	r2, r3, #12
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	685b      	ldr	r3, [r3, #4]
 800193e:	009b      	lsls	r3, r3, #2
 8001940:	429a      	cmp	r2, r3
 8001942:	d1eb      	bne.n	800191c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001944:	4b25      	ldr	r3, [pc, #148]	; (80019dc <HAL_RCC_ClockConfig+0x1b8>)
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	f003 0307 	and.w	r3, r3, #7
 800194c:	683a      	ldr	r2, [r7, #0]
 800194e:	429a      	cmp	r2, r3
 8001950:	d20c      	bcs.n	800196c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001952:	4b22      	ldr	r3, [pc, #136]	; (80019dc <HAL_RCC_ClockConfig+0x1b8>)
 8001954:	683a      	ldr	r2, [r7, #0]
 8001956:	b2d2      	uxtb	r2, r2
 8001958:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800195a:	4b20      	ldr	r3, [pc, #128]	; (80019dc <HAL_RCC_ClockConfig+0x1b8>)
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	f003 0307 	and.w	r3, r3, #7
 8001962:	683a      	ldr	r2, [r7, #0]
 8001964:	429a      	cmp	r2, r3
 8001966:	d001      	beq.n	800196c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001968:	2301      	movs	r3, #1
 800196a:	e032      	b.n	80019d2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	f003 0304 	and.w	r3, r3, #4
 8001974:	2b00      	cmp	r3, #0
 8001976:	d008      	beq.n	800198a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001978:	4b19      	ldr	r3, [pc, #100]	; (80019e0 <HAL_RCC_ClockConfig+0x1bc>)
 800197a:	689b      	ldr	r3, [r3, #8]
 800197c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	68db      	ldr	r3, [r3, #12]
 8001984:	4916      	ldr	r1, [pc, #88]	; (80019e0 <HAL_RCC_ClockConfig+0x1bc>)
 8001986:	4313      	orrs	r3, r2
 8001988:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	f003 0308 	and.w	r3, r3, #8
 8001992:	2b00      	cmp	r3, #0
 8001994:	d009      	beq.n	80019aa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001996:	4b12      	ldr	r3, [pc, #72]	; (80019e0 <HAL_RCC_ClockConfig+0x1bc>)
 8001998:	689b      	ldr	r3, [r3, #8]
 800199a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	691b      	ldr	r3, [r3, #16]
 80019a2:	00db      	lsls	r3, r3, #3
 80019a4:	490e      	ldr	r1, [pc, #56]	; (80019e0 <HAL_RCC_ClockConfig+0x1bc>)
 80019a6:	4313      	orrs	r3, r2
 80019a8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80019aa:	f000 f821 	bl	80019f0 <HAL_RCC_GetSysClockFreq>
 80019ae:	4602      	mov	r2, r0
 80019b0:	4b0b      	ldr	r3, [pc, #44]	; (80019e0 <HAL_RCC_ClockConfig+0x1bc>)
 80019b2:	689b      	ldr	r3, [r3, #8]
 80019b4:	091b      	lsrs	r3, r3, #4
 80019b6:	f003 030f 	and.w	r3, r3, #15
 80019ba:	490a      	ldr	r1, [pc, #40]	; (80019e4 <HAL_RCC_ClockConfig+0x1c0>)
 80019bc:	5ccb      	ldrb	r3, [r1, r3]
 80019be:	fa22 f303 	lsr.w	r3, r2, r3
 80019c2:	4a09      	ldr	r2, [pc, #36]	; (80019e8 <HAL_RCC_ClockConfig+0x1c4>)
 80019c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80019c6:	4b09      	ldr	r3, [pc, #36]	; (80019ec <HAL_RCC_ClockConfig+0x1c8>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	4618      	mov	r0, r3
 80019cc:	f7ff f9a2 	bl	8000d14 <HAL_InitTick>

  return HAL_OK;
 80019d0:	2300      	movs	r3, #0
}
 80019d2:	4618      	mov	r0, r3
 80019d4:	3710      	adds	r7, #16
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bd80      	pop	{r7, pc}
 80019da:	bf00      	nop
 80019dc:	40023c00 	.word	0x40023c00
 80019e0:	40023800 	.word	0x40023800
 80019e4:	080041bc 	.word	0x080041bc
 80019e8:	20000000 	.word	0x20000000
 80019ec:	20000004 	.word	0x20000004

080019f0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80019f0:	b5b0      	push	{r4, r5, r7, lr}
 80019f2:	b084      	sub	sp, #16
 80019f4:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80019f6:	2100      	movs	r1, #0
 80019f8:	6079      	str	r1, [r7, #4]
 80019fa:	2100      	movs	r1, #0
 80019fc:	60f9      	str	r1, [r7, #12]
 80019fe:	2100      	movs	r1, #0
 8001a00:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8001a02:	2100      	movs	r1, #0
 8001a04:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001a06:	4952      	ldr	r1, [pc, #328]	; (8001b50 <HAL_RCC_GetSysClockFreq+0x160>)
 8001a08:	6889      	ldr	r1, [r1, #8]
 8001a0a:	f001 010c 	and.w	r1, r1, #12
 8001a0e:	2908      	cmp	r1, #8
 8001a10:	d00d      	beq.n	8001a2e <HAL_RCC_GetSysClockFreq+0x3e>
 8001a12:	2908      	cmp	r1, #8
 8001a14:	f200 8094 	bhi.w	8001b40 <HAL_RCC_GetSysClockFreq+0x150>
 8001a18:	2900      	cmp	r1, #0
 8001a1a:	d002      	beq.n	8001a22 <HAL_RCC_GetSysClockFreq+0x32>
 8001a1c:	2904      	cmp	r1, #4
 8001a1e:	d003      	beq.n	8001a28 <HAL_RCC_GetSysClockFreq+0x38>
 8001a20:	e08e      	b.n	8001b40 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001a22:	4b4c      	ldr	r3, [pc, #304]	; (8001b54 <HAL_RCC_GetSysClockFreq+0x164>)
 8001a24:	60bb      	str	r3, [r7, #8]
       break;
 8001a26:	e08e      	b.n	8001b46 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001a28:	4b4b      	ldr	r3, [pc, #300]	; (8001b58 <HAL_RCC_GetSysClockFreq+0x168>)
 8001a2a:	60bb      	str	r3, [r7, #8]
      break;
 8001a2c:	e08b      	b.n	8001b46 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001a2e:	4948      	ldr	r1, [pc, #288]	; (8001b50 <HAL_RCC_GetSysClockFreq+0x160>)
 8001a30:	6849      	ldr	r1, [r1, #4]
 8001a32:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8001a36:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001a38:	4945      	ldr	r1, [pc, #276]	; (8001b50 <HAL_RCC_GetSysClockFreq+0x160>)
 8001a3a:	6849      	ldr	r1, [r1, #4]
 8001a3c:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8001a40:	2900      	cmp	r1, #0
 8001a42:	d024      	beq.n	8001a8e <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a44:	4942      	ldr	r1, [pc, #264]	; (8001b50 <HAL_RCC_GetSysClockFreq+0x160>)
 8001a46:	6849      	ldr	r1, [r1, #4]
 8001a48:	0989      	lsrs	r1, r1, #6
 8001a4a:	4608      	mov	r0, r1
 8001a4c:	f04f 0100 	mov.w	r1, #0
 8001a50:	f240 14ff 	movw	r4, #511	; 0x1ff
 8001a54:	f04f 0500 	mov.w	r5, #0
 8001a58:	ea00 0204 	and.w	r2, r0, r4
 8001a5c:	ea01 0305 	and.w	r3, r1, r5
 8001a60:	493d      	ldr	r1, [pc, #244]	; (8001b58 <HAL_RCC_GetSysClockFreq+0x168>)
 8001a62:	fb01 f003 	mul.w	r0, r1, r3
 8001a66:	2100      	movs	r1, #0
 8001a68:	fb01 f102 	mul.w	r1, r1, r2
 8001a6c:	1844      	adds	r4, r0, r1
 8001a6e:	493a      	ldr	r1, [pc, #232]	; (8001b58 <HAL_RCC_GetSysClockFreq+0x168>)
 8001a70:	fba2 0101 	umull	r0, r1, r2, r1
 8001a74:	1863      	adds	r3, r4, r1
 8001a76:	4619      	mov	r1, r3
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	461a      	mov	r2, r3
 8001a7c:	f04f 0300 	mov.w	r3, #0
 8001a80:	f7fe fbfe 	bl	8000280 <__aeabi_uldivmod>
 8001a84:	4602      	mov	r2, r0
 8001a86:	460b      	mov	r3, r1
 8001a88:	4613      	mov	r3, r2
 8001a8a:	60fb      	str	r3, [r7, #12]
 8001a8c:	e04a      	b.n	8001b24 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a8e:	4b30      	ldr	r3, [pc, #192]	; (8001b50 <HAL_RCC_GetSysClockFreq+0x160>)
 8001a90:	685b      	ldr	r3, [r3, #4]
 8001a92:	099b      	lsrs	r3, r3, #6
 8001a94:	461a      	mov	r2, r3
 8001a96:	f04f 0300 	mov.w	r3, #0
 8001a9a:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001a9e:	f04f 0100 	mov.w	r1, #0
 8001aa2:	ea02 0400 	and.w	r4, r2, r0
 8001aa6:	ea03 0501 	and.w	r5, r3, r1
 8001aaa:	4620      	mov	r0, r4
 8001aac:	4629      	mov	r1, r5
 8001aae:	f04f 0200 	mov.w	r2, #0
 8001ab2:	f04f 0300 	mov.w	r3, #0
 8001ab6:	014b      	lsls	r3, r1, #5
 8001ab8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001abc:	0142      	lsls	r2, r0, #5
 8001abe:	4610      	mov	r0, r2
 8001ac0:	4619      	mov	r1, r3
 8001ac2:	1b00      	subs	r0, r0, r4
 8001ac4:	eb61 0105 	sbc.w	r1, r1, r5
 8001ac8:	f04f 0200 	mov.w	r2, #0
 8001acc:	f04f 0300 	mov.w	r3, #0
 8001ad0:	018b      	lsls	r3, r1, #6
 8001ad2:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001ad6:	0182      	lsls	r2, r0, #6
 8001ad8:	1a12      	subs	r2, r2, r0
 8001ada:	eb63 0301 	sbc.w	r3, r3, r1
 8001ade:	f04f 0000 	mov.w	r0, #0
 8001ae2:	f04f 0100 	mov.w	r1, #0
 8001ae6:	00d9      	lsls	r1, r3, #3
 8001ae8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001aec:	00d0      	lsls	r0, r2, #3
 8001aee:	4602      	mov	r2, r0
 8001af0:	460b      	mov	r3, r1
 8001af2:	1912      	adds	r2, r2, r4
 8001af4:	eb45 0303 	adc.w	r3, r5, r3
 8001af8:	f04f 0000 	mov.w	r0, #0
 8001afc:	f04f 0100 	mov.w	r1, #0
 8001b00:	0299      	lsls	r1, r3, #10
 8001b02:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8001b06:	0290      	lsls	r0, r2, #10
 8001b08:	4602      	mov	r2, r0
 8001b0a:	460b      	mov	r3, r1
 8001b0c:	4610      	mov	r0, r2
 8001b0e:	4619      	mov	r1, r3
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	461a      	mov	r2, r3
 8001b14:	f04f 0300 	mov.w	r3, #0
 8001b18:	f7fe fbb2 	bl	8000280 <__aeabi_uldivmod>
 8001b1c:	4602      	mov	r2, r0
 8001b1e:	460b      	mov	r3, r1
 8001b20:	4613      	mov	r3, r2
 8001b22:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001b24:	4b0a      	ldr	r3, [pc, #40]	; (8001b50 <HAL_RCC_GetSysClockFreq+0x160>)
 8001b26:	685b      	ldr	r3, [r3, #4]
 8001b28:	0c1b      	lsrs	r3, r3, #16
 8001b2a:	f003 0303 	and.w	r3, r3, #3
 8001b2e:	3301      	adds	r3, #1
 8001b30:	005b      	lsls	r3, r3, #1
 8001b32:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8001b34:	68fa      	ldr	r2, [r7, #12]
 8001b36:	683b      	ldr	r3, [r7, #0]
 8001b38:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b3c:	60bb      	str	r3, [r7, #8]
      break;
 8001b3e:	e002      	b.n	8001b46 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001b40:	4b04      	ldr	r3, [pc, #16]	; (8001b54 <HAL_RCC_GetSysClockFreq+0x164>)
 8001b42:	60bb      	str	r3, [r7, #8]
      break;
 8001b44:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001b46:	68bb      	ldr	r3, [r7, #8]
}
 8001b48:	4618      	mov	r0, r3
 8001b4a:	3710      	adds	r7, #16
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	bdb0      	pop	{r4, r5, r7, pc}
 8001b50:	40023800 	.word	0x40023800
 8001b54:	00f42400 	.word	0x00f42400
 8001b58:	017d7840 	.word	0x017d7840

08001b5c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001b60:	4b03      	ldr	r3, [pc, #12]	; (8001b70 <HAL_RCC_GetHCLKFreq+0x14>)
 8001b62:	681b      	ldr	r3, [r3, #0]
}
 8001b64:	4618      	mov	r0, r3
 8001b66:	46bd      	mov	sp, r7
 8001b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6c:	4770      	bx	lr
 8001b6e:	bf00      	nop
 8001b70:	20000000 	.word	0x20000000

08001b74 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001b78:	f7ff fff0 	bl	8001b5c <HAL_RCC_GetHCLKFreq>
 8001b7c:	4602      	mov	r2, r0
 8001b7e:	4b05      	ldr	r3, [pc, #20]	; (8001b94 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001b80:	689b      	ldr	r3, [r3, #8]
 8001b82:	0a9b      	lsrs	r3, r3, #10
 8001b84:	f003 0307 	and.w	r3, r3, #7
 8001b88:	4903      	ldr	r1, [pc, #12]	; (8001b98 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001b8a:	5ccb      	ldrb	r3, [r1, r3]
 8001b8c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b90:	4618      	mov	r0, r3
 8001b92:	bd80      	pop	{r7, pc}
 8001b94:	40023800 	.word	0x40023800
 8001b98:	080041cc 	.word	0x080041cc

08001b9c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001ba0:	f7ff ffdc 	bl	8001b5c <HAL_RCC_GetHCLKFreq>
 8001ba4:	4602      	mov	r2, r0
 8001ba6:	4b05      	ldr	r3, [pc, #20]	; (8001bbc <HAL_RCC_GetPCLK2Freq+0x20>)
 8001ba8:	689b      	ldr	r3, [r3, #8]
 8001baa:	0b5b      	lsrs	r3, r3, #13
 8001bac:	f003 0307 	and.w	r3, r3, #7
 8001bb0:	4903      	ldr	r1, [pc, #12]	; (8001bc0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001bb2:	5ccb      	ldrb	r3, [r1, r3]
 8001bb4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001bb8:	4618      	mov	r0, r3
 8001bba:	bd80      	pop	{r7, pc}
 8001bbc:	40023800 	.word	0x40023800
 8001bc0:	080041cc 	.word	0x080041cc

08001bc4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b082      	sub	sp, #8
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d101      	bne.n	8001bd6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001bd2:	2301      	movs	r3, #1
 8001bd4:	e07b      	b.n	8001cce <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d108      	bne.n	8001bf0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	685b      	ldr	r3, [r3, #4]
 8001be2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001be6:	d009      	beq.n	8001bfc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	2200      	movs	r2, #0
 8001bec:	61da      	str	r2, [r3, #28]
 8001bee:	e005      	b.n	8001bfc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	2200      	movs	r2, #0
 8001c00:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001c08:	b2db      	uxtb	r3, r3
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d106      	bne.n	8001c1c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	2200      	movs	r2, #0
 8001c12:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001c16:	6878      	ldr	r0, [r7, #4]
 8001c18:	f7fe fed8 	bl	80009cc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	2202      	movs	r2, #2
 8001c20:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	681a      	ldr	r2, [r3, #0]
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001c32:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	685b      	ldr	r3, [r3, #4]
 8001c38:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	689b      	ldr	r3, [r3, #8]
 8001c40:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8001c44:	431a      	orrs	r2, r3
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	68db      	ldr	r3, [r3, #12]
 8001c4a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001c4e:	431a      	orrs	r2, r3
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	691b      	ldr	r3, [r3, #16]
 8001c54:	f003 0302 	and.w	r3, r3, #2
 8001c58:	431a      	orrs	r2, r3
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	695b      	ldr	r3, [r3, #20]
 8001c5e:	f003 0301 	and.w	r3, r3, #1
 8001c62:	431a      	orrs	r2, r3
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	699b      	ldr	r3, [r3, #24]
 8001c68:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001c6c:	431a      	orrs	r2, r3
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	69db      	ldr	r3, [r3, #28]
 8001c72:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001c76:	431a      	orrs	r2, r3
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	6a1b      	ldr	r3, [r3, #32]
 8001c7c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c80:	ea42 0103 	orr.w	r1, r2, r3
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c88:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	430a      	orrs	r2, r1
 8001c92:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	699b      	ldr	r3, [r3, #24]
 8001c98:	0c1b      	lsrs	r3, r3, #16
 8001c9a:	f003 0104 	and.w	r1, r3, #4
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ca2:	f003 0210 	and.w	r2, r3, #16
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	430a      	orrs	r2, r1
 8001cac:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	69da      	ldr	r2, [r3, #28]
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001cbc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	2201      	movs	r2, #1
 8001cc8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8001ccc:	2300      	movs	r3, #0
}
 8001cce:	4618      	mov	r0, r3
 8001cd0:	3708      	adds	r7, #8
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bd80      	pop	{r7, pc}

08001cd6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001cd6:	b580      	push	{r7, lr}
 8001cd8:	b088      	sub	sp, #32
 8001cda:	af00      	add	r7, sp, #0
 8001cdc:	60f8      	str	r0, [r7, #12]
 8001cde:	60b9      	str	r1, [r7, #8]
 8001ce0:	603b      	str	r3, [r7, #0]
 8001ce2:	4613      	mov	r3, r2
 8001ce4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001cf0:	2b01      	cmp	r3, #1
 8001cf2:	d101      	bne.n	8001cf8 <HAL_SPI_Transmit+0x22>
 8001cf4:	2302      	movs	r3, #2
 8001cf6:	e126      	b.n	8001f46 <HAL_SPI_Transmit+0x270>
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	2201      	movs	r2, #1
 8001cfc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001d00:	f7ff f84c 	bl	8000d9c <HAL_GetTick>
 8001d04:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8001d06:	88fb      	ldrh	r3, [r7, #6]
 8001d08:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001d10:	b2db      	uxtb	r3, r3
 8001d12:	2b01      	cmp	r3, #1
 8001d14:	d002      	beq.n	8001d1c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8001d16:	2302      	movs	r3, #2
 8001d18:	77fb      	strb	r3, [r7, #31]
    goto error;
 8001d1a:	e10b      	b.n	8001f34 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8001d1c:	68bb      	ldr	r3, [r7, #8]
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d002      	beq.n	8001d28 <HAL_SPI_Transmit+0x52>
 8001d22:	88fb      	ldrh	r3, [r7, #6]
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d102      	bne.n	8001d2e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8001d28:	2301      	movs	r3, #1
 8001d2a:	77fb      	strb	r3, [r7, #31]
    goto error;
 8001d2c:	e102      	b.n	8001f34 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	2203      	movs	r2, #3
 8001d32:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	2200      	movs	r2, #0
 8001d3a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	68ba      	ldr	r2, [r7, #8]
 8001d40:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	88fa      	ldrh	r2, [r7, #6]
 8001d46:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	88fa      	ldrh	r2, [r7, #6]
 8001d4c:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	2200      	movs	r2, #0
 8001d52:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	2200      	movs	r2, #0
 8001d58:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	2200      	movs	r2, #0
 8001d64:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	2200      	movs	r2, #0
 8001d6a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	689b      	ldr	r3, [r3, #8]
 8001d70:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001d74:	d10f      	bne.n	8001d96 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	681a      	ldr	r2, [r3, #0]
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001d84:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	681a      	ldr	r2, [r3, #0]
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001d94:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001da0:	2b40      	cmp	r3, #64	; 0x40
 8001da2:	d007      	beq.n	8001db4 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	681a      	ldr	r2, [r3, #0]
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001db2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	68db      	ldr	r3, [r3, #12]
 8001db8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001dbc:	d14b      	bne.n	8001e56 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	685b      	ldr	r3, [r3, #4]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d002      	beq.n	8001dcc <HAL_SPI_Transmit+0xf6>
 8001dc6:	8afb      	ldrh	r3, [r7, #22]
 8001dc8:	2b01      	cmp	r3, #1
 8001dca:	d13e      	bne.n	8001e4a <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dd0:	881a      	ldrh	r2, [r3, #0]
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ddc:	1c9a      	adds	r2, r3, #2
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001de6:	b29b      	uxth	r3, r3
 8001de8:	3b01      	subs	r3, #1
 8001dea:	b29a      	uxth	r2, r3
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8001df0:	e02b      	b.n	8001e4a <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	689b      	ldr	r3, [r3, #8]
 8001df8:	f003 0302 	and.w	r3, r3, #2
 8001dfc:	2b02      	cmp	r3, #2
 8001dfe:	d112      	bne.n	8001e26 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e04:	881a      	ldrh	r2, [r3, #0]
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e10:	1c9a      	adds	r2, r3, #2
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001e1a:	b29b      	uxth	r3, r3
 8001e1c:	3b01      	subs	r3, #1
 8001e1e:	b29a      	uxth	r2, r3
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	86da      	strh	r2, [r3, #54]	; 0x36
 8001e24:	e011      	b.n	8001e4a <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001e26:	f7fe ffb9 	bl	8000d9c <HAL_GetTick>
 8001e2a:	4602      	mov	r2, r0
 8001e2c:	69bb      	ldr	r3, [r7, #24]
 8001e2e:	1ad3      	subs	r3, r2, r3
 8001e30:	683a      	ldr	r2, [r7, #0]
 8001e32:	429a      	cmp	r2, r3
 8001e34:	d803      	bhi.n	8001e3e <HAL_SPI_Transmit+0x168>
 8001e36:	683b      	ldr	r3, [r7, #0]
 8001e38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e3c:	d102      	bne.n	8001e44 <HAL_SPI_Transmit+0x16e>
 8001e3e:	683b      	ldr	r3, [r7, #0]
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d102      	bne.n	8001e4a <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8001e44:	2303      	movs	r3, #3
 8001e46:	77fb      	strb	r3, [r7, #31]
          goto error;
 8001e48:	e074      	b.n	8001f34 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001e4e:	b29b      	uxth	r3, r3
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d1ce      	bne.n	8001df2 <HAL_SPI_Transmit+0x11c>
 8001e54:	e04c      	b.n	8001ef0 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	685b      	ldr	r3, [r3, #4]
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d002      	beq.n	8001e64 <HAL_SPI_Transmit+0x18e>
 8001e5e:	8afb      	ldrh	r3, [r7, #22]
 8001e60:	2b01      	cmp	r3, #1
 8001e62:	d140      	bne.n	8001ee6 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	330c      	adds	r3, #12
 8001e6e:	7812      	ldrb	r2, [r2, #0]
 8001e70:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e76:	1c5a      	adds	r2, r3, #1
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001e80:	b29b      	uxth	r3, r3
 8001e82:	3b01      	subs	r3, #1
 8001e84:	b29a      	uxth	r2, r3
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8001e8a:	e02c      	b.n	8001ee6 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	689b      	ldr	r3, [r3, #8]
 8001e92:	f003 0302 	and.w	r3, r3, #2
 8001e96:	2b02      	cmp	r3, #2
 8001e98:	d113      	bne.n	8001ec2 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	330c      	adds	r3, #12
 8001ea4:	7812      	ldrb	r2, [r2, #0]
 8001ea6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eac:	1c5a      	adds	r2, r3, #1
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001eb6:	b29b      	uxth	r3, r3
 8001eb8:	3b01      	subs	r3, #1
 8001eba:	b29a      	uxth	r2, r3
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	86da      	strh	r2, [r3, #54]	; 0x36
 8001ec0:	e011      	b.n	8001ee6 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001ec2:	f7fe ff6b 	bl	8000d9c <HAL_GetTick>
 8001ec6:	4602      	mov	r2, r0
 8001ec8:	69bb      	ldr	r3, [r7, #24]
 8001eca:	1ad3      	subs	r3, r2, r3
 8001ecc:	683a      	ldr	r2, [r7, #0]
 8001ece:	429a      	cmp	r2, r3
 8001ed0:	d803      	bhi.n	8001eda <HAL_SPI_Transmit+0x204>
 8001ed2:	683b      	ldr	r3, [r7, #0]
 8001ed4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ed8:	d102      	bne.n	8001ee0 <HAL_SPI_Transmit+0x20a>
 8001eda:	683b      	ldr	r3, [r7, #0]
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d102      	bne.n	8001ee6 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8001ee0:	2303      	movs	r3, #3
 8001ee2:	77fb      	strb	r3, [r7, #31]
          goto error;
 8001ee4:	e026      	b.n	8001f34 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001eea:	b29b      	uxth	r3, r3
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d1cd      	bne.n	8001e8c <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001ef0:	69ba      	ldr	r2, [r7, #24]
 8001ef2:	6839      	ldr	r1, [r7, #0]
 8001ef4:	68f8      	ldr	r0, [r7, #12]
 8001ef6:	f000 fbd9 	bl	80026ac <SPI_EndRxTxTransaction>
 8001efa:	4603      	mov	r3, r0
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d002      	beq.n	8001f06 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	2220      	movs	r2, #32
 8001f04:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	689b      	ldr	r3, [r3, #8]
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d10a      	bne.n	8001f24 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001f0e:	2300      	movs	r3, #0
 8001f10:	613b      	str	r3, [r7, #16]
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	68db      	ldr	r3, [r3, #12]
 8001f18:	613b      	str	r3, [r7, #16]
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	689b      	ldr	r3, [r3, #8]
 8001f20:	613b      	str	r3, [r7, #16]
 8001f22:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d002      	beq.n	8001f32 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8001f2c:	2301      	movs	r3, #1
 8001f2e:	77fb      	strb	r3, [r7, #31]
 8001f30:	e000      	b.n	8001f34 <HAL_SPI_Transmit+0x25e>
  }

error:
 8001f32:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	2201      	movs	r2, #1
 8001f38:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	2200      	movs	r2, #0
 8001f40:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8001f44:	7ffb      	ldrb	r3, [r7, #31]
}
 8001f46:	4618      	mov	r0, r3
 8001f48:	3720      	adds	r7, #32
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	bd80      	pop	{r7, pc}

08001f4e <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001f4e:	b580      	push	{r7, lr}
 8001f50:	b088      	sub	sp, #32
 8001f52:	af02      	add	r7, sp, #8
 8001f54:	60f8      	str	r0, [r7, #12]
 8001f56:	60b9      	str	r1, [r7, #8]
 8001f58:	603b      	str	r3, [r7, #0]
 8001f5a:	4613      	mov	r3, r2
 8001f5c:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8001f5e:	2300      	movs	r3, #0
 8001f60:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	685b      	ldr	r3, [r3, #4]
 8001f66:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001f6a:	d112      	bne.n	8001f92 <HAL_SPI_Receive+0x44>
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	689b      	ldr	r3, [r3, #8]
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d10e      	bne.n	8001f92 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	2204      	movs	r2, #4
 8001f78:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8001f7c:	88fa      	ldrh	r2, [r7, #6]
 8001f7e:	683b      	ldr	r3, [r7, #0]
 8001f80:	9300      	str	r3, [sp, #0]
 8001f82:	4613      	mov	r3, r2
 8001f84:	68ba      	ldr	r2, [r7, #8]
 8001f86:	68b9      	ldr	r1, [r7, #8]
 8001f88:	68f8      	ldr	r0, [r7, #12]
 8001f8a:	f000 f8f1 	bl	8002170 <HAL_SPI_TransmitReceive>
 8001f8e:	4603      	mov	r3, r0
 8001f90:	e0ea      	b.n	8002168 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001f98:	2b01      	cmp	r3, #1
 8001f9a:	d101      	bne.n	8001fa0 <HAL_SPI_Receive+0x52>
 8001f9c:	2302      	movs	r3, #2
 8001f9e:	e0e3      	b.n	8002168 <HAL_SPI_Receive+0x21a>
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	2201      	movs	r2, #1
 8001fa4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001fa8:	f7fe fef8 	bl	8000d9c <HAL_GetTick>
 8001fac:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001fb4:	b2db      	uxtb	r3, r3
 8001fb6:	2b01      	cmp	r3, #1
 8001fb8:	d002      	beq.n	8001fc0 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8001fba:	2302      	movs	r3, #2
 8001fbc:	75fb      	strb	r3, [r7, #23]
    goto error;
 8001fbe:	e0ca      	b.n	8002156 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8001fc0:	68bb      	ldr	r3, [r7, #8]
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d002      	beq.n	8001fcc <HAL_SPI_Receive+0x7e>
 8001fc6:	88fb      	ldrh	r3, [r7, #6]
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d102      	bne.n	8001fd2 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8001fcc:	2301      	movs	r3, #1
 8001fce:	75fb      	strb	r3, [r7, #23]
    goto error;
 8001fd0:	e0c1      	b.n	8002156 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	2204      	movs	r2, #4
 8001fd6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	2200      	movs	r2, #0
 8001fde:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	68ba      	ldr	r2, [r7, #8]
 8001fe4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	88fa      	ldrh	r2, [r7, #6]
 8001fea:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	88fa      	ldrh	r2, [r7, #6]
 8001ff0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	2200      	movs	r2, #0
 8002002:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	2200      	movs	r2, #0
 8002008:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	2200      	movs	r2, #0
 800200e:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	689b      	ldr	r3, [r3, #8]
 8002014:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002018:	d10f      	bne.n	800203a <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	681a      	ldr	r2, [r3, #0]
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002028:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	681a      	ldr	r2, [r3, #0]
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002038:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002044:	2b40      	cmp	r3, #64	; 0x40
 8002046:	d007      	beq.n	8002058 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	681a      	ldr	r2, [r3, #0]
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002056:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	68db      	ldr	r3, [r3, #12]
 800205c:	2b00      	cmp	r3, #0
 800205e:	d162      	bne.n	8002126 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8002060:	e02e      	b.n	80020c0 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	689b      	ldr	r3, [r3, #8]
 8002068:	f003 0301 	and.w	r3, r3, #1
 800206c:	2b01      	cmp	r3, #1
 800206e:	d115      	bne.n	800209c <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	f103 020c 	add.w	r2, r3, #12
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800207c:	7812      	ldrb	r2, [r2, #0]
 800207e:	b2d2      	uxtb	r2, r2
 8002080:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002086:	1c5a      	adds	r2, r3, #1
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002090:	b29b      	uxth	r3, r3
 8002092:	3b01      	subs	r3, #1
 8002094:	b29a      	uxth	r2, r3
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	87da      	strh	r2, [r3, #62]	; 0x3e
 800209a:	e011      	b.n	80020c0 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800209c:	f7fe fe7e 	bl	8000d9c <HAL_GetTick>
 80020a0:	4602      	mov	r2, r0
 80020a2:	693b      	ldr	r3, [r7, #16]
 80020a4:	1ad3      	subs	r3, r2, r3
 80020a6:	683a      	ldr	r2, [r7, #0]
 80020a8:	429a      	cmp	r2, r3
 80020aa:	d803      	bhi.n	80020b4 <HAL_SPI_Receive+0x166>
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020b2:	d102      	bne.n	80020ba <HAL_SPI_Receive+0x16c>
 80020b4:	683b      	ldr	r3, [r7, #0]
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d102      	bne.n	80020c0 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 80020ba:	2303      	movs	r3, #3
 80020bc:	75fb      	strb	r3, [r7, #23]
          goto error;
 80020be:	e04a      	b.n	8002156 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80020c4:	b29b      	uxth	r3, r3
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d1cb      	bne.n	8002062 <HAL_SPI_Receive+0x114>
 80020ca:	e031      	b.n	8002130 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	689b      	ldr	r3, [r3, #8]
 80020d2:	f003 0301 	and.w	r3, r3, #1
 80020d6:	2b01      	cmp	r3, #1
 80020d8:	d113      	bne.n	8002102 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	68da      	ldr	r2, [r3, #12]
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020e4:	b292      	uxth	r2, r2
 80020e6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020ec:	1c9a      	adds	r2, r3, #2
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80020f6:	b29b      	uxth	r3, r3
 80020f8:	3b01      	subs	r3, #1
 80020fa:	b29a      	uxth	r2, r3
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002100:	e011      	b.n	8002126 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002102:	f7fe fe4b 	bl	8000d9c <HAL_GetTick>
 8002106:	4602      	mov	r2, r0
 8002108:	693b      	ldr	r3, [r7, #16]
 800210a:	1ad3      	subs	r3, r2, r3
 800210c:	683a      	ldr	r2, [r7, #0]
 800210e:	429a      	cmp	r2, r3
 8002110:	d803      	bhi.n	800211a <HAL_SPI_Receive+0x1cc>
 8002112:	683b      	ldr	r3, [r7, #0]
 8002114:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002118:	d102      	bne.n	8002120 <HAL_SPI_Receive+0x1d2>
 800211a:	683b      	ldr	r3, [r7, #0]
 800211c:	2b00      	cmp	r3, #0
 800211e:	d102      	bne.n	8002126 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8002120:	2303      	movs	r3, #3
 8002122:	75fb      	strb	r3, [r7, #23]
          goto error;
 8002124:	e017      	b.n	8002156 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800212a:	b29b      	uxth	r3, r3
 800212c:	2b00      	cmp	r3, #0
 800212e:	d1cd      	bne.n	80020cc <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002130:	693a      	ldr	r2, [r7, #16]
 8002132:	6839      	ldr	r1, [r7, #0]
 8002134:	68f8      	ldr	r0, [r7, #12]
 8002136:	f000 fa53 	bl	80025e0 <SPI_EndRxTransaction>
 800213a:	4603      	mov	r3, r0
 800213c:	2b00      	cmp	r3, #0
 800213e:	d002      	beq.n	8002146 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	2220      	movs	r2, #32
 8002144:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800214a:	2b00      	cmp	r3, #0
 800214c:	d002      	beq.n	8002154 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 800214e:	2301      	movs	r3, #1
 8002150:	75fb      	strb	r3, [r7, #23]
 8002152:	e000      	b.n	8002156 <HAL_SPI_Receive+0x208>
  }

error :
 8002154:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	2201      	movs	r2, #1
 800215a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	2200      	movs	r2, #0
 8002162:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002166:	7dfb      	ldrb	r3, [r7, #23]
}
 8002168:	4618      	mov	r0, r3
 800216a:	3718      	adds	r7, #24
 800216c:	46bd      	mov	sp, r7
 800216e:	bd80      	pop	{r7, pc}

08002170 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b08c      	sub	sp, #48	; 0x30
 8002174:	af00      	add	r7, sp, #0
 8002176:	60f8      	str	r0, [r7, #12]
 8002178:	60b9      	str	r1, [r7, #8]
 800217a:	607a      	str	r2, [r7, #4]
 800217c:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800217e:	2301      	movs	r3, #1
 8002180:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002182:	2300      	movs	r3, #0
 8002184:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800218e:	2b01      	cmp	r3, #1
 8002190:	d101      	bne.n	8002196 <HAL_SPI_TransmitReceive+0x26>
 8002192:	2302      	movs	r3, #2
 8002194:	e18a      	b.n	80024ac <HAL_SPI_TransmitReceive+0x33c>
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	2201      	movs	r2, #1
 800219a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800219e:	f7fe fdfd 	bl	8000d9c <HAL_GetTick>
 80021a2:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80021aa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	685b      	ldr	r3, [r3, #4]
 80021b2:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80021b4:	887b      	ldrh	r3, [r7, #2]
 80021b6:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80021b8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80021bc:	2b01      	cmp	r3, #1
 80021be:	d00f      	beq.n	80021e0 <HAL_SPI_TransmitReceive+0x70>
 80021c0:	69fb      	ldr	r3, [r7, #28]
 80021c2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80021c6:	d107      	bne.n	80021d8 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	689b      	ldr	r3, [r3, #8]
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d103      	bne.n	80021d8 <HAL_SPI_TransmitReceive+0x68>
 80021d0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80021d4:	2b04      	cmp	r3, #4
 80021d6:	d003      	beq.n	80021e0 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80021d8:	2302      	movs	r3, #2
 80021da:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80021de:	e15b      	b.n	8002498 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80021e0:	68bb      	ldr	r3, [r7, #8]
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d005      	beq.n	80021f2 <HAL_SPI_TransmitReceive+0x82>
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d002      	beq.n	80021f2 <HAL_SPI_TransmitReceive+0x82>
 80021ec:	887b      	ldrh	r3, [r7, #2]
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d103      	bne.n	80021fa <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80021f2:	2301      	movs	r3, #1
 80021f4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80021f8:	e14e      	b.n	8002498 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002200:	b2db      	uxtb	r3, r3
 8002202:	2b04      	cmp	r3, #4
 8002204:	d003      	beq.n	800220e <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	2205      	movs	r2, #5
 800220a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	2200      	movs	r2, #0
 8002212:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	687a      	ldr	r2, [r7, #4]
 8002218:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	887a      	ldrh	r2, [r7, #2]
 800221e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	887a      	ldrh	r2, [r7, #2]
 8002224:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	68ba      	ldr	r2, [r7, #8]
 800222a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	887a      	ldrh	r2, [r7, #2]
 8002230:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	887a      	ldrh	r2, [r7, #2]
 8002236:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	2200      	movs	r2, #0
 800223c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	2200      	movs	r2, #0
 8002242:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800224e:	2b40      	cmp	r3, #64	; 0x40
 8002250:	d007      	beq.n	8002262 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	681a      	ldr	r2, [r3, #0]
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002260:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	68db      	ldr	r3, [r3, #12]
 8002266:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800226a:	d178      	bne.n	800235e <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	685b      	ldr	r3, [r3, #4]
 8002270:	2b00      	cmp	r3, #0
 8002272:	d002      	beq.n	800227a <HAL_SPI_TransmitReceive+0x10a>
 8002274:	8b7b      	ldrh	r3, [r7, #26]
 8002276:	2b01      	cmp	r3, #1
 8002278:	d166      	bne.n	8002348 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800227e:	881a      	ldrh	r2, [r3, #0]
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800228a:	1c9a      	adds	r2, r3, #2
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002294:	b29b      	uxth	r3, r3
 8002296:	3b01      	subs	r3, #1
 8002298:	b29a      	uxth	r2, r3
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800229e:	e053      	b.n	8002348 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	689b      	ldr	r3, [r3, #8]
 80022a6:	f003 0302 	and.w	r3, r3, #2
 80022aa:	2b02      	cmp	r3, #2
 80022ac:	d11b      	bne.n	80022e6 <HAL_SPI_TransmitReceive+0x176>
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80022b2:	b29b      	uxth	r3, r3
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d016      	beq.n	80022e6 <HAL_SPI_TransmitReceive+0x176>
 80022b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80022ba:	2b01      	cmp	r3, #1
 80022bc:	d113      	bne.n	80022e6 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022c2:	881a      	ldrh	r2, [r3, #0]
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ce:	1c9a      	adds	r2, r3, #2
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80022d8:	b29b      	uxth	r3, r3
 80022da:	3b01      	subs	r3, #1
 80022dc:	b29a      	uxth	r2, r3
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80022e2:	2300      	movs	r3, #0
 80022e4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	689b      	ldr	r3, [r3, #8]
 80022ec:	f003 0301 	and.w	r3, r3, #1
 80022f0:	2b01      	cmp	r3, #1
 80022f2:	d119      	bne.n	8002328 <HAL_SPI_TransmitReceive+0x1b8>
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80022f8:	b29b      	uxth	r3, r3
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d014      	beq.n	8002328 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	68da      	ldr	r2, [r3, #12]
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002308:	b292      	uxth	r2, r2
 800230a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002310:	1c9a      	adds	r2, r3, #2
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800231a:	b29b      	uxth	r3, r3
 800231c:	3b01      	subs	r3, #1
 800231e:	b29a      	uxth	r2, r3
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002324:	2301      	movs	r3, #1
 8002326:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002328:	f7fe fd38 	bl	8000d9c <HAL_GetTick>
 800232c:	4602      	mov	r2, r0
 800232e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002330:	1ad3      	subs	r3, r2, r3
 8002332:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002334:	429a      	cmp	r2, r3
 8002336:	d807      	bhi.n	8002348 <HAL_SPI_TransmitReceive+0x1d8>
 8002338:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800233a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800233e:	d003      	beq.n	8002348 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8002340:	2303      	movs	r3, #3
 8002342:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8002346:	e0a7      	b.n	8002498 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800234c:	b29b      	uxth	r3, r3
 800234e:	2b00      	cmp	r3, #0
 8002350:	d1a6      	bne.n	80022a0 <HAL_SPI_TransmitReceive+0x130>
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002356:	b29b      	uxth	r3, r3
 8002358:	2b00      	cmp	r3, #0
 800235a:	d1a1      	bne.n	80022a0 <HAL_SPI_TransmitReceive+0x130>
 800235c:	e07c      	b.n	8002458 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	685b      	ldr	r3, [r3, #4]
 8002362:	2b00      	cmp	r3, #0
 8002364:	d002      	beq.n	800236c <HAL_SPI_TransmitReceive+0x1fc>
 8002366:	8b7b      	ldrh	r3, [r7, #26]
 8002368:	2b01      	cmp	r3, #1
 800236a:	d16b      	bne.n	8002444 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	330c      	adds	r3, #12
 8002376:	7812      	ldrb	r2, [r2, #0]
 8002378:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800237e:	1c5a      	adds	r2, r3, #1
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002388:	b29b      	uxth	r3, r3
 800238a:	3b01      	subs	r3, #1
 800238c:	b29a      	uxth	r2, r3
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002392:	e057      	b.n	8002444 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	689b      	ldr	r3, [r3, #8]
 800239a:	f003 0302 	and.w	r3, r3, #2
 800239e:	2b02      	cmp	r3, #2
 80023a0:	d11c      	bne.n	80023dc <HAL_SPI_TransmitReceive+0x26c>
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80023a6:	b29b      	uxth	r3, r3
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d017      	beq.n	80023dc <HAL_SPI_TransmitReceive+0x26c>
 80023ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80023ae:	2b01      	cmp	r3, #1
 80023b0:	d114      	bne.n	80023dc <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	330c      	adds	r3, #12
 80023bc:	7812      	ldrb	r2, [r2, #0]
 80023be:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023c4:	1c5a      	adds	r2, r3, #1
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80023ce:	b29b      	uxth	r3, r3
 80023d0:	3b01      	subs	r3, #1
 80023d2:	b29a      	uxth	r2, r3
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80023d8:	2300      	movs	r3, #0
 80023da:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	689b      	ldr	r3, [r3, #8]
 80023e2:	f003 0301 	and.w	r3, r3, #1
 80023e6:	2b01      	cmp	r3, #1
 80023e8:	d119      	bne.n	800241e <HAL_SPI_TransmitReceive+0x2ae>
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80023ee:	b29b      	uxth	r3, r3
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d014      	beq.n	800241e <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	68da      	ldr	r2, [r3, #12]
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023fe:	b2d2      	uxtb	r2, r2
 8002400:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002406:	1c5a      	adds	r2, r3, #1
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002410:	b29b      	uxth	r3, r3
 8002412:	3b01      	subs	r3, #1
 8002414:	b29a      	uxth	r2, r3
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800241a:	2301      	movs	r3, #1
 800241c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800241e:	f7fe fcbd 	bl	8000d9c <HAL_GetTick>
 8002422:	4602      	mov	r2, r0
 8002424:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002426:	1ad3      	subs	r3, r2, r3
 8002428:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800242a:	429a      	cmp	r2, r3
 800242c:	d803      	bhi.n	8002436 <HAL_SPI_TransmitReceive+0x2c6>
 800242e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002430:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002434:	d102      	bne.n	800243c <HAL_SPI_TransmitReceive+0x2cc>
 8002436:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002438:	2b00      	cmp	r3, #0
 800243a:	d103      	bne.n	8002444 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800243c:	2303      	movs	r3, #3
 800243e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8002442:	e029      	b.n	8002498 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002448:	b29b      	uxth	r3, r3
 800244a:	2b00      	cmp	r3, #0
 800244c:	d1a2      	bne.n	8002394 <HAL_SPI_TransmitReceive+0x224>
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002452:	b29b      	uxth	r3, r3
 8002454:	2b00      	cmp	r3, #0
 8002456:	d19d      	bne.n	8002394 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002458:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800245a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800245c:	68f8      	ldr	r0, [r7, #12]
 800245e:	f000 f925 	bl	80026ac <SPI_EndRxTxTransaction>
 8002462:	4603      	mov	r3, r0
 8002464:	2b00      	cmp	r3, #0
 8002466:	d006      	beq.n	8002476 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8002468:	2301      	movs	r3, #1
 800246a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	2220      	movs	r2, #32
 8002472:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8002474:	e010      	b.n	8002498 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	689b      	ldr	r3, [r3, #8]
 800247a:	2b00      	cmp	r3, #0
 800247c:	d10b      	bne.n	8002496 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800247e:	2300      	movs	r3, #0
 8002480:	617b      	str	r3, [r7, #20]
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	68db      	ldr	r3, [r3, #12]
 8002488:	617b      	str	r3, [r7, #20]
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	689b      	ldr	r3, [r3, #8]
 8002490:	617b      	str	r3, [r7, #20]
 8002492:	697b      	ldr	r3, [r7, #20]
 8002494:	e000      	b.n	8002498 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8002496:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	2201      	movs	r2, #1
 800249c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	2200      	movs	r2, #0
 80024a4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80024a8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80024ac:	4618      	mov	r0, r3
 80024ae:	3730      	adds	r7, #48	; 0x30
 80024b0:	46bd      	mov	sp, r7
 80024b2:	bd80      	pop	{r7, pc}

080024b4 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 80024b4:	b480      	push	{r7}
 80024b6:	b083      	sub	sp, #12
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80024c2:	b2db      	uxtb	r3, r3
}
 80024c4:	4618      	mov	r0, r3
 80024c6:	370c      	adds	r7, #12
 80024c8:	46bd      	mov	sp, r7
 80024ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ce:	4770      	bx	lr

080024d0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b088      	sub	sp, #32
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	60f8      	str	r0, [r7, #12]
 80024d8:	60b9      	str	r1, [r7, #8]
 80024da:	603b      	str	r3, [r7, #0]
 80024dc:	4613      	mov	r3, r2
 80024de:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80024e0:	f7fe fc5c 	bl	8000d9c <HAL_GetTick>
 80024e4:	4602      	mov	r2, r0
 80024e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024e8:	1a9b      	subs	r3, r3, r2
 80024ea:	683a      	ldr	r2, [r7, #0]
 80024ec:	4413      	add	r3, r2
 80024ee:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80024f0:	f7fe fc54 	bl	8000d9c <HAL_GetTick>
 80024f4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80024f6:	4b39      	ldr	r3, [pc, #228]	; (80025dc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	015b      	lsls	r3, r3, #5
 80024fc:	0d1b      	lsrs	r3, r3, #20
 80024fe:	69fa      	ldr	r2, [r7, #28]
 8002500:	fb02 f303 	mul.w	r3, r2, r3
 8002504:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002506:	e054      	b.n	80025b2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800250e:	d050      	beq.n	80025b2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002510:	f7fe fc44 	bl	8000d9c <HAL_GetTick>
 8002514:	4602      	mov	r2, r0
 8002516:	69bb      	ldr	r3, [r7, #24]
 8002518:	1ad3      	subs	r3, r2, r3
 800251a:	69fa      	ldr	r2, [r7, #28]
 800251c:	429a      	cmp	r2, r3
 800251e:	d902      	bls.n	8002526 <SPI_WaitFlagStateUntilTimeout+0x56>
 8002520:	69fb      	ldr	r3, [r7, #28]
 8002522:	2b00      	cmp	r3, #0
 8002524:	d13d      	bne.n	80025a2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	685a      	ldr	r2, [r3, #4]
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002534:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	685b      	ldr	r3, [r3, #4]
 800253a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800253e:	d111      	bne.n	8002564 <SPI_WaitFlagStateUntilTimeout+0x94>
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	689b      	ldr	r3, [r3, #8]
 8002544:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002548:	d004      	beq.n	8002554 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	689b      	ldr	r3, [r3, #8]
 800254e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002552:	d107      	bne.n	8002564 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	681a      	ldr	r2, [r3, #0]
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002562:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002568:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800256c:	d10f      	bne.n	800258e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	681a      	ldr	r2, [r3, #0]
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800257c:	601a      	str	r2, [r3, #0]
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	681a      	ldr	r2, [r3, #0]
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800258c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	2201      	movs	r2, #1
 8002592:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	2200      	movs	r2, #0
 800259a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800259e:	2303      	movs	r3, #3
 80025a0:	e017      	b.n	80025d2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80025a2:	697b      	ldr	r3, [r7, #20]
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d101      	bne.n	80025ac <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80025a8:	2300      	movs	r3, #0
 80025aa:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80025ac:	697b      	ldr	r3, [r7, #20]
 80025ae:	3b01      	subs	r3, #1
 80025b0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	689a      	ldr	r2, [r3, #8]
 80025b8:	68bb      	ldr	r3, [r7, #8]
 80025ba:	4013      	ands	r3, r2
 80025bc:	68ba      	ldr	r2, [r7, #8]
 80025be:	429a      	cmp	r2, r3
 80025c0:	bf0c      	ite	eq
 80025c2:	2301      	moveq	r3, #1
 80025c4:	2300      	movne	r3, #0
 80025c6:	b2db      	uxtb	r3, r3
 80025c8:	461a      	mov	r2, r3
 80025ca:	79fb      	ldrb	r3, [r7, #7]
 80025cc:	429a      	cmp	r2, r3
 80025ce:	d19b      	bne.n	8002508 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80025d0:	2300      	movs	r3, #0
}
 80025d2:	4618      	mov	r0, r3
 80025d4:	3720      	adds	r7, #32
 80025d6:	46bd      	mov	sp, r7
 80025d8:	bd80      	pop	{r7, pc}
 80025da:	bf00      	nop
 80025dc:	20000000 	.word	0x20000000

080025e0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b086      	sub	sp, #24
 80025e4:	af02      	add	r7, sp, #8
 80025e6:	60f8      	str	r0, [r7, #12]
 80025e8:	60b9      	str	r1, [r7, #8]
 80025ea:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	685b      	ldr	r3, [r3, #4]
 80025f0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80025f4:	d111      	bne.n	800261a <SPI_EndRxTransaction+0x3a>
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	689b      	ldr	r3, [r3, #8]
 80025fa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80025fe:	d004      	beq.n	800260a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	689b      	ldr	r3, [r3, #8]
 8002604:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002608:	d107      	bne.n	800261a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	681a      	ldr	r2, [r3, #0]
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002618:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	685b      	ldr	r3, [r3, #4]
 800261e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002622:	d12a      	bne.n	800267a <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	689b      	ldr	r3, [r3, #8]
 8002628:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800262c:	d012      	beq.n	8002654 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	9300      	str	r3, [sp, #0]
 8002632:	68bb      	ldr	r3, [r7, #8]
 8002634:	2200      	movs	r2, #0
 8002636:	2180      	movs	r1, #128	; 0x80
 8002638:	68f8      	ldr	r0, [r7, #12]
 800263a:	f7ff ff49 	bl	80024d0 <SPI_WaitFlagStateUntilTimeout>
 800263e:	4603      	mov	r3, r0
 8002640:	2b00      	cmp	r3, #0
 8002642:	d02d      	beq.n	80026a0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002648:	f043 0220 	orr.w	r2, r3, #32
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8002650:	2303      	movs	r3, #3
 8002652:	e026      	b.n	80026a2 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	9300      	str	r3, [sp, #0]
 8002658:	68bb      	ldr	r3, [r7, #8]
 800265a:	2200      	movs	r2, #0
 800265c:	2101      	movs	r1, #1
 800265e:	68f8      	ldr	r0, [r7, #12]
 8002660:	f7ff ff36 	bl	80024d0 <SPI_WaitFlagStateUntilTimeout>
 8002664:	4603      	mov	r3, r0
 8002666:	2b00      	cmp	r3, #0
 8002668:	d01a      	beq.n	80026a0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800266e:	f043 0220 	orr.w	r2, r3, #32
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8002676:	2303      	movs	r3, #3
 8002678:	e013      	b.n	80026a2 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	9300      	str	r3, [sp, #0]
 800267e:	68bb      	ldr	r3, [r7, #8]
 8002680:	2200      	movs	r2, #0
 8002682:	2101      	movs	r1, #1
 8002684:	68f8      	ldr	r0, [r7, #12]
 8002686:	f7ff ff23 	bl	80024d0 <SPI_WaitFlagStateUntilTimeout>
 800268a:	4603      	mov	r3, r0
 800268c:	2b00      	cmp	r3, #0
 800268e:	d007      	beq.n	80026a0 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002694:	f043 0220 	orr.w	r2, r3, #32
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800269c:	2303      	movs	r3, #3
 800269e:	e000      	b.n	80026a2 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80026a0:	2300      	movs	r3, #0
}
 80026a2:	4618      	mov	r0, r3
 80026a4:	3710      	adds	r7, #16
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bd80      	pop	{r7, pc}
	...

080026ac <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b088      	sub	sp, #32
 80026b0:	af02      	add	r7, sp, #8
 80026b2:	60f8      	str	r0, [r7, #12]
 80026b4:	60b9      	str	r1, [r7, #8]
 80026b6:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80026b8:	4b1b      	ldr	r3, [pc, #108]	; (8002728 <SPI_EndRxTxTransaction+0x7c>)
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	4a1b      	ldr	r2, [pc, #108]	; (800272c <SPI_EndRxTxTransaction+0x80>)
 80026be:	fba2 2303 	umull	r2, r3, r2, r3
 80026c2:	0d5b      	lsrs	r3, r3, #21
 80026c4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80026c8:	fb02 f303 	mul.w	r3, r2, r3
 80026cc:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	685b      	ldr	r3, [r3, #4]
 80026d2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80026d6:	d112      	bne.n	80026fe <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	9300      	str	r3, [sp, #0]
 80026dc:	68bb      	ldr	r3, [r7, #8]
 80026de:	2200      	movs	r2, #0
 80026e0:	2180      	movs	r1, #128	; 0x80
 80026e2:	68f8      	ldr	r0, [r7, #12]
 80026e4:	f7ff fef4 	bl	80024d0 <SPI_WaitFlagStateUntilTimeout>
 80026e8:	4603      	mov	r3, r0
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d016      	beq.n	800271c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026f2:	f043 0220 	orr.w	r2, r3, #32
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80026fa:	2303      	movs	r3, #3
 80026fc:	e00f      	b.n	800271e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80026fe:	697b      	ldr	r3, [r7, #20]
 8002700:	2b00      	cmp	r3, #0
 8002702:	d00a      	beq.n	800271a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8002704:	697b      	ldr	r3, [r7, #20]
 8002706:	3b01      	subs	r3, #1
 8002708:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	689b      	ldr	r3, [r3, #8]
 8002710:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002714:	2b80      	cmp	r3, #128	; 0x80
 8002716:	d0f2      	beq.n	80026fe <SPI_EndRxTxTransaction+0x52>
 8002718:	e000      	b.n	800271c <SPI_EndRxTxTransaction+0x70>
        break;
 800271a:	bf00      	nop
  }

  return HAL_OK;
 800271c:	2300      	movs	r3, #0
}
 800271e:	4618      	mov	r0, r3
 8002720:	3718      	adds	r7, #24
 8002722:	46bd      	mov	sp, r7
 8002724:	bd80      	pop	{r7, pc}
 8002726:	bf00      	nop
 8002728:	20000000 	.word	0x20000000
 800272c:	165e9f81 	.word	0x165e9f81

08002730 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	b082      	sub	sp, #8
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2b00      	cmp	r3, #0
 800273c:	d101      	bne.n	8002742 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800273e:	2301      	movs	r3, #1
 8002740:	e03f      	b.n	80027c2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002748:	b2db      	uxtb	r3, r3
 800274a:	2b00      	cmp	r3, #0
 800274c:	d106      	bne.n	800275c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	2200      	movs	r2, #0
 8002752:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002756:	6878      	ldr	r0, [r7, #4]
 8002758:	f7fe f9d6 	bl	8000b08 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	2224      	movs	r2, #36	; 0x24
 8002760:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	68da      	ldr	r2, [r3, #12]
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002772:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002774:	6878      	ldr	r0, [r7, #4]
 8002776:	f000 f929 	bl	80029cc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	691a      	ldr	r2, [r3, #16]
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002788:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	695a      	ldr	r2, [r3, #20]
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002798:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	68da      	ldr	r2, [r3, #12]
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80027a8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	2200      	movs	r2, #0
 80027ae:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	2220      	movs	r2, #32
 80027b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	2220      	movs	r2, #32
 80027bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80027c0:	2300      	movs	r3, #0
}
 80027c2:	4618      	mov	r0, r3
 80027c4:	3708      	adds	r7, #8
 80027c6:	46bd      	mov	sp, r7
 80027c8:	bd80      	pop	{r7, pc}

080027ca <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80027ca:	b580      	push	{r7, lr}
 80027cc:	b08a      	sub	sp, #40	; 0x28
 80027ce:	af02      	add	r7, sp, #8
 80027d0:	60f8      	str	r0, [r7, #12]
 80027d2:	60b9      	str	r1, [r7, #8]
 80027d4:	603b      	str	r3, [r7, #0]
 80027d6:	4613      	mov	r3, r2
 80027d8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80027da:	2300      	movs	r3, #0
 80027dc:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80027e4:	b2db      	uxtb	r3, r3
 80027e6:	2b20      	cmp	r3, #32
 80027e8:	d17c      	bne.n	80028e4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80027ea:	68bb      	ldr	r3, [r7, #8]
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d002      	beq.n	80027f6 <HAL_UART_Transmit+0x2c>
 80027f0:	88fb      	ldrh	r3, [r7, #6]
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d101      	bne.n	80027fa <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80027f6:	2301      	movs	r3, #1
 80027f8:	e075      	b.n	80028e6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002800:	2b01      	cmp	r3, #1
 8002802:	d101      	bne.n	8002808 <HAL_UART_Transmit+0x3e>
 8002804:	2302      	movs	r3, #2
 8002806:	e06e      	b.n	80028e6 <HAL_UART_Transmit+0x11c>
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	2201      	movs	r2, #1
 800280c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	2200      	movs	r2, #0
 8002814:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	2221      	movs	r2, #33	; 0x21
 800281a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800281e:	f7fe fabd 	bl	8000d9c <HAL_GetTick>
 8002822:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	88fa      	ldrh	r2, [r7, #6]
 8002828:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	88fa      	ldrh	r2, [r7, #6]
 800282e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	689b      	ldr	r3, [r3, #8]
 8002834:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002838:	d108      	bne.n	800284c <HAL_UART_Transmit+0x82>
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	691b      	ldr	r3, [r3, #16]
 800283e:	2b00      	cmp	r3, #0
 8002840:	d104      	bne.n	800284c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002842:	2300      	movs	r3, #0
 8002844:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002846:	68bb      	ldr	r3, [r7, #8]
 8002848:	61bb      	str	r3, [r7, #24]
 800284a:	e003      	b.n	8002854 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800284c:	68bb      	ldr	r3, [r7, #8]
 800284e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002850:	2300      	movs	r3, #0
 8002852:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	2200      	movs	r2, #0
 8002858:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800285c:	e02a      	b.n	80028b4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800285e:	683b      	ldr	r3, [r7, #0]
 8002860:	9300      	str	r3, [sp, #0]
 8002862:	697b      	ldr	r3, [r7, #20]
 8002864:	2200      	movs	r2, #0
 8002866:	2180      	movs	r1, #128	; 0x80
 8002868:	68f8      	ldr	r0, [r7, #12]
 800286a:	f000 f840 	bl	80028ee <UART_WaitOnFlagUntilTimeout>
 800286e:	4603      	mov	r3, r0
 8002870:	2b00      	cmp	r3, #0
 8002872:	d001      	beq.n	8002878 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002874:	2303      	movs	r3, #3
 8002876:	e036      	b.n	80028e6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002878:	69fb      	ldr	r3, [r7, #28]
 800287a:	2b00      	cmp	r3, #0
 800287c:	d10b      	bne.n	8002896 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800287e:	69bb      	ldr	r3, [r7, #24]
 8002880:	881b      	ldrh	r3, [r3, #0]
 8002882:	461a      	mov	r2, r3
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800288c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800288e:	69bb      	ldr	r3, [r7, #24]
 8002890:	3302      	adds	r3, #2
 8002892:	61bb      	str	r3, [r7, #24]
 8002894:	e007      	b.n	80028a6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002896:	69fb      	ldr	r3, [r7, #28]
 8002898:	781a      	ldrb	r2, [r3, #0]
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80028a0:	69fb      	ldr	r3, [r7, #28]
 80028a2:	3301      	adds	r3, #1
 80028a4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80028aa:	b29b      	uxth	r3, r3
 80028ac:	3b01      	subs	r3, #1
 80028ae:	b29a      	uxth	r2, r3
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80028b8:	b29b      	uxth	r3, r3
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d1cf      	bne.n	800285e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80028be:	683b      	ldr	r3, [r7, #0]
 80028c0:	9300      	str	r3, [sp, #0]
 80028c2:	697b      	ldr	r3, [r7, #20]
 80028c4:	2200      	movs	r2, #0
 80028c6:	2140      	movs	r1, #64	; 0x40
 80028c8:	68f8      	ldr	r0, [r7, #12]
 80028ca:	f000 f810 	bl	80028ee <UART_WaitOnFlagUntilTimeout>
 80028ce:	4603      	mov	r3, r0
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d001      	beq.n	80028d8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80028d4:	2303      	movs	r3, #3
 80028d6:	e006      	b.n	80028e6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	2220      	movs	r2, #32
 80028dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80028e0:	2300      	movs	r3, #0
 80028e2:	e000      	b.n	80028e6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80028e4:	2302      	movs	r3, #2
  }
}
 80028e6:	4618      	mov	r0, r3
 80028e8:	3720      	adds	r7, #32
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bd80      	pop	{r7, pc}

080028ee <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80028ee:	b580      	push	{r7, lr}
 80028f0:	b090      	sub	sp, #64	; 0x40
 80028f2:	af00      	add	r7, sp, #0
 80028f4:	60f8      	str	r0, [r7, #12]
 80028f6:	60b9      	str	r1, [r7, #8]
 80028f8:	603b      	str	r3, [r7, #0]
 80028fa:	4613      	mov	r3, r2
 80028fc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80028fe:	e050      	b.n	80029a2 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002900:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002902:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002906:	d04c      	beq.n	80029a2 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002908:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800290a:	2b00      	cmp	r3, #0
 800290c:	d007      	beq.n	800291e <UART_WaitOnFlagUntilTimeout+0x30>
 800290e:	f7fe fa45 	bl	8000d9c <HAL_GetTick>
 8002912:	4602      	mov	r2, r0
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	1ad3      	subs	r3, r2, r3
 8002918:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800291a:	429a      	cmp	r2, r3
 800291c:	d241      	bcs.n	80029a2 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	330c      	adds	r3, #12
 8002924:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002926:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002928:	e853 3f00 	ldrex	r3, [r3]
 800292c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800292e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002930:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002934:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	330c      	adds	r3, #12
 800293c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800293e:	637a      	str	r2, [r7, #52]	; 0x34
 8002940:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002942:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002944:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002946:	e841 2300 	strex	r3, r2, [r1]
 800294a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800294c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800294e:	2b00      	cmp	r3, #0
 8002950:	d1e5      	bne.n	800291e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	3314      	adds	r3, #20
 8002958:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800295a:	697b      	ldr	r3, [r7, #20]
 800295c:	e853 3f00 	ldrex	r3, [r3]
 8002960:	613b      	str	r3, [r7, #16]
   return(result);
 8002962:	693b      	ldr	r3, [r7, #16]
 8002964:	f023 0301 	bic.w	r3, r3, #1
 8002968:	63bb      	str	r3, [r7, #56]	; 0x38
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	3314      	adds	r3, #20
 8002970:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002972:	623a      	str	r2, [r7, #32]
 8002974:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002976:	69f9      	ldr	r1, [r7, #28]
 8002978:	6a3a      	ldr	r2, [r7, #32]
 800297a:	e841 2300 	strex	r3, r2, [r1]
 800297e:	61bb      	str	r3, [r7, #24]
   return(result);
 8002980:	69bb      	ldr	r3, [r7, #24]
 8002982:	2b00      	cmp	r3, #0
 8002984:	d1e5      	bne.n	8002952 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	2220      	movs	r2, #32
 800298a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	2220      	movs	r2, #32
 8002992:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	2200      	movs	r2, #0
 800299a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800299e:	2303      	movs	r3, #3
 80029a0:	e00f      	b.n	80029c2 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	681a      	ldr	r2, [r3, #0]
 80029a8:	68bb      	ldr	r3, [r7, #8]
 80029aa:	4013      	ands	r3, r2
 80029ac:	68ba      	ldr	r2, [r7, #8]
 80029ae:	429a      	cmp	r2, r3
 80029b0:	bf0c      	ite	eq
 80029b2:	2301      	moveq	r3, #1
 80029b4:	2300      	movne	r3, #0
 80029b6:	b2db      	uxtb	r3, r3
 80029b8:	461a      	mov	r2, r3
 80029ba:	79fb      	ldrb	r3, [r7, #7]
 80029bc:	429a      	cmp	r2, r3
 80029be:	d09f      	beq.n	8002900 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80029c0:	2300      	movs	r3, #0
}
 80029c2:	4618      	mov	r0, r3
 80029c4:	3740      	adds	r7, #64	; 0x40
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bd80      	pop	{r7, pc}
	...

080029cc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80029cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80029d0:	b09f      	sub	sp, #124	; 0x7c
 80029d2:	af00      	add	r7, sp, #0
 80029d4:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80029d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	691b      	ldr	r3, [r3, #16]
 80029dc:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80029e0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80029e2:	68d9      	ldr	r1, [r3, #12]
 80029e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80029e6:	681a      	ldr	r2, [r3, #0]
 80029e8:	ea40 0301 	orr.w	r3, r0, r1
 80029ec:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80029ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80029f0:	689a      	ldr	r2, [r3, #8]
 80029f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80029f4:	691b      	ldr	r3, [r3, #16]
 80029f6:	431a      	orrs	r2, r3
 80029f8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80029fa:	695b      	ldr	r3, [r3, #20]
 80029fc:	431a      	orrs	r2, r3
 80029fe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002a00:	69db      	ldr	r3, [r3, #28]
 8002a02:	4313      	orrs	r3, r2
 8002a04:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8002a06:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	68db      	ldr	r3, [r3, #12]
 8002a0c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002a10:	f021 010c 	bic.w	r1, r1, #12
 8002a14:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002a16:	681a      	ldr	r2, [r3, #0]
 8002a18:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002a1a:	430b      	orrs	r3, r1
 8002a1c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002a1e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	695b      	ldr	r3, [r3, #20]
 8002a24:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002a28:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002a2a:	6999      	ldr	r1, [r3, #24]
 8002a2c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002a2e:	681a      	ldr	r2, [r3, #0]
 8002a30:	ea40 0301 	orr.w	r3, r0, r1
 8002a34:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002a36:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002a38:	681a      	ldr	r2, [r3, #0]
 8002a3a:	4bc5      	ldr	r3, [pc, #788]	; (8002d50 <UART_SetConfig+0x384>)
 8002a3c:	429a      	cmp	r2, r3
 8002a3e:	d004      	beq.n	8002a4a <UART_SetConfig+0x7e>
 8002a40:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002a42:	681a      	ldr	r2, [r3, #0]
 8002a44:	4bc3      	ldr	r3, [pc, #780]	; (8002d54 <UART_SetConfig+0x388>)
 8002a46:	429a      	cmp	r2, r3
 8002a48:	d103      	bne.n	8002a52 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002a4a:	f7ff f8a7 	bl	8001b9c <HAL_RCC_GetPCLK2Freq>
 8002a4e:	6778      	str	r0, [r7, #116]	; 0x74
 8002a50:	e002      	b.n	8002a58 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002a52:	f7ff f88f 	bl	8001b74 <HAL_RCC_GetPCLK1Freq>
 8002a56:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002a58:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002a5a:	69db      	ldr	r3, [r3, #28]
 8002a5c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002a60:	f040 80b6 	bne.w	8002bd0 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002a64:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002a66:	461c      	mov	r4, r3
 8002a68:	f04f 0500 	mov.w	r5, #0
 8002a6c:	4622      	mov	r2, r4
 8002a6e:	462b      	mov	r3, r5
 8002a70:	1891      	adds	r1, r2, r2
 8002a72:	6439      	str	r1, [r7, #64]	; 0x40
 8002a74:	415b      	adcs	r3, r3
 8002a76:	647b      	str	r3, [r7, #68]	; 0x44
 8002a78:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002a7c:	1912      	adds	r2, r2, r4
 8002a7e:	eb45 0303 	adc.w	r3, r5, r3
 8002a82:	f04f 0000 	mov.w	r0, #0
 8002a86:	f04f 0100 	mov.w	r1, #0
 8002a8a:	00d9      	lsls	r1, r3, #3
 8002a8c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002a90:	00d0      	lsls	r0, r2, #3
 8002a92:	4602      	mov	r2, r0
 8002a94:	460b      	mov	r3, r1
 8002a96:	1911      	adds	r1, r2, r4
 8002a98:	6639      	str	r1, [r7, #96]	; 0x60
 8002a9a:	416b      	adcs	r3, r5
 8002a9c:	667b      	str	r3, [r7, #100]	; 0x64
 8002a9e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002aa0:	685b      	ldr	r3, [r3, #4]
 8002aa2:	461a      	mov	r2, r3
 8002aa4:	f04f 0300 	mov.w	r3, #0
 8002aa8:	1891      	adds	r1, r2, r2
 8002aaa:	63b9      	str	r1, [r7, #56]	; 0x38
 8002aac:	415b      	adcs	r3, r3
 8002aae:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002ab0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002ab4:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8002ab8:	f7fd fbe2 	bl	8000280 <__aeabi_uldivmod>
 8002abc:	4602      	mov	r2, r0
 8002abe:	460b      	mov	r3, r1
 8002ac0:	4ba5      	ldr	r3, [pc, #660]	; (8002d58 <UART_SetConfig+0x38c>)
 8002ac2:	fba3 2302 	umull	r2, r3, r3, r2
 8002ac6:	095b      	lsrs	r3, r3, #5
 8002ac8:	011e      	lsls	r6, r3, #4
 8002aca:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002acc:	461c      	mov	r4, r3
 8002ace:	f04f 0500 	mov.w	r5, #0
 8002ad2:	4622      	mov	r2, r4
 8002ad4:	462b      	mov	r3, r5
 8002ad6:	1891      	adds	r1, r2, r2
 8002ad8:	6339      	str	r1, [r7, #48]	; 0x30
 8002ada:	415b      	adcs	r3, r3
 8002adc:	637b      	str	r3, [r7, #52]	; 0x34
 8002ade:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002ae2:	1912      	adds	r2, r2, r4
 8002ae4:	eb45 0303 	adc.w	r3, r5, r3
 8002ae8:	f04f 0000 	mov.w	r0, #0
 8002aec:	f04f 0100 	mov.w	r1, #0
 8002af0:	00d9      	lsls	r1, r3, #3
 8002af2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002af6:	00d0      	lsls	r0, r2, #3
 8002af8:	4602      	mov	r2, r0
 8002afa:	460b      	mov	r3, r1
 8002afc:	1911      	adds	r1, r2, r4
 8002afe:	65b9      	str	r1, [r7, #88]	; 0x58
 8002b00:	416b      	adcs	r3, r5
 8002b02:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002b04:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002b06:	685b      	ldr	r3, [r3, #4]
 8002b08:	461a      	mov	r2, r3
 8002b0a:	f04f 0300 	mov.w	r3, #0
 8002b0e:	1891      	adds	r1, r2, r2
 8002b10:	62b9      	str	r1, [r7, #40]	; 0x28
 8002b12:	415b      	adcs	r3, r3
 8002b14:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002b16:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002b1a:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8002b1e:	f7fd fbaf 	bl	8000280 <__aeabi_uldivmod>
 8002b22:	4602      	mov	r2, r0
 8002b24:	460b      	mov	r3, r1
 8002b26:	4b8c      	ldr	r3, [pc, #560]	; (8002d58 <UART_SetConfig+0x38c>)
 8002b28:	fba3 1302 	umull	r1, r3, r3, r2
 8002b2c:	095b      	lsrs	r3, r3, #5
 8002b2e:	2164      	movs	r1, #100	; 0x64
 8002b30:	fb01 f303 	mul.w	r3, r1, r3
 8002b34:	1ad3      	subs	r3, r2, r3
 8002b36:	00db      	lsls	r3, r3, #3
 8002b38:	3332      	adds	r3, #50	; 0x32
 8002b3a:	4a87      	ldr	r2, [pc, #540]	; (8002d58 <UART_SetConfig+0x38c>)
 8002b3c:	fba2 2303 	umull	r2, r3, r2, r3
 8002b40:	095b      	lsrs	r3, r3, #5
 8002b42:	005b      	lsls	r3, r3, #1
 8002b44:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002b48:	441e      	add	r6, r3
 8002b4a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	f04f 0100 	mov.w	r1, #0
 8002b52:	4602      	mov	r2, r0
 8002b54:	460b      	mov	r3, r1
 8002b56:	1894      	adds	r4, r2, r2
 8002b58:	623c      	str	r4, [r7, #32]
 8002b5a:	415b      	adcs	r3, r3
 8002b5c:	627b      	str	r3, [r7, #36]	; 0x24
 8002b5e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002b62:	1812      	adds	r2, r2, r0
 8002b64:	eb41 0303 	adc.w	r3, r1, r3
 8002b68:	f04f 0400 	mov.w	r4, #0
 8002b6c:	f04f 0500 	mov.w	r5, #0
 8002b70:	00dd      	lsls	r5, r3, #3
 8002b72:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002b76:	00d4      	lsls	r4, r2, #3
 8002b78:	4622      	mov	r2, r4
 8002b7a:	462b      	mov	r3, r5
 8002b7c:	1814      	adds	r4, r2, r0
 8002b7e:	653c      	str	r4, [r7, #80]	; 0x50
 8002b80:	414b      	adcs	r3, r1
 8002b82:	657b      	str	r3, [r7, #84]	; 0x54
 8002b84:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002b86:	685b      	ldr	r3, [r3, #4]
 8002b88:	461a      	mov	r2, r3
 8002b8a:	f04f 0300 	mov.w	r3, #0
 8002b8e:	1891      	adds	r1, r2, r2
 8002b90:	61b9      	str	r1, [r7, #24]
 8002b92:	415b      	adcs	r3, r3
 8002b94:	61fb      	str	r3, [r7, #28]
 8002b96:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002b9a:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8002b9e:	f7fd fb6f 	bl	8000280 <__aeabi_uldivmod>
 8002ba2:	4602      	mov	r2, r0
 8002ba4:	460b      	mov	r3, r1
 8002ba6:	4b6c      	ldr	r3, [pc, #432]	; (8002d58 <UART_SetConfig+0x38c>)
 8002ba8:	fba3 1302 	umull	r1, r3, r3, r2
 8002bac:	095b      	lsrs	r3, r3, #5
 8002bae:	2164      	movs	r1, #100	; 0x64
 8002bb0:	fb01 f303 	mul.w	r3, r1, r3
 8002bb4:	1ad3      	subs	r3, r2, r3
 8002bb6:	00db      	lsls	r3, r3, #3
 8002bb8:	3332      	adds	r3, #50	; 0x32
 8002bba:	4a67      	ldr	r2, [pc, #412]	; (8002d58 <UART_SetConfig+0x38c>)
 8002bbc:	fba2 2303 	umull	r2, r3, r2, r3
 8002bc0:	095b      	lsrs	r3, r3, #5
 8002bc2:	f003 0207 	and.w	r2, r3, #7
 8002bc6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	4432      	add	r2, r6
 8002bcc:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002bce:	e0b9      	b.n	8002d44 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002bd0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002bd2:	461c      	mov	r4, r3
 8002bd4:	f04f 0500 	mov.w	r5, #0
 8002bd8:	4622      	mov	r2, r4
 8002bda:	462b      	mov	r3, r5
 8002bdc:	1891      	adds	r1, r2, r2
 8002bde:	6139      	str	r1, [r7, #16]
 8002be0:	415b      	adcs	r3, r3
 8002be2:	617b      	str	r3, [r7, #20]
 8002be4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002be8:	1912      	adds	r2, r2, r4
 8002bea:	eb45 0303 	adc.w	r3, r5, r3
 8002bee:	f04f 0000 	mov.w	r0, #0
 8002bf2:	f04f 0100 	mov.w	r1, #0
 8002bf6:	00d9      	lsls	r1, r3, #3
 8002bf8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002bfc:	00d0      	lsls	r0, r2, #3
 8002bfe:	4602      	mov	r2, r0
 8002c00:	460b      	mov	r3, r1
 8002c02:	eb12 0804 	adds.w	r8, r2, r4
 8002c06:	eb43 0905 	adc.w	r9, r3, r5
 8002c0a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002c0c:	685b      	ldr	r3, [r3, #4]
 8002c0e:	4618      	mov	r0, r3
 8002c10:	f04f 0100 	mov.w	r1, #0
 8002c14:	f04f 0200 	mov.w	r2, #0
 8002c18:	f04f 0300 	mov.w	r3, #0
 8002c1c:	008b      	lsls	r3, r1, #2
 8002c1e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002c22:	0082      	lsls	r2, r0, #2
 8002c24:	4640      	mov	r0, r8
 8002c26:	4649      	mov	r1, r9
 8002c28:	f7fd fb2a 	bl	8000280 <__aeabi_uldivmod>
 8002c2c:	4602      	mov	r2, r0
 8002c2e:	460b      	mov	r3, r1
 8002c30:	4b49      	ldr	r3, [pc, #292]	; (8002d58 <UART_SetConfig+0x38c>)
 8002c32:	fba3 2302 	umull	r2, r3, r3, r2
 8002c36:	095b      	lsrs	r3, r3, #5
 8002c38:	011e      	lsls	r6, r3, #4
 8002c3a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	f04f 0100 	mov.w	r1, #0
 8002c42:	4602      	mov	r2, r0
 8002c44:	460b      	mov	r3, r1
 8002c46:	1894      	adds	r4, r2, r2
 8002c48:	60bc      	str	r4, [r7, #8]
 8002c4a:	415b      	adcs	r3, r3
 8002c4c:	60fb      	str	r3, [r7, #12]
 8002c4e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002c52:	1812      	adds	r2, r2, r0
 8002c54:	eb41 0303 	adc.w	r3, r1, r3
 8002c58:	f04f 0400 	mov.w	r4, #0
 8002c5c:	f04f 0500 	mov.w	r5, #0
 8002c60:	00dd      	lsls	r5, r3, #3
 8002c62:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002c66:	00d4      	lsls	r4, r2, #3
 8002c68:	4622      	mov	r2, r4
 8002c6a:	462b      	mov	r3, r5
 8002c6c:	1814      	adds	r4, r2, r0
 8002c6e:	64bc      	str	r4, [r7, #72]	; 0x48
 8002c70:	414b      	adcs	r3, r1
 8002c72:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002c74:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002c76:	685b      	ldr	r3, [r3, #4]
 8002c78:	4618      	mov	r0, r3
 8002c7a:	f04f 0100 	mov.w	r1, #0
 8002c7e:	f04f 0200 	mov.w	r2, #0
 8002c82:	f04f 0300 	mov.w	r3, #0
 8002c86:	008b      	lsls	r3, r1, #2
 8002c88:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002c8c:	0082      	lsls	r2, r0, #2
 8002c8e:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8002c92:	f7fd faf5 	bl	8000280 <__aeabi_uldivmod>
 8002c96:	4602      	mov	r2, r0
 8002c98:	460b      	mov	r3, r1
 8002c9a:	4b2f      	ldr	r3, [pc, #188]	; (8002d58 <UART_SetConfig+0x38c>)
 8002c9c:	fba3 1302 	umull	r1, r3, r3, r2
 8002ca0:	095b      	lsrs	r3, r3, #5
 8002ca2:	2164      	movs	r1, #100	; 0x64
 8002ca4:	fb01 f303 	mul.w	r3, r1, r3
 8002ca8:	1ad3      	subs	r3, r2, r3
 8002caa:	011b      	lsls	r3, r3, #4
 8002cac:	3332      	adds	r3, #50	; 0x32
 8002cae:	4a2a      	ldr	r2, [pc, #168]	; (8002d58 <UART_SetConfig+0x38c>)
 8002cb0:	fba2 2303 	umull	r2, r3, r2, r3
 8002cb4:	095b      	lsrs	r3, r3, #5
 8002cb6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002cba:	441e      	add	r6, r3
 8002cbc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	f04f 0100 	mov.w	r1, #0
 8002cc4:	4602      	mov	r2, r0
 8002cc6:	460b      	mov	r3, r1
 8002cc8:	1894      	adds	r4, r2, r2
 8002cca:	603c      	str	r4, [r7, #0]
 8002ccc:	415b      	adcs	r3, r3
 8002cce:	607b      	str	r3, [r7, #4]
 8002cd0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002cd4:	1812      	adds	r2, r2, r0
 8002cd6:	eb41 0303 	adc.w	r3, r1, r3
 8002cda:	f04f 0400 	mov.w	r4, #0
 8002cde:	f04f 0500 	mov.w	r5, #0
 8002ce2:	00dd      	lsls	r5, r3, #3
 8002ce4:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002ce8:	00d4      	lsls	r4, r2, #3
 8002cea:	4622      	mov	r2, r4
 8002cec:	462b      	mov	r3, r5
 8002cee:	eb12 0a00 	adds.w	sl, r2, r0
 8002cf2:	eb43 0b01 	adc.w	fp, r3, r1
 8002cf6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002cf8:	685b      	ldr	r3, [r3, #4]
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	f04f 0100 	mov.w	r1, #0
 8002d00:	f04f 0200 	mov.w	r2, #0
 8002d04:	f04f 0300 	mov.w	r3, #0
 8002d08:	008b      	lsls	r3, r1, #2
 8002d0a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002d0e:	0082      	lsls	r2, r0, #2
 8002d10:	4650      	mov	r0, sl
 8002d12:	4659      	mov	r1, fp
 8002d14:	f7fd fab4 	bl	8000280 <__aeabi_uldivmod>
 8002d18:	4602      	mov	r2, r0
 8002d1a:	460b      	mov	r3, r1
 8002d1c:	4b0e      	ldr	r3, [pc, #56]	; (8002d58 <UART_SetConfig+0x38c>)
 8002d1e:	fba3 1302 	umull	r1, r3, r3, r2
 8002d22:	095b      	lsrs	r3, r3, #5
 8002d24:	2164      	movs	r1, #100	; 0x64
 8002d26:	fb01 f303 	mul.w	r3, r1, r3
 8002d2a:	1ad3      	subs	r3, r2, r3
 8002d2c:	011b      	lsls	r3, r3, #4
 8002d2e:	3332      	adds	r3, #50	; 0x32
 8002d30:	4a09      	ldr	r2, [pc, #36]	; (8002d58 <UART_SetConfig+0x38c>)
 8002d32:	fba2 2303 	umull	r2, r3, r2, r3
 8002d36:	095b      	lsrs	r3, r3, #5
 8002d38:	f003 020f 	and.w	r2, r3, #15
 8002d3c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	4432      	add	r2, r6
 8002d42:	609a      	str	r2, [r3, #8]
}
 8002d44:	bf00      	nop
 8002d46:	377c      	adds	r7, #124	; 0x7c
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002d4e:	bf00      	nop
 8002d50:	40011000 	.word	0x40011000
 8002d54:	40011400 	.word	0x40011400
 8002d58:	51eb851f 	.word	0x51eb851f

08002d5c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8002d60:	4904      	ldr	r1, [pc, #16]	; (8002d74 <MX_FATFS_Init+0x18>)
 8002d62:	4805      	ldr	r0, [pc, #20]	; (8002d78 <MX_FATFS_Init+0x1c>)
 8002d64:	f000 fd8e 	bl	8003884 <FATFS_LinkDriver>
 8002d68:	4603      	mov	r3, r0
 8002d6a:	461a      	mov	r2, r3
 8002d6c:	4b03      	ldr	r3, [pc, #12]	; (8002d7c <MX_FATFS_Init+0x20>)
 8002d6e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8002d70:	bf00      	nop
 8002d72:	bd80      	pop	{r7, pc}
 8002d74:	200002b8 	.word	0x200002b8
 8002d78:	2000000c 	.word	0x2000000c
 8002d7c:	200002bc 	.word	0x200002bc

08002d80 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b082      	sub	sp, #8
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	4603      	mov	r3, r0
 8002d88:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv);
 8002d8a:	79fb      	ldrb	r3, [r7, #7]
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	f000 f9d9 	bl	8003144 <USER_SPI_initialize>
 8002d92:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8002d94:	4618      	mov	r0, r3
 8002d96:	3708      	adds	r7, #8
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	bd80      	pop	{r7, pc}

08002d9c <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	b082      	sub	sp, #8
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	4603      	mov	r3, r0
 8002da4:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv);
 8002da6:	79fb      	ldrb	r3, [r7, #7]
 8002da8:	4618      	mov	r0, r3
 8002daa:	f000 fab7 	bl	800331c <USER_SPI_status>
 8002dae:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8002db0:	4618      	mov	r0, r3
 8002db2:	3708      	adds	r7, #8
 8002db4:	46bd      	mov	sp, r7
 8002db6:	bd80      	pop	{r7, pc}

08002db8 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b084      	sub	sp, #16
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	60b9      	str	r1, [r7, #8]
 8002dc0:	607a      	str	r2, [r7, #4]
 8002dc2:	603b      	str	r3, [r7, #0]
 8002dc4:	4603      	mov	r3, r0
 8002dc6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count);
 8002dc8:	7bf8      	ldrb	r0, [r7, #15]
 8002dca:	683b      	ldr	r3, [r7, #0]
 8002dcc:	687a      	ldr	r2, [r7, #4]
 8002dce:	68b9      	ldr	r1, [r7, #8]
 8002dd0:	f000 faba 	bl	8003348 <USER_SPI_read>
 8002dd4:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8002dd6:	4618      	mov	r0, r3
 8002dd8:	3710      	adds	r7, #16
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	bd80      	pop	{r7, pc}

08002dde <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8002dde:	b580      	push	{r7, lr}
 8002de0:	b084      	sub	sp, #16
 8002de2:	af00      	add	r7, sp, #0
 8002de4:	60b9      	str	r1, [r7, #8]
 8002de6:	607a      	str	r2, [r7, #4]
 8002de8:	603b      	str	r3, [r7, #0]
 8002dea:	4603      	mov	r3, r0
 8002dec:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count);
 8002dee:	7bf8      	ldrb	r0, [r7, #15]
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	687a      	ldr	r2, [r7, #4]
 8002df4:	68b9      	ldr	r1, [r7, #8]
 8002df6:	f000 fb0d 	bl	8003414 <USER_SPI_write>
 8002dfa:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	3710      	adds	r7, #16
 8002e00:	46bd      	mov	sp, r7
 8002e02:	bd80      	pop	{r7, pc}

08002e04 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b082      	sub	sp, #8
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	4603      	mov	r3, r0
 8002e0c:	603a      	str	r2, [r7, #0]
 8002e0e:	71fb      	strb	r3, [r7, #7]
 8002e10:	460b      	mov	r3, r1
 8002e12:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff);
 8002e14:	79b9      	ldrb	r1, [r7, #6]
 8002e16:	79fb      	ldrb	r3, [r7, #7]
 8002e18:	683a      	ldr	r2, [r7, #0]
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	f000 fb76 	bl	800350c <USER_SPI_ioctl>
 8002e20:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 8002e22:	4618      	mov	r0, r3
 8002e24:	3708      	adds	r7, #8
 8002e26:	46bd      	mov	sp, r7
 8002e28:	bd80      	pop	{r7, pc}
	...

08002e2c <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b082      	sub	sp, #8
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8002e34:	f7fd ffb2 	bl	8000d9c <HAL_GetTick>
 8002e38:	4603      	mov	r3, r0
 8002e3a:	4a04      	ldr	r2, [pc, #16]	; (8002e4c <SPI_Timer_On+0x20>)
 8002e3c:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 8002e3e:	4a04      	ldr	r2, [pc, #16]	; (8002e50 <SPI_Timer_On+0x24>)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6013      	str	r3, [r2, #0]
}
 8002e44:	bf00      	nop
 8002e46:	3708      	adds	r7, #8
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	bd80      	pop	{r7, pc}
 8002e4c:	20000720 	.word	0x20000720
 8002e50:	20000724 	.word	0x20000724

08002e54 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8002e54:	b580      	push	{r7, lr}
 8002e56:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8002e58:	f7fd ffa0 	bl	8000d9c <HAL_GetTick>
 8002e5c:	4602      	mov	r2, r0
 8002e5e:	4b06      	ldr	r3, [pc, #24]	; (8002e78 <SPI_Timer_Status+0x24>)
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	1ad2      	subs	r2, r2, r3
 8002e64:	4b05      	ldr	r3, [pc, #20]	; (8002e7c <SPI_Timer_Status+0x28>)
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	429a      	cmp	r2, r3
 8002e6a:	bf34      	ite	cc
 8002e6c:	2301      	movcc	r3, #1
 8002e6e:	2300      	movcs	r3, #0
 8002e70:	b2db      	uxtb	r3, r3
}
 8002e72:	4618      	mov	r0, r3
 8002e74:	bd80      	pop	{r7, pc}
 8002e76:	bf00      	nop
 8002e78:	20000720 	.word	0x20000720
 8002e7c:	20000724 	.word	0x20000724

08002e80 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b086      	sub	sp, #24
 8002e84:	af02      	add	r7, sp, #8
 8002e86:	4603      	mov	r3, r0
 8002e88:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8002e8a:	f107 020f 	add.w	r2, r7, #15
 8002e8e:	1df9      	adds	r1, r7, #7
 8002e90:	2332      	movs	r3, #50	; 0x32
 8002e92:	9300      	str	r3, [sp, #0]
 8002e94:	2301      	movs	r3, #1
 8002e96:	4804      	ldr	r0, [pc, #16]	; (8002ea8 <xchg_spi+0x28>)
 8002e98:	f7ff f96a 	bl	8002170 <HAL_SPI_TransmitReceive>
    return rxDat;
 8002e9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	3710      	adds	r7, #16
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	bd80      	pop	{r7, pc}
 8002ea6:	bf00      	nop
 8002ea8:	20000218 	.word	0x20000218

08002eac <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 8002eac:	b590      	push	{r4, r7, lr}
 8002eae:	b085      	sub	sp, #20
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
 8002eb4:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	60fb      	str	r3, [r7, #12]
 8002eba:	e00a      	b.n	8002ed2 <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 8002ebc:	687a      	ldr	r2, [r7, #4]
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	18d4      	adds	r4, r2, r3
 8002ec2:	20ff      	movs	r0, #255	; 0xff
 8002ec4:	f7ff ffdc 	bl	8002e80 <xchg_spi>
 8002ec8:	4603      	mov	r3, r0
 8002eca:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	3301      	adds	r3, #1
 8002ed0:	60fb      	str	r3, [r7, #12]
 8002ed2:	68fa      	ldr	r2, [r7, #12]
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	429a      	cmp	r2, r3
 8002ed8:	d3f0      	bcc.n	8002ebc <rcvr_spi_multi+0x10>
	}
}
 8002eda:	bf00      	nop
 8002edc:	bf00      	nop
 8002ede:	3714      	adds	r7, #20
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	bd90      	pop	{r4, r7, pc}

08002ee4 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	b084      	sub	sp, #16
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
 8002eec:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btx; i++) {
 8002eee:	2300      	movs	r3, #0
 8002ef0:	60fb      	str	r3, [r7, #12]
 8002ef2:	e009      	b.n	8002f08 <xmit_spi_multi+0x24>
		xchg_spi(*(buff+i));
 8002ef4:	687a      	ldr	r2, [r7, #4]
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	4413      	add	r3, r2
 8002efa:	781b      	ldrb	r3, [r3, #0]
 8002efc:	4618      	mov	r0, r3
 8002efe:	f7ff ffbf 	bl	8002e80 <xchg_spi>
	for(UINT i=0; i<btx; i++) {
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	3301      	adds	r3, #1
 8002f06:	60fb      	str	r3, [r7, #12]
 8002f08:	68fa      	ldr	r2, [r7, #12]
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	429a      	cmp	r2, r3
 8002f0e:	d3f1      	bcc.n	8002ef4 <xmit_spi_multi+0x10>
	}
}
 8002f10:	bf00      	nop
 8002f12:	bf00      	nop
 8002f14:	3710      	adds	r7, #16
 8002f16:	46bd      	mov	sp, r7
 8002f18:	bd80      	pop	{r7, pc}

08002f1a <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 8002f1a:	b580      	push	{r7, lr}
 8002f1c:	b086      	sub	sp, #24
 8002f1e:	af00      	add	r7, sp, #0
 8002f20:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8002f22:	f7fd ff3b 	bl	8000d9c <HAL_GetTick>
 8002f26:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 8002f2c:	20ff      	movs	r0, #255	; 0xff
 8002f2e:	f7ff ffa7 	bl	8002e80 <xchg_spi>
 8002f32:	4603      	mov	r3, r0
 8002f34:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 8002f36:	7bfb      	ldrb	r3, [r7, #15]
 8002f38:	2bff      	cmp	r3, #255	; 0xff
 8002f3a:	d007      	beq.n	8002f4c <wait_ready+0x32>
 8002f3c:	f7fd ff2e 	bl	8000d9c <HAL_GetTick>
 8002f40:	4602      	mov	r2, r0
 8002f42:	697b      	ldr	r3, [r7, #20]
 8002f44:	1ad3      	subs	r3, r2, r3
 8002f46:	693a      	ldr	r2, [r7, #16]
 8002f48:	429a      	cmp	r2, r3
 8002f4a:	d8ef      	bhi.n	8002f2c <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 8002f4c:	7bfb      	ldrb	r3, [r7, #15]
 8002f4e:	2bff      	cmp	r3, #255	; 0xff
 8002f50:	bf0c      	ite	eq
 8002f52:	2301      	moveq	r3, #1
 8002f54:	2300      	movne	r3, #0
 8002f56:	b2db      	uxtb	r3, r3
}
 8002f58:	4618      	mov	r0, r3
 8002f5a:	3718      	adds	r7, #24
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	bd80      	pop	{r7, pc}

08002f60 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 8002f64:	2201      	movs	r2, #1
 8002f66:	2102      	movs	r1, #2
 8002f68:	4803      	ldr	r0, [pc, #12]	; (8002f78 <despiselect+0x18>)
 8002f6a:	f7fe f9c9 	bl	8001300 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8002f6e:	20ff      	movs	r0, #255	; 0xff
 8002f70:	f7ff ff86 	bl	8002e80 <xchg_spi>

}
 8002f74:	bf00      	nop
 8002f76:	bd80      	pop	{r7, pc}
 8002f78:	40021000 	.word	0x40021000

08002f7c <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 8002f80:	2200      	movs	r2, #0
 8002f82:	2102      	movs	r1, #2
 8002f84:	4809      	ldr	r0, [pc, #36]	; (8002fac <spiselect+0x30>)
 8002f86:	f7fe f9bb 	bl	8001300 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 8002f8a:	20ff      	movs	r0, #255	; 0xff
 8002f8c:	f7ff ff78 	bl	8002e80 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 8002f90:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002f94:	f7ff ffc1 	bl	8002f1a <wait_ready>
 8002f98:	4603      	mov	r3, r0
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d001      	beq.n	8002fa2 <spiselect+0x26>
 8002f9e:	2301      	movs	r3, #1
 8002fa0:	e002      	b.n	8002fa8 <spiselect+0x2c>

	despiselect();
 8002fa2:	f7ff ffdd 	bl	8002f60 <despiselect>
	return 0;	/* Timeout */
 8002fa6:	2300      	movs	r3, #0
}
 8002fa8:	4618      	mov	r0, r3
 8002faa:	bd80      	pop	{r7, pc}
 8002fac:	40021000 	.word	0x40021000

08002fb0 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b084      	sub	sp, #16
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
 8002fb8:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 8002fba:	20c8      	movs	r0, #200	; 0xc8
 8002fbc:	f7ff ff36 	bl	8002e2c <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 8002fc0:	20ff      	movs	r0, #255	; 0xff
 8002fc2:	f7ff ff5d 	bl	8002e80 <xchg_spi>
 8002fc6:	4603      	mov	r3, r0
 8002fc8:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 8002fca:	7bfb      	ldrb	r3, [r7, #15]
 8002fcc:	2bff      	cmp	r3, #255	; 0xff
 8002fce:	d104      	bne.n	8002fda <rcvr_datablock+0x2a>
 8002fd0:	f7ff ff40 	bl	8002e54 <SPI_Timer_Status>
 8002fd4:	4603      	mov	r3, r0
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d1f2      	bne.n	8002fc0 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 8002fda:	7bfb      	ldrb	r3, [r7, #15]
 8002fdc:	2bfe      	cmp	r3, #254	; 0xfe
 8002fde:	d001      	beq.n	8002fe4 <rcvr_datablock+0x34>
 8002fe0:	2300      	movs	r3, #0
 8002fe2:	e00a      	b.n	8002ffa <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 8002fe4:	6839      	ldr	r1, [r7, #0]
 8002fe6:	6878      	ldr	r0, [r7, #4]
 8002fe8:	f7ff ff60 	bl	8002eac <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 8002fec:	20ff      	movs	r0, #255	; 0xff
 8002fee:	f7ff ff47 	bl	8002e80 <xchg_spi>
 8002ff2:	20ff      	movs	r0, #255	; 0xff
 8002ff4:	f7ff ff44 	bl	8002e80 <xchg_spi>

	return 1;						/* Function succeeded */
 8002ff8:	2301      	movs	r3, #1
}
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	3710      	adds	r7, #16
 8002ffe:	46bd      	mov	sp, r7
 8003000:	bd80      	pop	{r7, pc}

08003002 <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 8003002:	b580      	push	{r7, lr}
 8003004:	b084      	sub	sp, #16
 8003006:	af00      	add	r7, sp, #0
 8003008:	6078      	str	r0, [r7, #4]
 800300a:	460b      	mov	r3, r1
 800300c:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 800300e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003012:	f7ff ff82 	bl	8002f1a <wait_ready>
 8003016:	4603      	mov	r3, r0
 8003018:	2b00      	cmp	r3, #0
 800301a:	d101      	bne.n	8003020 <xmit_datablock+0x1e>
 800301c:	2300      	movs	r3, #0
 800301e:	e01e      	b.n	800305e <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 8003020:	78fb      	ldrb	r3, [r7, #3]
 8003022:	4618      	mov	r0, r3
 8003024:	f7ff ff2c 	bl	8002e80 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8003028:	78fb      	ldrb	r3, [r7, #3]
 800302a:	2bfd      	cmp	r3, #253	; 0xfd
 800302c:	d016      	beq.n	800305c <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 800302e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003032:	6878      	ldr	r0, [r7, #4]
 8003034:	f7ff ff56 	bl	8002ee4 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8003038:	20ff      	movs	r0, #255	; 0xff
 800303a:	f7ff ff21 	bl	8002e80 <xchg_spi>
 800303e:	20ff      	movs	r0, #255	; 0xff
 8003040:	f7ff ff1e 	bl	8002e80 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 8003044:	20ff      	movs	r0, #255	; 0xff
 8003046:	f7ff ff1b 	bl	8002e80 <xchg_spi>
 800304a:	4603      	mov	r3, r0
 800304c:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 800304e:	7bfb      	ldrb	r3, [r7, #15]
 8003050:	f003 031f 	and.w	r3, r3, #31
 8003054:	2b05      	cmp	r3, #5
 8003056:	d001      	beq.n	800305c <xmit_datablock+0x5a>
 8003058:	2300      	movs	r3, #0
 800305a:	e000      	b.n	800305e <xmit_datablock+0x5c>
	}
	return 1;
 800305c:	2301      	movs	r3, #1
}
 800305e:	4618      	mov	r0, r3
 8003060:	3710      	adds	r7, #16
 8003062:	46bd      	mov	sp, r7
 8003064:	bd80      	pop	{r7, pc}

08003066 <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 8003066:	b580      	push	{r7, lr}
 8003068:	b084      	sub	sp, #16
 800306a:	af00      	add	r7, sp, #0
 800306c:	4603      	mov	r3, r0
 800306e:	6039      	str	r1, [r7, #0]
 8003070:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 8003072:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003076:	2b00      	cmp	r3, #0
 8003078:	da0e      	bge.n	8003098 <send_cmd+0x32>
		cmd &= 0x7F;
 800307a:	79fb      	ldrb	r3, [r7, #7]
 800307c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003080:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 8003082:	2100      	movs	r1, #0
 8003084:	2037      	movs	r0, #55	; 0x37
 8003086:	f7ff ffee 	bl	8003066 <send_cmd>
 800308a:	4603      	mov	r3, r0
 800308c:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 800308e:	7bbb      	ldrb	r3, [r7, #14]
 8003090:	2b01      	cmp	r3, #1
 8003092:	d901      	bls.n	8003098 <send_cmd+0x32>
 8003094:	7bbb      	ldrb	r3, [r7, #14]
 8003096:	e051      	b.n	800313c <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 8003098:	79fb      	ldrb	r3, [r7, #7]
 800309a:	2b0c      	cmp	r3, #12
 800309c:	d008      	beq.n	80030b0 <send_cmd+0x4a>
		despiselect();
 800309e:	f7ff ff5f 	bl	8002f60 <despiselect>
		if (!spiselect()) return 0xFF;
 80030a2:	f7ff ff6b 	bl	8002f7c <spiselect>
 80030a6:	4603      	mov	r3, r0
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d101      	bne.n	80030b0 <send_cmd+0x4a>
 80030ac:	23ff      	movs	r3, #255	; 0xff
 80030ae:	e045      	b.n	800313c <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 80030b0:	79fb      	ldrb	r3, [r7, #7]
 80030b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80030b6:	b2db      	uxtb	r3, r3
 80030b8:	4618      	mov	r0, r3
 80030ba:	f7ff fee1 	bl	8002e80 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 80030be:	683b      	ldr	r3, [r7, #0]
 80030c0:	0e1b      	lsrs	r3, r3, #24
 80030c2:	b2db      	uxtb	r3, r3
 80030c4:	4618      	mov	r0, r3
 80030c6:	f7ff fedb 	bl	8002e80 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 80030ca:	683b      	ldr	r3, [r7, #0]
 80030cc:	0c1b      	lsrs	r3, r3, #16
 80030ce:	b2db      	uxtb	r3, r3
 80030d0:	4618      	mov	r0, r3
 80030d2:	f7ff fed5 	bl	8002e80 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 80030d6:	683b      	ldr	r3, [r7, #0]
 80030d8:	0a1b      	lsrs	r3, r3, #8
 80030da:	b2db      	uxtb	r3, r3
 80030dc:	4618      	mov	r0, r3
 80030de:	f7ff fecf 	bl	8002e80 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 80030e2:	683b      	ldr	r3, [r7, #0]
 80030e4:	b2db      	uxtb	r3, r3
 80030e6:	4618      	mov	r0, r3
 80030e8:	f7ff feca 	bl	8002e80 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 80030ec:	2301      	movs	r3, #1
 80030ee:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 80030f0:	79fb      	ldrb	r3, [r7, #7]
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d101      	bne.n	80030fa <send_cmd+0x94>
 80030f6:	2395      	movs	r3, #149	; 0x95
 80030f8:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 80030fa:	79fb      	ldrb	r3, [r7, #7]
 80030fc:	2b08      	cmp	r3, #8
 80030fe:	d101      	bne.n	8003104 <send_cmd+0x9e>
 8003100:	2387      	movs	r3, #135	; 0x87
 8003102:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 8003104:	7bfb      	ldrb	r3, [r7, #15]
 8003106:	4618      	mov	r0, r3
 8003108:	f7ff feba 	bl	8002e80 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 800310c:	79fb      	ldrb	r3, [r7, #7]
 800310e:	2b0c      	cmp	r3, #12
 8003110:	d102      	bne.n	8003118 <send_cmd+0xb2>
 8003112:	20ff      	movs	r0, #255	; 0xff
 8003114:	f7ff feb4 	bl	8002e80 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8003118:	230a      	movs	r3, #10
 800311a:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 800311c:	20ff      	movs	r0, #255	; 0xff
 800311e:	f7ff feaf 	bl	8002e80 <xchg_spi>
 8003122:	4603      	mov	r3, r0
 8003124:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 8003126:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800312a:	2b00      	cmp	r3, #0
 800312c:	da05      	bge.n	800313a <send_cmd+0xd4>
 800312e:	7bfb      	ldrb	r3, [r7, #15]
 8003130:	3b01      	subs	r3, #1
 8003132:	73fb      	strb	r3, [r7, #15]
 8003134:	7bfb      	ldrb	r3, [r7, #15]
 8003136:	2b00      	cmp	r3, #0
 8003138:	d1f0      	bne.n	800311c <send_cmd+0xb6>

	return res;							/* Return received response */
 800313a:	7bbb      	ldrb	r3, [r7, #14]
}
 800313c:	4618      	mov	r0, r3
 800313e:	3710      	adds	r7, #16
 8003140:	46bd      	mov	sp, r7
 8003142:	bd80      	pop	{r7, pc}

08003144 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 8003144:	b590      	push	{r4, r7, lr}
 8003146:	b085      	sub	sp, #20
 8003148:	af00      	add	r7, sp, #0
 800314a:	4603      	mov	r3, r0
 800314c:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 800314e:	79fb      	ldrb	r3, [r7, #7]
 8003150:	2b00      	cmp	r3, #0
 8003152:	d001      	beq.n	8003158 <USER_SPI_initialize+0x14>
 8003154:	2301      	movs	r3, #1
 8003156:	e0d6      	b.n	8003306 <USER_SPI_initialize+0x1c2>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 8003158:	4b6d      	ldr	r3, [pc, #436]	; (8003310 <USER_SPI_initialize+0x1cc>)
 800315a:	781b      	ldrb	r3, [r3, #0]
 800315c:	b2db      	uxtb	r3, r3
 800315e:	f003 0302 	and.w	r3, r3, #2
 8003162:	2b00      	cmp	r3, #0
 8003164:	d003      	beq.n	800316e <USER_SPI_initialize+0x2a>
 8003166:	4b6a      	ldr	r3, [pc, #424]	; (8003310 <USER_SPI_initialize+0x1cc>)
 8003168:	781b      	ldrb	r3, [r3, #0]
 800316a:	b2db      	uxtb	r3, r3
 800316c:	e0cb      	b.n	8003306 <USER_SPI_initialize+0x1c2>

	FCLK_SLOW();
 800316e:	4b69      	ldr	r3, [pc, #420]	; (8003314 <USER_SPI_initialize+0x1d0>)
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8003178:	4b66      	ldr	r3, [pc, #408]	; (8003314 <USER_SPI_initialize+0x1d0>)
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f042 0228 	orr.w	r2, r2, #40	; 0x28
 8003180:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 8003182:	230a      	movs	r3, #10
 8003184:	73fb      	strb	r3, [r7, #15]
 8003186:	e005      	b.n	8003194 <USER_SPI_initialize+0x50>
 8003188:	20ff      	movs	r0, #255	; 0xff
 800318a:	f7ff fe79 	bl	8002e80 <xchg_spi>
 800318e:	7bfb      	ldrb	r3, [r7, #15]
 8003190:	3b01      	subs	r3, #1
 8003192:	73fb      	strb	r3, [r7, #15]
 8003194:	7bfb      	ldrb	r3, [r7, #15]
 8003196:	2b00      	cmp	r3, #0
 8003198:	d1f6      	bne.n	8003188 <USER_SPI_initialize+0x44>

	ty = 0;
 800319a:	2300      	movs	r3, #0
 800319c:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 800319e:	2100      	movs	r1, #0
 80031a0:	2000      	movs	r0, #0
 80031a2:	f7ff ff60 	bl	8003066 <send_cmd>
 80031a6:	4603      	mov	r3, r0
 80031a8:	2b01      	cmp	r3, #1
 80031aa:	f040 808b 	bne.w	80032c4 <USER_SPI_initialize+0x180>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 80031ae:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80031b2:	f7ff fe3b 	bl	8002e2c <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 80031b6:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80031ba:	2008      	movs	r0, #8
 80031bc:	f7ff ff53 	bl	8003066 <send_cmd>
 80031c0:	4603      	mov	r3, r0
 80031c2:	2b01      	cmp	r3, #1
 80031c4:	d151      	bne.n	800326a <USER_SPI_initialize+0x126>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 80031c6:	2300      	movs	r3, #0
 80031c8:	73fb      	strb	r3, [r7, #15]
 80031ca:	e00d      	b.n	80031e8 <USER_SPI_initialize+0xa4>
 80031cc:	7bfc      	ldrb	r4, [r7, #15]
 80031ce:	20ff      	movs	r0, #255	; 0xff
 80031d0:	f7ff fe56 	bl	8002e80 <xchg_spi>
 80031d4:	4603      	mov	r3, r0
 80031d6:	461a      	mov	r2, r3
 80031d8:	f107 0310 	add.w	r3, r7, #16
 80031dc:	4423      	add	r3, r4
 80031de:	f803 2c08 	strb.w	r2, [r3, #-8]
 80031e2:	7bfb      	ldrb	r3, [r7, #15]
 80031e4:	3301      	adds	r3, #1
 80031e6:	73fb      	strb	r3, [r7, #15]
 80031e8:	7bfb      	ldrb	r3, [r7, #15]
 80031ea:	2b03      	cmp	r3, #3
 80031ec:	d9ee      	bls.n	80031cc <USER_SPI_initialize+0x88>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 80031ee:	7abb      	ldrb	r3, [r7, #10]
 80031f0:	2b01      	cmp	r3, #1
 80031f2:	d167      	bne.n	80032c4 <USER_SPI_initialize+0x180>
 80031f4:	7afb      	ldrb	r3, [r7, #11]
 80031f6:	2baa      	cmp	r3, #170	; 0xaa
 80031f8:	d164      	bne.n	80032c4 <USER_SPI_initialize+0x180>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 80031fa:	bf00      	nop
 80031fc:	f7ff fe2a 	bl	8002e54 <SPI_Timer_Status>
 8003200:	4603      	mov	r3, r0
 8003202:	2b00      	cmp	r3, #0
 8003204:	d007      	beq.n	8003216 <USER_SPI_initialize+0xd2>
 8003206:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800320a:	20a9      	movs	r0, #169	; 0xa9
 800320c:	f7ff ff2b 	bl	8003066 <send_cmd>
 8003210:	4603      	mov	r3, r0
 8003212:	2b00      	cmp	r3, #0
 8003214:	d1f2      	bne.n	80031fc <USER_SPI_initialize+0xb8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 8003216:	f7ff fe1d 	bl	8002e54 <SPI_Timer_Status>
 800321a:	4603      	mov	r3, r0
 800321c:	2b00      	cmp	r3, #0
 800321e:	d051      	beq.n	80032c4 <USER_SPI_initialize+0x180>
 8003220:	2100      	movs	r1, #0
 8003222:	203a      	movs	r0, #58	; 0x3a
 8003224:	f7ff ff1f 	bl	8003066 <send_cmd>
 8003228:	4603      	mov	r3, r0
 800322a:	2b00      	cmp	r3, #0
 800322c:	d14a      	bne.n	80032c4 <USER_SPI_initialize+0x180>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 800322e:	2300      	movs	r3, #0
 8003230:	73fb      	strb	r3, [r7, #15]
 8003232:	e00d      	b.n	8003250 <USER_SPI_initialize+0x10c>
 8003234:	7bfc      	ldrb	r4, [r7, #15]
 8003236:	20ff      	movs	r0, #255	; 0xff
 8003238:	f7ff fe22 	bl	8002e80 <xchg_spi>
 800323c:	4603      	mov	r3, r0
 800323e:	461a      	mov	r2, r3
 8003240:	f107 0310 	add.w	r3, r7, #16
 8003244:	4423      	add	r3, r4
 8003246:	f803 2c08 	strb.w	r2, [r3, #-8]
 800324a:	7bfb      	ldrb	r3, [r7, #15]
 800324c:	3301      	adds	r3, #1
 800324e:	73fb      	strb	r3, [r7, #15]
 8003250:	7bfb      	ldrb	r3, [r7, #15]
 8003252:	2b03      	cmp	r3, #3
 8003254:	d9ee      	bls.n	8003234 <USER_SPI_initialize+0xf0>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 8003256:	7a3b      	ldrb	r3, [r7, #8]
 8003258:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800325c:	2b00      	cmp	r3, #0
 800325e:	d001      	beq.n	8003264 <USER_SPI_initialize+0x120>
 8003260:	230c      	movs	r3, #12
 8003262:	e000      	b.n	8003266 <USER_SPI_initialize+0x122>
 8003264:	2304      	movs	r3, #4
 8003266:	737b      	strb	r3, [r7, #13]
 8003268:	e02c      	b.n	80032c4 <USER_SPI_initialize+0x180>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 800326a:	2100      	movs	r1, #0
 800326c:	20a9      	movs	r0, #169	; 0xa9
 800326e:	f7ff fefa 	bl	8003066 <send_cmd>
 8003272:	4603      	mov	r3, r0
 8003274:	2b01      	cmp	r3, #1
 8003276:	d804      	bhi.n	8003282 <USER_SPI_initialize+0x13e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 8003278:	2302      	movs	r3, #2
 800327a:	737b      	strb	r3, [r7, #13]
 800327c:	23a9      	movs	r3, #169	; 0xa9
 800327e:	73bb      	strb	r3, [r7, #14]
 8003280:	e003      	b.n	800328a <USER_SPI_initialize+0x146>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 8003282:	2301      	movs	r3, #1
 8003284:	737b      	strb	r3, [r7, #13]
 8003286:	2301      	movs	r3, #1
 8003288:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 800328a:	bf00      	nop
 800328c:	f7ff fde2 	bl	8002e54 <SPI_Timer_Status>
 8003290:	4603      	mov	r3, r0
 8003292:	2b00      	cmp	r3, #0
 8003294:	d007      	beq.n	80032a6 <USER_SPI_initialize+0x162>
 8003296:	7bbb      	ldrb	r3, [r7, #14]
 8003298:	2100      	movs	r1, #0
 800329a:	4618      	mov	r0, r3
 800329c:	f7ff fee3 	bl	8003066 <send_cmd>
 80032a0:	4603      	mov	r3, r0
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d1f2      	bne.n	800328c <USER_SPI_initialize+0x148>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 80032a6:	f7ff fdd5 	bl	8002e54 <SPI_Timer_Status>
 80032aa:	4603      	mov	r3, r0
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d007      	beq.n	80032c0 <USER_SPI_initialize+0x17c>
 80032b0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80032b4:	2010      	movs	r0, #16
 80032b6:	f7ff fed6 	bl	8003066 <send_cmd>
 80032ba:	4603      	mov	r3, r0
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d001      	beq.n	80032c4 <USER_SPI_initialize+0x180>
				ty = 0;
 80032c0:	2300      	movs	r3, #0
 80032c2:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 80032c4:	4a14      	ldr	r2, [pc, #80]	; (8003318 <USER_SPI_initialize+0x1d4>)
 80032c6:	7b7b      	ldrb	r3, [r7, #13]
 80032c8:	7013      	strb	r3, [r2, #0]
	despiselect();
 80032ca:	f7ff fe49 	bl	8002f60 <despiselect>

	if (ty) {			/* OK */
 80032ce:	7b7b      	ldrb	r3, [r7, #13]
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d012      	beq.n	80032fa <USER_SPI_initialize+0x1b6>
		FCLK_FAST();			/* Set fast clock */
 80032d4:	4b0f      	ldr	r3, [pc, #60]	; (8003314 <USER_SPI_initialize+0x1d0>)
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 80032de:	4b0d      	ldr	r3, [pc, #52]	; (8003314 <USER_SPI_initialize+0x1d0>)
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f042 0208 	orr.w	r2, r2, #8
 80032e6:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 80032e8:	4b09      	ldr	r3, [pc, #36]	; (8003310 <USER_SPI_initialize+0x1cc>)
 80032ea:	781b      	ldrb	r3, [r3, #0]
 80032ec:	b2db      	uxtb	r3, r3
 80032ee:	f023 0301 	bic.w	r3, r3, #1
 80032f2:	b2da      	uxtb	r2, r3
 80032f4:	4b06      	ldr	r3, [pc, #24]	; (8003310 <USER_SPI_initialize+0x1cc>)
 80032f6:	701a      	strb	r2, [r3, #0]
 80032f8:	e002      	b.n	8003300 <USER_SPI_initialize+0x1bc>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 80032fa:	4b05      	ldr	r3, [pc, #20]	; (8003310 <USER_SPI_initialize+0x1cc>)
 80032fc:	2201      	movs	r2, #1
 80032fe:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 8003300:	4b03      	ldr	r3, [pc, #12]	; (8003310 <USER_SPI_initialize+0x1cc>)
 8003302:	781b      	ldrb	r3, [r3, #0]
 8003304:	b2db      	uxtb	r3, r3
}
 8003306:	4618      	mov	r0, r3
 8003308:	3714      	adds	r7, #20
 800330a:	46bd      	mov	sp, r7
 800330c:	bd90      	pop	{r4, r7, pc}
 800330e:	bf00      	nop
 8003310:	20000020 	.word	0x20000020
 8003314:	20000218 	.word	0x20000218
 8003318:	200001a8 	.word	0x200001a8

0800331c <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 800331c:	b480      	push	{r7}
 800331e:	b083      	sub	sp, #12
 8003320:	af00      	add	r7, sp, #0
 8003322:	4603      	mov	r3, r0
 8003324:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 8003326:	79fb      	ldrb	r3, [r7, #7]
 8003328:	2b00      	cmp	r3, #0
 800332a:	d001      	beq.n	8003330 <USER_SPI_status+0x14>
 800332c:	2301      	movs	r3, #1
 800332e:	e002      	b.n	8003336 <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 8003330:	4b04      	ldr	r3, [pc, #16]	; (8003344 <USER_SPI_status+0x28>)
 8003332:	781b      	ldrb	r3, [r3, #0]
 8003334:	b2db      	uxtb	r3, r3
}
 8003336:	4618      	mov	r0, r3
 8003338:	370c      	adds	r7, #12
 800333a:	46bd      	mov	sp, r7
 800333c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003340:	4770      	bx	lr
 8003342:	bf00      	nop
 8003344:	20000020 	.word	0x20000020

08003348 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	b084      	sub	sp, #16
 800334c:	af00      	add	r7, sp, #0
 800334e:	60b9      	str	r1, [r7, #8]
 8003350:	607a      	str	r2, [r7, #4]
 8003352:	603b      	str	r3, [r7, #0]
 8003354:	4603      	mov	r3, r0
 8003356:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8003358:	7bfb      	ldrb	r3, [r7, #15]
 800335a:	2b00      	cmp	r3, #0
 800335c:	d102      	bne.n	8003364 <USER_SPI_read+0x1c>
 800335e:	683b      	ldr	r3, [r7, #0]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d101      	bne.n	8003368 <USER_SPI_read+0x20>
 8003364:	2304      	movs	r3, #4
 8003366:	e04d      	b.n	8003404 <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8003368:	4b28      	ldr	r3, [pc, #160]	; (800340c <USER_SPI_read+0xc4>)
 800336a:	781b      	ldrb	r3, [r3, #0]
 800336c:	b2db      	uxtb	r3, r3
 800336e:	f003 0301 	and.w	r3, r3, #1
 8003372:	2b00      	cmp	r3, #0
 8003374:	d001      	beq.n	800337a <USER_SPI_read+0x32>
 8003376:	2303      	movs	r3, #3
 8003378:	e044      	b.n	8003404 <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 800337a:	4b25      	ldr	r3, [pc, #148]	; (8003410 <USER_SPI_read+0xc8>)
 800337c:	781b      	ldrb	r3, [r3, #0]
 800337e:	f003 0308 	and.w	r3, r3, #8
 8003382:	2b00      	cmp	r3, #0
 8003384:	d102      	bne.n	800338c <USER_SPI_read+0x44>
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	025b      	lsls	r3, r3, #9
 800338a:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	2b01      	cmp	r3, #1
 8003390:	d111      	bne.n	80033b6 <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 8003392:	6879      	ldr	r1, [r7, #4]
 8003394:	2011      	movs	r0, #17
 8003396:	f7ff fe66 	bl	8003066 <send_cmd>
 800339a:	4603      	mov	r3, r0
 800339c:	2b00      	cmp	r3, #0
 800339e:	d129      	bne.n	80033f4 <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 80033a0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80033a4:	68b8      	ldr	r0, [r7, #8]
 80033a6:	f7ff fe03 	bl	8002fb0 <rcvr_datablock>
 80033aa:	4603      	mov	r3, r0
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d021      	beq.n	80033f4 <USER_SPI_read+0xac>
			count = 0;
 80033b0:	2300      	movs	r3, #0
 80033b2:	603b      	str	r3, [r7, #0]
 80033b4:	e01e      	b.n	80033f4 <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 80033b6:	6879      	ldr	r1, [r7, #4]
 80033b8:	2012      	movs	r0, #18
 80033ba:	f7ff fe54 	bl	8003066 <send_cmd>
 80033be:	4603      	mov	r3, r0
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d117      	bne.n	80033f4 <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 80033c4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80033c8:	68b8      	ldr	r0, [r7, #8]
 80033ca:	f7ff fdf1 	bl	8002fb0 <rcvr_datablock>
 80033ce:	4603      	mov	r3, r0
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d00a      	beq.n	80033ea <USER_SPI_read+0xa2>
				buff += 512;
 80033d4:	68bb      	ldr	r3, [r7, #8]
 80033d6:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80033da:	60bb      	str	r3, [r7, #8]
			} while (--count);
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	3b01      	subs	r3, #1
 80033e0:	603b      	str	r3, [r7, #0]
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d1ed      	bne.n	80033c4 <USER_SPI_read+0x7c>
 80033e8:	e000      	b.n	80033ec <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 80033ea:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 80033ec:	2100      	movs	r1, #0
 80033ee:	200c      	movs	r0, #12
 80033f0:	f7ff fe39 	bl	8003066 <send_cmd>
		}
	}
	despiselect();
 80033f4:	f7ff fdb4 	bl	8002f60 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 80033f8:	683b      	ldr	r3, [r7, #0]
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	bf14      	ite	ne
 80033fe:	2301      	movne	r3, #1
 8003400:	2300      	moveq	r3, #0
 8003402:	b2db      	uxtb	r3, r3
}
 8003404:	4618      	mov	r0, r3
 8003406:	3710      	adds	r7, #16
 8003408:	46bd      	mov	sp, r7
 800340a:	bd80      	pop	{r7, pc}
 800340c:	20000020 	.word	0x20000020
 8003410:	200001a8 	.word	0x200001a8

08003414 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b084      	sub	sp, #16
 8003418:	af00      	add	r7, sp, #0
 800341a:	60b9      	str	r1, [r7, #8]
 800341c:	607a      	str	r2, [r7, #4]
 800341e:	603b      	str	r3, [r7, #0]
 8003420:	4603      	mov	r3, r0
 8003422:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8003424:	7bfb      	ldrb	r3, [r7, #15]
 8003426:	2b00      	cmp	r3, #0
 8003428:	d102      	bne.n	8003430 <USER_SPI_write+0x1c>
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	2b00      	cmp	r3, #0
 800342e:	d101      	bne.n	8003434 <USER_SPI_write+0x20>
 8003430:	2304      	movs	r3, #4
 8003432:	e063      	b.n	80034fc <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 8003434:	4b33      	ldr	r3, [pc, #204]	; (8003504 <USER_SPI_write+0xf0>)
 8003436:	781b      	ldrb	r3, [r3, #0]
 8003438:	b2db      	uxtb	r3, r3
 800343a:	f003 0301 	and.w	r3, r3, #1
 800343e:	2b00      	cmp	r3, #0
 8003440:	d001      	beq.n	8003446 <USER_SPI_write+0x32>
 8003442:	2303      	movs	r3, #3
 8003444:	e05a      	b.n	80034fc <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 8003446:	4b2f      	ldr	r3, [pc, #188]	; (8003504 <USER_SPI_write+0xf0>)
 8003448:	781b      	ldrb	r3, [r3, #0]
 800344a:	b2db      	uxtb	r3, r3
 800344c:	f003 0304 	and.w	r3, r3, #4
 8003450:	2b00      	cmp	r3, #0
 8003452:	d001      	beq.n	8003458 <USER_SPI_write+0x44>
 8003454:	2302      	movs	r3, #2
 8003456:	e051      	b.n	80034fc <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 8003458:	4b2b      	ldr	r3, [pc, #172]	; (8003508 <USER_SPI_write+0xf4>)
 800345a:	781b      	ldrb	r3, [r3, #0]
 800345c:	f003 0308 	and.w	r3, r3, #8
 8003460:	2b00      	cmp	r3, #0
 8003462:	d102      	bne.n	800346a <USER_SPI_write+0x56>
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	025b      	lsls	r3, r3, #9
 8003468:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 800346a:	683b      	ldr	r3, [r7, #0]
 800346c:	2b01      	cmp	r3, #1
 800346e:	d110      	bne.n	8003492 <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 8003470:	6879      	ldr	r1, [r7, #4]
 8003472:	2018      	movs	r0, #24
 8003474:	f7ff fdf7 	bl	8003066 <send_cmd>
 8003478:	4603      	mov	r3, r0
 800347a:	2b00      	cmp	r3, #0
 800347c:	d136      	bne.n	80034ec <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 800347e:	21fe      	movs	r1, #254	; 0xfe
 8003480:	68b8      	ldr	r0, [r7, #8]
 8003482:	f7ff fdbe 	bl	8003002 <xmit_datablock>
 8003486:	4603      	mov	r3, r0
 8003488:	2b00      	cmp	r3, #0
 800348a:	d02f      	beq.n	80034ec <USER_SPI_write+0xd8>
			count = 0;
 800348c:	2300      	movs	r3, #0
 800348e:	603b      	str	r3, [r7, #0]
 8003490:	e02c      	b.n	80034ec <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 8003492:	4b1d      	ldr	r3, [pc, #116]	; (8003508 <USER_SPI_write+0xf4>)
 8003494:	781b      	ldrb	r3, [r3, #0]
 8003496:	f003 0306 	and.w	r3, r3, #6
 800349a:	2b00      	cmp	r3, #0
 800349c:	d003      	beq.n	80034a6 <USER_SPI_write+0x92>
 800349e:	6839      	ldr	r1, [r7, #0]
 80034a0:	2097      	movs	r0, #151	; 0x97
 80034a2:	f7ff fde0 	bl	8003066 <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 80034a6:	6879      	ldr	r1, [r7, #4]
 80034a8:	2019      	movs	r0, #25
 80034aa:	f7ff fddc 	bl	8003066 <send_cmd>
 80034ae:	4603      	mov	r3, r0
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d11b      	bne.n	80034ec <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 80034b4:	21fc      	movs	r1, #252	; 0xfc
 80034b6:	68b8      	ldr	r0, [r7, #8]
 80034b8:	f7ff fda3 	bl	8003002 <xmit_datablock>
 80034bc:	4603      	mov	r3, r0
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d00a      	beq.n	80034d8 <USER_SPI_write+0xc4>
				buff += 512;
 80034c2:	68bb      	ldr	r3, [r7, #8]
 80034c4:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80034c8:	60bb      	str	r3, [r7, #8]
			} while (--count);
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	3b01      	subs	r3, #1
 80034ce:	603b      	str	r3, [r7, #0]
 80034d0:	683b      	ldr	r3, [r7, #0]
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d1ee      	bne.n	80034b4 <USER_SPI_write+0xa0>
 80034d6:	e000      	b.n	80034da <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 80034d8:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 80034da:	21fd      	movs	r1, #253	; 0xfd
 80034dc:	2000      	movs	r0, #0
 80034de:	f7ff fd90 	bl	8003002 <xmit_datablock>
 80034e2:	4603      	mov	r3, r0
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d101      	bne.n	80034ec <USER_SPI_write+0xd8>
 80034e8:	2301      	movs	r3, #1
 80034ea:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 80034ec:	f7ff fd38 	bl	8002f60 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	bf14      	ite	ne
 80034f6:	2301      	movne	r3, #1
 80034f8:	2300      	moveq	r3, #0
 80034fa:	b2db      	uxtb	r3, r3
}
 80034fc:	4618      	mov	r0, r3
 80034fe:	3710      	adds	r7, #16
 8003500:	46bd      	mov	sp, r7
 8003502:	bd80      	pop	{r7, pc}
 8003504:	20000020 	.word	0x20000020
 8003508:	200001a8 	.word	0x200001a8

0800350c <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 800350c:	b580      	push	{r7, lr}
 800350e:	b08c      	sub	sp, #48	; 0x30
 8003510:	af00      	add	r7, sp, #0
 8003512:	4603      	mov	r3, r0
 8003514:	603a      	str	r2, [r7, #0]
 8003516:	71fb      	strb	r3, [r7, #7]
 8003518:	460b      	mov	r3, r1
 800351a:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 800351c:	79fb      	ldrb	r3, [r7, #7]
 800351e:	2b00      	cmp	r3, #0
 8003520:	d001      	beq.n	8003526 <USER_SPI_ioctl+0x1a>
 8003522:	2304      	movs	r3, #4
 8003524:	e15a      	b.n	80037dc <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8003526:	4baf      	ldr	r3, [pc, #700]	; (80037e4 <USER_SPI_ioctl+0x2d8>)
 8003528:	781b      	ldrb	r3, [r3, #0]
 800352a:	b2db      	uxtb	r3, r3
 800352c:	f003 0301 	and.w	r3, r3, #1
 8003530:	2b00      	cmp	r3, #0
 8003532:	d001      	beq.n	8003538 <USER_SPI_ioctl+0x2c>
 8003534:	2303      	movs	r3, #3
 8003536:	e151      	b.n	80037dc <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 8003538:	2301      	movs	r3, #1
 800353a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	switch (cmd) {
 800353e:	79bb      	ldrb	r3, [r7, #6]
 8003540:	2b04      	cmp	r3, #4
 8003542:	f200 8136 	bhi.w	80037b2 <USER_SPI_ioctl+0x2a6>
 8003546:	a201      	add	r2, pc, #4	; (adr r2, 800354c <USER_SPI_ioctl+0x40>)
 8003548:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800354c:	08003561 	.word	0x08003561
 8003550:	08003575 	.word	0x08003575
 8003554:	080037b3 	.word	0x080037b3
 8003558:	08003621 	.word	0x08003621
 800355c:	08003717 	.word	0x08003717
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 8003560:	f7ff fd0c 	bl	8002f7c <spiselect>
 8003564:	4603      	mov	r3, r0
 8003566:	2b00      	cmp	r3, #0
 8003568:	f000 8127 	beq.w	80037ba <USER_SPI_ioctl+0x2ae>
 800356c:	2300      	movs	r3, #0
 800356e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 8003572:	e122      	b.n	80037ba <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 8003574:	2100      	movs	r1, #0
 8003576:	2009      	movs	r0, #9
 8003578:	f7ff fd75 	bl	8003066 <send_cmd>
 800357c:	4603      	mov	r3, r0
 800357e:	2b00      	cmp	r3, #0
 8003580:	f040 811d 	bne.w	80037be <USER_SPI_ioctl+0x2b2>
 8003584:	f107 030c 	add.w	r3, r7, #12
 8003588:	2110      	movs	r1, #16
 800358a:	4618      	mov	r0, r3
 800358c:	f7ff fd10 	bl	8002fb0 <rcvr_datablock>
 8003590:	4603      	mov	r3, r0
 8003592:	2b00      	cmp	r3, #0
 8003594:	f000 8113 	beq.w	80037be <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 8003598:	7b3b      	ldrb	r3, [r7, #12]
 800359a:	099b      	lsrs	r3, r3, #6
 800359c:	b2db      	uxtb	r3, r3
 800359e:	2b01      	cmp	r3, #1
 80035a0:	d111      	bne.n	80035c6 <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 80035a2:	7d7b      	ldrb	r3, [r7, #21]
 80035a4:	461a      	mov	r2, r3
 80035a6:	7d3b      	ldrb	r3, [r7, #20]
 80035a8:	021b      	lsls	r3, r3, #8
 80035aa:	4413      	add	r3, r2
 80035ac:	461a      	mov	r2, r3
 80035ae:	7cfb      	ldrb	r3, [r7, #19]
 80035b0:	041b      	lsls	r3, r3, #16
 80035b2:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 80035b6:	4413      	add	r3, r2
 80035b8:	3301      	adds	r3, #1
 80035ba:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 80035bc:	69fb      	ldr	r3, [r7, #28]
 80035be:	029a      	lsls	r2, r3, #10
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	601a      	str	r2, [r3, #0]
 80035c4:	e028      	b.n	8003618 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 80035c6:	7c7b      	ldrb	r3, [r7, #17]
 80035c8:	f003 030f 	and.w	r3, r3, #15
 80035cc:	b2da      	uxtb	r2, r3
 80035ce:	7dbb      	ldrb	r3, [r7, #22]
 80035d0:	09db      	lsrs	r3, r3, #7
 80035d2:	b2db      	uxtb	r3, r3
 80035d4:	4413      	add	r3, r2
 80035d6:	b2da      	uxtb	r2, r3
 80035d8:	7d7b      	ldrb	r3, [r7, #21]
 80035da:	005b      	lsls	r3, r3, #1
 80035dc:	b2db      	uxtb	r3, r3
 80035de:	f003 0306 	and.w	r3, r3, #6
 80035e2:	b2db      	uxtb	r3, r3
 80035e4:	4413      	add	r3, r2
 80035e6:	b2db      	uxtb	r3, r3
 80035e8:	3302      	adds	r3, #2
 80035ea:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 80035ee:	7d3b      	ldrb	r3, [r7, #20]
 80035f0:	099b      	lsrs	r3, r3, #6
 80035f2:	b2db      	uxtb	r3, r3
 80035f4:	461a      	mov	r2, r3
 80035f6:	7cfb      	ldrb	r3, [r7, #19]
 80035f8:	009b      	lsls	r3, r3, #2
 80035fa:	441a      	add	r2, r3
 80035fc:	7cbb      	ldrb	r3, [r7, #18]
 80035fe:	029b      	lsls	r3, r3, #10
 8003600:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003604:	4413      	add	r3, r2
 8003606:	3301      	adds	r3, #1
 8003608:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 800360a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800360e:	3b09      	subs	r3, #9
 8003610:	69fa      	ldr	r2, [r7, #28]
 8003612:	409a      	lsls	r2, r3
 8003614:	683b      	ldr	r3, [r7, #0]
 8003616:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 8003618:	2300      	movs	r3, #0
 800361a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 800361e:	e0ce      	b.n	80037be <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 8003620:	4b71      	ldr	r3, [pc, #452]	; (80037e8 <USER_SPI_ioctl+0x2dc>)
 8003622:	781b      	ldrb	r3, [r3, #0]
 8003624:	f003 0304 	and.w	r3, r3, #4
 8003628:	2b00      	cmp	r3, #0
 800362a:	d031      	beq.n	8003690 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 800362c:	2100      	movs	r1, #0
 800362e:	208d      	movs	r0, #141	; 0x8d
 8003630:	f7ff fd19 	bl	8003066 <send_cmd>
 8003634:	4603      	mov	r3, r0
 8003636:	2b00      	cmp	r3, #0
 8003638:	f040 80c3 	bne.w	80037c2 <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 800363c:	20ff      	movs	r0, #255	; 0xff
 800363e:	f7ff fc1f 	bl	8002e80 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 8003642:	f107 030c 	add.w	r3, r7, #12
 8003646:	2110      	movs	r1, #16
 8003648:	4618      	mov	r0, r3
 800364a:	f7ff fcb1 	bl	8002fb0 <rcvr_datablock>
 800364e:	4603      	mov	r3, r0
 8003650:	2b00      	cmp	r3, #0
 8003652:	f000 80b6 	beq.w	80037c2 <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 8003656:	2330      	movs	r3, #48	; 0x30
 8003658:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 800365c:	e007      	b.n	800366e <USER_SPI_ioctl+0x162>
 800365e:	20ff      	movs	r0, #255	; 0xff
 8003660:	f7ff fc0e 	bl	8002e80 <xchg_spi>
 8003664:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8003668:	3b01      	subs	r3, #1
 800366a:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 800366e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8003672:	2b00      	cmp	r3, #0
 8003674:	d1f3      	bne.n	800365e <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 8003676:	7dbb      	ldrb	r3, [r7, #22]
 8003678:	091b      	lsrs	r3, r3, #4
 800367a:	b2db      	uxtb	r3, r3
 800367c:	461a      	mov	r2, r3
 800367e:	2310      	movs	r3, #16
 8003680:	fa03 f202 	lsl.w	r2, r3, r2
 8003684:	683b      	ldr	r3, [r7, #0]
 8003686:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 8003688:	2300      	movs	r3, #0
 800368a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 800368e:	e098      	b.n	80037c2 <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 8003690:	2100      	movs	r1, #0
 8003692:	2009      	movs	r0, #9
 8003694:	f7ff fce7 	bl	8003066 <send_cmd>
 8003698:	4603      	mov	r3, r0
 800369a:	2b00      	cmp	r3, #0
 800369c:	f040 8091 	bne.w	80037c2 <USER_SPI_ioctl+0x2b6>
 80036a0:	f107 030c 	add.w	r3, r7, #12
 80036a4:	2110      	movs	r1, #16
 80036a6:	4618      	mov	r0, r3
 80036a8:	f7ff fc82 	bl	8002fb0 <rcvr_datablock>
 80036ac:	4603      	mov	r3, r0
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	f000 8087 	beq.w	80037c2 <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 80036b4:	4b4c      	ldr	r3, [pc, #304]	; (80037e8 <USER_SPI_ioctl+0x2dc>)
 80036b6:	781b      	ldrb	r3, [r3, #0]
 80036b8:	f003 0302 	and.w	r3, r3, #2
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d012      	beq.n	80036e6 <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 80036c0:	7dbb      	ldrb	r3, [r7, #22]
 80036c2:	005b      	lsls	r3, r3, #1
 80036c4:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 80036c8:	7dfa      	ldrb	r2, [r7, #23]
 80036ca:	09d2      	lsrs	r2, r2, #7
 80036cc:	b2d2      	uxtb	r2, r2
 80036ce:	4413      	add	r3, r2
 80036d0:	1c5a      	adds	r2, r3, #1
 80036d2:	7e7b      	ldrb	r3, [r7, #25]
 80036d4:	099b      	lsrs	r3, r3, #6
 80036d6:	b2db      	uxtb	r3, r3
 80036d8:	3b01      	subs	r3, #1
 80036da:	fa02 f303 	lsl.w	r3, r2, r3
 80036de:	461a      	mov	r2, r3
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	601a      	str	r2, [r3, #0]
 80036e4:	e013      	b.n	800370e <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 80036e6:	7dbb      	ldrb	r3, [r7, #22]
 80036e8:	109b      	asrs	r3, r3, #2
 80036ea:	b29b      	uxth	r3, r3
 80036ec:	f003 031f 	and.w	r3, r3, #31
 80036f0:	3301      	adds	r3, #1
 80036f2:	7dfa      	ldrb	r2, [r7, #23]
 80036f4:	00d2      	lsls	r2, r2, #3
 80036f6:	f002 0218 	and.w	r2, r2, #24
 80036fa:	7df9      	ldrb	r1, [r7, #23]
 80036fc:	0949      	lsrs	r1, r1, #5
 80036fe:	b2c9      	uxtb	r1, r1
 8003700:	440a      	add	r2, r1
 8003702:	3201      	adds	r2, #1
 8003704:	fb02 f303 	mul.w	r3, r2, r3
 8003708:	461a      	mov	r2, r3
 800370a:	683b      	ldr	r3, [r7, #0]
 800370c:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 800370e:	2300      	movs	r3, #0
 8003710:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 8003714:	e055      	b.n	80037c2 <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8003716:	4b34      	ldr	r3, [pc, #208]	; (80037e8 <USER_SPI_ioctl+0x2dc>)
 8003718:	781b      	ldrb	r3, [r3, #0]
 800371a:	f003 0306 	and.w	r3, r3, #6
 800371e:	2b00      	cmp	r3, #0
 8003720:	d051      	beq.n	80037c6 <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8003722:	f107 020c 	add.w	r2, r7, #12
 8003726:	79fb      	ldrb	r3, [r7, #7]
 8003728:	210b      	movs	r1, #11
 800372a:	4618      	mov	r0, r3
 800372c:	f7ff feee 	bl	800350c <USER_SPI_ioctl>
 8003730:	4603      	mov	r3, r0
 8003732:	2b00      	cmp	r3, #0
 8003734:	d149      	bne.n	80037ca <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8003736:	7b3b      	ldrb	r3, [r7, #12]
 8003738:	099b      	lsrs	r3, r3, #6
 800373a:	b2db      	uxtb	r3, r3
 800373c:	2b00      	cmp	r3, #0
 800373e:	d104      	bne.n	800374a <USER_SPI_ioctl+0x23e>
 8003740:	7dbb      	ldrb	r3, [r7, #22]
 8003742:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003746:	2b00      	cmp	r3, #0
 8003748:	d041      	beq.n	80037ce <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 800374a:	683b      	ldr	r3, [r7, #0]
 800374c:	623b      	str	r3, [r7, #32]
 800374e:	6a3b      	ldr	r3, [r7, #32]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	62bb      	str	r3, [r7, #40]	; 0x28
 8003754:	6a3b      	ldr	r3, [r7, #32]
 8003756:	685b      	ldr	r3, [r3, #4]
 8003758:	627b      	str	r3, [r7, #36]	; 0x24
		if (!(CardType & CT_BLOCK)) {
 800375a:	4b23      	ldr	r3, [pc, #140]	; (80037e8 <USER_SPI_ioctl+0x2dc>)
 800375c:	781b      	ldrb	r3, [r3, #0]
 800375e:	f003 0308 	and.w	r3, r3, #8
 8003762:	2b00      	cmp	r3, #0
 8003764:	d105      	bne.n	8003772 <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 8003766:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003768:	025b      	lsls	r3, r3, #9
 800376a:	62bb      	str	r3, [r7, #40]	; 0x28
 800376c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800376e:	025b      	lsls	r3, r3, #9
 8003770:	627b      	str	r3, [r7, #36]	; 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 8003772:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003774:	2020      	movs	r0, #32
 8003776:	f7ff fc76 	bl	8003066 <send_cmd>
 800377a:	4603      	mov	r3, r0
 800377c:	2b00      	cmp	r3, #0
 800377e:	d128      	bne.n	80037d2 <USER_SPI_ioctl+0x2c6>
 8003780:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003782:	2021      	movs	r0, #33	; 0x21
 8003784:	f7ff fc6f 	bl	8003066 <send_cmd>
 8003788:	4603      	mov	r3, r0
 800378a:	2b00      	cmp	r3, #0
 800378c:	d121      	bne.n	80037d2 <USER_SPI_ioctl+0x2c6>
 800378e:	2100      	movs	r1, #0
 8003790:	2026      	movs	r0, #38	; 0x26
 8003792:	f7ff fc68 	bl	8003066 <send_cmd>
 8003796:	4603      	mov	r3, r0
 8003798:	2b00      	cmp	r3, #0
 800379a:	d11a      	bne.n	80037d2 <USER_SPI_ioctl+0x2c6>
 800379c:	f247 5030 	movw	r0, #30000	; 0x7530
 80037a0:	f7ff fbbb 	bl	8002f1a <wait_ready>
 80037a4:	4603      	mov	r3, r0
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d013      	beq.n	80037d2 <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 80037aa:	2300      	movs	r3, #0
 80037ac:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 80037b0:	e00f      	b.n	80037d2 <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 80037b2:	2304      	movs	r3, #4
 80037b4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80037b8:	e00c      	b.n	80037d4 <USER_SPI_ioctl+0x2c8>
		break;
 80037ba:	bf00      	nop
 80037bc:	e00a      	b.n	80037d4 <USER_SPI_ioctl+0x2c8>
		break;
 80037be:	bf00      	nop
 80037c0:	e008      	b.n	80037d4 <USER_SPI_ioctl+0x2c8>
		break;
 80037c2:	bf00      	nop
 80037c4:	e006      	b.n	80037d4 <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 80037c6:	bf00      	nop
 80037c8:	e004      	b.n	80037d4 <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 80037ca:	bf00      	nop
 80037cc:	e002      	b.n	80037d4 <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 80037ce:	bf00      	nop
 80037d0:	e000      	b.n	80037d4 <USER_SPI_ioctl+0x2c8>
		break;
 80037d2:	bf00      	nop
	}

	despiselect();
 80037d4:	f7ff fbc4 	bl	8002f60 <despiselect>

	return res;
 80037d8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80037dc:	4618      	mov	r0, r3
 80037de:	3730      	adds	r7, #48	; 0x30
 80037e0:	46bd      	mov	sp, r7
 80037e2:	bd80      	pop	{r7, pc}
 80037e4:	20000020 	.word	0x20000020
 80037e8:	200001a8 	.word	0x200001a8

080037ec <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80037ec:	b480      	push	{r7}
 80037ee:	b087      	sub	sp, #28
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	60f8      	str	r0, [r7, #12]
 80037f4:	60b9      	str	r1, [r7, #8]
 80037f6:	4613      	mov	r3, r2
 80037f8:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80037fa:	2301      	movs	r3, #1
 80037fc:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80037fe:	2300      	movs	r3, #0
 8003800:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8003802:	4b1f      	ldr	r3, [pc, #124]	; (8003880 <FATFS_LinkDriverEx+0x94>)
 8003804:	7a5b      	ldrb	r3, [r3, #9]
 8003806:	b2db      	uxtb	r3, r3
 8003808:	2b00      	cmp	r3, #0
 800380a:	d131      	bne.n	8003870 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800380c:	4b1c      	ldr	r3, [pc, #112]	; (8003880 <FATFS_LinkDriverEx+0x94>)
 800380e:	7a5b      	ldrb	r3, [r3, #9]
 8003810:	b2db      	uxtb	r3, r3
 8003812:	461a      	mov	r2, r3
 8003814:	4b1a      	ldr	r3, [pc, #104]	; (8003880 <FATFS_LinkDriverEx+0x94>)
 8003816:	2100      	movs	r1, #0
 8003818:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800381a:	4b19      	ldr	r3, [pc, #100]	; (8003880 <FATFS_LinkDriverEx+0x94>)
 800381c:	7a5b      	ldrb	r3, [r3, #9]
 800381e:	b2db      	uxtb	r3, r3
 8003820:	4a17      	ldr	r2, [pc, #92]	; (8003880 <FATFS_LinkDriverEx+0x94>)
 8003822:	009b      	lsls	r3, r3, #2
 8003824:	4413      	add	r3, r2
 8003826:	68fa      	ldr	r2, [r7, #12]
 8003828:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800382a:	4b15      	ldr	r3, [pc, #84]	; (8003880 <FATFS_LinkDriverEx+0x94>)
 800382c:	7a5b      	ldrb	r3, [r3, #9]
 800382e:	b2db      	uxtb	r3, r3
 8003830:	461a      	mov	r2, r3
 8003832:	4b13      	ldr	r3, [pc, #76]	; (8003880 <FATFS_LinkDriverEx+0x94>)
 8003834:	4413      	add	r3, r2
 8003836:	79fa      	ldrb	r2, [r7, #7]
 8003838:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800383a:	4b11      	ldr	r3, [pc, #68]	; (8003880 <FATFS_LinkDriverEx+0x94>)
 800383c:	7a5b      	ldrb	r3, [r3, #9]
 800383e:	b2db      	uxtb	r3, r3
 8003840:	1c5a      	adds	r2, r3, #1
 8003842:	b2d1      	uxtb	r1, r2
 8003844:	4a0e      	ldr	r2, [pc, #56]	; (8003880 <FATFS_LinkDriverEx+0x94>)
 8003846:	7251      	strb	r1, [r2, #9]
 8003848:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800384a:	7dbb      	ldrb	r3, [r7, #22]
 800384c:	3330      	adds	r3, #48	; 0x30
 800384e:	b2da      	uxtb	r2, r3
 8003850:	68bb      	ldr	r3, [r7, #8]
 8003852:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8003854:	68bb      	ldr	r3, [r7, #8]
 8003856:	3301      	adds	r3, #1
 8003858:	223a      	movs	r2, #58	; 0x3a
 800385a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800385c:	68bb      	ldr	r3, [r7, #8]
 800385e:	3302      	adds	r3, #2
 8003860:	222f      	movs	r2, #47	; 0x2f
 8003862:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8003864:	68bb      	ldr	r3, [r7, #8]
 8003866:	3303      	adds	r3, #3
 8003868:	2200      	movs	r2, #0
 800386a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800386c:	2300      	movs	r3, #0
 800386e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8003870:	7dfb      	ldrb	r3, [r7, #23]
}
 8003872:	4618      	mov	r0, r3
 8003874:	371c      	adds	r7, #28
 8003876:	46bd      	mov	sp, r7
 8003878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387c:	4770      	bx	lr
 800387e:	bf00      	nop
 8003880:	200001ac 	.word	0x200001ac

08003884 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	b082      	sub	sp, #8
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
 800388c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800388e:	2200      	movs	r2, #0
 8003890:	6839      	ldr	r1, [r7, #0]
 8003892:	6878      	ldr	r0, [r7, #4]
 8003894:	f7ff ffaa 	bl	80037ec <FATFS_LinkDriverEx>
 8003898:	4603      	mov	r3, r0
}
 800389a:	4618      	mov	r0, r3
 800389c:	3708      	adds	r7, #8
 800389e:	46bd      	mov	sp, r7
 80038a0:	bd80      	pop	{r7, pc}
	...

080038a4 <__errno>:
 80038a4:	4b01      	ldr	r3, [pc, #4]	; (80038ac <__errno+0x8>)
 80038a6:	6818      	ldr	r0, [r3, #0]
 80038a8:	4770      	bx	lr
 80038aa:	bf00      	nop
 80038ac:	20000024 	.word	0x20000024

080038b0 <__libc_init_array>:
 80038b0:	b570      	push	{r4, r5, r6, lr}
 80038b2:	4d0d      	ldr	r5, [pc, #52]	; (80038e8 <__libc_init_array+0x38>)
 80038b4:	4c0d      	ldr	r4, [pc, #52]	; (80038ec <__libc_init_array+0x3c>)
 80038b6:	1b64      	subs	r4, r4, r5
 80038b8:	10a4      	asrs	r4, r4, #2
 80038ba:	2600      	movs	r6, #0
 80038bc:	42a6      	cmp	r6, r4
 80038be:	d109      	bne.n	80038d4 <__libc_init_array+0x24>
 80038c0:	4d0b      	ldr	r5, [pc, #44]	; (80038f0 <__libc_init_array+0x40>)
 80038c2:	4c0c      	ldr	r4, [pc, #48]	; (80038f4 <__libc_init_array+0x44>)
 80038c4:	f000 fc68 	bl	8004198 <_init>
 80038c8:	1b64      	subs	r4, r4, r5
 80038ca:	10a4      	asrs	r4, r4, #2
 80038cc:	2600      	movs	r6, #0
 80038ce:	42a6      	cmp	r6, r4
 80038d0:	d105      	bne.n	80038de <__libc_init_array+0x2e>
 80038d2:	bd70      	pop	{r4, r5, r6, pc}
 80038d4:	f855 3b04 	ldr.w	r3, [r5], #4
 80038d8:	4798      	blx	r3
 80038da:	3601      	adds	r6, #1
 80038dc:	e7ee      	b.n	80038bc <__libc_init_array+0xc>
 80038de:	f855 3b04 	ldr.w	r3, [r5], #4
 80038e2:	4798      	blx	r3
 80038e4:	3601      	adds	r6, #1
 80038e6:	e7f2      	b.n	80038ce <__libc_init_array+0x1e>
 80038e8:	08004210 	.word	0x08004210
 80038ec:	08004210 	.word	0x08004210
 80038f0:	08004210 	.word	0x08004210
 80038f4:	08004214 	.word	0x08004214

080038f8 <memset>:
 80038f8:	4402      	add	r2, r0
 80038fa:	4603      	mov	r3, r0
 80038fc:	4293      	cmp	r3, r2
 80038fe:	d100      	bne.n	8003902 <memset+0xa>
 8003900:	4770      	bx	lr
 8003902:	f803 1b01 	strb.w	r1, [r3], #1
 8003906:	e7f9      	b.n	80038fc <memset+0x4>

08003908 <_vsniprintf_r>:
 8003908:	b530      	push	{r4, r5, lr}
 800390a:	1e14      	subs	r4, r2, #0
 800390c:	4605      	mov	r5, r0
 800390e:	b09b      	sub	sp, #108	; 0x6c
 8003910:	4618      	mov	r0, r3
 8003912:	da05      	bge.n	8003920 <_vsniprintf_r+0x18>
 8003914:	238b      	movs	r3, #139	; 0x8b
 8003916:	602b      	str	r3, [r5, #0]
 8003918:	f04f 30ff 	mov.w	r0, #4294967295
 800391c:	b01b      	add	sp, #108	; 0x6c
 800391e:	bd30      	pop	{r4, r5, pc}
 8003920:	f44f 7302 	mov.w	r3, #520	; 0x208
 8003924:	f8ad 300c 	strh.w	r3, [sp, #12]
 8003928:	bf14      	ite	ne
 800392a:	f104 33ff 	addne.w	r3, r4, #4294967295
 800392e:	4623      	moveq	r3, r4
 8003930:	9302      	str	r3, [sp, #8]
 8003932:	9305      	str	r3, [sp, #20]
 8003934:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003938:	9100      	str	r1, [sp, #0]
 800393a:	9104      	str	r1, [sp, #16]
 800393c:	f8ad 300e 	strh.w	r3, [sp, #14]
 8003940:	4602      	mov	r2, r0
 8003942:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8003944:	4669      	mov	r1, sp
 8003946:	4628      	mov	r0, r5
 8003948:	f000 f874 	bl	8003a34 <_svfiprintf_r>
 800394c:	1c43      	adds	r3, r0, #1
 800394e:	bfbc      	itt	lt
 8003950:	238b      	movlt	r3, #139	; 0x8b
 8003952:	602b      	strlt	r3, [r5, #0]
 8003954:	2c00      	cmp	r4, #0
 8003956:	d0e1      	beq.n	800391c <_vsniprintf_r+0x14>
 8003958:	9b00      	ldr	r3, [sp, #0]
 800395a:	2200      	movs	r2, #0
 800395c:	701a      	strb	r2, [r3, #0]
 800395e:	e7dd      	b.n	800391c <_vsniprintf_r+0x14>

08003960 <vsniprintf>:
 8003960:	b507      	push	{r0, r1, r2, lr}
 8003962:	9300      	str	r3, [sp, #0]
 8003964:	4613      	mov	r3, r2
 8003966:	460a      	mov	r2, r1
 8003968:	4601      	mov	r1, r0
 800396a:	4803      	ldr	r0, [pc, #12]	; (8003978 <vsniprintf+0x18>)
 800396c:	6800      	ldr	r0, [r0, #0]
 800396e:	f7ff ffcb 	bl	8003908 <_vsniprintf_r>
 8003972:	b003      	add	sp, #12
 8003974:	f85d fb04 	ldr.w	pc, [sp], #4
 8003978:	20000024 	.word	0x20000024

0800397c <__ssputs_r>:
 800397c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003980:	688e      	ldr	r6, [r1, #8]
 8003982:	429e      	cmp	r6, r3
 8003984:	4682      	mov	sl, r0
 8003986:	460c      	mov	r4, r1
 8003988:	4690      	mov	r8, r2
 800398a:	461f      	mov	r7, r3
 800398c:	d838      	bhi.n	8003a00 <__ssputs_r+0x84>
 800398e:	898a      	ldrh	r2, [r1, #12]
 8003990:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003994:	d032      	beq.n	80039fc <__ssputs_r+0x80>
 8003996:	6825      	ldr	r5, [r4, #0]
 8003998:	6909      	ldr	r1, [r1, #16]
 800399a:	eba5 0901 	sub.w	r9, r5, r1
 800399e:	6965      	ldr	r5, [r4, #20]
 80039a0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80039a4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80039a8:	3301      	adds	r3, #1
 80039aa:	444b      	add	r3, r9
 80039ac:	106d      	asrs	r5, r5, #1
 80039ae:	429d      	cmp	r5, r3
 80039b0:	bf38      	it	cc
 80039b2:	461d      	movcc	r5, r3
 80039b4:	0553      	lsls	r3, r2, #21
 80039b6:	d531      	bpl.n	8003a1c <__ssputs_r+0xa0>
 80039b8:	4629      	mov	r1, r5
 80039ba:	f000 fb47 	bl	800404c <_malloc_r>
 80039be:	4606      	mov	r6, r0
 80039c0:	b950      	cbnz	r0, 80039d8 <__ssputs_r+0x5c>
 80039c2:	230c      	movs	r3, #12
 80039c4:	f8ca 3000 	str.w	r3, [sl]
 80039c8:	89a3      	ldrh	r3, [r4, #12]
 80039ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80039ce:	81a3      	strh	r3, [r4, #12]
 80039d0:	f04f 30ff 	mov.w	r0, #4294967295
 80039d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80039d8:	6921      	ldr	r1, [r4, #16]
 80039da:	464a      	mov	r2, r9
 80039dc:	f000 fabe 	bl	8003f5c <memcpy>
 80039e0:	89a3      	ldrh	r3, [r4, #12]
 80039e2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80039e6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80039ea:	81a3      	strh	r3, [r4, #12]
 80039ec:	6126      	str	r6, [r4, #16]
 80039ee:	6165      	str	r5, [r4, #20]
 80039f0:	444e      	add	r6, r9
 80039f2:	eba5 0509 	sub.w	r5, r5, r9
 80039f6:	6026      	str	r6, [r4, #0]
 80039f8:	60a5      	str	r5, [r4, #8]
 80039fa:	463e      	mov	r6, r7
 80039fc:	42be      	cmp	r6, r7
 80039fe:	d900      	bls.n	8003a02 <__ssputs_r+0x86>
 8003a00:	463e      	mov	r6, r7
 8003a02:	4632      	mov	r2, r6
 8003a04:	6820      	ldr	r0, [r4, #0]
 8003a06:	4641      	mov	r1, r8
 8003a08:	f000 fab6 	bl	8003f78 <memmove>
 8003a0c:	68a3      	ldr	r3, [r4, #8]
 8003a0e:	6822      	ldr	r2, [r4, #0]
 8003a10:	1b9b      	subs	r3, r3, r6
 8003a12:	4432      	add	r2, r6
 8003a14:	60a3      	str	r3, [r4, #8]
 8003a16:	6022      	str	r2, [r4, #0]
 8003a18:	2000      	movs	r0, #0
 8003a1a:	e7db      	b.n	80039d4 <__ssputs_r+0x58>
 8003a1c:	462a      	mov	r2, r5
 8003a1e:	f000 fb6f 	bl	8004100 <_realloc_r>
 8003a22:	4606      	mov	r6, r0
 8003a24:	2800      	cmp	r0, #0
 8003a26:	d1e1      	bne.n	80039ec <__ssputs_r+0x70>
 8003a28:	6921      	ldr	r1, [r4, #16]
 8003a2a:	4650      	mov	r0, sl
 8003a2c:	f000 fabe 	bl	8003fac <_free_r>
 8003a30:	e7c7      	b.n	80039c2 <__ssputs_r+0x46>
	...

08003a34 <_svfiprintf_r>:
 8003a34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a38:	4698      	mov	r8, r3
 8003a3a:	898b      	ldrh	r3, [r1, #12]
 8003a3c:	061b      	lsls	r3, r3, #24
 8003a3e:	b09d      	sub	sp, #116	; 0x74
 8003a40:	4607      	mov	r7, r0
 8003a42:	460d      	mov	r5, r1
 8003a44:	4614      	mov	r4, r2
 8003a46:	d50e      	bpl.n	8003a66 <_svfiprintf_r+0x32>
 8003a48:	690b      	ldr	r3, [r1, #16]
 8003a4a:	b963      	cbnz	r3, 8003a66 <_svfiprintf_r+0x32>
 8003a4c:	2140      	movs	r1, #64	; 0x40
 8003a4e:	f000 fafd 	bl	800404c <_malloc_r>
 8003a52:	6028      	str	r0, [r5, #0]
 8003a54:	6128      	str	r0, [r5, #16]
 8003a56:	b920      	cbnz	r0, 8003a62 <_svfiprintf_r+0x2e>
 8003a58:	230c      	movs	r3, #12
 8003a5a:	603b      	str	r3, [r7, #0]
 8003a5c:	f04f 30ff 	mov.w	r0, #4294967295
 8003a60:	e0d1      	b.n	8003c06 <_svfiprintf_r+0x1d2>
 8003a62:	2340      	movs	r3, #64	; 0x40
 8003a64:	616b      	str	r3, [r5, #20]
 8003a66:	2300      	movs	r3, #0
 8003a68:	9309      	str	r3, [sp, #36]	; 0x24
 8003a6a:	2320      	movs	r3, #32
 8003a6c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003a70:	f8cd 800c 	str.w	r8, [sp, #12]
 8003a74:	2330      	movs	r3, #48	; 0x30
 8003a76:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8003c20 <_svfiprintf_r+0x1ec>
 8003a7a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003a7e:	f04f 0901 	mov.w	r9, #1
 8003a82:	4623      	mov	r3, r4
 8003a84:	469a      	mov	sl, r3
 8003a86:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003a8a:	b10a      	cbz	r2, 8003a90 <_svfiprintf_r+0x5c>
 8003a8c:	2a25      	cmp	r2, #37	; 0x25
 8003a8e:	d1f9      	bne.n	8003a84 <_svfiprintf_r+0x50>
 8003a90:	ebba 0b04 	subs.w	fp, sl, r4
 8003a94:	d00b      	beq.n	8003aae <_svfiprintf_r+0x7a>
 8003a96:	465b      	mov	r3, fp
 8003a98:	4622      	mov	r2, r4
 8003a9a:	4629      	mov	r1, r5
 8003a9c:	4638      	mov	r0, r7
 8003a9e:	f7ff ff6d 	bl	800397c <__ssputs_r>
 8003aa2:	3001      	adds	r0, #1
 8003aa4:	f000 80aa 	beq.w	8003bfc <_svfiprintf_r+0x1c8>
 8003aa8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003aaa:	445a      	add	r2, fp
 8003aac:	9209      	str	r2, [sp, #36]	; 0x24
 8003aae:	f89a 3000 	ldrb.w	r3, [sl]
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	f000 80a2 	beq.w	8003bfc <_svfiprintf_r+0x1c8>
 8003ab8:	2300      	movs	r3, #0
 8003aba:	f04f 32ff 	mov.w	r2, #4294967295
 8003abe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003ac2:	f10a 0a01 	add.w	sl, sl, #1
 8003ac6:	9304      	str	r3, [sp, #16]
 8003ac8:	9307      	str	r3, [sp, #28]
 8003aca:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003ace:	931a      	str	r3, [sp, #104]	; 0x68
 8003ad0:	4654      	mov	r4, sl
 8003ad2:	2205      	movs	r2, #5
 8003ad4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003ad8:	4851      	ldr	r0, [pc, #324]	; (8003c20 <_svfiprintf_r+0x1ec>)
 8003ada:	f7fc fb81 	bl	80001e0 <memchr>
 8003ade:	9a04      	ldr	r2, [sp, #16]
 8003ae0:	b9d8      	cbnz	r0, 8003b1a <_svfiprintf_r+0xe6>
 8003ae2:	06d0      	lsls	r0, r2, #27
 8003ae4:	bf44      	itt	mi
 8003ae6:	2320      	movmi	r3, #32
 8003ae8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003aec:	0711      	lsls	r1, r2, #28
 8003aee:	bf44      	itt	mi
 8003af0:	232b      	movmi	r3, #43	; 0x2b
 8003af2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003af6:	f89a 3000 	ldrb.w	r3, [sl]
 8003afa:	2b2a      	cmp	r3, #42	; 0x2a
 8003afc:	d015      	beq.n	8003b2a <_svfiprintf_r+0xf6>
 8003afe:	9a07      	ldr	r2, [sp, #28]
 8003b00:	4654      	mov	r4, sl
 8003b02:	2000      	movs	r0, #0
 8003b04:	f04f 0c0a 	mov.w	ip, #10
 8003b08:	4621      	mov	r1, r4
 8003b0a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003b0e:	3b30      	subs	r3, #48	; 0x30
 8003b10:	2b09      	cmp	r3, #9
 8003b12:	d94e      	bls.n	8003bb2 <_svfiprintf_r+0x17e>
 8003b14:	b1b0      	cbz	r0, 8003b44 <_svfiprintf_r+0x110>
 8003b16:	9207      	str	r2, [sp, #28]
 8003b18:	e014      	b.n	8003b44 <_svfiprintf_r+0x110>
 8003b1a:	eba0 0308 	sub.w	r3, r0, r8
 8003b1e:	fa09 f303 	lsl.w	r3, r9, r3
 8003b22:	4313      	orrs	r3, r2
 8003b24:	9304      	str	r3, [sp, #16]
 8003b26:	46a2      	mov	sl, r4
 8003b28:	e7d2      	b.n	8003ad0 <_svfiprintf_r+0x9c>
 8003b2a:	9b03      	ldr	r3, [sp, #12]
 8003b2c:	1d19      	adds	r1, r3, #4
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	9103      	str	r1, [sp, #12]
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	bfbb      	ittet	lt
 8003b36:	425b      	neglt	r3, r3
 8003b38:	f042 0202 	orrlt.w	r2, r2, #2
 8003b3c:	9307      	strge	r3, [sp, #28]
 8003b3e:	9307      	strlt	r3, [sp, #28]
 8003b40:	bfb8      	it	lt
 8003b42:	9204      	strlt	r2, [sp, #16]
 8003b44:	7823      	ldrb	r3, [r4, #0]
 8003b46:	2b2e      	cmp	r3, #46	; 0x2e
 8003b48:	d10c      	bne.n	8003b64 <_svfiprintf_r+0x130>
 8003b4a:	7863      	ldrb	r3, [r4, #1]
 8003b4c:	2b2a      	cmp	r3, #42	; 0x2a
 8003b4e:	d135      	bne.n	8003bbc <_svfiprintf_r+0x188>
 8003b50:	9b03      	ldr	r3, [sp, #12]
 8003b52:	1d1a      	adds	r2, r3, #4
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	9203      	str	r2, [sp, #12]
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	bfb8      	it	lt
 8003b5c:	f04f 33ff 	movlt.w	r3, #4294967295
 8003b60:	3402      	adds	r4, #2
 8003b62:	9305      	str	r3, [sp, #20]
 8003b64:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8003c30 <_svfiprintf_r+0x1fc>
 8003b68:	7821      	ldrb	r1, [r4, #0]
 8003b6a:	2203      	movs	r2, #3
 8003b6c:	4650      	mov	r0, sl
 8003b6e:	f7fc fb37 	bl	80001e0 <memchr>
 8003b72:	b140      	cbz	r0, 8003b86 <_svfiprintf_r+0x152>
 8003b74:	2340      	movs	r3, #64	; 0x40
 8003b76:	eba0 000a 	sub.w	r0, r0, sl
 8003b7a:	fa03 f000 	lsl.w	r0, r3, r0
 8003b7e:	9b04      	ldr	r3, [sp, #16]
 8003b80:	4303      	orrs	r3, r0
 8003b82:	3401      	adds	r4, #1
 8003b84:	9304      	str	r3, [sp, #16]
 8003b86:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003b8a:	4826      	ldr	r0, [pc, #152]	; (8003c24 <_svfiprintf_r+0x1f0>)
 8003b8c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003b90:	2206      	movs	r2, #6
 8003b92:	f7fc fb25 	bl	80001e0 <memchr>
 8003b96:	2800      	cmp	r0, #0
 8003b98:	d038      	beq.n	8003c0c <_svfiprintf_r+0x1d8>
 8003b9a:	4b23      	ldr	r3, [pc, #140]	; (8003c28 <_svfiprintf_r+0x1f4>)
 8003b9c:	bb1b      	cbnz	r3, 8003be6 <_svfiprintf_r+0x1b2>
 8003b9e:	9b03      	ldr	r3, [sp, #12]
 8003ba0:	3307      	adds	r3, #7
 8003ba2:	f023 0307 	bic.w	r3, r3, #7
 8003ba6:	3308      	adds	r3, #8
 8003ba8:	9303      	str	r3, [sp, #12]
 8003baa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003bac:	4433      	add	r3, r6
 8003bae:	9309      	str	r3, [sp, #36]	; 0x24
 8003bb0:	e767      	b.n	8003a82 <_svfiprintf_r+0x4e>
 8003bb2:	fb0c 3202 	mla	r2, ip, r2, r3
 8003bb6:	460c      	mov	r4, r1
 8003bb8:	2001      	movs	r0, #1
 8003bba:	e7a5      	b.n	8003b08 <_svfiprintf_r+0xd4>
 8003bbc:	2300      	movs	r3, #0
 8003bbe:	3401      	adds	r4, #1
 8003bc0:	9305      	str	r3, [sp, #20]
 8003bc2:	4619      	mov	r1, r3
 8003bc4:	f04f 0c0a 	mov.w	ip, #10
 8003bc8:	4620      	mov	r0, r4
 8003bca:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003bce:	3a30      	subs	r2, #48	; 0x30
 8003bd0:	2a09      	cmp	r2, #9
 8003bd2:	d903      	bls.n	8003bdc <_svfiprintf_r+0x1a8>
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d0c5      	beq.n	8003b64 <_svfiprintf_r+0x130>
 8003bd8:	9105      	str	r1, [sp, #20]
 8003bda:	e7c3      	b.n	8003b64 <_svfiprintf_r+0x130>
 8003bdc:	fb0c 2101 	mla	r1, ip, r1, r2
 8003be0:	4604      	mov	r4, r0
 8003be2:	2301      	movs	r3, #1
 8003be4:	e7f0      	b.n	8003bc8 <_svfiprintf_r+0x194>
 8003be6:	ab03      	add	r3, sp, #12
 8003be8:	9300      	str	r3, [sp, #0]
 8003bea:	462a      	mov	r2, r5
 8003bec:	4b0f      	ldr	r3, [pc, #60]	; (8003c2c <_svfiprintf_r+0x1f8>)
 8003bee:	a904      	add	r1, sp, #16
 8003bf0:	4638      	mov	r0, r7
 8003bf2:	f3af 8000 	nop.w
 8003bf6:	1c42      	adds	r2, r0, #1
 8003bf8:	4606      	mov	r6, r0
 8003bfa:	d1d6      	bne.n	8003baa <_svfiprintf_r+0x176>
 8003bfc:	89ab      	ldrh	r3, [r5, #12]
 8003bfe:	065b      	lsls	r3, r3, #25
 8003c00:	f53f af2c 	bmi.w	8003a5c <_svfiprintf_r+0x28>
 8003c04:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003c06:	b01d      	add	sp, #116	; 0x74
 8003c08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003c0c:	ab03      	add	r3, sp, #12
 8003c0e:	9300      	str	r3, [sp, #0]
 8003c10:	462a      	mov	r2, r5
 8003c12:	4b06      	ldr	r3, [pc, #24]	; (8003c2c <_svfiprintf_r+0x1f8>)
 8003c14:	a904      	add	r1, sp, #16
 8003c16:	4638      	mov	r0, r7
 8003c18:	f000 f87a 	bl	8003d10 <_printf_i>
 8003c1c:	e7eb      	b.n	8003bf6 <_svfiprintf_r+0x1c2>
 8003c1e:	bf00      	nop
 8003c20:	080041d4 	.word	0x080041d4
 8003c24:	080041de 	.word	0x080041de
 8003c28:	00000000 	.word	0x00000000
 8003c2c:	0800397d 	.word	0x0800397d
 8003c30:	080041da 	.word	0x080041da

08003c34 <_printf_common>:
 8003c34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003c38:	4616      	mov	r6, r2
 8003c3a:	4699      	mov	r9, r3
 8003c3c:	688a      	ldr	r2, [r1, #8]
 8003c3e:	690b      	ldr	r3, [r1, #16]
 8003c40:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003c44:	4293      	cmp	r3, r2
 8003c46:	bfb8      	it	lt
 8003c48:	4613      	movlt	r3, r2
 8003c4a:	6033      	str	r3, [r6, #0]
 8003c4c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003c50:	4607      	mov	r7, r0
 8003c52:	460c      	mov	r4, r1
 8003c54:	b10a      	cbz	r2, 8003c5a <_printf_common+0x26>
 8003c56:	3301      	adds	r3, #1
 8003c58:	6033      	str	r3, [r6, #0]
 8003c5a:	6823      	ldr	r3, [r4, #0]
 8003c5c:	0699      	lsls	r1, r3, #26
 8003c5e:	bf42      	ittt	mi
 8003c60:	6833      	ldrmi	r3, [r6, #0]
 8003c62:	3302      	addmi	r3, #2
 8003c64:	6033      	strmi	r3, [r6, #0]
 8003c66:	6825      	ldr	r5, [r4, #0]
 8003c68:	f015 0506 	ands.w	r5, r5, #6
 8003c6c:	d106      	bne.n	8003c7c <_printf_common+0x48>
 8003c6e:	f104 0a19 	add.w	sl, r4, #25
 8003c72:	68e3      	ldr	r3, [r4, #12]
 8003c74:	6832      	ldr	r2, [r6, #0]
 8003c76:	1a9b      	subs	r3, r3, r2
 8003c78:	42ab      	cmp	r3, r5
 8003c7a:	dc26      	bgt.n	8003cca <_printf_common+0x96>
 8003c7c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003c80:	1e13      	subs	r3, r2, #0
 8003c82:	6822      	ldr	r2, [r4, #0]
 8003c84:	bf18      	it	ne
 8003c86:	2301      	movne	r3, #1
 8003c88:	0692      	lsls	r2, r2, #26
 8003c8a:	d42b      	bmi.n	8003ce4 <_printf_common+0xb0>
 8003c8c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003c90:	4649      	mov	r1, r9
 8003c92:	4638      	mov	r0, r7
 8003c94:	47c0      	blx	r8
 8003c96:	3001      	adds	r0, #1
 8003c98:	d01e      	beq.n	8003cd8 <_printf_common+0xa4>
 8003c9a:	6823      	ldr	r3, [r4, #0]
 8003c9c:	68e5      	ldr	r5, [r4, #12]
 8003c9e:	6832      	ldr	r2, [r6, #0]
 8003ca0:	f003 0306 	and.w	r3, r3, #6
 8003ca4:	2b04      	cmp	r3, #4
 8003ca6:	bf08      	it	eq
 8003ca8:	1aad      	subeq	r5, r5, r2
 8003caa:	68a3      	ldr	r3, [r4, #8]
 8003cac:	6922      	ldr	r2, [r4, #16]
 8003cae:	bf0c      	ite	eq
 8003cb0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003cb4:	2500      	movne	r5, #0
 8003cb6:	4293      	cmp	r3, r2
 8003cb8:	bfc4      	itt	gt
 8003cba:	1a9b      	subgt	r3, r3, r2
 8003cbc:	18ed      	addgt	r5, r5, r3
 8003cbe:	2600      	movs	r6, #0
 8003cc0:	341a      	adds	r4, #26
 8003cc2:	42b5      	cmp	r5, r6
 8003cc4:	d11a      	bne.n	8003cfc <_printf_common+0xc8>
 8003cc6:	2000      	movs	r0, #0
 8003cc8:	e008      	b.n	8003cdc <_printf_common+0xa8>
 8003cca:	2301      	movs	r3, #1
 8003ccc:	4652      	mov	r2, sl
 8003cce:	4649      	mov	r1, r9
 8003cd0:	4638      	mov	r0, r7
 8003cd2:	47c0      	blx	r8
 8003cd4:	3001      	adds	r0, #1
 8003cd6:	d103      	bne.n	8003ce0 <_printf_common+0xac>
 8003cd8:	f04f 30ff 	mov.w	r0, #4294967295
 8003cdc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ce0:	3501      	adds	r5, #1
 8003ce2:	e7c6      	b.n	8003c72 <_printf_common+0x3e>
 8003ce4:	18e1      	adds	r1, r4, r3
 8003ce6:	1c5a      	adds	r2, r3, #1
 8003ce8:	2030      	movs	r0, #48	; 0x30
 8003cea:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003cee:	4422      	add	r2, r4
 8003cf0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003cf4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003cf8:	3302      	adds	r3, #2
 8003cfa:	e7c7      	b.n	8003c8c <_printf_common+0x58>
 8003cfc:	2301      	movs	r3, #1
 8003cfe:	4622      	mov	r2, r4
 8003d00:	4649      	mov	r1, r9
 8003d02:	4638      	mov	r0, r7
 8003d04:	47c0      	blx	r8
 8003d06:	3001      	adds	r0, #1
 8003d08:	d0e6      	beq.n	8003cd8 <_printf_common+0xa4>
 8003d0a:	3601      	adds	r6, #1
 8003d0c:	e7d9      	b.n	8003cc2 <_printf_common+0x8e>
	...

08003d10 <_printf_i>:
 8003d10:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003d14:	460c      	mov	r4, r1
 8003d16:	4691      	mov	r9, r2
 8003d18:	7e27      	ldrb	r7, [r4, #24]
 8003d1a:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003d1c:	2f78      	cmp	r7, #120	; 0x78
 8003d1e:	4680      	mov	r8, r0
 8003d20:	469a      	mov	sl, r3
 8003d22:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003d26:	d807      	bhi.n	8003d38 <_printf_i+0x28>
 8003d28:	2f62      	cmp	r7, #98	; 0x62
 8003d2a:	d80a      	bhi.n	8003d42 <_printf_i+0x32>
 8003d2c:	2f00      	cmp	r7, #0
 8003d2e:	f000 80d8 	beq.w	8003ee2 <_printf_i+0x1d2>
 8003d32:	2f58      	cmp	r7, #88	; 0x58
 8003d34:	f000 80a3 	beq.w	8003e7e <_printf_i+0x16e>
 8003d38:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003d3c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003d40:	e03a      	b.n	8003db8 <_printf_i+0xa8>
 8003d42:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003d46:	2b15      	cmp	r3, #21
 8003d48:	d8f6      	bhi.n	8003d38 <_printf_i+0x28>
 8003d4a:	a001      	add	r0, pc, #4	; (adr r0, 8003d50 <_printf_i+0x40>)
 8003d4c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8003d50:	08003da9 	.word	0x08003da9
 8003d54:	08003dbd 	.word	0x08003dbd
 8003d58:	08003d39 	.word	0x08003d39
 8003d5c:	08003d39 	.word	0x08003d39
 8003d60:	08003d39 	.word	0x08003d39
 8003d64:	08003d39 	.word	0x08003d39
 8003d68:	08003dbd 	.word	0x08003dbd
 8003d6c:	08003d39 	.word	0x08003d39
 8003d70:	08003d39 	.word	0x08003d39
 8003d74:	08003d39 	.word	0x08003d39
 8003d78:	08003d39 	.word	0x08003d39
 8003d7c:	08003ec9 	.word	0x08003ec9
 8003d80:	08003ded 	.word	0x08003ded
 8003d84:	08003eab 	.word	0x08003eab
 8003d88:	08003d39 	.word	0x08003d39
 8003d8c:	08003d39 	.word	0x08003d39
 8003d90:	08003eeb 	.word	0x08003eeb
 8003d94:	08003d39 	.word	0x08003d39
 8003d98:	08003ded 	.word	0x08003ded
 8003d9c:	08003d39 	.word	0x08003d39
 8003da0:	08003d39 	.word	0x08003d39
 8003da4:	08003eb3 	.word	0x08003eb3
 8003da8:	680b      	ldr	r3, [r1, #0]
 8003daa:	1d1a      	adds	r2, r3, #4
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	600a      	str	r2, [r1, #0]
 8003db0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003db4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003db8:	2301      	movs	r3, #1
 8003dba:	e0a3      	b.n	8003f04 <_printf_i+0x1f4>
 8003dbc:	6825      	ldr	r5, [r4, #0]
 8003dbe:	6808      	ldr	r0, [r1, #0]
 8003dc0:	062e      	lsls	r6, r5, #24
 8003dc2:	f100 0304 	add.w	r3, r0, #4
 8003dc6:	d50a      	bpl.n	8003dde <_printf_i+0xce>
 8003dc8:	6805      	ldr	r5, [r0, #0]
 8003dca:	600b      	str	r3, [r1, #0]
 8003dcc:	2d00      	cmp	r5, #0
 8003dce:	da03      	bge.n	8003dd8 <_printf_i+0xc8>
 8003dd0:	232d      	movs	r3, #45	; 0x2d
 8003dd2:	426d      	negs	r5, r5
 8003dd4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003dd8:	485e      	ldr	r0, [pc, #376]	; (8003f54 <_printf_i+0x244>)
 8003dda:	230a      	movs	r3, #10
 8003ddc:	e019      	b.n	8003e12 <_printf_i+0x102>
 8003dde:	f015 0f40 	tst.w	r5, #64	; 0x40
 8003de2:	6805      	ldr	r5, [r0, #0]
 8003de4:	600b      	str	r3, [r1, #0]
 8003de6:	bf18      	it	ne
 8003de8:	b22d      	sxthne	r5, r5
 8003dea:	e7ef      	b.n	8003dcc <_printf_i+0xbc>
 8003dec:	680b      	ldr	r3, [r1, #0]
 8003dee:	6825      	ldr	r5, [r4, #0]
 8003df0:	1d18      	adds	r0, r3, #4
 8003df2:	6008      	str	r0, [r1, #0]
 8003df4:	0628      	lsls	r0, r5, #24
 8003df6:	d501      	bpl.n	8003dfc <_printf_i+0xec>
 8003df8:	681d      	ldr	r5, [r3, #0]
 8003dfa:	e002      	b.n	8003e02 <_printf_i+0xf2>
 8003dfc:	0669      	lsls	r1, r5, #25
 8003dfe:	d5fb      	bpl.n	8003df8 <_printf_i+0xe8>
 8003e00:	881d      	ldrh	r5, [r3, #0]
 8003e02:	4854      	ldr	r0, [pc, #336]	; (8003f54 <_printf_i+0x244>)
 8003e04:	2f6f      	cmp	r7, #111	; 0x6f
 8003e06:	bf0c      	ite	eq
 8003e08:	2308      	moveq	r3, #8
 8003e0a:	230a      	movne	r3, #10
 8003e0c:	2100      	movs	r1, #0
 8003e0e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003e12:	6866      	ldr	r6, [r4, #4]
 8003e14:	60a6      	str	r6, [r4, #8]
 8003e16:	2e00      	cmp	r6, #0
 8003e18:	bfa2      	ittt	ge
 8003e1a:	6821      	ldrge	r1, [r4, #0]
 8003e1c:	f021 0104 	bicge.w	r1, r1, #4
 8003e20:	6021      	strge	r1, [r4, #0]
 8003e22:	b90d      	cbnz	r5, 8003e28 <_printf_i+0x118>
 8003e24:	2e00      	cmp	r6, #0
 8003e26:	d04d      	beq.n	8003ec4 <_printf_i+0x1b4>
 8003e28:	4616      	mov	r6, r2
 8003e2a:	fbb5 f1f3 	udiv	r1, r5, r3
 8003e2e:	fb03 5711 	mls	r7, r3, r1, r5
 8003e32:	5dc7      	ldrb	r7, [r0, r7]
 8003e34:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003e38:	462f      	mov	r7, r5
 8003e3a:	42bb      	cmp	r3, r7
 8003e3c:	460d      	mov	r5, r1
 8003e3e:	d9f4      	bls.n	8003e2a <_printf_i+0x11a>
 8003e40:	2b08      	cmp	r3, #8
 8003e42:	d10b      	bne.n	8003e5c <_printf_i+0x14c>
 8003e44:	6823      	ldr	r3, [r4, #0]
 8003e46:	07df      	lsls	r7, r3, #31
 8003e48:	d508      	bpl.n	8003e5c <_printf_i+0x14c>
 8003e4a:	6923      	ldr	r3, [r4, #16]
 8003e4c:	6861      	ldr	r1, [r4, #4]
 8003e4e:	4299      	cmp	r1, r3
 8003e50:	bfde      	ittt	le
 8003e52:	2330      	movle	r3, #48	; 0x30
 8003e54:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003e58:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003e5c:	1b92      	subs	r2, r2, r6
 8003e5e:	6122      	str	r2, [r4, #16]
 8003e60:	f8cd a000 	str.w	sl, [sp]
 8003e64:	464b      	mov	r3, r9
 8003e66:	aa03      	add	r2, sp, #12
 8003e68:	4621      	mov	r1, r4
 8003e6a:	4640      	mov	r0, r8
 8003e6c:	f7ff fee2 	bl	8003c34 <_printf_common>
 8003e70:	3001      	adds	r0, #1
 8003e72:	d14c      	bne.n	8003f0e <_printf_i+0x1fe>
 8003e74:	f04f 30ff 	mov.w	r0, #4294967295
 8003e78:	b004      	add	sp, #16
 8003e7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003e7e:	4835      	ldr	r0, [pc, #212]	; (8003f54 <_printf_i+0x244>)
 8003e80:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003e84:	6823      	ldr	r3, [r4, #0]
 8003e86:	680e      	ldr	r6, [r1, #0]
 8003e88:	061f      	lsls	r7, r3, #24
 8003e8a:	f856 5b04 	ldr.w	r5, [r6], #4
 8003e8e:	600e      	str	r6, [r1, #0]
 8003e90:	d514      	bpl.n	8003ebc <_printf_i+0x1ac>
 8003e92:	07d9      	lsls	r1, r3, #31
 8003e94:	bf44      	itt	mi
 8003e96:	f043 0320 	orrmi.w	r3, r3, #32
 8003e9a:	6023      	strmi	r3, [r4, #0]
 8003e9c:	b91d      	cbnz	r5, 8003ea6 <_printf_i+0x196>
 8003e9e:	6823      	ldr	r3, [r4, #0]
 8003ea0:	f023 0320 	bic.w	r3, r3, #32
 8003ea4:	6023      	str	r3, [r4, #0]
 8003ea6:	2310      	movs	r3, #16
 8003ea8:	e7b0      	b.n	8003e0c <_printf_i+0xfc>
 8003eaa:	6823      	ldr	r3, [r4, #0]
 8003eac:	f043 0320 	orr.w	r3, r3, #32
 8003eb0:	6023      	str	r3, [r4, #0]
 8003eb2:	2378      	movs	r3, #120	; 0x78
 8003eb4:	4828      	ldr	r0, [pc, #160]	; (8003f58 <_printf_i+0x248>)
 8003eb6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003eba:	e7e3      	b.n	8003e84 <_printf_i+0x174>
 8003ebc:	065e      	lsls	r6, r3, #25
 8003ebe:	bf48      	it	mi
 8003ec0:	b2ad      	uxthmi	r5, r5
 8003ec2:	e7e6      	b.n	8003e92 <_printf_i+0x182>
 8003ec4:	4616      	mov	r6, r2
 8003ec6:	e7bb      	b.n	8003e40 <_printf_i+0x130>
 8003ec8:	680b      	ldr	r3, [r1, #0]
 8003eca:	6826      	ldr	r6, [r4, #0]
 8003ecc:	6960      	ldr	r0, [r4, #20]
 8003ece:	1d1d      	adds	r5, r3, #4
 8003ed0:	600d      	str	r5, [r1, #0]
 8003ed2:	0635      	lsls	r5, r6, #24
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	d501      	bpl.n	8003edc <_printf_i+0x1cc>
 8003ed8:	6018      	str	r0, [r3, #0]
 8003eda:	e002      	b.n	8003ee2 <_printf_i+0x1d2>
 8003edc:	0671      	lsls	r1, r6, #25
 8003ede:	d5fb      	bpl.n	8003ed8 <_printf_i+0x1c8>
 8003ee0:	8018      	strh	r0, [r3, #0]
 8003ee2:	2300      	movs	r3, #0
 8003ee4:	6123      	str	r3, [r4, #16]
 8003ee6:	4616      	mov	r6, r2
 8003ee8:	e7ba      	b.n	8003e60 <_printf_i+0x150>
 8003eea:	680b      	ldr	r3, [r1, #0]
 8003eec:	1d1a      	adds	r2, r3, #4
 8003eee:	600a      	str	r2, [r1, #0]
 8003ef0:	681e      	ldr	r6, [r3, #0]
 8003ef2:	6862      	ldr	r2, [r4, #4]
 8003ef4:	2100      	movs	r1, #0
 8003ef6:	4630      	mov	r0, r6
 8003ef8:	f7fc f972 	bl	80001e0 <memchr>
 8003efc:	b108      	cbz	r0, 8003f02 <_printf_i+0x1f2>
 8003efe:	1b80      	subs	r0, r0, r6
 8003f00:	6060      	str	r0, [r4, #4]
 8003f02:	6863      	ldr	r3, [r4, #4]
 8003f04:	6123      	str	r3, [r4, #16]
 8003f06:	2300      	movs	r3, #0
 8003f08:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003f0c:	e7a8      	b.n	8003e60 <_printf_i+0x150>
 8003f0e:	6923      	ldr	r3, [r4, #16]
 8003f10:	4632      	mov	r2, r6
 8003f12:	4649      	mov	r1, r9
 8003f14:	4640      	mov	r0, r8
 8003f16:	47d0      	blx	sl
 8003f18:	3001      	adds	r0, #1
 8003f1a:	d0ab      	beq.n	8003e74 <_printf_i+0x164>
 8003f1c:	6823      	ldr	r3, [r4, #0]
 8003f1e:	079b      	lsls	r3, r3, #30
 8003f20:	d413      	bmi.n	8003f4a <_printf_i+0x23a>
 8003f22:	68e0      	ldr	r0, [r4, #12]
 8003f24:	9b03      	ldr	r3, [sp, #12]
 8003f26:	4298      	cmp	r0, r3
 8003f28:	bfb8      	it	lt
 8003f2a:	4618      	movlt	r0, r3
 8003f2c:	e7a4      	b.n	8003e78 <_printf_i+0x168>
 8003f2e:	2301      	movs	r3, #1
 8003f30:	4632      	mov	r2, r6
 8003f32:	4649      	mov	r1, r9
 8003f34:	4640      	mov	r0, r8
 8003f36:	47d0      	blx	sl
 8003f38:	3001      	adds	r0, #1
 8003f3a:	d09b      	beq.n	8003e74 <_printf_i+0x164>
 8003f3c:	3501      	adds	r5, #1
 8003f3e:	68e3      	ldr	r3, [r4, #12]
 8003f40:	9903      	ldr	r1, [sp, #12]
 8003f42:	1a5b      	subs	r3, r3, r1
 8003f44:	42ab      	cmp	r3, r5
 8003f46:	dcf2      	bgt.n	8003f2e <_printf_i+0x21e>
 8003f48:	e7eb      	b.n	8003f22 <_printf_i+0x212>
 8003f4a:	2500      	movs	r5, #0
 8003f4c:	f104 0619 	add.w	r6, r4, #25
 8003f50:	e7f5      	b.n	8003f3e <_printf_i+0x22e>
 8003f52:	bf00      	nop
 8003f54:	080041e5 	.word	0x080041e5
 8003f58:	080041f6 	.word	0x080041f6

08003f5c <memcpy>:
 8003f5c:	440a      	add	r2, r1
 8003f5e:	4291      	cmp	r1, r2
 8003f60:	f100 33ff 	add.w	r3, r0, #4294967295
 8003f64:	d100      	bne.n	8003f68 <memcpy+0xc>
 8003f66:	4770      	bx	lr
 8003f68:	b510      	push	{r4, lr}
 8003f6a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003f6e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003f72:	4291      	cmp	r1, r2
 8003f74:	d1f9      	bne.n	8003f6a <memcpy+0xe>
 8003f76:	bd10      	pop	{r4, pc}

08003f78 <memmove>:
 8003f78:	4288      	cmp	r0, r1
 8003f7a:	b510      	push	{r4, lr}
 8003f7c:	eb01 0402 	add.w	r4, r1, r2
 8003f80:	d902      	bls.n	8003f88 <memmove+0x10>
 8003f82:	4284      	cmp	r4, r0
 8003f84:	4623      	mov	r3, r4
 8003f86:	d807      	bhi.n	8003f98 <memmove+0x20>
 8003f88:	1e43      	subs	r3, r0, #1
 8003f8a:	42a1      	cmp	r1, r4
 8003f8c:	d008      	beq.n	8003fa0 <memmove+0x28>
 8003f8e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003f92:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003f96:	e7f8      	b.n	8003f8a <memmove+0x12>
 8003f98:	4402      	add	r2, r0
 8003f9a:	4601      	mov	r1, r0
 8003f9c:	428a      	cmp	r2, r1
 8003f9e:	d100      	bne.n	8003fa2 <memmove+0x2a>
 8003fa0:	bd10      	pop	{r4, pc}
 8003fa2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003fa6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003faa:	e7f7      	b.n	8003f9c <memmove+0x24>

08003fac <_free_r>:
 8003fac:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003fae:	2900      	cmp	r1, #0
 8003fb0:	d048      	beq.n	8004044 <_free_r+0x98>
 8003fb2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003fb6:	9001      	str	r0, [sp, #4]
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	f1a1 0404 	sub.w	r4, r1, #4
 8003fbe:	bfb8      	it	lt
 8003fc0:	18e4      	addlt	r4, r4, r3
 8003fc2:	f000 f8d3 	bl	800416c <__malloc_lock>
 8003fc6:	4a20      	ldr	r2, [pc, #128]	; (8004048 <_free_r+0x9c>)
 8003fc8:	9801      	ldr	r0, [sp, #4]
 8003fca:	6813      	ldr	r3, [r2, #0]
 8003fcc:	4615      	mov	r5, r2
 8003fce:	b933      	cbnz	r3, 8003fde <_free_r+0x32>
 8003fd0:	6063      	str	r3, [r4, #4]
 8003fd2:	6014      	str	r4, [r2, #0]
 8003fd4:	b003      	add	sp, #12
 8003fd6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003fda:	f000 b8cd 	b.w	8004178 <__malloc_unlock>
 8003fde:	42a3      	cmp	r3, r4
 8003fe0:	d90b      	bls.n	8003ffa <_free_r+0x4e>
 8003fe2:	6821      	ldr	r1, [r4, #0]
 8003fe4:	1862      	adds	r2, r4, r1
 8003fe6:	4293      	cmp	r3, r2
 8003fe8:	bf04      	itt	eq
 8003fea:	681a      	ldreq	r2, [r3, #0]
 8003fec:	685b      	ldreq	r3, [r3, #4]
 8003fee:	6063      	str	r3, [r4, #4]
 8003ff0:	bf04      	itt	eq
 8003ff2:	1852      	addeq	r2, r2, r1
 8003ff4:	6022      	streq	r2, [r4, #0]
 8003ff6:	602c      	str	r4, [r5, #0]
 8003ff8:	e7ec      	b.n	8003fd4 <_free_r+0x28>
 8003ffa:	461a      	mov	r2, r3
 8003ffc:	685b      	ldr	r3, [r3, #4]
 8003ffe:	b10b      	cbz	r3, 8004004 <_free_r+0x58>
 8004000:	42a3      	cmp	r3, r4
 8004002:	d9fa      	bls.n	8003ffa <_free_r+0x4e>
 8004004:	6811      	ldr	r1, [r2, #0]
 8004006:	1855      	adds	r5, r2, r1
 8004008:	42a5      	cmp	r5, r4
 800400a:	d10b      	bne.n	8004024 <_free_r+0x78>
 800400c:	6824      	ldr	r4, [r4, #0]
 800400e:	4421      	add	r1, r4
 8004010:	1854      	adds	r4, r2, r1
 8004012:	42a3      	cmp	r3, r4
 8004014:	6011      	str	r1, [r2, #0]
 8004016:	d1dd      	bne.n	8003fd4 <_free_r+0x28>
 8004018:	681c      	ldr	r4, [r3, #0]
 800401a:	685b      	ldr	r3, [r3, #4]
 800401c:	6053      	str	r3, [r2, #4]
 800401e:	4421      	add	r1, r4
 8004020:	6011      	str	r1, [r2, #0]
 8004022:	e7d7      	b.n	8003fd4 <_free_r+0x28>
 8004024:	d902      	bls.n	800402c <_free_r+0x80>
 8004026:	230c      	movs	r3, #12
 8004028:	6003      	str	r3, [r0, #0]
 800402a:	e7d3      	b.n	8003fd4 <_free_r+0x28>
 800402c:	6825      	ldr	r5, [r4, #0]
 800402e:	1961      	adds	r1, r4, r5
 8004030:	428b      	cmp	r3, r1
 8004032:	bf04      	itt	eq
 8004034:	6819      	ldreq	r1, [r3, #0]
 8004036:	685b      	ldreq	r3, [r3, #4]
 8004038:	6063      	str	r3, [r4, #4]
 800403a:	bf04      	itt	eq
 800403c:	1949      	addeq	r1, r1, r5
 800403e:	6021      	streq	r1, [r4, #0]
 8004040:	6054      	str	r4, [r2, #4]
 8004042:	e7c7      	b.n	8003fd4 <_free_r+0x28>
 8004044:	b003      	add	sp, #12
 8004046:	bd30      	pop	{r4, r5, pc}
 8004048:	200001b8 	.word	0x200001b8

0800404c <_malloc_r>:
 800404c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800404e:	1ccd      	adds	r5, r1, #3
 8004050:	f025 0503 	bic.w	r5, r5, #3
 8004054:	3508      	adds	r5, #8
 8004056:	2d0c      	cmp	r5, #12
 8004058:	bf38      	it	cc
 800405a:	250c      	movcc	r5, #12
 800405c:	2d00      	cmp	r5, #0
 800405e:	4606      	mov	r6, r0
 8004060:	db01      	blt.n	8004066 <_malloc_r+0x1a>
 8004062:	42a9      	cmp	r1, r5
 8004064:	d903      	bls.n	800406e <_malloc_r+0x22>
 8004066:	230c      	movs	r3, #12
 8004068:	6033      	str	r3, [r6, #0]
 800406a:	2000      	movs	r0, #0
 800406c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800406e:	f000 f87d 	bl	800416c <__malloc_lock>
 8004072:	4921      	ldr	r1, [pc, #132]	; (80040f8 <_malloc_r+0xac>)
 8004074:	680a      	ldr	r2, [r1, #0]
 8004076:	4614      	mov	r4, r2
 8004078:	b99c      	cbnz	r4, 80040a2 <_malloc_r+0x56>
 800407a:	4f20      	ldr	r7, [pc, #128]	; (80040fc <_malloc_r+0xb0>)
 800407c:	683b      	ldr	r3, [r7, #0]
 800407e:	b923      	cbnz	r3, 800408a <_malloc_r+0x3e>
 8004080:	4621      	mov	r1, r4
 8004082:	4630      	mov	r0, r6
 8004084:	f000 f862 	bl	800414c <_sbrk_r>
 8004088:	6038      	str	r0, [r7, #0]
 800408a:	4629      	mov	r1, r5
 800408c:	4630      	mov	r0, r6
 800408e:	f000 f85d 	bl	800414c <_sbrk_r>
 8004092:	1c43      	adds	r3, r0, #1
 8004094:	d123      	bne.n	80040de <_malloc_r+0x92>
 8004096:	230c      	movs	r3, #12
 8004098:	6033      	str	r3, [r6, #0]
 800409a:	4630      	mov	r0, r6
 800409c:	f000 f86c 	bl	8004178 <__malloc_unlock>
 80040a0:	e7e3      	b.n	800406a <_malloc_r+0x1e>
 80040a2:	6823      	ldr	r3, [r4, #0]
 80040a4:	1b5b      	subs	r3, r3, r5
 80040a6:	d417      	bmi.n	80040d8 <_malloc_r+0x8c>
 80040a8:	2b0b      	cmp	r3, #11
 80040aa:	d903      	bls.n	80040b4 <_malloc_r+0x68>
 80040ac:	6023      	str	r3, [r4, #0]
 80040ae:	441c      	add	r4, r3
 80040b0:	6025      	str	r5, [r4, #0]
 80040b2:	e004      	b.n	80040be <_malloc_r+0x72>
 80040b4:	6863      	ldr	r3, [r4, #4]
 80040b6:	42a2      	cmp	r2, r4
 80040b8:	bf0c      	ite	eq
 80040ba:	600b      	streq	r3, [r1, #0]
 80040bc:	6053      	strne	r3, [r2, #4]
 80040be:	4630      	mov	r0, r6
 80040c0:	f000 f85a 	bl	8004178 <__malloc_unlock>
 80040c4:	f104 000b 	add.w	r0, r4, #11
 80040c8:	1d23      	adds	r3, r4, #4
 80040ca:	f020 0007 	bic.w	r0, r0, #7
 80040ce:	1ac2      	subs	r2, r0, r3
 80040d0:	d0cc      	beq.n	800406c <_malloc_r+0x20>
 80040d2:	1a1b      	subs	r3, r3, r0
 80040d4:	50a3      	str	r3, [r4, r2]
 80040d6:	e7c9      	b.n	800406c <_malloc_r+0x20>
 80040d8:	4622      	mov	r2, r4
 80040da:	6864      	ldr	r4, [r4, #4]
 80040dc:	e7cc      	b.n	8004078 <_malloc_r+0x2c>
 80040de:	1cc4      	adds	r4, r0, #3
 80040e0:	f024 0403 	bic.w	r4, r4, #3
 80040e4:	42a0      	cmp	r0, r4
 80040e6:	d0e3      	beq.n	80040b0 <_malloc_r+0x64>
 80040e8:	1a21      	subs	r1, r4, r0
 80040ea:	4630      	mov	r0, r6
 80040ec:	f000 f82e 	bl	800414c <_sbrk_r>
 80040f0:	3001      	adds	r0, #1
 80040f2:	d1dd      	bne.n	80040b0 <_malloc_r+0x64>
 80040f4:	e7cf      	b.n	8004096 <_malloc_r+0x4a>
 80040f6:	bf00      	nop
 80040f8:	200001b8 	.word	0x200001b8
 80040fc:	200001bc 	.word	0x200001bc

08004100 <_realloc_r>:
 8004100:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004102:	4607      	mov	r7, r0
 8004104:	4614      	mov	r4, r2
 8004106:	460e      	mov	r6, r1
 8004108:	b921      	cbnz	r1, 8004114 <_realloc_r+0x14>
 800410a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800410e:	4611      	mov	r1, r2
 8004110:	f7ff bf9c 	b.w	800404c <_malloc_r>
 8004114:	b922      	cbnz	r2, 8004120 <_realloc_r+0x20>
 8004116:	f7ff ff49 	bl	8003fac <_free_r>
 800411a:	4625      	mov	r5, r4
 800411c:	4628      	mov	r0, r5
 800411e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004120:	f000 f830 	bl	8004184 <_malloc_usable_size_r>
 8004124:	42a0      	cmp	r0, r4
 8004126:	d20f      	bcs.n	8004148 <_realloc_r+0x48>
 8004128:	4621      	mov	r1, r4
 800412a:	4638      	mov	r0, r7
 800412c:	f7ff ff8e 	bl	800404c <_malloc_r>
 8004130:	4605      	mov	r5, r0
 8004132:	2800      	cmp	r0, #0
 8004134:	d0f2      	beq.n	800411c <_realloc_r+0x1c>
 8004136:	4631      	mov	r1, r6
 8004138:	4622      	mov	r2, r4
 800413a:	f7ff ff0f 	bl	8003f5c <memcpy>
 800413e:	4631      	mov	r1, r6
 8004140:	4638      	mov	r0, r7
 8004142:	f7ff ff33 	bl	8003fac <_free_r>
 8004146:	e7e9      	b.n	800411c <_realloc_r+0x1c>
 8004148:	4635      	mov	r5, r6
 800414a:	e7e7      	b.n	800411c <_realloc_r+0x1c>

0800414c <_sbrk_r>:
 800414c:	b538      	push	{r3, r4, r5, lr}
 800414e:	4d06      	ldr	r5, [pc, #24]	; (8004168 <_sbrk_r+0x1c>)
 8004150:	2300      	movs	r3, #0
 8004152:	4604      	mov	r4, r0
 8004154:	4608      	mov	r0, r1
 8004156:	602b      	str	r3, [r5, #0]
 8004158:	f7fc fd48 	bl	8000bec <_sbrk>
 800415c:	1c43      	adds	r3, r0, #1
 800415e:	d102      	bne.n	8004166 <_sbrk_r+0x1a>
 8004160:	682b      	ldr	r3, [r5, #0]
 8004162:	b103      	cbz	r3, 8004166 <_sbrk_r+0x1a>
 8004164:	6023      	str	r3, [r4, #0]
 8004166:	bd38      	pop	{r3, r4, r5, pc}
 8004168:	20000728 	.word	0x20000728

0800416c <__malloc_lock>:
 800416c:	4801      	ldr	r0, [pc, #4]	; (8004174 <__malloc_lock+0x8>)
 800416e:	f000 b811 	b.w	8004194 <__retarget_lock_acquire_recursive>
 8004172:	bf00      	nop
 8004174:	20000730 	.word	0x20000730

08004178 <__malloc_unlock>:
 8004178:	4801      	ldr	r0, [pc, #4]	; (8004180 <__malloc_unlock+0x8>)
 800417a:	f000 b80c 	b.w	8004196 <__retarget_lock_release_recursive>
 800417e:	bf00      	nop
 8004180:	20000730 	.word	0x20000730

08004184 <_malloc_usable_size_r>:
 8004184:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004188:	1f18      	subs	r0, r3, #4
 800418a:	2b00      	cmp	r3, #0
 800418c:	bfbc      	itt	lt
 800418e:	580b      	ldrlt	r3, [r1, r0]
 8004190:	18c0      	addlt	r0, r0, r3
 8004192:	4770      	bx	lr

08004194 <__retarget_lock_acquire_recursive>:
 8004194:	4770      	bx	lr

08004196 <__retarget_lock_release_recursive>:
 8004196:	4770      	bx	lr

08004198 <_init>:
 8004198:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800419a:	bf00      	nop
 800419c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800419e:	bc08      	pop	{r3}
 80041a0:	469e      	mov	lr, r3
 80041a2:	4770      	bx	lr

080041a4 <_fini>:
 80041a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80041a6:	bf00      	nop
 80041a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80041aa:	bc08      	pop	{r3}
 80041ac:	469e      	mov	lr, r3
 80041ae:	4770      	bx	lr
