<!-- IBM_PROLOG_BEGIN_TAG                                                   -->
<!-- This is an automatically generated prolog.                             -->
<!--                                                                        -->
<!-- $Source: src/import/chips/p10/procedures/xml/error_info/p10_hcd_corecache_power_control_errors.xml $ -->
<!--                                                                        -->
<!-- OpenPOWER sbe Project                                                  -->
<!--                                                                        -->
<!-- Contributors Listed Below - COPYRIGHT 2019                             -->
<!-- [+] International Business Machines Corp.                              -->
<!--                                                                        -->
<!--                                                                        -->
<!-- Licensed under the Apache License, Version 2.0 (the "License");        -->
<!-- you may not use this file except in compliance with the License.       -->
<!-- You may obtain a copy of the License at                                -->
<!--                                                                        -->
<!--     http://www.apache.org/licenses/LICENSE-2.0                         -->
<!--                                                                        -->
<!-- Unless required by applicable law or agreed to in writing, software    -->
<!-- distributed under the License is distributed on an "AS IS" BASIS,      -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        -->
<!-- implied. See the License for the specific language governing           -->
<!-- permissions and limitations under the License.                         -->
<!--                                                                        -->
<!-- IBM_PROLOG_END_TAG                                                     -->
<!-- Error definitions for p9_hcd_cache_startclocks procedures -->
<hwpErrors>
  <!-- ********************************************************************* -->
  <hwpError>
    <sbeError/>
    <rc>RC_CORECACHE_PFET_SEQ_STATE_ERROR</rc>
    <description>pfet sequencer state isnt 0 before operation.</description>
    <ffdc>PFET_SEQ_STATES</ffdc>
    <ffdc>POW_DOMAINS</ffdc>
    <ffdc>POW_HEADERS</ffdc>
    <ffdc>POW_COMMAND</ffdc>
    <ffdc>CORE_TARGET</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
  </hwpError>
  <!-- ********************************************************************* -->
  <hwpError>
    <sbeError/>
    <rc>RC_CORECACHE_POW_CTRL_TIMEOUT</rc>
    <description>
        core/cache pfet operation timed out.
    </description>
    <ffdc>POW_CTRL_POLL_TIMEOUT_HW_NS</ffdc>
    <ffdc>PFET_SENSES</ffdc>
    <ffdc>POW_DOMAINS</ffdc>
    <ffdc>POW_HEADERS</ffdc>
    <ffdc>POW_COMMAND</ffdc>
    <ffdc>CORE_TARGET</ffdc>
    <callout>
      <childTargets>
        <parent>PROC_CHIP_IN_ERROR</parent>
        <childType>TARGET_TYPE_CORE</childType>
        <childNumber>CORE_NUMBER_IN_ERROR</childNumber>
      </childTargets>
      <priority>HIGH</priority>
    </callout>
    <deconfigure>
      <childTargets>
        <parent>PROC_CHIP_IN_ERROR</parent>
        <childType>TARGET_TYPE_CORE</childType>
        <childNumber>CORE_NUMBER_IN_ERROR</childNumber>
      </childTargets>
    </deconfigure>
    <gard>
      <childTargets>
        <parent>PROC_CHIP_IN_ERROR</parent>
        <childType>TARGET_TYPE_CORE</childType>
        <childNumber>CORE_NUMBER_IN_ERROR</childNumber>
      </childTargets>
    </gard>
  </hwpError>
  <!-- ********************************************************************* -->
</hwpErrors>
