Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date             : Thu Jun 10 10:51:43 2021
| Host             : imdea-System running 64-bit Ubuntu 18.04.3 LTS
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xczu28dr-ffvg1517-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 13.435       |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 12.116       |
| Device Static (W)        | 1.319        |
| Effective TJA (C/W)      | 0.8          |
| Max Ambient (C)          | 88.7         |
| Junction Temperature (C) | 36.3         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     1.051 |       29 |       --- |             --- |
| CLB Logic                |     1.005 |   234783 |       --- |             --- |
|   LUT as Logic           |     0.512 |    64479 |    425280 |           15.16 |
|   LUT as Distributed RAM |     0.295 |     3332 |    213600 |            1.56 |
|   LUT as Shift Register  |     0.102 |    10699 |    213600 |            5.01 |
|   Register               |     0.062 |   120550 |    850560 |           14.17 |
|   CARRY8                 |     0.034 |     1660 |     53160 |            3.12 |
|   Others                 |    <0.001 |     5503 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |     1010 |    425280 |            0.24 |
| Signals                  |     0.955 |   229334 |       --- |             --- |
| Block RAM                |     0.915 |      722 |      1080 |           66.85 |
| RFAMS                    |     4.607 |        6 |       --- |             --- |
|   RFADC                  |     3.320 |        4 |         4 |          100.00 |
|   RFDAC                  |     1.286 |        2 |         4 |           50.00 |
| MMCM                     |     0.173 |        0 |       --- |             --- |
| PLL                      |     0.186 |        3 |       --- |             --- |
| DSPs                     |     0.339 |      275 |      4272 |            6.44 |
| I/O                      |     0.729 |      134 |       347 |           38.62 |
| PS8                      |     2.157 |        1 |       --- |             --- |
| Static Power             |     1.319 |          |           |                 |
|   PS Static              |     0.107 |          |           |                 |
|   PL Static              |     1.211 |          |           |                 |
| Total                    |    13.435 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------------+-------------+-----------+-------------+------------+
| Vccint          |       0.850 |     5.435 |       5.006 |      0.429 |
| Vccint_io       |       0.850 |     0.472 |       0.398 |      0.074 |
| Vccbram         |       0.850 |     0.030 |       0.023 |      0.007 |
| Vccaux          |       1.800 |     0.468 |       0.194 |      0.273 |
| Vccaux_io       |       1.800 |     0.211 |       0.153 |      0.058 |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18          |       1.800 |     0.001 |       0.001 |      0.000 |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12          |       1.200 |     0.094 |       0.094 |      0.000 |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |
| VCC_PSINTFP     |       0.850 |     0.561 |       0.519 |      0.042 |
| VCC_PSINTLP     |       0.850 |     0.279 |       0.270 |      0.009 |
| VPS_MGTRAVCC    |       0.850 |     0.068 |       0.067 |      0.001 |
| VCC_PSINTFP_DDR |       0.850 |     0.702 |       0.696 |      0.005 |
| VCC_PSPLL       |       1.200 |     0.077 |       0.075 |      0.002 |
| VPS_MGTRAVTT    |       1.800 |     0.009 |       0.008 |      0.001 |
| VCCO_PSDDR_504  |       1.200 |     0.626 |       0.592 |      0.034 |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |
| VCC_PSDDR_PLL   |       1.800 |     0.012 |       0.011 |      0.001 |
| VCCO_PSIO0_500  |       1.800 |     0.001 |       0.000 |      0.001 |
| VCCO_PSIO1_501  |       1.800 |     0.001 |       0.000 |      0.001 |
| VCCO_PSIO2_502  |       1.800 |     0.001 |       0.000 |      0.001 |
| VCCO_PSIO3_503  |       3.300 |     0.001 |       0.000 |      0.001 |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |
| VCCINT_AMS      |       0.850 |     0.011 |       0.000 |      0.011 |
| DACAVCC         |       0.925 |     0.666 |       0.657 |      0.009 |
| DACAVCCAUX      |       1.800 |     0.100 |       0.099 |      0.000 |
| DACAVTT         |       2.500 |     0.205 |       0.200 |      0.005 |
| ADCAVCC         |       0.925 |     1.331 |       1.316 |      0.016 |
| ADCAVCCAUX      |       1.800 |     1.216 |       1.169 |      0.047 |
| VCCSDFEC        |       0.850 |     0.041 |       0.000 |      0.041 |
| MGTYAVcc        |       0.900 |     0.000 |       0.000 |      0.000 |
| MGTYAVtt        |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTYVccaux      |       1.800 |     0.000 |       0.000 |      0.000 |
+-----------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                               | Domain                                                                                                                                                                                                                 | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_out1_design_1_clk_wiz_0_0                                                                       | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0                                                                                                                                                      |             4.5 |
| clk_out2_design_1_clk_wiz_0_0                                                                       | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0                                                                                                                                                      |             4.5 |
| clk_out3_design_1_clk_wiz_0_0                                                                       | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0                                                                                                                                                      |             2.3 |
| clk_out4_design_1_clk_wiz_0_0                                                                       | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0                                                                                                                                                      |             2.3 |
| clk_pl_0                                                                                            | design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]                                                                                                                                                                   |            10.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/in0                                                                                                                                                      |            50.0 |
| design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1                                                         | design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O                                                                                                                                              |             9.1 |
| mmcm_clkout0                                                                                        | design_1_i/ddr_block/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0                                                                                                                                                    |             3.0 |
| mmcm_clkout5                                                                                        | design_1_i/ddr_block/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5                                                                                                                                                    |            12.0 |
| mmcm_clkout6                                                                                        | design_1_i/ddr_block/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6                                                                                                                                                    |             6.0 |
| pll_clk[0]                                                                                          | design_1_i/ddr_block/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/pll_clk[0]                                                                                                                        |             0.4 |
| pll_clk[0]_DIV                                                                                      | design_1_i/ddr_block/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]  |             3.0 |
| pll_clk[1]                                                                                          | design_1_i/ddr_block/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/pll_clk[1]                                                                                                                        |             0.4 |
| pll_clk[1]_DIV                                                                                      | design_1_i/ddr_block/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]  |             3.0 |
| pll_clk[2]                                                                                          | design_1_i/ddr_block/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/pll_clk[2]                                                                                                                        |             0.4 |
| pll_clk[2]_DIV                                                                                      | design_1_i/ddr_block/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26] |             3.0 |
| user_si570_sysclk_clk_p                                                                             | user_si570_sysclk_clk_p                                                                                                                                                                                                |             3.3 |
+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------+-----------+
| Name                         | Power (W) |
+------------------------------+-----------+
| design_1_wrapper             |    12.116 |
|   dbg_hub                    |     0.003 |
|     inst                     |     0.003 |
|       BSCANID.u_xsdbm_id     |     0.003 |
|   design_1_i                 |    12.110 |
|     MTS_Block                |     0.091 |
|       clk_wiz_0              |     0.084 |
|       util_ds_buf_0          |     0.003 |
|       util_ds_buf_1          |     0.004 |
|     SPB_blocks               |     1.553 |
|       SIVERS_gpio_0          |     0.008 |
|       boundary_d             |     0.154 |
|       packet_counter_0       |     0.006 |
|       packet_counter_1       |     0.006 |
|       packet_counter_2       |     0.006 |
|       packet_counter_3       |     0.006 |
|       packet_detector_11AD_0 |     0.342 |
|       packet_detector_11AD_1 |     0.332 |
|       packet_detector_11AD_2 |     0.336 |
|       packet_detector_11AD_3 |     0.359 |
|     axi_interconnect_2       |     0.019 |
|       s00_couplers           |     0.014 |
|       tier2_xbar_0           |     0.001 |
|       xbar                   |     0.001 |
|     control_block            |     0.005 |
|       sync_0                 |     0.002 |
|       sync_1                 |     0.003 |
|     dac_dma_block            |     0.084 |
|       axi_dma_0              |     0.038 |
|       axi_register_slice_0   |     0.009 |
|       axis_register_slice_0  |     0.037 |
|     ddr_block                |     2.029 |
|       axi_register_slice_0   |     0.035 |
|       axi_register_slice_1   |     0.012 |
|       axi_register_slice_2   |     0.017 |
|       axi_register_slice_3   |     0.012 |
|       ddr4_0                 |     1.292 |
|       smartconnect_0         |     0.661 |
|     ddr_writer_0             |     0.286 |
|       inst                   |     0.286 |
|     reset_block              |     0.001 |
|     rx_datapath              |     0.465 |
|       channel_mux            |     0.072 |
|       macro_channel_0        |     0.089 |
|       macro_channel_1        |     0.089 |
|       macro_channel_2        |     0.087 |
|       macro_channel_3        |     0.088 |
|       rx_channelizer         |     0.034 |
|       soft_reset             |     0.005 |
|     tx_datapath              |     0.537 |
|       dac_block0_tile0       |     0.064 |
|       dac_block0_tile1       |     0.062 |
|       dac_block1_tile0       |     0.063 |
|       dac_block1_tile1       |     0.063 |
|       dac_block2_tile0       |     0.063 |
|       dac_block2_tile1       |     0.062 |
|       dac_block3_tile0       |     0.062 |
|       dac_block3_tile1       |     0.062 |
|       tx_channelizer         |     0.036 |
|     usp_rf_data_converter_0  |     4.850 |
|       inst                   |     4.850 |
|     zynq_ultra_ps_e_0        |     2.189 |
|       U0                     |     2.189 |
+------------------------------+-----------+


