

================================================================
== Vitis HLS Report for 'RNI'
================================================================
* Date:           Mon Mar 11 14:17:29 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        B_RNI_HLS
* Solution:       RNI (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LAYERS_LOOP     |        ?|        ?|         ?|          -|          -|     2|        no|
        | + NEURONES_LOOP  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 24 
3 --> 4 
4 --> 5 20 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 4 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 25 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 26 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%spectopmodule_ln9 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6" [B_RNI_HLS/apc/src/RNI.c:9]   --->   Operation 27 'spectopmodule' 'spectopmodule_ln9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_9, i32 0, i32 0, void @empty_8, i32 0, i32 512, void @empty_7, void @empty_11, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_12, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_1, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_5, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_1, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_12, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_2, void @empty_4, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_1, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_5, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_1, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_12, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_2, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%output_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_r" [B_RNI_HLS/apc/src/RNI.c:9]   --->   Operation 35 'read' 'output_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%input_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_r" [B_RNI_HLS/apc/src/RNI.c:9]   --->   Operation 36 'read' 'input_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%n_i_load = load i32 %n_i" [B_RNI_HLS/apc/src/RNI.c:72]   --->   Operation 37 'load' 'n_i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %input_r_read, i32 2, i32 63" [B_RNI_HLS/apc/src/RNI.c:30]   --->   Operation 38 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i62 %trunc_ln" [B_RNI_HLS/apc/src/RNI.c:30]   --->   Operation 39 'sext' 'sext_ln30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln30" [B_RNI_HLS/apc/src/RNI.c:30]   --->   Operation 40 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln24 = store i2 0, i2 %i" [B_RNI_HLS/apc/src/RNI.c:24]   --->   Operation 41 'store' 'store_ln24' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln24 = store i32 %n_i_load, i32 %j" [B_RNI_HLS/apc/src/RNI.c:24]   --->   Operation 42 'store' 'store_ln24' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln24 = br void %NEURONES_LOOP" [B_RNI_HLS/apc/src/RNI.c:24]   --->   Operation 43 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.15>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%i_1 = load i2 %i"   --->   Operation 44 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.56ns)   --->   "%icmp_ln24 = icmp_eq  i2 %i_1, i2 2" [B_RNI_HLS/apc/src/RNI.c:24]   --->   Operation 45 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.56ns)   --->   "%add_ln24 = add i2 %i_1, i2 1" [B_RNI_HLS/apc/src/RNI.c:24]   --->   Operation 46 'add' 'add_ln24' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %NEURONES_LOOP.split, void %for.end90" [B_RNI_HLS/apc/src/RNI.c:24]   --->   Operation 47 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%j_load_1 = load i32 %j"   --->   Operation 48 'load' 'j_load_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%speclooptripcount_ln24 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [B_RNI_HLS/apc/src/RNI.c:24]   --->   Operation 49 'speclooptripcount' 'speclooptripcount_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [B_RNI_HLS/apc/src/RNI.c:24]   --->   Operation 50 'specloopname' 'specloopname_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%empty = trunc i2 %i_1"   --->   Operation 51 'trunc' 'empty' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.02ns)   --->   "%LAYERS_load_phi = select i1 %empty, i4 10, i4 4"   --->   Operation 52 'select' 'LAYERS_load_phi' <Predicate = (!icmp_ln24)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node add)   --->   "%LAYERS_load_phi_cast_cast = select i1 %empty, i32 10, i32 4"   --->   Operation 53 'select' 'LAYERS_load_phi_cast_cast' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (2.55ns) (out node of the LUT)   --->   "%add = add i32 %LAYERS_load_phi_cast_cast, i32 %j_load_1"   --->   Operation 54 'add' 'add' <Predicate = (!icmp_ln24)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.56ns)   --->   "%cmp14 = icmp_eq  i2 %i_1, i2 0"   --->   Operation 55 'icmp' 'cmp14' <Predicate = (!icmp_ln24)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.56ns)   --->   "%cmp57 = icmp_eq  i2 %i_1, i2 1"   --->   Operation 56 'icmp' 'cmp57' <Predicate = (!icmp_ln24)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (2.55ns)   --->   "%icmp_ln26 = icmp_slt  i32 %j_load_1, i32 %add" [B_RNI_HLS/apc/src/RNI.c:26]   --->   Operation 57 'icmp' 'icmp_ln26' <Predicate = (!icmp_ln24)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %for.inc88, void %for.body4.lr.ph2" [B_RNI_HLS/apc/src/RNI.c:26]   --->   Operation 58 'br' 'br_ln26' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %j_load_1, i2 0" [B_RNI_HLS/apc/src/RNI.c:26]   --->   Operation 59 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln24 & icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln26_3 = sext i34 %shl_ln" [B_RNI_HLS/apc/src/RNI.c:26]   --->   Operation 60 'sext' 'sext_ln26_3' <Predicate = (!icmp_ln24 & icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (2.63ns)   --->   "%add_ln26 = add i35 %sext_ln26_3, i35 34359738352" [B_RNI_HLS/apc/src/RNI.c:26]   --->   Operation 61 'add' 'add_ln26' <Predicate = (!icmp_ln24 & icmp_ln26)> <Delay = 2.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln26_4 = sext i35 %add_ln26" [B_RNI_HLS/apc/src/RNI.c:26]   --->   Operation 62 'sext' 'sext_ln26_4' <Predicate = (!icmp_ln24 & icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (3.52ns)   --->   "%add_ln26_1 = add i64 %sext_ln26_4, i64 %output_r_read" [B_RNI_HLS/apc/src/RNI.c:26]   --->   Operation 63 'add' 'add_ln26_1' <Predicate = (!icmp_ln24 & icmp_ln26)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln26_1, i32 2, i32 63" [B_RNI_HLS/apc/src/RNI.c:26]   --->   Operation 64 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln24 & icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln26_2 = sext i62 %trunc_ln1" [B_RNI_HLS/apc/src/RNI.c:26]   --->   Operation 65 'sext' 'sext_ln26_2' <Predicate = (!icmp_ln24 & icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln26_2" [B_RNI_HLS/apc/src/RNI.c:26]   --->   Operation 66 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln24 & icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (1.02ns)   --->   "%select_ln26 = select i1 %cmp57, i4 %LAYERS_load_phi, i4 0" [B_RNI_HLS/apc/src/RNI.c:26]   --->   Operation 67 'select' 'select_ln26' <Predicate = (!icmp_ln24 & icmp_ln26)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%j_load = load i32 %j" [B_RNI_HLS/apc/src/RNI.c:72]   --->   Operation 68 'load' 'j_load' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%store_ln72 = store i32 %j_load, i32 %n_i" [B_RNI_HLS/apc/src/RNI.c:72]   --->   Operation 69 'store' 'store_ln72' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%ret_ln75 = ret" [B_RNI_HLS/apc/src/RNI.c:75]   --->   Operation 70 'ret' 'ret_ln75' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%w_i_load = load i32 %w_i" [B_RNI_HLS/apc/src/RNI.c:70]   --->   Operation 71 'load' 'w_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i32 %j_load_1" [B_RNI_HLS/apc/src/RNI.c:26]   --->   Operation 72 'sext' 'sext_ln26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i32 %j_load_1" [B_RNI_HLS/apc/src/RNI.c:26]   --->   Operation 73 'trunc' 'trunc_ln26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln26_1 = sext i32 %add" [B_RNI_HLS/apc/src/RNI.c:26]   --->   Operation 74 'sext' 'sext_ln26_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i4 %select_ln26" [B_RNI_HLS/apc/src/RNI.c:26]   --->   Operation 75 'zext' 'zext_ln26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (7.30ns)   --->   "%empty_25 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %zext_ln26" [B_RNI_HLS/apc/src/RNI.c:26]   --->   Operation 76 'writereq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node add_ln50)   --->   "%select_ln50 = select i1 %empty, i32 9, i32 3" [B_RNI_HLS/apc/src/RNI.c:50]   --->   Operation 77 'select' 'select_ln50' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln50 = add i32 %select_ln50, i32 %j_load_1" [B_RNI_HLS/apc/src/RNI.c:50]   --->   Operation 78 'add' 'add_ln50' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (1.58ns)   --->   "%br_ln26 = br void %WEIGHTS_LOOP" [B_RNI_HLS/apc/src/RNI.c:26]   --->   Operation 79 'br' 'br_ln26' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 3.52>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%j_1 = phi i64 %add_ln26_2, void %for.inc82, i64 %sext_ln26, void %for.body4.lr.ph2" [B_RNI_HLS/apc/src/RNI.c:26]   --->   Operation 80 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%k = phi i32 %add10, void %for.inc82, i32 %w_i_load, void %for.body4.lr.ph2" [B_RNI_HLS/apc/src/RNI.c:26]   --->   Operation 81 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln26_1 = trunc i64 %j_1" [B_RNI_HLS/apc/src/RNI.c:26]   --->   Operation 82 'trunc' 'trunc_ln26_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (3.52ns)   --->   "%icmp_ln26_1 = icmp_eq  i64 %j_1, i64 %sext_ln26_1" [B_RNI_HLS/apc/src/RNI.c:26]   --->   Operation 83 'icmp' 'icmp_ln26_1' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26_1, void %WEIGHTS_LOOP.split, void %for.inc88.loopexit" [B_RNI_HLS/apc/src/RNI.c:26]   --->   Operation 84 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%NEURONS_addr = getelementptr i3 %NEURONS, i64 0, i64 %j_1" [B_RNI_HLS/apc/src/RNI.c:26]   --->   Operation 85 'getelementptr' 'NEURONS_addr' <Predicate = (!icmp_ln26_1)> <Delay = 0.00>
ST_4 : Operation 86 [2/2] (2.32ns)   --->   "%NEURONS_load = load i4 %NEURONS_addr" [B_RNI_HLS/apc/src/RNI.c:26]   --->   Operation 86 'load' 'NEURONS_load' <Predicate = (!icmp_ln26_1)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 14> <ROM>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%empty_28 = trunc i64 %j_1" [B_RNI_HLS/apc/src/RNI.c:26]   --->   Operation 87 'trunc' 'empty_28' <Predicate = (!icmp_ln26_1)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (2.55ns)   --->   "%icmp_ln50 = icmp_eq  i32 %empty_28, i32 %add_ln50" [B_RNI_HLS/apc/src/RNI.c:50]   --->   Operation 88 'icmp' 'icmp_ln50' <Predicate = (!icmp_ln26_1)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 89 [1/2] (2.32ns)   --->   "%NEURONS_load = load i4 %NEURONS_addr" [B_RNI_HLS/apc/src/RNI.c:26]   --->   Operation 89 'load' 'NEURONS_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 14> <ROM>

State 6 <SV = 5> <Delay = 6.08>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%NEURONS_load_cast = zext i3 %NEURONS_load" [B_RNI_HLS/apc/src/RNI.c:26]   --->   Operation 90 'zext' 'NEURONS_load_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (2.55ns)   --->   "%add10 = add i32 %NEURONS_load_cast, i32 %k" [B_RNI_HLS/apc/src/RNI.c:26]   --->   Operation 91 'add' 'add10' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (2.55ns)   --->   "%icmp_ln30 = icmp_slt  i32 %k, i32 %add10" [B_RNI_HLS/apc/src/RNI.c:30]   --->   Operation 92 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node empty_26)   --->   "%select_ln30 = select i1 %cmp14, i3 %NEURONS_load, i3 0" [B_RNI_HLS/apc/src/RNI.c:30]   --->   Operation 93 'select' 'select_ln30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.98ns) (out node of the LUT)   --->   "%empty_26 = select i1 %icmp_ln30, i3 %select_ln30, i3 0" [B_RNI_HLS/apc/src/RNI.c:30]   --->   Operation 94 'select' 'empty_26' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i3 %empty_26" [B_RNI_HLS/apc/src/RNI.c:30]   --->   Operation 95 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [8/8] (7.30ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %zext_ln30" [B_RNI_HLS/apc/src/RNI.c:30]   --->   Operation 96 'readreq' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 97 [7/8] (7.30ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %zext_ln30" [B_RNI_HLS/apc/src/RNI.c:30]   --->   Operation 97 'readreq' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 98 [6/8] (7.30ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %zext_ln30" [B_RNI_HLS/apc/src/RNI.c:30]   --->   Operation 98 'readreq' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 99 [5/8] (7.30ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %zext_ln30" [B_RNI_HLS/apc/src/RNI.c:30]   --->   Operation 99 'readreq' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 100 [4/8] (7.30ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %zext_ln30" [B_RNI_HLS/apc/src/RNI.c:30]   --->   Operation 100 'readreq' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 101 [3/8] (7.30ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %zext_ln30" [B_RNI_HLS/apc/src/RNI.c:30]   --->   Operation 101 'readreq' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 102 [1/1] (0.00ns)   --->   "%NEURONS_MEM_addr = getelementptr i32 %NEURONS_MEM, i64 0, i64 %j_1" [B_RNI_HLS/apc/src/RNI.c:28]   --->   Operation 102 'getelementptr' 'NEURONS_MEM_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 103 [2/2] (2.32ns)   --->   "%NEURONS_MEM_load = load i4 %NEURONS_MEM_addr" [B_RNI_HLS/apc/src/RNI.c:28]   --->   Operation 103 'load' 'NEURONS_MEM_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>
ST_13 : Operation 104 [2/8] (7.30ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %zext_ln30" [B_RNI_HLS/apc/src/RNI.c:30]   --->   Operation 104 'readreq' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 105 [1/2] (2.32ns)   --->   "%NEURONS_MEM_load = load i4 %NEURONS_MEM_addr" [B_RNI_HLS/apc/src/RNI.c:28]   --->   Operation 105 'load' 'NEURONS_MEM_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>
ST_14 : Operation 106 [1/8] (7.30ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %zext_ln30" [B_RNI_HLS/apc/src/RNI.c:30]   --->   Operation 106 'readreq' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 1.58>
ST_15 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i32 %k" [B_RNI_HLS/apc/src/RNI.c:30]   --->   Operation 107 'trunc' 'trunc_ln30' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 108 [2/2] (1.58ns)   --->   "%call_ln26 = call void @RNI_Pipeline_WEIGHTS_LOOP, i32 %k, i32 %gmem, i4 %trunc_ln26_1, i62 %trunc_ln, i32 %add10, i32 %NEURONS_MEM_load, i1 %cmp14, i4 %trunc_ln30, i4 %trunc_ln26, i1 %icmp_ln50, i32 %add10, i8 %WEIGHTS, i32 %NEURONS_MEM, i1 %NEURONS_STATE" [B_RNI_HLS/apc/src/RNI.c:26]   --->   Operation 108 'call' 'call_ln26' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 109 [1/2] (0.00ns)   --->   "%call_ln26 = call void @RNI_Pipeline_WEIGHTS_LOOP, i32 %k, i32 %gmem, i4 %trunc_ln26_1, i62 %trunc_ln, i32 %add10, i32 %NEURONS_MEM_load, i1 %cmp14, i4 %trunc_ln30, i4 %trunc_ln26, i1 %icmp_ln50, i32 %add10, i8 %WEIGHTS, i32 %NEURONS_MEM, i1 %NEURONS_STATE" [B_RNI_HLS/apc/src/RNI.c:26]   --->   Operation 109 'call' 'call_ln26' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 2.32>
ST_17 : Operation 110 [2/2] (2.32ns)   --->   "%NEURONS_MEM_load_1 = load i4 %NEURONS_MEM_addr" [B_RNI_HLS/apc/src/RNI.c:64]   --->   Operation 110 'load' 'NEURONS_MEM_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>

State 18 <SV = 17> <Delay = 2.32>
ST_18 : Operation 111 [1/1] (0.00ns)   --->   "%specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [B_RNI_HLS/apc/src/RNI.c:26]   --->   Operation 111 'specloopname' 'specloopname_ln26' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 112 [1/2] (2.32ns)   --->   "%NEURONS_MEM_load_1 = load i4 %NEURONS_MEM_addr" [B_RNI_HLS/apc/src/RNI.c:64]   --->   Operation 112 'load' 'NEURONS_MEM_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>
ST_18 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %cmp57, void %if.end65, void %if.then58" [B_RNI_HLS/apc/src/RNI.c:58]   --->   Operation 113 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 114 [1/1] (7.30ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %NEURONS_MEM_load_1, i4 15" [B_RNI_HLS/apc/src/RNI.c:59]   --->   Operation 114 'write' 'write_ln59' <Predicate = (cmp57)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln60 = br void %if.end65" [B_RNI_HLS/apc/src/RNI.c:60]   --->   Operation 115 'br' 'br_ln60' <Predicate = (cmp57)> <Delay = 0.00>
ST_19 : Operation 116 [1/1] (0.00ns)   --->   "%tmp = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %NEURONS_MEM_load_1, i32 7, i32 31" [B_RNI_HLS/apc/src/RNI.c:64]   --->   Operation 116 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 117 [1/1] (2.34ns)   --->   "%icmp_ln64 = icmp_sgt  i25 %tmp, i25 0" [B_RNI_HLS/apc/src/RNI.c:64]   --->   Operation 117 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 2.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln64, void %for.inc82, void %if.then71" [B_RNI_HLS/apc/src/RNI.c:64]   --->   Operation 118 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 119 [1/1] (0.00ns)   --->   "%NEURONS_STATE_addr = getelementptr i1 %NEURONS_STATE, i64 0, i64 %j_1" [B_RNI_HLS/apc/src/RNI.c:66]   --->   Operation 119 'getelementptr' 'NEURONS_STATE_addr' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_19 : Operation 120 [1/1] (2.32ns)   --->   "%store_ln66 = store i1 1, i4 %NEURONS_STATE_addr" [B_RNI_HLS/apc/src/RNI.c:66]   --->   Operation 120 'store' 'store_ln66' <Predicate = (icmp_ln64)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 14> <RAM>
ST_19 : Operation 121 [1/1] (2.32ns)   --->   "%store_ln67 = store i32 0, i4 %NEURONS_MEM_addr" [B_RNI_HLS/apc/src/RNI.c:67]   --->   Operation 121 'store' 'store_ln67' <Predicate = (icmp_ln64)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>
ST_19 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln68 = br void %for.inc82" [B_RNI_HLS/apc/src/RNI.c:68]   --->   Operation 122 'br' 'br_ln68' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_19 : Operation 123 [1/1] (3.52ns)   --->   "%add_ln26_2 = add i64 %j_1, i64 1" [B_RNI_HLS/apc/src/RNI.c:26]   --->   Operation 123 'add' 'add_ln26_2' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln26 = br void %WEIGHTS_LOOP" [B_RNI_HLS/apc/src/RNI.c:26]   --->   Operation 124 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>

State 20 <SV = 4> <Delay = 7.30>
ST_20 : Operation 125 [5/5] (7.30ns)   --->   "%empty_29 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [B_RNI_HLS/apc/src/RNI.c:70]   --->   Operation 125 'writeresp' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 126 [1/1] (0.00ns)   --->   "%store_ln70 = store i32 %k, i32 %w_i" [B_RNI_HLS/apc/src/RNI.c:70]   --->   Operation 126 'store' 'store_ln70' <Predicate = true> <Delay = 0.00>

State 21 <SV = 5> <Delay = 7.30>
ST_21 : Operation 127 [4/5] (7.30ns)   --->   "%empty_29 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [B_RNI_HLS/apc/src/RNI.c:70]   --->   Operation 127 'writeresp' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 6> <Delay = 7.30>
ST_22 : Operation 128 [3/5] (7.30ns)   --->   "%empty_29 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [B_RNI_HLS/apc/src/RNI.c:70]   --->   Operation 128 'writeresp' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 7> <Delay = 7.30>
ST_23 : Operation 129 [2/5] (7.30ns)   --->   "%empty_29 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [B_RNI_HLS/apc/src/RNI.c:70]   --->   Operation 129 'writeresp' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 8> <Delay = 7.30>
ST_24 : Operation 130 [1/5] (7.30ns)   --->   "%empty_29 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [B_RNI_HLS/apc/src/RNI.c:70]   --->   Operation 130 'writeresp' 'empty_29' <Predicate = (icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln72 = br void %for.inc88" [B_RNI_HLS/apc/src/RNI.c:72]   --->   Operation 131 'br' 'br_ln72' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_24 : Operation 132 [1/1] (1.58ns)   --->   "%store_ln24 = store i2 %add_ln24, i2 %i" [B_RNI_HLS/apc/src/RNI.c:24]   --->   Operation 132 'store' 'store_ln24' <Predicate = true> <Delay = 1.58>
ST_24 : Operation 133 [1/1] (1.58ns)   --->   "%store_ln24 = store i32 %add, i32 %j" [B_RNI_HLS/apc/src/RNI.c:24]   --->   Operation 133 'store' 'store_ln24' <Predicate = true> <Delay = 1.58>
ST_24 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln24 = br void %NEURONES_LOOP" [B_RNI_HLS/apc/src/RNI.c:24]   --->   Operation 134 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation ('i') [11]  (0.000 ns)
	'store' operation ('store_ln24', B_RNI_HLS/apc/src/RNI.c:24) of constant 0 on local variable 'i' [26]  (1.588 ns)

 <State 2>: 6.154ns
The critical path consists of the following:
	'load' operation ('j_load_1') on local variable 'j' [35]  (0.000 ns)
	'add' operation ('add_ln26', B_RNI_HLS/apc/src/RNI.c:26) [53]  (2.634 ns)
	'add' operation ('add_ln26_1', B_RNI_HLS/apc/src/RNI.c:26) [55]  (3.520 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_25', B_RNI_HLS/apc/src/RNI.c:26) on port 'gmem' (B_RNI_HLS/apc/src/RNI.c:26) [61]  (7.300 ns)

 <State 4>: 3.520ns
The critical path consists of the following:
	'phi' operation ('j', B_RNI_HLS/apc/src/RNI.c:26) with incoming values : ('sext_ln26', B_RNI_HLS/apc/src/RNI.c:26) ('add_ln26_2', B_RNI_HLS/apc/src/RNI.c:26) [66]  (0.000 ns)
	'icmp' operation ('icmp_ln26_1', B_RNI_HLS/apc/src/RNI.c:26) [69]  (3.520 ns)

 <State 5>: 2.322ns
The critical path consists of the following:
	'load' operation ('NEURONS_load', B_RNI_HLS/apc/src/RNI.c:26) on array 'NEURONS' [76]  (2.322 ns)

 <State 6>: 6.084ns
The critical path consists of the following:
	'add' operation ('add10', B_RNI_HLS/apc/src/RNI.c:26) [78]  (2.552 ns)
	'icmp' operation ('icmp_ln30', B_RNI_HLS/apc/src/RNI.c:30) [79]  (2.552 ns)
	'select' operation ('empty_26', B_RNI_HLS/apc/src/RNI.c:30) [82]  (0.980 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_27', B_RNI_HLS/apc/src/RNI.c:30) on port 'gmem' (B_RNI_HLS/apc/src/RNI.c:30) [84]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_27', B_RNI_HLS/apc/src/RNI.c:30) on port 'gmem' (B_RNI_HLS/apc/src/RNI.c:30) [84]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_27', B_RNI_HLS/apc/src/RNI.c:30) on port 'gmem' (B_RNI_HLS/apc/src/RNI.c:30) [84]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_27', B_RNI_HLS/apc/src/RNI.c:30) on port 'gmem' (B_RNI_HLS/apc/src/RNI.c:30) [84]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_27', B_RNI_HLS/apc/src/RNI.c:30) on port 'gmem' (B_RNI_HLS/apc/src/RNI.c:30) [84]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_27', B_RNI_HLS/apc/src/RNI.c:30) on port 'gmem' (B_RNI_HLS/apc/src/RNI.c:30) [84]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_27', B_RNI_HLS/apc/src/RNI.c:30) on port 'gmem' (B_RNI_HLS/apc/src/RNI.c:30) [84]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_27', B_RNI_HLS/apc/src/RNI.c:30) on port 'gmem' (B_RNI_HLS/apc/src/RNI.c:30) [84]  (7.300 ns)

 <State 15>: 1.588ns
The critical path consists of the following:
	'call' operation ('call_ln26', B_RNI_HLS/apc/src/RNI.c:26) to 'RNI_Pipeline_WEIGHTS_LOOP' [87]  (1.588 ns)

 <State 16>: 0.000ns
The critical path consists of the following:

 <State 17>: 2.322ns
The critical path consists of the following:
	'load' operation ('NEURONS_MEM_load_1', B_RNI_HLS/apc/src/RNI.c:64) on array 'NEURONS_MEM' [88]  (2.322 ns)

 <State 18>: 2.322ns
The critical path consists of the following:
	'load' operation ('NEURONS_MEM_load_1', B_RNI_HLS/apc/src/RNI.c:64) on array 'NEURONS_MEM' [88]  (2.322 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln59', B_RNI_HLS/apc/src/RNI.c:59) on port 'gmem' (B_RNI_HLS/apc/src/RNI.c:59) [91]  (7.300 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_29', B_RNI_HLS/apc/src/RNI.c:70) on port 'gmem' (B_RNI_HLS/apc/src/RNI.c:70) [106]  (7.300 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_29', B_RNI_HLS/apc/src/RNI.c:70) on port 'gmem' (B_RNI_HLS/apc/src/RNI.c:70) [106]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_29', B_RNI_HLS/apc/src/RNI.c:70) on port 'gmem' (B_RNI_HLS/apc/src/RNI.c:70) [106]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_29', B_RNI_HLS/apc/src/RNI.c:70) on port 'gmem' (B_RNI_HLS/apc/src/RNI.c:70) [106]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_29', B_RNI_HLS/apc/src/RNI.c:70) on port 'gmem' (B_RNI_HLS/apc/src/RNI.c:70) [106]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
