Assume `timescale 1ps/1ps. Generate a 25 MHz square wave waveform for the Signal clk.


`timescale 1ns/1ps 

module tb;
  
  reg clk25 = 0;
  
  always begin
    #20; // 25 MHz clock period (40 ns total, 20 ns high and 20 ns low)
    clk25 = ~clk25;
  end
  
  initial begin
    #100;
    $finish();
  end
  
  initial begin
    $dumpfile("dump.vcd");
    $dumpvars;
  end
  
endmodule
