// Seed: 2906751858
module module_0 (
    input supply1 id_0,
    output tri1 id_1,
    input wor id_2,
    output uwire id_3,
    output tri1 id_4,
    input tri id_5,
    input wor id_6,
    output tri1 id_7,
    output tri1 id_8,
    input uwire id_9,
    output tri0 id_10,
    output tri id_11,
    input tri id_12,
    input supply0 id_13,
    input wor id_14,
    output tri0 id_15,
    input supply1 id_16,
    input uwire id_17,
    output tri id_18,
    input tri id_19,
    output wor id_20,
    input tri0 id_21,
    input tri id_22
);
  assign id_1 = (1'h0) | -1 < -1;
  assign module_1.id_7 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd17
) (
    output tri0 id_0,
    input supply1 id_1,
    input wor id_2,
    input supply1 _id_3
);
  id_5(
      -1
  );
  supply1 [-1 : id_3] id_6, id_7;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_0,
      id_0,
      id_2,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_2,
      id_0,
      id_1,
      id_0,
      id_2,
      id_1
  );
  assign id_6 = -1'b0;
  assign id_6 = id_5;
  logic id_8;
endmodule
