Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Jan 14 19:47:26 2023
| Host         : DESKTOP-SA1D2UB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file enhanced_stopwatch_ps2_synth_timing_summary_routed.rpt -pb enhanced_stopwatch_ps2_synth_timing_summary_routed.pb -rpx enhanced_stopwatch_ps2_synth_timing_summary_routed.rpx -warn_on_violation
| Design       : enhanced_stopwatch_ps2_synth
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  23          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.626        0.000                      0                  284        0.079        0.000                      0                  284        3.750        0.000                       0                   146  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.626        0.000                      0                  284        0.079        0.000                      0                  284        3.750        0.000                       0                   146  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.626ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.626ns  (required time - arrival time)
  Source:                 kb_code_shift/fifo_rx/s_rd_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recieve_ascii/s_go_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.330ns  (logic 1.694ns (26.764%)  route 4.636ns (73.236%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.625     5.146    kb_code_shift/fifo_rx/CLK100MHZ
    SLICE_X58Y94         FDCE                                         r  kb_code_shift/fifo_rx/s_rd_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  kb_code_shift/fifo_rx/s_rd_ptr_reg_reg[1]/Q
                         net (fo=15, routed)          1.020     6.622    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/ADDRA1
    SLICE_X60Y94         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     6.768 r  kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA/O
                         net (fo=23, routed)          1.551     8.318    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5_n_1
    SLICE_X65Y94         LUT6 (Prop_lut6_I0_O)        0.328     8.646 f  kb_code_shift/fifo_rx/g1_b3__0/O
                         net (fo=1, routed)           0.000     8.646    key_to_ascii_shift/s_go_reg_i_4_4
    SLICE_X65Y94         MUXF7 (Prop_muxf7_I1_O)      0.217     8.863 f  key_to_ascii_shift/o_ascii_code_inferred__0/s_go_reg_reg_i_13/O
                         net (fo=2, routed)           0.812     9.675    kb_code_shift/fifo_rx/s_up_reg_reg_2
    SLICE_X65Y95         LUT5 (Prop_lut5_I0_O)        0.299     9.974 f  kb_code_shift/fifo_rx/s_go_reg_i_15/O
                         net (fo=2, routed)           0.579    10.553    kb_code_shift/fifo_rx/s_go_reg_i_15_n_0
    SLICE_X62Y95         LUT6 (Prop_lut6_I1_O)        0.124    10.677 r  kb_code_shift/fifo_rx/s_go_reg_i_5/O
                         net (fo=1, routed)           0.674    11.351    kb_code_shift/fifo_rx/s_go_reg_i_5_n_0
    SLICE_X62Y95         LUT6 (Prop_lut6_I4_O)        0.124    11.475 r  kb_code_shift/fifo_rx/s_go_reg_i_1/O
                         net (fo=1, routed)           0.000    11.475    recieve_ascii/s_go_reg_reg_0
    SLICE_X62Y95         FDCE                                         r  recieve_ascii/s_go_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.509    14.850    recieve_ascii/CLK
    SLICE_X62Y95         FDCE                                         r  recieve_ascii/s_go_reg_reg/C
                         clock pessimism              0.258    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X62Y95         FDCE (Setup_fdce_C_D)        0.029    15.102    recieve_ascii/s_go_reg_reg
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -11.475    
  -------------------------------------------------------------------
                         slack                                  3.626    

Slack (MET) :             3.789ns  (required time - arrival time)
  Source:                 kb_code_shift/fifo_rx/s_rd_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recieve_ascii/s_clr_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.213ns  (logic 1.722ns (27.718%)  route 4.491ns (72.282%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.625     5.146    kb_code_shift/fifo_rx/CLK100MHZ
    SLICE_X58Y94         FDCE                                         r  kb_code_shift/fifo_rx/s_rd_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  kb_code_shift/fifo_rx/s_rd_ptr_reg_reg[1]/Q
                         net (fo=15, routed)          1.020     6.622    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/ADDRA1
    SLICE_X60Y94         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     6.768 r  kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA/O
                         net (fo=23, routed)          1.551     8.318    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5_n_1
    SLICE_X65Y94         LUT6 (Prop_lut6_I0_O)        0.328     8.646 r  kb_code_shift/fifo_rx/g1_b3__0/O
                         net (fo=1, routed)           0.000     8.646    key_to_ascii_shift/s_go_reg_i_4_4
    SLICE_X65Y94         MUXF7 (Prop_muxf7_I1_O)      0.217     8.863 r  key_to_ascii_shift/o_ascii_code_inferred__0/s_go_reg_reg_i_13/O
                         net (fo=2, routed)           0.812     9.675    kb_code_shift/fifo_rx/s_up_reg_reg_2
    SLICE_X65Y95         LUT5 (Prop_lut5_I0_O)        0.299     9.974 r  kb_code_shift/fifo_rx/s_go_reg_i_15/O
                         net (fo=2, routed)           0.434    10.408    kb_code_shift/fifo_rx/s_go_reg_i_15_n_0
    SLICE_X62Y94         LUT6 (Prop_lut6_I1_O)        0.124    10.532 r  kb_code_shift/fifo_rx/s_clr_reg_i_2/O
                         net (fo=1, routed)           0.674    11.206    kb_code_shift/fifo_rx/s_clr_reg_i_2_n_0
    SLICE_X62Y94         LUT4 (Prop_lut4_I2_O)        0.152    11.358 r  kb_code_shift/fifo_rx/s_clr_reg_i_1/O
                         net (fo=1, routed)           0.000    11.358    recieve_ascii/s_clr_reg_reg_0
    SLICE_X62Y94         FDPE                                         r  recieve_ascii/s_clr_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.509    14.850    recieve_ascii/CLK
    SLICE_X62Y94         FDPE                                         r  recieve_ascii/s_clr_reg_reg/C
                         clock pessimism              0.258    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X62Y94         FDPE (Setup_fdpe_C_D)        0.075    15.148    recieve_ascii/s_clr_reg_reg
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                         -11.358    
  -------------------------------------------------------------------
                         slack                                  3.789    

Slack (MET) :             3.839ns  (required time - arrival time)
  Source:                 enhanced_stopwatch/ms_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enhanced_stopwatch/ms_reg_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.674ns  (logic 1.188ns (20.937%)  route 4.486ns (79.063%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.625     5.146    enhanced_stopwatch/CLK100MHZ
    SLICE_X63Y92         FDRE                                         r  enhanced_stopwatch/ms_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  enhanced_stopwatch/ms_reg_reg[8]/Q
                         net (fo=2, routed)           0.968     6.570    enhanced_stopwatch/ms_reg_reg[8]
    SLICE_X62Y96         LUT4 (Prop_lut4_I3_O)        0.124     6.694 f  enhanced_stopwatch/d0_reg[2]_i_11/O
                         net (fo=2, routed)           0.958     7.652    enhanced_stopwatch/d0_reg[2]_i_11_n_0
    SLICE_X62Y93         LUT5 (Prop_lut5_I4_O)        0.124     7.776 f  enhanced_stopwatch/d0_reg[2]_i_6/O
                         net (fo=3, routed)           0.953     8.729    enhanced_stopwatch/d0_reg[2]_i_6_n_0
    SLICE_X62Y90         LUT4 (Prop_lut4_I2_O)        0.152     8.881 r  enhanced_stopwatch/d0_reg[2]_i_2/O
                         net (fo=12, routed)          0.354     9.235    recieve_ascii/ms_reg_reg[31]
    SLICE_X64Y90         LUT2 (Prop_lut2_I1_O)        0.332     9.567 r  recieve_ascii/ms_reg[0]_i_1/O
                         net (fo=32, routed)          1.253    10.820    enhanced_stopwatch/ms_reg0
    SLICE_X63Y97         FDRE                                         r  enhanced_stopwatch/ms_reg_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.510    14.851    enhanced_stopwatch/CLK100MHZ
    SLICE_X63Y97         FDRE                                         r  enhanced_stopwatch/ms_reg_reg[28]/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y97         FDRE (Setup_fdre_C_R)       -0.429    14.659    enhanced_stopwatch/ms_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -10.820    
  -------------------------------------------------------------------
                         slack                                  3.839    

Slack (MET) :             3.839ns  (required time - arrival time)
  Source:                 enhanced_stopwatch/ms_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enhanced_stopwatch/ms_reg_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.674ns  (logic 1.188ns (20.937%)  route 4.486ns (79.063%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.625     5.146    enhanced_stopwatch/CLK100MHZ
    SLICE_X63Y92         FDRE                                         r  enhanced_stopwatch/ms_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  enhanced_stopwatch/ms_reg_reg[8]/Q
                         net (fo=2, routed)           0.968     6.570    enhanced_stopwatch/ms_reg_reg[8]
    SLICE_X62Y96         LUT4 (Prop_lut4_I3_O)        0.124     6.694 f  enhanced_stopwatch/d0_reg[2]_i_11/O
                         net (fo=2, routed)           0.958     7.652    enhanced_stopwatch/d0_reg[2]_i_11_n_0
    SLICE_X62Y93         LUT5 (Prop_lut5_I4_O)        0.124     7.776 f  enhanced_stopwatch/d0_reg[2]_i_6/O
                         net (fo=3, routed)           0.953     8.729    enhanced_stopwatch/d0_reg[2]_i_6_n_0
    SLICE_X62Y90         LUT4 (Prop_lut4_I2_O)        0.152     8.881 r  enhanced_stopwatch/d0_reg[2]_i_2/O
                         net (fo=12, routed)          0.354     9.235    recieve_ascii/ms_reg_reg[31]
    SLICE_X64Y90         LUT2 (Prop_lut2_I1_O)        0.332     9.567 r  recieve_ascii/ms_reg[0]_i_1/O
                         net (fo=32, routed)          1.253    10.820    enhanced_stopwatch/ms_reg0
    SLICE_X63Y97         FDRE                                         r  enhanced_stopwatch/ms_reg_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.510    14.851    enhanced_stopwatch/CLK100MHZ
    SLICE_X63Y97         FDRE                                         r  enhanced_stopwatch/ms_reg_reg[29]/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y97         FDRE (Setup_fdre_C_R)       -0.429    14.659    enhanced_stopwatch/ms_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -10.820    
  -------------------------------------------------------------------
                         slack                                  3.839    

Slack (MET) :             3.839ns  (required time - arrival time)
  Source:                 enhanced_stopwatch/ms_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enhanced_stopwatch/ms_reg_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.674ns  (logic 1.188ns (20.937%)  route 4.486ns (79.063%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.625     5.146    enhanced_stopwatch/CLK100MHZ
    SLICE_X63Y92         FDRE                                         r  enhanced_stopwatch/ms_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  enhanced_stopwatch/ms_reg_reg[8]/Q
                         net (fo=2, routed)           0.968     6.570    enhanced_stopwatch/ms_reg_reg[8]
    SLICE_X62Y96         LUT4 (Prop_lut4_I3_O)        0.124     6.694 f  enhanced_stopwatch/d0_reg[2]_i_11/O
                         net (fo=2, routed)           0.958     7.652    enhanced_stopwatch/d0_reg[2]_i_11_n_0
    SLICE_X62Y93         LUT5 (Prop_lut5_I4_O)        0.124     7.776 f  enhanced_stopwatch/d0_reg[2]_i_6/O
                         net (fo=3, routed)           0.953     8.729    enhanced_stopwatch/d0_reg[2]_i_6_n_0
    SLICE_X62Y90         LUT4 (Prop_lut4_I2_O)        0.152     8.881 r  enhanced_stopwatch/d0_reg[2]_i_2/O
                         net (fo=12, routed)          0.354     9.235    recieve_ascii/ms_reg_reg[31]
    SLICE_X64Y90         LUT2 (Prop_lut2_I1_O)        0.332     9.567 r  recieve_ascii/ms_reg[0]_i_1/O
                         net (fo=32, routed)          1.253    10.820    enhanced_stopwatch/ms_reg0
    SLICE_X63Y97         FDRE                                         r  enhanced_stopwatch/ms_reg_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.510    14.851    enhanced_stopwatch/CLK100MHZ
    SLICE_X63Y97         FDRE                                         r  enhanced_stopwatch/ms_reg_reg[30]/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y97         FDRE (Setup_fdre_C_R)       -0.429    14.659    enhanced_stopwatch/ms_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -10.820    
  -------------------------------------------------------------------
                         slack                                  3.839    

Slack (MET) :             3.839ns  (required time - arrival time)
  Source:                 enhanced_stopwatch/ms_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enhanced_stopwatch/ms_reg_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.674ns  (logic 1.188ns (20.937%)  route 4.486ns (79.063%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.625     5.146    enhanced_stopwatch/CLK100MHZ
    SLICE_X63Y92         FDRE                                         r  enhanced_stopwatch/ms_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  enhanced_stopwatch/ms_reg_reg[8]/Q
                         net (fo=2, routed)           0.968     6.570    enhanced_stopwatch/ms_reg_reg[8]
    SLICE_X62Y96         LUT4 (Prop_lut4_I3_O)        0.124     6.694 f  enhanced_stopwatch/d0_reg[2]_i_11/O
                         net (fo=2, routed)           0.958     7.652    enhanced_stopwatch/d0_reg[2]_i_11_n_0
    SLICE_X62Y93         LUT5 (Prop_lut5_I4_O)        0.124     7.776 f  enhanced_stopwatch/d0_reg[2]_i_6/O
                         net (fo=3, routed)           0.953     8.729    enhanced_stopwatch/d0_reg[2]_i_6_n_0
    SLICE_X62Y90         LUT4 (Prop_lut4_I2_O)        0.152     8.881 r  enhanced_stopwatch/d0_reg[2]_i_2/O
                         net (fo=12, routed)          0.354     9.235    recieve_ascii/ms_reg_reg[31]
    SLICE_X64Y90         LUT2 (Prop_lut2_I1_O)        0.332     9.567 r  recieve_ascii/ms_reg[0]_i_1/O
                         net (fo=32, routed)          1.253    10.820    enhanced_stopwatch/ms_reg0
    SLICE_X63Y97         FDRE                                         r  enhanced_stopwatch/ms_reg_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.510    14.851    enhanced_stopwatch/CLK100MHZ
    SLICE_X63Y97         FDRE                                         r  enhanced_stopwatch/ms_reg_reg[31]/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y97         FDRE (Setup_fdre_C_R)       -0.429    14.659    enhanced_stopwatch/ms_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -10.820    
  -------------------------------------------------------------------
                         slack                                  3.839    

Slack (MET) :             3.980ns  (required time - arrival time)
  Source:                 enhanced_stopwatch/ms_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enhanced_stopwatch/ms_reg_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.532ns  (logic 1.188ns (21.475%)  route 4.344ns (78.525%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.625     5.146    enhanced_stopwatch/CLK100MHZ
    SLICE_X63Y92         FDRE                                         r  enhanced_stopwatch/ms_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  enhanced_stopwatch/ms_reg_reg[8]/Q
                         net (fo=2, routed)           0.968     6.570    enhanced_stopwatch/ms_reg_reg[8]
    SLICE_X62Y96         LUT4 (Prop_lut4_I3_O)        0.124     6.694 f  enhanced_stopwatch/d0_reg[2]_i_11/O
                         net (fo=2, routed)           0.958     7.652    enhanced_stopwatch/d0_reg[2]_i_11_n_0
    SLICE_X62Y93         LUT5 (Prop_lut5_I4_O)        0.124     7.776 f  enhanced_stopwatch/d0_reg[2]_i_6/O
                         net (fo=3, routed)           0.953     8.729    enhanced_stopwatch/d0_reg[2]_i_6_n_0
    SLICE_X62Y90         LUT4 (Prop_lut4_I2_O)        0.152     8.881 r  enhanced_stopwatch/d0_reg[2]_i_2/O
                         net (fo=12, routed)          0.354     9.235    recieve_ascii/ms_reg_reg[31]
    SLICE_X64Y90         LUT2 (Prop_lut2_I1_O)        0.332     9.567 r  recieve_ascii/ms_reg[0]_i_1/O
                         net (fo=32, routed)          1.111    10.678    enhanced_stopwatch/ms_reg0
    SLICE_X63Y95         FDRE                                         r  enhanced_stopwatch/ms_reg_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.509    14.850    enhanced_stopwatch/CLK100MHZ
    SLICE_X63Y95         FDRE                                         r  enhanced_stopwatch/ms_reg_reg[20]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X63Y95         FDRE (Setup_fdre_C_R)       -0.429    14.658    enhanced_stopwatch/ms_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                         -10.678    
  -------------------------------------------------------------------
                         slack                                  3.980    

Slack (MET) :             3.980ns  (required time - arrival time)
  Source:                 enhanced_stopwatch/ms_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enhanced_stopwatch/ms_reg_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.532ns  (logic 1.188ns (21.475%)  route 4.344ns (78.525%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.625     5.146    enhanced_stopwatch/CLK100MHZ
    SLICE_X63Y92         FDRE                                         r  enhanced_stopwatch/ms_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  enhanced_stopwatch/ms_reg_reg[8]/Q
                         net (fo=2, routed)           0.968     6.570    enhanced_stopwatch/ms_reg_reg[8]
    SLICE_X62Y96         LUT4 (Prop_lut4_I3_O)        0.124     6.694 f  enhanced_stopwatch/d0_reg[2]_i_11/O
                         net (fo=2, routed)           0.958     7.652    enhanced_stopwatch/d0_reg[2]_i_11_n_0
    SLICE_X62Y93         LUT5 (Prop_lut5_I4_O)        0.124     7.776 f  enhanced_stopwatch/d0_reg[2]_i_6/O
                         net (fo=3, routed)           0.953     8.729    enhanced_stopwatch/d0_reg[2]_i_6_n_0
    SLICE_X62Y90         LUT4 (Prop_lut4_I2_O)        0.152     8.881 r  enhanced_stopwatch/d0_reg[2]_i_2/O
                         net (fo=12, routed)          0.354     9.235    recieve_ascii/ms_reg_reg[31]
    SLICE_X64Y90         LUT2 (Prop_lut2_I1_O)        0.332     9.567 r  recieve_ascii/ms_reg[0]_i_1/O
                         net (fo=32, routed)          1.111    10.678    enhanced_stopwatch/ms_reg0
    SLICE_X63Y95         FDRE                                         r  enhanced_stopwatch/ms_reg_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.509    14.850    enhanced_stopwatch/CLK100MHZ
    SLICE_X63Y95         FDRE                                         r  enhanced_stopwatch/ms_reg_reg[21]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X63Y95         FDRE (Setup_fdre_C_R)       -0.429    14.658    enhanced_stopwatch/ms_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                         -10.678    
  -------------------------------------------------------------------
                         slack                                  3.980    

Slack (MET) :             3.980ns  (required time - arrival time)
  Source:                 enhanced_stopwatch/ms_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enhanced_stopwatch/ms_reg_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.532ns  (logic 1.188ns (21.475%)  route 4.344ns (78.525%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.625     5.146    enhanced_stopwatch/CLK100MHZ
    SLICE_X63Y92         FDRE                                         r  enhanced_stopwatch/ms_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  enhanced_stopwatch/ms_reg_reg[8]/Q
                         net (fo=2, routed)           0.968     6.570    enhanced_stopwatch/ms_reg_reg[8]
    SLICE_X62Y96         LUT4 (Prop_lut4_I3_O)        0.124     6.694 f  enhanced_stopwatch/d0_reg[2]_i_11/O
                         net (fo=2, routed)           0.958     7.652    enhanced_stopwatch/d0_reg[2]_i_11_n_0
    SLICE_X62Y93         LUT5 (Prop_lut5_I4_O)        0.124     7.776 f  enhanced_stopwatch/d0_reg[2]_i_6/O
                         net (fo=3, routed)           0.953     8.729    enhanced_stopwatch/d0_reg[2]_i_6_n_0
    SLICE_X62Y90         LUT4 (Prop_lut4_I2_O)        0.152     8.881 r  enhanced_stopwatch/d0_reg[2]_i_2/O
                         net (fo=12, routed)          0.354     9.235    recieve_ascii/ms_reg_reg[31]
    SLICE_X64Y90         LUT2 (Prop_lut2_I1_O)        0.332     9.567 r  recieve_ascii/ms_reg[0]_i_1/O
                         net (fo=32, routed)          1.111    10.678    enhanced_stopwatch/ms_reg0
    SLICE_X63Y95         FDRE                                         r  enhanced_stopwatch/ms_reg_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.509    14.850    enhanced_stopwatch/CLK100MHZ
    SLICE_X63Y95         FDRE                                         r  enhanced_stopwatch/ms_reg_reg[22]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X63Y95         FDRE (Setup_fdre_C_R)       -0.429    14.658    enhanced_stopwatch/ms_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                         -10.678    
  -------------------------------------------------------------------
                         slack                                  3.980    

Slack (MET) :             3.980ns  (required time - arrival time)
  Source:                 enhanced_stopwatch/ms_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enhanced_stopwatch/ms_reg_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.532ns  (logic 1.188ns (21.475%)  route 4.344ns (78.525%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.625     5.146    enhanced_stopwatch/CLK100MHZ
    SLICE_X63Y92         FDRE                                         r  enhanced_stopwatch/ms_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  enhanced_stopwatch/ms_reg_reg[8]/Q
                         net (fo=2, routed)           0.968     6.570    enhanced_stopwatch/ms_reg_reg[8]
    SLICE_X62Y96         LUT4 (Prop_lut4_I3_O)        0.124     6.694 f  enhanced_stopwatch/d0_reg[2]_i_11/O
                         net (fo=2, routed)           0.958     7.652    enhanced_stopwatch/d0_reg[2]_i_11_n_0
    SLICE_X62Y93         LUT5 (Prop_lut5_I4_O)        0.124     7.776 f  enhanced_stopwatch/d0_reg[2]_i_6/O
                         net (fo=3, routed)           0.953     8.729    enhanced_stopwatch/d0_reg[2]_i_6_n_0
    SLICE_X62Y90         LUT4 (Prop_lut4_I2_O)        0.152     8.881 r  enhanced_stopwatch/d0_reg[2]_i_2/O
                         net (fo=12, routed)          0.354     9.235    recieve_ascii/ms_reg_reg[31]
    SLICE_X64Y90         LUT2 (Prop_lut2_I1_O)        0.332     9.567 r  recieve_ascii/ms_reg[0]_i_1/O
                         net (fo=32, routed)          1.111    10.678    enhanced_stopwatch/ms_reg0
    SLICE_X63Y95         FDRE                                         r  enhanced_stopwatch/ms_reg_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.509    14.850    enhanced_stopwatch/CLK100MHZ
    SLICE_X63Y95         FDRE                                         r  enhanced_stopwatch/ms_reg_reg[23]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X63Y95         FDRE (Setup_fdre_C_R)       -0.429    14.658    enhanced_stopwatch/ms_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                         -10.678    
  -------------------------------------------------------------------
                         slack                                  3.980    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 kb_code_shift/fifo_rx/s_wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.795%)  route 0.264ns (65.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.592     1.475    kb_code_shift/fifo_rx/CLK100MHZ
    SLICE_X58Y94         FDCE                                         r  kb_code_shift/fifo_rx/s_wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  kb_code_shift/fifo_rx/s_wr_ptr_reg_reg[0]/Q
                         net (fo=20, routed)          0.264     1.880    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/ADDRD0
    SLICE_X60Y94         RAMD32                                       r  kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.861     1.989    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/WCLK
    SLICE_X60Y94         RAMD32                                       r  kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.498     1.491    
    SLICE_X60Y94         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.801    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 kb_code_shift/fifo_rx/s_wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.795%)  route 0.264ns (65.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.592     1.475    kb_code_shift/fifo_rx/CLK100MHZ
    SLICE_X58Y94         FDCE                                         r  kb_code_shift/fifo_rx/s_wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  kb_code_shift/fifo_rx/s_wr_ptr_reg_reg[0]/Q
                         net (fo=20, routed)          0.264     1.880    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/ADDRD0
    SLICE_X60Y94         RAMD32                                       r  kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.861     1.989    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/WCLK
    SLICE_X60Y94         RAMD32                                       r  kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism             -0.498     1.491    
    SLICE_X60Y94         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.801    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 kb_code_shift/fifo_rx/s_wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.795%)  route 0.264ns (65.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.592     1.475    kb_code_shift/fifo_rx/CLK100MHZ
    SLICE_X58Y94         FDCE                                         r  kb_code_shift/fifo_rx/s_wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  kb_code_shift/fifo_rx/s_wr_ptr_reg_reg[0]/Q
                         net (fo=20, routed)          0.264     1.880    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/ADDRD0
    SLICE_X60Y94         RAMD32                                       r  kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.861     1.989    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/WCLK
    SLICE_X60Y94         RAMD32                                       r  kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB/CLK
                         clock pessimism             -0.498     1.491    
    SLICE_X60Y94         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.801    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 kb_code_shift/fifo_rx/s_wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.795%)  route 0.264ns (65.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.592     1.475    kb_code_shift/fifo_rx/CLK100MHZ
    SLICE_X58Y94         FDCE                                         r  kb_code_shift/fifo_rx/s_wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  kb_code_shift/fifo_rx/s_wr_ptr_reg_reg[0]/Q
                         net (fo=20, routed)          0.264     1.880    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/ADDRD0
    SLICE_X60Y94         RAMD32                                       r  kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.861     1.989    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/WCLK
    SLICE_X60Y94         RAMD32                                       r  kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism             -0.498     1.491    
    SLICE_X60Y94         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.801    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 kb_code_shift/fifo_rx/s_wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.795%)  route 0.264ns (65.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.592     1.475    kb_code_shift/fifo_rx/CLK100MHZ
    SLICE_X58Y94         FDCE                                         r  kb_code_shift/fifo_rx/s_wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  kb_code_shift/fifo_rx/s_wr_ptr_reg_reg[0]/Q
                         net (fo=20, routed)          0.264     1.880    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/ADDRD0
    SLICE_X60Y94         RAMD32                                       r  kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.861     1.989    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/WCLK
    SLICE_X60Y94         RAMD32                                       r  kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMC/CLK
                         clock pessimism             -0.498     1.491    
    SLICE_X60Y94         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.801    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 kb_code_shift/fifo_rx/s_wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.795%)  route 0.264ns (65.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.592     1.475    kb_code_shift/fifo_rx/CLK100MHZ
    SLICE_X58Y94         FDCE                                         r  kb_code_shift/fifo_rx/s_wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  kb_code_shift/fifo_rx/s_wr_ptr_reg_reg[0]/Q
                         net (fo=20, routed)          0.264     1.880    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/ADDRD0
    SLICE_X60Y94         RAMD32                                       r  kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.861     1.989    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/WCLK
    SLICE_X60Y94         RAMD32                                       r  kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism             -0.498     1.491    
    SLICE_X60Y94         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.801    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 kb_code_shift/fifo_rx/s_wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.795%)  route 0.264ns (65.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.592     1.475    kb_code_shift/fifo_rx/CLK100MHZ
    SLICE_X58Y94         FDCE                                         r  kb_code_shift/fifo_rx/s_wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  kb_code_shift/fifo_rx/s_wr_ptr_reg_reg[0]/Q
                         net (fo=20, routed)          0.264     1.880    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/ADDRD0
    SLICE_X60Y94         RAMS32                                       r  kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.861     1.989    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/WCLK
    SLICE_X60Y94         RAMS32                                       r  kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMD/CLK
                         clock pessimism             -0.498     1.491    
    SLICE_X60Y94         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.801    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 kb_code_shift/fifo_rx/s_wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.795%)  route 0.264ns (65.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.592     1.475    kb_code_shift/fifo_rx/CLK100MHZ
    SLICE_X58Y94         FDCE                                         r  kb_code_shift/fifo_rx/s_wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  kb_code_shift/fifo_rx/s_wr_ptr_reg_reg[0]/Q
                         net (fo=20, routed)          0.264     1.880    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/ADDRD0
    SLICE_X60Y94         RAMS32                                       r  kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.861     1.989    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/WCLK
    SLICE_X60Y94         RAMS32                                       r  kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMD_D1/CLK
                         clock pessimism             -0.498     1.491    
    SLICE_X60Y94         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.801    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 kb_code_shift/ps2_rx/s_b_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.805%)  route 0.131ns (48.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.592     1.475    kb_code_shift/ps2_rx/CLK100MHZ
    SLICE_X61Y93         FDCE                                         r  kb_code_shift/ps2_rx/s_b_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  kb_code_shift/ps2_rx/s_b_reg_reg[1]/Q
                         net (fo=3, routed)           0.131     1.747    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/DIA0
    SLICE_X60Y94         RAMD32                                       r  kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.861     1.989    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/WCLK
    SLICE_X60Y94         RAMD32                                       r  kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.498     1.491    
    SLICE_X60Y94         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.638    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 kb_code_shift/ps2_rx/s_b_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.217%)  route 0.140ns (49.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.592     1.475    kb_code_shift/ps2_rx/CLK100MHZ
    SLICE_X61Y94         FDCE                                         r  kb_code_shift/ps2_rx/s_b_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  kb_code_shift/ps2_rx/s_b_reg_reg[3]/Q
                         net (fo=4, routed)           0.140     1.756    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/DIB0
    SLICE_X60Y94         RAMD32                                       r  kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.861     1.989    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/WCLK
    SLICE_X60Y94         RAMD32                                       r  kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB/CLK
                         clock pessimism             -0.501     1.488    
    SLICE_X60Y94         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.634    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X61Y89   enhanced_stopwatch/d0_reg_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X61Y89   enhanced_stopwatch/d0_reg_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X61Y88   enhanced_stopwatch/d0_reg_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X61Y88   enhanced_stopwatch/d0_reg_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X61Y90   enhanced_stopwatch/d1_reg_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X61Y90   enhanced_stopwatch/d1_reg_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X61Y90   enhanced_stopwatch/d1_reg_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X62Y90   enhanced_stopwatch/d1_reg_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X58Y89   enhanced_stopwatch/d2_reg_reg[0]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y94   kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y94   kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y94   kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y94   kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y94   kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y94   kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y94   kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y94   kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y94   kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y94   kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y94   kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y94   kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y94   kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y94   kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y94   kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y94   kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y94   kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y94   kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y94   kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y94   kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            JA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.171ns  (logic 4.957ns (48.737%)  route 5.214ns (51.263%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           5.214     6.666    JA_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         3.505    10.171 r  JA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.171    JA[0]
    J1                                                                r  JA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            JA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.133ns  (logic 4.964ns (48.994%)  route 5.168ns (51.006%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=2, routed)           5.168     6.617    JA_OBUF[1]
    L2                   OBUF (Prop_obuf_I_O)         3.516    10.133 r  JA_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.133    JA[1]
    L2                                                                r  JA[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            JA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.386ns  (logic 1.434ns (42.342%)  route 1.952ns (57.658%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  PS2Clk_IBUF_inst/O
                         net (fo=2, routed)           1.952     2.169    JA_OBUF[1]
    L2                   OBUF (Prop_obuf_I_O)         1.217     3.386 r  JA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.386    JA[1]
    L2                                                                r  JA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            JA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.411ns  (logic 1.426ns (41.810%)  route 1.985ns (58.190%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           1.985     2.205    JA_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         1.206     3.411 r  JA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.411    JA[0]
    J1                                                                r  JA[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enhanced_stopwatch/d3_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.791ns  (logic 4.616ns (42.774%)  route 6.175ns (57.226%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.622     5.143    enhanced_stopwatch/CLK100MHZ
    SLICE_X58Y88         FDRE                                         r  enhanced_stopwatch/d3_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  enhanced_stopwatch/d3_reg_reg[0]/Q
                         net (fo=14, routed)          1.475     7.074    enhanced_stopwatch/s_d3[0]
    SLICE_X62Y88         LUT5 (Prop_lut5_I0_O)        0.124     7.198 r  enhanced_stopwatch/seg_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.674     7.872    enhanced_stopwatch/seg_OBUF[4]_inst_i_5_n_0
    SLICE_X62Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.996 r  enhanced_stopwatch/seg_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.996    enhanced_stopwatch/seg_OBUF[4]_inst_i_3_n_0
    SLICE_X62Y88         MUXF7 (Prop_muxf7_I1_O)      0.217     8.213 r  enhanced_stopwatch/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.026    12.239    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.695    15.934 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.934    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enhanced_stopwatch/d0_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.773ns  (logic 4.848ns (45.006%)  route 5.924ns (54.994%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.623     5.144    enhanced_stopwatch/CLK100MHZ
    SLICE_X61Y89         FDRE                                         r  enhanced_stopwatch/d0_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  enhanced_stopwatch/d0_reg_reg[0]/Q
                         net (fo=15, routed)          0.997     6.597    enhanced_stopwatch/s_d0[0]
    SLICE_X60Y87         LUT4 (Prop_lut4_I3_O)        0.146     6.743 r  enhanced_stopwatch/seg_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.319     7.062    enhanced_stopwatch/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I5_O)        0.328     7.390 r  enhanced_stopwatch/seg_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.390    enhanced_stopwatch/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X63Y88         MUXF7 (Prop_muxf7_I0_O)      0.212     7.602 r  enhanced_stopwatch/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.608    12.210    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.706    15.917 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.917    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enhanced_stopwatch/d1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.767ns  (logic 4.620ns (42.911%)  route 6.147ns (57.089%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.623     5.144    enhanced_stopwatch/CLK100MHZ
    SLICE_X61Y90         FDRE                                         r  enhanced_stopwatch/d1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  enhanced_stopwatch/d1_reg_reg[0]/Q
                         net (fo=16, routed)          1.346     6.945    enhanced_stopwatch/s_d1[0]
    SLICE_X60Y89         LUT4 (Prop_lut4_I2_O)        0.124     7.069 r  enhanced_stopwatch/seg_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.680     7.749    enhanced_stopwatch/seg_OBUF[1]_inst_i_5_n_0
    SLICE_X60Y89         LUT6 (Prop_lut6_I5_O)        0.124     7.873 r  enhanced_stopwatch/seg_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.873    enhanced_stopwatch/seg_OBUF[1]_inst_i_3_n_0
    SLICE_X60Y89         MUXF7 (Prop_muxf7_I1_O)      0.214     8.087 r  enhanced_stopwatch/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.121    12.208    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.702    15.911 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.911    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enhanced_stopwatch/d1_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.604ns  (logic 4.602ns (43.396%)  route 6.002ns (56.604%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.623     5.144    enhanced_stopwatch/CLK100MHZ
    SLICE_X61Y90         FDRE                                         r  enhanced_stopwatch/d1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  enhanced_stopwatch/d1_reg_reg[1]/Q
                         net (fo=15, routed)          1.031     6.631    enhanced_stopwatch/s_d1[1]
    SLICE_X63Y88         LUT4 (Prop_lut4_I1_O)        0.124     6.755 r  enhanced_stopwatch/seg_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.812     7.567    enhanced_stopwatch/seg_OBUF[0]_inst_i_5_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.691 r  enhanced_stopwatch/seg_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.691    enhanced_stopwatch/seg_OBUF[0]_inst_i_3_n_0
    SLICE_X64Y88         MUXF7 (Prop_muxf7_I1_O)      0.214     7.905 r  enhanced_stopwatch/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.159    12.064    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.684    15.748 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.748    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_mux/r_CNT_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.555ns  (logic 4.864ns (46.085%)  route 5.691ns (53.915%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.621     5.142    seven_seg_mux/CLK
    SLICE_X61Y87         FDCE                                         r  seven_seg_mux/r_CNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDCE (Prop_fdce_C_Q)         0.456     5.598 f  seven_seg_mux/r_CNT_reg[17]/Q
                         net (fo=25, routed)          1.300     6.898    enhanced_stopwatch/p_1_in[1]
    SLICE_X63Y89         LUT5 (Prop_lut5_I1_O)        0.154     7.052 r  enhanced_stopwatch/seg_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.264     7.317    enhanced_stopwatch/seg_OBUF[2]_inst_i_5_n_0
    SLICE_X63Y89         LUT6 (Prop_lut6_I5_O)        0.327     7.644 r  enhanced_stopwatch/seg_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.644    enhanced_stopwatch/seg_OBUF[2]_inst_i_3_n_0
    SLICE_X63Y89         MUXF7 (Prop_muxf7_I1_O)      0.217     7.861 r  enhanced_stopwatch/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.126    11.986    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.710    15.697 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.697    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_mux/r_CNT_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.365ns  (logic 4.208ns (40.602%)  route 6.157ns (59.398%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.621     5.142    seven_seg_mux/CLK
    SLICE_X61Y87         FDCE                                         r  seven_seg_mux/r_CNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDCE (Prop_fdce_C_Q)         0.456     5.598 f  seven_seg_mux/r_CNT_reg[17]/Q
                         net (fo=25, routed)          1.267     6.865    enhanced_stopwatch/p_1_in[1]
    SLICE_X62Y89         LUT6 (Prop_lut6_I0_O)        0.124     6.989 r  enhanced_stopwatch/seg_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.667     7.656    enhanced_stopwatch/seg_OBUF[5]_inst_i_5_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I5_O)        0.124     7.780 r  enhanced_stopwatch/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.223    12.002    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    15.507 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.507    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enhanced_stopwatch/d1_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.107ns  (logic 4.240ns (41.948%)  route 5.867ns (58.052%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.623     5.144    enhanced_stopwatch/CLK100MHZ
    SLICE_X61Y90         FDRE                                         r  enhanced_stopwatch/d1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  enhanced_stopwatch/d1_reg_reg[1]/Q
                         net (fo=15, routed)          1.203     6.803    enhanced_stopwatch/s_d1[1]
    SLICE_X60Y88         LUT6 (Prop_lut6_I4_O)        0.124     6.927 r  enhanced_stopwatch/seg_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.666     7.593    enhanced_stopwatch/seg_OBUF[3]_inst_i_5_n_0
    SLICE_X60Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.717 r  enhanced_stopwatch/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.998    11.715    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    15.251 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.251    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_mux/r_CNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.897ns  (logic 4.078ns (41.201%)  route 5.819ns (58.799%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.621     5.142    seven_seg_mux/CLK
    SLICE_X61Y87         FDCE                                         r  seven_seg_mux/r_CNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDCE (Prop_fdce_C_Q)         0.456     5.598 f  seven_seg_mux/r_CNT_reg[16]/Q
                         net (fo=17, routed)          1.304     6.901    seven_seg_mux/p_1_in[0]
    SLICE_X64Y86         LUT1 (Prop_lut1_I0_O)        0.124     7.025 r  seven_seg_mux/dp_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.516    11.541    dp_OBUF
    V7                   OBUF (Prop_obuf_I_O)         3.498    15.039 r  dp_OBUF_inst/O
                         net (fo=0)                   0.000    15.039    dp
    V7                                                                r  dp (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_mux/r_CNT_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.465ns  (logic 4.342ns (45.879%)  route 5.122ns (54.121%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.621     5.142    seven_seg_mux/CLK
    SLICE_X61Y87         FDCE                                         r  seven_seg_mux/r_CNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDCE (Prop_fdce_C_Q)         0.456     5.598 f  seven_seg_mux/r_CNT_reg[17]/Q
                         net (fo=25, routed)          1.206     6.804    seven_seg_mux/pwm_4b/S[1]
    SLICE_X64Y86         LUT3 (Prop_lut3_I1_O)        0.152     6.956 r  seven_seg_mux/pwm_4b/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.916    10.872    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.734    14.606 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.606    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kb_code_shift/fifo_rx/s_rd_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.285ns  (logic 4.562ns (49.133%)  route 4.723ns (50.867%))
  Logic Levels:           4  (LUT6=2 OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.625     5.146    kb_code_shift/fifo_rx/CLK100MHZ
    SLICE_X58Y94         FDCE                                         r  kb_code_shift/fifo_rx/s_rd_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  kb_code_shift/fifo_rx/s_rd_ptr_reg_reg[1]/Q
                         net (fo=15, routed)          1.020     6.622    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/ADDRA1
    SLICE_X60Y94         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     6.768 f  kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA/O
                         net (fo=23, routed)          1.347     8.114    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5_n_1
    SLICE_X64Y94         LUT6 (Prop_lut6_I0_O)        0.328     8.442 r  kb_code_shift/fifo_rx/g1_b0__0/O
                         net (fo=2, routed)           0.670     9.113    kb_code_shift/fifo_rx/s_b_reg_reg[2]_14
    SLICE_X64Y94         LUT6 (Prop_lut6_I2_O)        0.124     9.237 r  kb_code_shift/fifo_rx/JA_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           1.686    10.923    JA_OBUF[2]
    J2                   OBUF (Prop_obuf_I_O)         3.508    14.431 r  JA_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.431    JA[2]
    J2                                                                r  JA[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.288ns  (logic 1.685ns (73.669%)  route 0.602ns (26.331%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.592     1.475    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/WCLK
    SLICE_X60Y94         RAMD32                                       r  kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y94         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.861 r  kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5/RAMC_D1/O
                         net (fo=23, routed)          0.193     2.054    kb_code_shift/fifo_rx/s_array_reg_reg_0_3_0_5_n_4
    SLICE_X64Y94         LUT6 (Prop_lut6_I5_O)        0.045     2.099 r  kb_code_shift/fifo_rx/g0_b0__0/O
                         net (fo=2, routed)           0.054     2.153    kb_code_shift/fifo_rx/s_b_reg_reg[2]_9
    SLICE_X64Y94         LUT6 (Prop_lut6_I0_O)        0.045     2.198 r  kb_code_shift/fifo_rx/JA_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           0.355     2.554    JA_OBUF[2]
    J2                   OBUF (Prop_obuf_I_O)         1.209     3.763 r  JA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.763    JA[2]
    J2                                                                r  JA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kb_code_shift/ps2_rx/FSM_onehot_s_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.310ns  (logic 1.512ns (65.466%)  route 0.798ns (34.534%))
  Logic Levels:           3  (LUT2=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.593     1.476    kb_code_shift/ps2_rx/CLK100MHZ
    SLICE_X60Y97         FDCE                                         r  kb_code_shift/ps2_rx/FSM_onehot_s_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y97         FDCE (Prop_fdce_C_Q)         0.164     1.640 r  kb_code_shift/ps2_rx/FSM_onehot_s_state_reg_reg[1]/Q
                         net (fo=19, routed)          0.250     1.890    kb_code_shift/ps2_rx/FSM_onehot_s_state_reg_reg_n_0_[1]
    SLICE_X60Y96         LUT2 (Prop_lut2_I1_O)        0.046     1.936 f  kb_code_shift/ps2_rx/JA_OBUF[3]_inst_i_3/O
                         net (fo=24, routed)          0.217     2.154    kb_code_shift/ps2_rx/JA_OBUF[3]_inst_i_3_n_0
    SLICE_X61Y97         LUT2 (Prop_lut2_I1_O)        0.111     2.265 r  kb_code_shift/ps2_rx/JA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.330     2.595    JA_OBUF[3]
    G2                   OBUF (Prop_obuf_I_O)         1.191     3.786 r  JA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.786    JA[3]
    G2                                                                r  JA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_mux/r_CNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.952ns  (logic 1.390ns (47.091%)  route 1.562ns (52.909%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.589     1.472    seven_seg_mux/CLK
    SLICE_X61Y87         FDCE                                         r  seven_seg_mux/r_CNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  seven_seg_mux/r_CNT_reg[16]/Q
                         net (fo=17, routed)          0.372     1.985    seven_seg_mux/pwm_4b/S[0]
    SLICE_X64Y86         LUT3 (Prop_lut3_I1_O)        0.045     2.030 r  seven_seg_mux/pwm_4b/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.190     3.220    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     4.424 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.424    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_mux/r_CNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.995ns  (logic 1.386ns (46.291%)  route 1.608ns (53.709%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.589     1.472    seven_seg_mux/CLK
    SLICE_X61Y87         FDCE                                         r  seven_seg_mux/r_CNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDCE (Prop_fdce_C_Q)         0.141     1.613 f  seven_seg_mux/r_CNT_reg[16]/Q
                         net (fo=17, routed)          0.376     1.989    seven_seg_mux/pwm_4b/S[0]
    SLICE_X64Y86         LUT3 (Prop_lut3_I2_O)        0.045     2.034 r  seven_seg_mux/pwm_4b/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.233     3.267    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     4.467 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.467    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_mux/r_CNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.014ns  (logic 1.422ns (47.198%)  route 1.591ns (52.802%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.589     1.472    seven_seg_mux/CLK
    SLICE_X61Y87         FDCE                                         r  seven_seg_mux/r_CNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDCE (Prop_fdce_C_Q)         0.141     1.613 f  seven_seg_mux/r_CNT_reg[16]/Q
                         net (fo=17, routed)          0.253     1.867    enhanced_stopwatch/p_1_in[0]
    SLICE_X60Y88         LUT6 (Prop_lut6_I3_O)        0.045     1.912 r  enhanced_stopwatch/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.338     3.250    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     4.486 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.486    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_mux/r_CNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.085ns  (logic 1.479ns (47.946%)  route 1.606ns (52.054%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.589     1.472    seven_seg_mux/CLK
    SLICE_X61Y87         FDCE                                         r  seven_seg_mux/r_CNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  seven_seg_mux/r_CNT_reg[16]/Q
                         net (fo=17, routed)          0.372     1.985    seven_seg_mux/pwm_4b/S[0]
    SLICE_X64Y86         LUT3 (Prop_lut3_I1_O)        0.048     2.033 r  seven_seg_mux/pwm_4b/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.234     3.267    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.290     4.557 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.557    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_mux/r_CNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.094ns  (logic 1.510ns (48.799%)  route 1.584ns (51.201%))
  Logic Levels:           2  (MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.589     1.472    seven_seg_mux/CLK
    SLICE_X61Y87         FDCE                                         r  seven_seg_mux/r_CNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  seven_seg_mux/r_CNT_reg[16]/Q
                         net (fo=17, routed)          0.216     1.829    enhanced_stopwatch/p_1_in[0]
    SLICE_X62Y88         MUXF7 (Prop_muxf7_S_O)       0.085     1.914 r  enhanced_stopwatch/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.368     3.282    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.284     4.566 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.566    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enhanced_stopwatch/d2_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.110ns  (logic 1.541ns (49.551%)  route 1.569ns (50.449%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.590     1.473    enhanced_stopwatch/CLK100MHZ
    SLICE_X58Y89         FDRE                                         r  enhanced_stopwatch/d2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y89         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  enhanced_stopwatch/d2_reg_reg[0]/Q
                         net (fo=15, routed)          0.159     1.773    enhanced_stopwatch/s_d2[0]
    SLICE_X60Y89         LUT6 (Prop_lut6_I1_O)        0.045     1.818 r  enhanced_stopwatch/seg_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.818    enhanced_stopwatch/seg_OBUF[1]_inst_i_2_n_0
    SLICE_X60Y89         MUXF7 (Prop_muxf7_I0_O)      0.062     1.880 r  enhanced_stopwatch/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.410     3.290    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.293     4.583 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.583    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_mux/r_CNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.161ns  (logic 1.525ns (48.238%)  route 1.636ns (51.762%))
  Logic Levels:           2  (MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.589     1.472    seven_seg_mux/CLK
    SLICE_X61Y87         FDCE                                         r  seven_seg_mux/r_CNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  seven_seg_mux/r_CNT_reg[16]/Q
                         net (fo=17, routed)          0.241     1.855    enhanced_stopwatch/p_1_in[0]
    SLICE_X63Y89         MUXF7 (Prop_muxf7_S_O)       0.085     1.940 r  enhanced_stopwatch/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.395     3.335    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.299     4.634 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.634    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_mux/r_CNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.172ns  (logic 1.473ns (46.448%)  route 1.699ns (53.552%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.589     1.472    seven_seg_mux/CLK
    SLICE_X61Y87         FDCE                                         r  seven_seg_mux/r_CNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDCE (Prop_fdce_C_Q)         0.141     1.613 f  seven_seg_mux/r_CNT_reg[16]/Q
                         net (fo=17, routed)          0.376     1.989    seven_seg_mux/pwm_4b/S[0]
    SLICE_X64Y86         LUT3 (Prop_lut3_I2_O)        0.048     2.037 r  seven_seg_mux/pwm_4b/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.323     3.360    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.284     4.644 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.644    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           121 Endpoints
Min Delay           121 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.452ns  (logic 1.441ns (17.052%)  route 7.011ns (82.948%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=81, routed)          7.011     8.452    kb_code_shift/ps2_rx/btnC_IBUF
    SLICE_X55Y93         FDCE                                         f  kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.442     4.783    kb_code_shift/ps2_rx/CLK100MHZ
    SLICE_X55Y93         FDCE                                         r  kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.452ns  (logic 1.441ns (17.052%)  route 7.011ns (82.948%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=81, routed)          7.011     8.452    kb_code_shift/ps2_rx/btnC_IBUF
    SLICE_X55Y93         FDCE                                         f  kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.442     4.783    kb_code_shift/ps2_rx/CLK100MHZ
    SLICE_X55Y93         FDCE                                         r  kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.452ns  (logic 1.441ns (17.052%)  route 7.011ns (82.948%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=81, routed)          7.011     8.452    kb_code_shift/ps2_rx/btnC_IBUF
    SLICE_X55Y93         FDCE                                         f  kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.442     4.783    kb_code_shift/ps2_rx/CLK100MHZ
    SLICE_X55Y93         FDCE                                         r  kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.452ns  (logic 1.441ns (17.052%)  route 7.011ns (82.948%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=81, routed)          7.011     8.452    kb_code_shift/ps2_rx/btnC_IBUF
    SLICE_X55Y93         FDCE                                         f  kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.442     4.783    kb_code_shift/ps2_rx/CLK100MHZ
    SLICE_X55Y93         FDCE                                         r  kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.452ns  (logic 1.441ns (17.052%)  route 7.011ns (82.948%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=81, routed)          7.011     8.452    kb_code_shift/ps2_rx/btnC_IBUF
    SLICE_X55Y93         FDCE                                         f  kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.442     4.783    kb_code_shift/ps2_rx/CLK100MHZ
    SLICE_X55Y93         FDCE                                         r  kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[4]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.402ns  (logic 1.700ns (20.233%)  route 6.702ns (79.767%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 f  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           4.639     6.091    kb_code_shift/ps2_rx/s_filter_reg_reg[7]_0[0]
    SLICE_X60Y97         LUT4 (Prop_lut4_I2_O)        0.124     6.215 r  kb_code_shift/ps2_rx/s_b_reg[10]_i_1/O
                         net (fo=13, routed)          0.607     6.822    kb_code_shift/ps2_rx/s_b_next
    SLICE_X61Y96         LUT3 (Prop_lut3_I0_O)        0.124     6.946 r  kb_code_shift/ps2_rx/s_watchdog_count_reg[20]_i_1/O
                         net (fo=21, routed)          1.456     8.402    kb_code_shift/ps2_rx/s_watchdog_count_next
    SLICE_X55Y95         FDCE                                         r  kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.442     4.783    kb_code_shift/ps2_rx/CLK100MHZ
    SLICE_X55Y95         FDCE                                         r  kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[10]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.402ns  (logic 1.700ns (20.233%)  route 6.702ns (79.767%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 f  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           4.639     6.091    kb_code_shift/ps2_rx/s_filter_reg_reg[7]_0[0]
    SLICE_X60Y97         LUT4 (Prop_lut4_I2_O)        0.124     6.215 r  kb_code_shift/ps2_rx/s_b_reg[10]_i_1/O
                         net (fo=13, routed)          0.607     6.822    kb_code_shift/ps2_rx/s_b_next
    SLICE_X61Y96         LUT3 (Prop_lut3_I0_O)        0.124     6.946 r  kb_code_shift/ps2_rx/s_watchdog_count_reg[20]_i_1/O
                         net (fo=21, routed)          1.456     8.402    kb_code_shift/ps2_rx/s_watchdog_count_next
    SLICE_X55Y95         FDCE                                         r  kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.442     4.783    kb_code_shift/ps2_rx/CLK100MHZ
    SLICE_X55Y95         FDCE                                         r  kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[11]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.402ns  (logic 1.700ns (20.233%)  route 6.702ns (79.767%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 f  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           4.639     6.091    kb_code_shift/ps2_rx/s_filter_reg_reg[7]_0[0]
    SLICE_X60Y97         LUT4 (Prop_lut4_I2_O)        0.124     6.215 r  kb_code_shift/ps2_rx/s_b_reg[10]_i_1/O
                         net (fo=13, routed)          0.607     6.822    kb_code_shift/ps2_rx/s_b_next
    SLICE_X61Y96         LUT3 (Prop_lut3_I0_O)        0.124     6.946 r  kb_code_shift/ps2_rx/s_watchdog_count_reg[20]_i_1/O
                         net (fo=21, routed)          1.456     8.402    kb_code_shift/ps2_rx/s_watchdog_count_next
    SLICE_X55Y95         FDCE                                         r  kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.442     4.783    kb_code_shift/ps2_rx/CLK100MHZ
    SLICE_X55Y95         FDCE                                         r  kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[12]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.402ns  (logic 1.700ns (20.233%)  route 6.702ns (79.767%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 f  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           4.639     6.091    kb_code_shift/ps2_rx/s_filter_reg_reg[7]_0[0]
    SLICE_X60Y97         LUT4 (Prop_lut4_I2_O)        0.124     6.215 r  kb_code_shift/ps2_rx/s_b_reg[10]_i_1/O
                         net (fo=13, routed)          0.607     6.822    kb_code_shift/ps2_rx/s_b_next
    SLICE_X61Y96         LUT3 (Prop_lut3_I0_O)        0.124     6.946 r  kb_code_shift/ps2_rx/s_watchdog_count_reg[20]_i_1/O
                         net (fo=21, routed)          1.456     8.402    kb_code_shift/ps2_rx/s_watchdog_count_next
    SLICE_X55Y95         FDCE                                         r  kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.442     4.783    kb_code_shift/ps2_rx/CLK100MHZ
    SLICE_X55Y95         FDCE                                         r  kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[9]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.401ns  (logic 1.700ns (20.236%)  route 6.701ns (79.764%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 f  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           4.639     6.091    kb_code_shift/ps2_rx/s_filter_reg_reg[7]_0[0]
    SLICE_X60Y97         LUT4 (Prop_lut4_I2_O)        0.124     6.215 r  kb_code_shift/ps2_rx/s_b_reg[10]_i_1/O
                         net (fo=13, routed)          0.607     6.822    kb_code_shift/ps2_rx/s_b_next
    SLICE_X61Y96         LUT3 (Prop_lut3_I0_O)        0.124     6.946 r  kb_code_shift/ps2_rx/s_watchdog_count_reg[20]_i_1/O
                         net (fo=21, routed)          1.455     8.401    kb_code_shift/ps2_rx/s_watchdog_count_next
    SLICE_X55Y93         FDCE                                         r  kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.442     4.783    kb_code_shift/ps2_rx/CLK100MHZ
    SLICE_X55Y93         FDCE                                         r  kb_code_shift/ps2_rx/s_watchdog_count_reg_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            kb_code_shift/ps2_rx/s_filter_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.796ns  (logic 0.217ns (12.062%)  route 1.579ns (87.938%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  PS2Clk_IBUF_inst/O
                         net (fo=2, routed)           1.579     1.796    kb_code_shift/ps2_rx/s_filter_reg_reg[7]_0[1]
    SLICE_X60Y97         FDCE                                         r  kb_code_shift/ps2_rx/s_filter_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.863     1.990    kb_code_shift/ps2_rx/CLK100MHZ
    SLICE_X60Y97         FDCE                                         r  kb_code_shift/ps2_rx/s_filter_reg_reg[7]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            kb_code_shift/ps2_rx/s_b_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.130ns  (logic 0.265ns (12.448%)  route 1.864ns (87.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           1.864     2.085    kb_code_shift/ps2_rx/s_filter_reg_reg[7]_0[0]
    SLICE_X61Y93         LUT2 (Prop_lut2_I1_O)        0.045     2.130 r  kb_code_shift/ps2_rx/s_b_reg[10]_i_2/O
                         net (fo=1, routed)           0.000     2.130    kb_code_shift/ps2_rx/s_b_reg[10]_i_2_n_0
    SLICE_X61Y93         FDCE                                         r  kb_code_shift/ps2_rx/s_b_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.861     1.989    kb_code_shift/ps2_rx/CLK100MHZ
    SLICE_X61Y93         FDCE                                         r  kb_code_shift/ps2_rx/s_b_reg_reg[10]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            kb_code_shift/ps2_rx/s_n_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.374ns  (logic 0.377ns (15.886%)  route 1.997ns (84.114%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 f  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           1.644     1.864    kb_code_shift/ps2_rx/s_filter_reg_reg[7]_0[0]
    SLICE_X60Y97         LUT3 (Prop_lut3_I1_O)        0.046     1.910 f  kb_code_shift/ps2_rx/s_n_reg[3]_i_3/O
                         net (fo=2, routed)           0.237     2.147    kb_code_shift/ps2_rx/s_n_reg[3]_i_3_n_0
    SLICE_X62Y97         LUT6 (Prop_lut6_I5_O)        0.111     2.258 r  kb_code_shift/ps2_rx/s_n_reg[3]_i_1/O
                         net (fo=4, routed)           0.116     2.374    kb_code_shift/ps2_rx/s_n_next
    SLICE_X62Y97         FDCE                                         r  kb_code_shift/ps2_rx/s_n_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.864     1.992    kb_code_shift/ps2_rx/CLK100MHZ
    SLICE_X62Y97         FDCE                                         r  kb_code_shift/ps2_rx/s_n_reg_reg[0]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            kb_code_shift/ps2_rx/s_n_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.374ns  (logic 0.377ns (15.886%)  route 1.997ns (84.114%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 f  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           1.644     1.864    kb_code_shift/ps2_rx/s_filter_reg_reg[7]_0[0]
    SLICE_X60Y97         LUT3 (Prop_lut3_I1_O)        0.046     1.910 f  kb_code_shift/ps2_rx/s_n_reg[3]_i_3/O
                         net (fo=2, routed)           0.237     2.147    kb_code_shift/ps2_rx/s_n_reg[3]_i_3_n_0
    SLICE_X62Y97         LUT6 (Prop_lut6_I5_O)        0.111     2.258 r  kb_code_shift/ps2_rx/s_n_reg[3]_i_1/O
                         net (fo=4, routed)           0.116     2.374    kb_code_shift/ps2_rx/s_n_next
    SLICE_X62Y97         FDCE                                         r  kb_code_shift/ps2_rx/s_n_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.864     1.992    kb_code_shift/ps2_rx/CLK100MHZ
    SLICE_X62Y97         FDCE                                         r  kb_code_shift/ps2_rx/s_n_reg_reg[1]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            kb_code_shift/ps2_rx/s_n_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.374ns  (logic 0.377ns (15.886%)  route 1.997ns (84.114%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 f  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           1.644     1.864    kb_code_shift/ps2_rx/s_filter_reg_reg[7]_0[0]
    SLICE_X60Y97         LUT3 (Prop_lut3_I1_O)        0.046     1.910 f  kb_code_shift/ps2_rx/s_n_reg[3]_i_3/O
                         net (fo=2, routed)           0.237     2.147    kb_code_shift/ps2_rx/s_n_reg[3]_i_3_n_0
    SLICE_X62Y97         LUT6 (Prop_lut6_I5_O)        0.111     2.258 r  kb_code_shift/ps2_rx/s_n_reg[3]_i_1/O
                         net (fo=4, routed)           0.116     2.374    kb_code_shift/ps2_rx/s_n_next
    SLICE_X62Y97         FDCE                                         r  kb_code_shift/ps2_rx/s_n_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.864     1.992    kb_code_shift/ps2_rx/CLK100MHZ
    SLICE_X62Y97         FDCE                                         r  kb_code_shift/ps2_rx/s_n_reg_reg[2]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            kb_code_shift/ps2_rx/s_n_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.374ns  (logic 0.377ns (15.886%)  route 1.997ns (84.114%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 f  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           1.644     1.864    kb_code_shift/ps2_rx/s_filter_reg_reg[7]_0[0]
    SLICE_X60Y97         LUT3 (Prop_lut3_I1_O)        0.046     1.910 f  kb_code_shift/ps2_rx/s_n_reg[3]_i_3/O
                         net (fo=2, routed)           0.237     2.147    kb_code_shift/ps2_rx/s_n_reg[3]_i_3_n_0
    SLICE_X62Y97         LUT6 (Prop_lut6_I5_O)        0.111     2.258 r  kb_code_shift/ps2_rx/s_n_reg[3]_i_1/O
                         net (fo=4, routed)           0.116     2.374    kb_code_shift/ps2_rx/s_n_next
    SLICE_X62Y97         FDCE                                         r  kb_code_shift/ps2_rx/s_n_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.864     1.992    kb_code_shift/ps2_rx/CLK100MHZ
    SLICE_X62Y97         FDCE                                         r  kb_code_shift/ps2_rx/s_n_reg_reg[3]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            kb_code_shift/ps2_rx/FSM_onehot_s_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.449ns  (logic 0.422ns (17.233%)  route 2.027ns (82.767%))
  Logic Levels:           4  (IBUF=1 LUT3=2 LUT6=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 f  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           1.644     1.864    kb_code_shift/ps2_rx/s_filter_reg_reg[7]_0[0]
    SLICE_X60Y97         LUT3 (Prop_lut3_I1_O)        0.046     1.910 f  kb_code_shift/ps2_rx/s_n_reg[3]_i_3/O
                         net (fo=2, routed)           0.239     2.149    kb_code_shift/ps2_rx/s_n_reg[3]_i_3_n_0
    SLICE_X61Y97         LUT6 (Prop_lut6_I3_O)        0.111     2.260 r  kb_code_shift/ps2_rx/FSM_onehot_s_state_reg[2]_i_3/O
                         net (fo=3, routed)           0.144     2.404    kb_code_shift/ps2_rx/FSM_onehot_s_state_reg[2]_i_3_n_0
    SLICE_X60Y97         LUT3 (Prop_lut3_I1_O)        0.045     2.449 r  kb_code_shift/ps2_rx/FSM_onehot_s_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.449    kb_code_shift/ps2_rx/FSM_onehot_s_state_reg[1]_i_1_n_0
    SLICE_X60Y97         FDCE                                         r  kb_code_shift/ps2_rx/FSM_onehot_s_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.863     1.990    kb_code_shift/ps2_rx/CLK100MHZ
    SLICE_X60Y97         FDCE                                         r  kb_code_shift/ps2_rx/FSM_onehot_s_state_reg_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            seven_seg_mux/r_CNT_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.510ns  (logic 0.210ns (8.348%)  route 2.300ns (91.652%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=81, routed)          2.300     2.510    seven_seg_mux/btnC_IBUF
    SLICE_X61Y83         FDCE                                         f  seven_seg_mux/r_CNT_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.855     1.982    seven_seg_mux/CLK
    SLICE_X61Y83         FDCE                                         r  seven_seg_mux/r_CNT_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            seven_seg_mux/r_CNT_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.510ns  (logic 0.210ns (8.348%)  route 2.300ns (91.652%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=81, routed)          2.300     2.510    seven_seg_mux/btnC_IBUF
    SLICE_X61Y83         FDCE                                         f  seven_seg_mux/r_CNT_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.855     1.982    seven_seg_mux/CLK
    SLICE_X61Y83         FDCE                                         r  seven_seg_mux/r_CNT_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            seven_seg_mux/r_CNT_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.510ns  (logic 0.210ns (8.348%)  route 2.300ns (91.652%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=81, routed)          2.300     2.510    seven_seg_mux/btnC_IBUF
    SLICE_X61Y83         FDCE                                         f  seven_seg_mux/r_CNT_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.855     1.982    seven_seg_mux/CLK
    SLICE_X61Y83         FDCE                                         r  seven_seg_mux/r_CNT_reg[2]/C





