// Seed: 1679235941
module module_0 (
    id_1,
    id_2,
    id_3,
    module_0,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  output wire id_19;
  inout wire id_18;
  input wire id_17;
  input wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout logic [7:0] id_3;
  output wire id_2;
  input wire id_1;
  wire id_20;
  ;
  wire id_21 = id_3[-1];
  wire id_22;
endmodule
module module_1 #(
    parameter id_9 = 32'd64
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11
);
  input wire id_11;
  inout wire id_10;
  inout wire _id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout logic [7:0] id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input logic [7:0] id_1;
  module_0 modCall_1 (
      id_11,
      id_7,
      id_5,
      id_8,
      id_4,
      id_7,
      id_6,
      id_10,
      id_10,
      id_10,
      id_10,
      id_4,
      id_3,
      id_10,
      id_4,
      id_2,
      id_7,
      id_7,
      id_3
  );
  always @("") if (1) id_4 -= id_8;
  nand primCall (id_3, id_7, id_5, id_6, id_10, id_8, id_11, id_1, id_2, id_4);
  wire \id_12 ;
endmodule
