#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Mar  2 15:52:52 2022
# Process ID: 12660
# Current directory: C:/Users/ASUS/Desktop/teacher/OExp02-IP2SOC/OExp02-IP2SOC.runs/synth_1
# Command line: vivado.exe -log CSSTE.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CSSTE.tcl
# Log file: C:/Users/ASUS/Desktop/teacher/OExp02-IP2SOC/OExp02-IP2SOC.runs/synth_1/CSSTE.vds
# Journal file: C:/Users/ASUS/Desktop/teacher/OExp02-IP2SOC/OExp02-IP2SOC.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source CSSTE.tcl -notrace
Command: synth_design -top CSSTE -part xc7k160tffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16544 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 403.516 ; gain = 94.992
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CSSTE' [C:/Users/ASUS/Desktop/teacher/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/new/CSSTE.v:23]
INFO: [Synth 8-638] synthesizing module 'SCPU' [C:/Users/ASUS/Desktop/teacher/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/CPU/SCPU.v:15]
WARNING: [Synth 8-350] instance 'U1' of module 'SCPU' requires 10 connections, but only 9 given [C:/Users/ASUS/Desktop/teacher/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/new/CSSTE.v:68]
INFO: [Synth 8-638] synthesizing module 'ROM_D_0' [c:/Users/ASUS/Desktop/teacher/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/ROM_D_0/synth/ROM_D_0.vhd:66]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 1024 - type: integer 
	Parameter C_HAS_CLK bound to: 0 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: ROM_D_0.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_12' declared at 'c:/Users/ASUS/Desktop/teacher/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/ROM_D_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3237' bound to instance 'U0' of component 'dist_mem_gen_v8_0_12' [c:/Users/ASUS/Desktop/teacher/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/ROM_D_0/synth/ROM_D_0.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'ROM_D_0' (4#1) [c:/Users/ASUS/Desktop/teacher/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/ROM_D_0/synth/ROM_D_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'RAM_B' [C:/Users/ASUS/Desktop/teacher/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/RAM_B.v:15]
WARNING: [Synth 8-689] width (32) of port connection 'wea' does not match port width (1) of module 'RAM_B_bbox_1' [C:/Users/ASUS/Desktop/teacher/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/new/CSSTE.v:86]
INFO: [Synth 8-638] synthesizing module 'MIO_BUS' [C:/Users/ASUS/Desktop/teacher/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/MIO_BUS.v:15]
WARNING: [Synth 8-689] width (32) of port connection 'data_ram_we' does not match port width (1) of module 'MIO_BUS_bbox_2' [C:/Users/ASUS/Desktop/teacher/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/new/CSSTE.v:102]
INFO: [Synth 8-638] synthesizing module 'Multi_8CH32' [C:/Users/ASUS/Desktop/teacher/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/Multi_8CH32.v:15]
INFO: [Synth 8-638] synthesizing module 'SSeg7_Dev_0' [c:/Users/ASUS/Desktop/teacher/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SSeg7_Dev_0/synth/SSeg7_Dev_0.v:57]
INFO: [Synth 8-638] synthesizing module 'SSeg7_Dev' [c:/Users/ASUS/Desktop/teacher/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SSeg7_Dev_0/SSeg7_Dev.v:23]
INFO: [Synth 8-638] synthesizing module 'MUX2T1_64' [c:/Users/ASUS/Desktop/teacher/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SSeg7_Dev_0/MUX2T1_64.v:23]
INFO: [Synth 8-256] done synthesizing module 'MUX2T1_64' (5#1) [c:/Users/ASUS/Desktop/teacher/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SSeg7_Dev_0/MUX2T1_64.v:23]
INFO: [Synth 8-638] synthesizing module 'P2S' [c:/Users/ASUS/Desktop/teacher/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SSeg7_Dev_0/P2S.v:23]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DATA_COUNT_BITS bound to: 6 - type: integer 
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_TRAN bound to: 1 - type: integer 
	Parameter S_CLKN bound to: 2 - type: integer 
	Parameter S_DONE bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/ASUS/Desktop/teacher/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SSeg7_Dev_0/P2S.v:63]
WARNING: [Synth 8-5788] Register buffer_reg in module P2S is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/ASUS/Desktop/teacher/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SSeg7_Dev_0/P2S.v:51]
INFO: [Synth 8-256] done synthesizing module 'P2S' (6#1) [c:/Users/ASUS/Desktop/teacher/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SSeg7_Dev_0/P2S.v:23]
INFO: [Synth 8-638] synthesizing module 'HexTo8SEG' [c:/Users/ASUS/Desktop/teacher/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SSeg7_Dev_0/HexTo8SEG.v:23]
INFO: [Synth 8-638] synthesizing module 'Hex2Seg' [c:/Users/ASUS/Desktop/teacher/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SSeg7_Dev_0/HexTo8SEG.v:43]
INFO: [Synth 8-638] synthesizing module 'MC14495_ZJU' [c:/Users/ASUS/Desktop/teacher/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SSeg7_Dev_0/MC14495_ZJU.v:23]
INFO: [Synth 8-638] synthesizing module 'INV' [D:/VIVADO/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22577]
INFO: [Synth 8-256] done synthesizing module 'INV' (7#1) [D:/VIVADO/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22577]
INFO: [Synth 8-638] synthesizing module 'AND4' [D:/VIVADO/Vivado/2017.4/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-256] done synthesizing module 'AND4' (8#1) [D:/VIVADO/Vivado/2017.4/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-638] synthesizing module 'OR4' [D:/VIVADO/Vivado/2017.4/scripts/rt/data/unisim_comp.v:30939]
INFO: [Synth 8-256] done synthesizing module 'OR4' (9#1) [D:/VIVADO/Vivado/2017.4/scripts/rt/data/unisim_comp.v:30939]
INFO: [Synth 8-638] synthesizing module 'AND3' [D:/VIVADO/Vivado/2017.4/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-256] done synthesizing module 'AND3' (10#1) [D:/VIVADO/Vivado/2017.4/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-638] synthesizing module 'OR3' [D:/VIVADO/Vivado/2017.4/scripts/rt/data/unisim_comp.v:30891]
INFO: [Synth 8-256] done synthesizing module 'OR3' (11#1) [D:/VIVADO/Vivado/2017.4/scripts/rt/data/unisim_comp.v:30891]
INFO: [Synth 8-638] synthesizing module 'AND2' [D:/VIVADO/Vivado/2017.4/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-256] done synthesizing module 'AND2' (12#1) [D:/VIVADO/Vivado/2017.4/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-638] synthesizing module 'OR2' [D:/VIVADO/Vivado/2017.4/scripts/rt/data/unisim_comp.v:30845]
INFO: [Synth 8-256] done synthesizing module 'OR2' (13#1) [D:/VIVADO/Vivado/2017.4/scripts/rt/data/unisim_comp.v:30845]
INFO: [Synth 8-256] done synthesizing module 'MC14495_ZJU' (14#1) [c:/Users/ASUS/Desktop/teacher/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SSeg7_Dev_0/MC14495_ZJU.v:23]
INFO: [Synth 8-256] done synthesizing module 'Hex2Seg' (15#1) [c:/Users/ASUS/Desktop/teacher/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SSeg7_Dev_0/HexTo8SEG.v:43]
INFO: [Synth 8-256] done synthesizing module 'HexTo8SEG' (16#1) [c:/Users/ASUS/Desktop/teacher/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SSeg7_Dev_0/HexTo8SEG.v:23]
INFO: [Synth 8-638] synthesizing module 'SSeg_map' [c:/Users/ASUS/Desktop/teacher/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SSeg7_Dev_0/SSeg_map.v:23]
INFO: [Synth 8-256] done synthesizing module 'SSeg_map' (17#1) [c:/Users/ASUS/Desktop/teacher/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SSeg7_Dev_0/SSeg_map.v:23]
INFO: [Synth 8-256] done synthesizing module 'SSeg7_Dev' (18#1) [c:/Users/ASUS/Desktop/teacher/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SSeg7_Dev_0/SSeg7_Dev.v:23]
INFO: [Synth 8-256] done synthesizing module 'SSeg7_Dev_0' (19#1) [c:/Users/ASUS/Desktop/teacher/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SSeg7_Dev_0/synth/SSeg7_Dev_0.v:57]
INFO: [Synth 8-638] synthesizing module 'SPIO' [C:/Users/ASUS/Desktop/teacher/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/SPIO.v:15]
WARNING: [Synth 8-350] instance 'U7' of module 'SPIO' requires 12 connections, but only 11 given [C:/Users/ASUS/Desktop/teacher/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/new/CSSTE.v:144]
INFO: [Synth 8-638] synthesizing module 'clk_div' [C:/Users/ASUS/Desktop/teacher/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/clk_div.v:15]
INFO: [Synth 8-638] synthesizing module 'SAnti_jitter' [C:/Users/ASUS/Desktop/teacher/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/SAnti_jitter.v:15]
WARNING: [Synth 8-350] instance 'U9' of module 'SAnti_jitter' requires 13 connections, but only 8 given [C:/Users/ASUS/Desktop/teacher/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/new/CSSTE.v:164]
INFO: [Synth 8-638] synthesizing module 'Counter_x' [C:/Users/ASUS/Desktop/teacher/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/Counter_x.v:15]
INFO: [Synth 8-638] synthesizing module 'VGA' [C:/Users/ASUS/Desktop/teacher/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/VGA.v:15]
INFO: [Synth 8-256] done synthesizing module 'CSSTE' (20#1) [C:/Users/ASUS/Desktop/teacher/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/new/CSSTE.v:23]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[63]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[62]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[61]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[60]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[59]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[58]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[57]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[56]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[55]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[54]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[53]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[52]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[51]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[50]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[49]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[48]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[47]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[46]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[45]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[44]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[43]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[42]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[41]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[40]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[39]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[38]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[37]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[36]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[35]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[34]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[33]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[32]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[31]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[30]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[29]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[28]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[27]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[26]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[25]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[24]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[23]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[22]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[21]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[20]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[19]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[18]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[17]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[16]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[15]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[14]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[13]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[12]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[11]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[10]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[9]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[8]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[7]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[6]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[5]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[4]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[3]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[2]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[1]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[0]
WARNING: [Synth 8-3331] design rom has unconnected port clk
WARNING: [Synth 8-3331] design rom has unconnected port qspo_ce
WARNING: [Synth 8-3331] design rom has unconnected port qspo_rst
WARNING: [Synth 8-3331] design rom has unconnected port qspo_srst
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[31]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[30]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[29]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[28]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[27]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[26]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[25]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[24]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[23]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[22]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[21]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[20]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[19]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[18]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[17]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[16]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[15]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[14]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[13]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[12]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[11]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[10]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[9]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[8]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[7]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[6]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[5]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[4]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[3]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[2]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[1]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 470.707 ; gain = 162.184
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 470.707 ; gain = 162.184
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 320 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7k160tffg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ASUS/Desktop/teacher/OExp02-IP2SOC/OExp02-IP2SOC.srcs/constrs_1/imports/OExp02-IP2SOC/Org-Sword.xdc]
Finished Parsing XDC File [C:/Users/ASUS/Desktop/teacher/OExp02-IP2SOC/OExp02-IP2SOC.srcs/constrs_1/imports/OExp02-IP2SOC/Org-Sword.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ASUS/Desktop/teacher/OExp02-IP2SOC/OExp02-IP2SOC.srcs/constrs_1/imports/OExp02-IP2SOC/Org-Sword.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CSSTE_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CSSTE_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/ASUS/Desktop/teacher/OExp02-IP2SOC/OExp02-IP2SOC.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/ASUS/Desktop/teacher/OExp02-IP2SOC/OExp02-IP2SOC.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 320 instances were transformed.
  AND2 => LUT2: 8 instances
  AND3 => LUT3: 88 instances
  AND4 => LUT4: 72 instances
  INV => LUT1: 40 instances
  OR2 => LUT2: 56 instances
  OR3 => LUT3: 24 instances
  OR4 => LUT4: 32 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 814.406 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 814.406 ; gain = 505.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 814.406 ; gain = 505.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U6. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 814.406 ; gain = 505.883
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "shift_count" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 814.406 ; gain = 505.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MUX2T1_64 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module P2S 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 814.406 ; gain = 505.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------------+--------------------------------------------------------+---------------+----------------+
|Module Name          | RTL Object                                             | Depth x Width | Implemented As | 
+---------------------+--------------------------------------------------------+---------------+----------------+
|rom                  | rom[1023]                                              | 1024x32       | LUT            | 
|dist_mem_gen_v8_0_12 | synth_options.dist_mem_inst/gen_rom.rom_inst/rom[1023] | 1024x32       | LUT            | 
+---------------------+--------------------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 814.406 ; gain = 505.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 814.406 ; gain = 505.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 833.660 ; gain = 525.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 833.660 ; gain = 525.137
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 833.660 ; gain = 525.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 833.660 ; gain = 525.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 833.660 ; gain = 525.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 833.660 ; gain = 525.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 833.660 ; gain = 525.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |SCPU          |         1|
|2     |RAM_B         |         1|
|3     |MIO_BUS       |         1|
|4     |Multi_8CH32   |         1|
|5     |SPIO          |         1|
|6     |clk_div       |         1|
|7     |SAnti_jitter  |         1|
|8     |Counter_x     |         1|
|9     |VGA           |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |Counter_x_bbox_7    |     1|
|2     |MIO_BUS_bbox_2      |     1|
|3     |Multi_8CH32_bbox_3  |     1|
|4     |RAM_B_bbox_1        |     1|
|5     |SAnti_jitter_bbox_6 |     1|
|6     |SCPU_bbox_0         |     1|
|7     |SPIO_bbox_4         |     1|
|8     |VGA_bbox_8          |     1|
|9     |clk_div_bbox_5      |     1|
|10    |AND2                |     8|
|11    |AND3                |    88|
|12    |AND4                |    72|
|13    |BUFG                |     1|
|14    |INV                 |    40|
|15    |LUT1                |     2|
|16    |LUT2                |    14|
|17    |LUT3                |     4|
|18    |LUT4                |     3|
|19    |LUT5                |    67|
|20    |LUT6                |    21|
|21    |OR2                 |    56|
|22    |OR3                 |    24|
|23    |OR4                 |    32|
|24    |FDCE                |    10|
|25    |FDRE                |    66|
|26    |IBUF                |    22|
|27    |OBUF                |    22|
+------+--------------------+------+

Report Instance Areas: 
+------+------------------------------------+---------------------------+------+
|      |Instance                            |Module                     |Cells |
+------+------------------------------------+---------------------------+------+
|1     |top                                 |                           |   995|
|2     |  U2                                |ROM_D_0                    |    20|
|3     |    U0                              |dist_mem_gen_v8_0_12       |    20|
|4     |      \synth_options.dist_mem_inst  |dist_mem_gen_v8_0_12_synth |    20|
|5     |        \gen_rom.rom_inst           |rom                        |    20|
|6     |  U6                                |SSeg7_Dev_0                |   484|
|7     |    inst                            |SSeg7_Dev                  |   484|
|8     |      M2                            |P2S                        |   155|
|9     |      SM1                           |HexTo8SEG                  |   329|
|10    |        HTS0                        |Hex2Seg                    |    41|
|11    |          MSEG                      |MC14495_ZJU_13             |    41|
|12    |        HTS1                        |Hex2Seg_0                  |    41|
|13    |          MSEG                      |MC14495_ZJU_12             |    41|
|14    |        HTS2                        |Hex2Seg_1                  |    41|
|15    |          MSEG                      |MC14495_ZJU_11             |    41|
|16    |        HTS3                        |Hex2Seg_2                  |    41|
|17    |          MSEG                      |MC14495_ZJU_10             |    41|
|18    |        HTS4                        |Hex2Seg_3                  |    41|
|19    |          MSEG                      |MC14495_ZJU_9              |    41|
|20    |        HTS5                        |Hex2Seg_4                  |    41|
|21    |          MSEG                      |MC14495_ZJU_8              |    41|
|22    |        HTS6                        |Hex2Seg_5                  |    41|
|23    |          MSEG                      |MC14495_ZJU_7              |    41|
|24    |        HTS7                        |Hex2Seg_6                  |    42|
|25    |          MSEG                      |MC14495_ZJU                |    42|
+------+------------------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 833.660 ; gain = 525.137
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 148 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:37 . Memory (MB): peak = 833.660 ; gain = 181.438
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 833.660 ; gain = 525.137
INFO: [Project 1-571] Translating synthesized netlist
Parsing EDIF File [C:/Users/ASUS/Desktop/teacher/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/CPU/SCPU.edf]
Finished Parsing EDIF File [C:/Users/ASUS/Desktop/teacher/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/CPU/SCPU.edf]
Parsing EDIF File [C:/Users/ASUS/Desktop/teacher/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/RAM_B.edf]
Finished Parsing EDIF File [C:/Users/ASUS/Desktop/teacher/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/RAM_B.edf]
Parsing EDIF File [C:/Users/ASUS/Desktop/teacher/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/MIO_BUS.edf]
Finished Parsing EDIF File [C:/Users/ASUS/Desktop/teacher/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/MIO_BUS.edf]
Parsing EDIF File [C:/Users/ASUS/Desktop/teacher/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/Multi_8CH32.edf]
Finished Parsing EDIF File [C:/Users/ASUS/Desktop/teacher/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/Multi_8CH32.edf]
Parsing EDIF File [C:/Users/ASUS/Desktop/teacher/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/SPIO.edf]
Finished Parsing EDIF File [C:/Users/ASUS/Desktop/teacher/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/SPIO.edf]
Parsing EDIF File [C:/Users/ASUS/Desktop/teacher/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/clk_div.edf]
Finished Parsing EDIF File [C:/Users/ASUS/Desktop/teacher/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/clk_div.edf]
Parsing EDIF File [C:/Users/ASUS/Desktop/teacher/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/SAnti_jitter.edf]
Finished Parsing EDIF File [C:/Users/ASUS/Desktop/teacher/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/SAnti_jitter.edf]
Parsing EDIF File [C:/Users/ASUS/Desktop/teacher/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/Counter_x.edf]
Finished Parsing EDIF File [C:/Users/ASUS/Desktop/teacher/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/Counter_x.edf]
Parsing EDIF File [C:/Users/ASUS/Desktop/teacher/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/VGA.edf]
Finished Parsing EDIF File [C:/Users/ASUS/Desktop/teacher/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/VGA.edf]
INFO: [Netlist 29-17] Analyzing 1409 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 576 instances were transformed.
  AND2 => LUT2: 8 instances
  AND3 => LUT3: 88 instances
  AND4 => LUT4: 72 instances
  INV => LUT1: 40 instances
  OR2 => LUT2: 56 instances
  OR3 => LUT3: 24 instances
  OR4 => LUT4: 32 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 128 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 128 instances

INFO: [Common 17-83] Releasing license: Synthesis
65 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 857.004 ; gain = 559.949
INFO: [Common 17-1381] The checkpoint 'C:/Users/ASUS/Desktop/teacher/OExp02-IP2SOC/OExp02-IP2SOC.runs/synth_1/CSSTE.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CSSTE_utilization_synth.rpt -pb CSSTE_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.153 . Memory (MB): peak = 857.004 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Mar  2 15:53:54 2022...
