Circuit Analysis

Logic Exp: O2=((J nand p1) nand ((J or K) or (L and M)))

Truth Table:
+---+----+---+---+---+----+
| J | p1 | K | L | M | O2 |
+---+----+---+---+---+----+
| 0 | 0  | 0 | 0 | 0 | 1  |
| 0 | 0  | 0 | 0 | 1 | 1  |
| 0 | 0  | 0 | 1 | 0 | 1  |
| 0 | 0  | 0 | 1 | 1 | 0  |
| 0 | 0  | 1 | 0 | 0 | 0  |
| 0 | 0  | 1 | 0 | 1 | 0  |
| 0 | 0  | 1 | 1 | 0 | 0  |
| 0 | 0  | 1 | 1 | 1 | 0  |
| 0 | 1  | 0 | 0 | 0 | 1  |
| 0 | 1  | 0 | 0 | 1 | 1  |
| 0 | 1  | 0 | 1 | 0 | 1  |
| 0 | 1  | 0 | 1 | 1 | 0  |
| 0 | 1  | 1 | 0 | 0 | 0  |
| 0 | 1  | 1 | 0 | 1 | 0  |
| 0 | 1  | 1 | 1 | 0 | 0  |
| 0 | 1  | 1 | 1 | 1 | 0  |
| 1 | 0  | 0 | 0 | 0 | 0  |
| 1 | 0  | 0 | 0 | 1 | 0  |
| 1 | 0  | 0 | 1 | 0 | 0  |
| 1 | 0  | 0 | 1 | 1 | 0  |
| 1 | 0  | 1 | 0 | 0 | 0  |
| 1 | 0  | 1 | 0 | 1 | 0  |
| 1 | 0  | 1 | 1 | 0 | 0  |
| 1 | 0  | 1 | 1 | 1 | 0  |
| 1 | 1  | 0 | 0 | 0 | 1  |
| 1 | 1  | 0 | 0 | 1 | 1  |
| 1 | 1  | 0 | 1 | 0 | 1  |
| 1 | 1  | 0 | 1 | 1 | 1  |
| 1 | 1  | 1 | 0 | 0 | 1  |
| 1 | 1  | 1 | 0 | 1 | 1  |
| 1 | 1  | 1 | 1 | 0 | 1  |
| 1 | 1  | 1 | 1 | 1 | 1  |
+---+----+---+---+---+----+

#

Circuit Analysis

Logic Exp: O2=((J nand 1) nand ((J or K) or (L and M)))

Truth Table:
+---+---+---+---+----+
| J | K | L | M | O2 |
+---+---+---+---+----+
| 0 | 0 | 0 | 0 | 1  |
| 0 | 0 | 0 | 1 | 1  |
| 0 | 0 | 1 | 0 | 1  |
| 0 | 0 | 1 | 1 | 0  |
| 0 | 1 | 0 | 0 | 0  |
| 0 | 1 | 0 | 1 | 0  |
| 0 | 1 | 1 | 0 | 0  |
| 0 | 1 | 1 | 1 | 0  |
| 1 | 0 | 0 | 0 | 1  |
| 1 | 0 | 0 | 1 | 1  |
| 1 | 0 | 1 | 0 | 1  |
| 1 | 0 | 1 | 1 | 1  |
| 1 | 1 | 0 | 0 | 1  |
| 1 | 1 | 0 | 1 | 1  |
| 1 | 1 | 1 | 0 | 1  |
| 1 | 1 | 1 | 1 | 1  |
+---+---+---+---+----+

#



Time Elapsed: 0.03557729721069336 secs

