#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Thu Apr 13 17:44:24 2017
# Process ID: 12378
# Current directory: /home/bma/git/fpga_design/redpitaya/pid_vco
# Command line: vivado pid_vco.xpr
# Log file: /home/bma/git/fpga_design/redpitaya/pid_vco/vivado.log
# Journal file: /home/bma/git/fpga_design/redpitaya/pid_vco/vivado.jou
#-----------------------------------------------------------
start_gui
open_project pid_vco.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bma/git/gitlab/oimp/fpga_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.4/data/ip'.
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:interface:vga:1.0'. The one found in location '/home/bma/git/gitlab/oimp/fpga_ip/interfaces/vga_v1_0/vga.xml' will take precedence over the same Interface in location '/opt/Xilinx/Vivado/2016.4/data/ip/interfaces/vga_v1_0/vga.xml'
open_project: Time (s): cpu = 00:00:37 ; elapsed = 00:00:15 . Memory (MB): peak = 5953.598 ; gain = 168.238 ; free physical = 3726 ; free virtual = 14629
open_bd_design {/home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/pid_vco_wrapper.bd}
Adding cell -- ggm:cogen:ad9767:1.0 - ad9767_0
Adding cell -- ggm:cogen:add_const:1.0 - adc1_offset
Adding cell -- ggm:cogen:add_const:1.0 - dac1_offset
Adding cell -- ggm:cogen:add_const:1.0 - dds_ampl
Adding cell -- ggm:cogen:add_const:1.0 - dds_f0
Adding cell -- user.org:user:nco_counter:1.0 - dds_nco
Adding cell -- ggm:cogen:add_const:1.0 - dds_offset
Adding cell -- ggm:cogen:add_const:1.0 - dds_range
Adding cell -- ggm:cogen:dupplReal_1_to_2:1.0 - dupplReal_1_to_2_0
Adding cell -- ggm:cogen:expanderReal:1.0 - expanderReal_0
Adding cell -- gwbs:user:ltc2145:1.0 - ltc2145_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- ggm:cogen:redpitaya_adc_dac_clk:1.0 - redpitaya_adc_dac_clk_0
Adding cell -- ggm:cogen:twoInMult:1.0 - twoInMult_dds_ampl
Adding cell -- ggm:cogen:twoInMult:1.0 - twoInMult_dds_range
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding cell -- user.org:user:red_pitaya_pidv3:1.0 - red_pitaya_pidv3_0
Adding cell -- ggm:cogen:add_const:1.0 - pid_kp
Adding cell -- ggm:cogen:add_const:1.0 - pid_ki
Adding cell -- ggm:cogen:add_const:1.0 - pid_kd
Adding cell -- ggm:cogen:add_const:1.0 - pid_rst_int
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding cell -- ggm:cogen:add_const:1.0 - pid_sign
Adding cell -- ggm:cogen:add_const:1.0 - pid_setpoint
WARNING: [BD 41-1731] Type mismatch between connected pins: /proc_sys_reset_0/interconnect_aresetn(rst) and /ltc2145_0/resetn(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /proc_sys_reset_0/peripheral_reset(rst) and /ltc2145_0/processing_rst_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /proc_sys_reset_0/peripheral_reset(rst) and /redpitaya_adc_dac_clk_0/adc_rst_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /proc_sys_reset_0/peripheral_reset(rst) and /dds_offset/data_rst_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /proc_sys_reset_0/peripheral_reset(rst) and /dds_ampl/data_rst_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /proc_sys_reset_0/peripheral_reset(rst) and /dds_nco/ref_rst_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /proc_sys_reset_0/peripheral_reset(rst) and /dds_range/data_rst_i(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <pid_vco_wrapper> from BD file </home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/pid_vco_wrapper.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 6058.832 ; gain = 99.656 ; free physical = 3618 ; free virtual = 14520
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.LUT_SIZE {32}] [get_bd_cells dds_nco]
endgroup
regenerate_bd_layout
save_bd_design
Wrote  : </home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/pid_vco_wrapper.bd> 
Wrote  : </home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/ui/bd_5393c222.ui> 
startgroup
set_property -dict [list CONFIG.PSR {32} CONFIG.ISR {32} CONFIG.P_SIZE {31} CONFIG.I_SIZE {31}] [get_bd_cells red_pitaya_pidv3_0]
endgroup
startgroup
set_property -dict [list CONFIG.PSR {33} CONFIG.ISR {33} CONFIG.P_SIZE {32} CONFIG.I_SIZE {32}] [get_bd_cells red_pitaya_pidv3_0]
endgroup
startgroup
set_property -dict [list CONFIG.DATA_OUT_SIZE {32}] [get_bd_cells pid_kp]
endgroup
startgroup
endgroup
startgroup
set_property -dict [list CONFIG.DATA_OUT_SIZE {32}] [get_bd_cells pid_kd]
endgroup
startgroup
set_property -dict [list CONFIG.DATA_OUT_SIZE {32}] [get_bd_cells pid_ki]
endgroup
regenerate_bd_layout
save_bd_design
Wrote  : </home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/pid_vco_wrapper.bd> 
reset_run synth_1
reset_run pid_vco_wrapper_dds_nco_0_synth_1
reset_run pid_vco_wrapper_pid_ki_0_synth_1
reset_run pid_vco_wrapper_red_pitaya_pidv3_0_0_synth_1
reset_run pid_vco_wrapper_dds_range_1_synth_1
reset_run pid_vco_wrapper_pid_kp_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/red_pitaya_pidv3_0/kd_i'(14) to net 'pid_kd_data_o'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/hdl/pid_vco_wrapper.v
Verilog Output written to : /home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/hdl/pid_vco_wrapper_wrapper.v
Wrote  : </home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/pid_vco_wrapper.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block ad9767_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adc1_offset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dac1_offset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_ampl .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_f0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_nco .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_offset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_range .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dupplReal_1_to_2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block expanderReal_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ltc2145_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block redpitaya_adc_dac_clk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block twoInMult_dds_ampl .
INFO: [BD 41-1029] Generation completed for the IP Integrator block twoInMult_dds_range .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block red_pitaya_pidv3_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pid_kp .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pid_ki .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pid_kd .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pid_rst_int .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pid_sign .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pid_setpoint .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file /home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/hw_handoff/pid_vco_wrapper.hwh
Generated Block Design Tcl file /home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/hw_handoff/pid_vco_wrapper_bd.tcl
Generated Hardware Definition File /home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/hdl/pid_vco_wrapper.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP pid_vco_wrapper_auto_pc_0, cache-ID = 2ca33e44931973c6; cache size = 3.093 MB.
[Thu Apr 13 18:00:01 2017] Launched pid_vco_wrapper_dds_nco_0_synth_1, pid_vco_wrapper_pid_ki_0_synth_1, pid_vco_wrapper_red_pitaya_pidv3_0_0_synth_1, pid_vco_wrapper_dds_range_1_synth_1, pid_vco_wrapper_pid_kp_0_synth_1, synth_1...
Run output will be captured here:
pid_vco_wrapper_dds_nco_0_synth_1: /home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.runs/pid_vco_wrapper_dds_nco_0_synth_1/runme.log
pid_vco_wrapper_pid_ki_0_synth_1: /home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.runs/pid_vco_wrapper_pid_ki_0_synth_1/runme.log
pid_vco_wrapper_red_pitaya_pidv3_0_0_synth_1: /home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.runs/pid_vco_wrapper_red_pitaya_pidv3_0_0_synth_1/runme.log
pid_vco_wrapper_dds_range_1_synth_1: /home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.runs/pid_vco_wrapper_dds_range_1_synth_1/runme.log
pid_vco_wrapper_pid_kp_0_synth_1: /home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.runs/pid_vco_wrapper_pid_kp_0_synth_1/runme.log
synth_1: /home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.runs/synth_1/runme.log
[Thu Apr 13 18:00:01 2017] Launched impl_1...
Run output will be captured here: /home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 6240.887 ; gain = 171.082 ; free physical = 3384 ; free virtual = 14331
reset_run pid_vco_wrapper_pid_kp_0_synth_1
reset_run synth_1
reset_run pid_vco_wrapper_dds_nco_0_synth_1
reset_run pid_vco_wrapper_pid_ki_0_synth_1
reset_run pid_vco_wrapper_red_pitaya_pidv3_0_0_synth_1
reset_run pid_vco_wrapper_dds_range_1_synth_1
startgroup
set_property -dict [list CONFIG.DATA_OUT_SIZE {14}] [get_bd_cells pid_kd]
endgroup
save_bd_design
Wrote  : </home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/pid_vco_wrapper.bd> 
Wrote  : </home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/ui/bd_5393c222.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
Verilog Output written to : /home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/hdl/pid_vco_wrapper.v
Verilog Output written to : /home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/hdl/pid_vco_wrapper_wrapper.v
Wrote  : </home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/pid_vco_wrapper.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block ad9767_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adc1_offset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dac1_offset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_ampl .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_f0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_nco .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_offset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_range .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dupplReal_1_to_2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block expanderReal_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ltc2145_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block redpitaya_adc_dac_clk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block twoInMult_dds_ampl .
INFO: [BD 41-1029] Generation completed for the IP Integrator block twoInMult_dds_range .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block red_pitaya_pidv3_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pid_kp .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pid_ki .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pid_kd .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pid_rst_int .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pid_sign .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pid_setpoint .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file /home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/hw_handoff/pid_vco_wrapper.hwh
Generated Block Design Tcl file /home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/hw_handoff/pid_vco_wrapper_bd.tcl
Generated Hardware Definition File /home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/hdl/pid_vco_wrapper.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP pid_vco_wrapper_auto_pc_0, cache-ID = 2ca33e44931973c6; cache size = 3.093 MB.
[Thu Apr 13 18:01:13 2017] Launched pid_vco_wrapper_dds_nco_0_synth_1, pid_vco_wrapper_pid_ki_0_synth_1, pid_vco_wrapper_red_pitaya_pidv3_0_0_synth_1, pid_vco_wrapper_dds_range_1_synth_1, pid_vco_wrapper_pid_kp_0_synth_1, synth_1...
Run output will be captured here:
pid_vco_wrapper_dds_nco_0_synth_1: /home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.runs/pid_vco_wrapper_dds_nco_0_synth_1/runme.log
pid_vco_wrapper_pid_ki_0_synth_1: /home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.runs/pid_vco_wrapper_pid_ki_0_synth_1/runme.log
pid_vco_wrapper_red_pitaya_pidv3_0_0_synth_1: /home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.runs/pid_vco_wrapper_red_pitaya_pidv3_0_0_synth_1/runme.log
pid_vco_wrapper_dds_range_1_synth_1: /home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.runs/pid_vco_wrapper_dds_range_1_synth_1/runme.log
pid_vco_wrapper_pid_kp_0_synth_1: /home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.runs/pid_vco_wrapper_pid_kp_0_synth_1/runme.log
synth_1: /home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.runs/synth_1/runme.log
[Thu Apr 13 18:01:13 2017] Launched impl_1...
Run output will be captured here: /home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 6283.828 ; gain = 42.941 ; free physical = 3309 ; free virtual = 14258
startgroup
set_property -dict [list CONFIG.DATA_OUT_SIZE {14}] [get_bd_cells pid_ki]
endgroup
startgroup
set_property -dict [list CONFIG.C_S00_AXI_DATA_WIDTH {14}] [get_bd_cells pid_kp]
endgroup
startgroup
set_property -dict [list CONFIG.DATA_OUT_SIZE {32} CONFIG.C_S00_AXI_DATA_WIDTH {32}] [get_bd_cells pid_kp]
endgroup
startgroup
set_property -dict [list CONFIG.DATA_OUT_SIZE {32}] [get_bd_cells pid_ki]
endgroup
startgroup
set_property -dict [list CONFIG.DATA_OUT_SIZE {14}] [get_bd_cells pid_ki]
endgroup
startgroup
set_property -dict [list CONFIG.DATA_OUT_SIZE {14}] [get_bd_cells pid_kp]
endgroup
startgroup
endgroup
startgroup
set_property -dict [list CONFIG.PSR {0} CONFIG.ISR {0} CONFIG.P_SIZE {14} CONFIG.I_SIZE {14} CONFIG.DATA_OUT_SIZE {32}] [get_bd_cells red_pitaya_pidv3_0]
endgroup
startgroup
set_property -dict [list CONFIG.DATA_OUT_SIZE {29}] [get_bd_cells red_pitaya_pidv3_0]
endgroup
startgroup
set_property -dict [list CONFIG.DATA_IN_SIZE {29}] [get_bd_cells expanderReal_0]
endgroup
delete_bd_objs [get_bd_nets twoInMult_dds_range_data_o]
delete_bd_objs [get_bd_nets dupplReal_1_to_2_0_data1_eof_o]
delete_bd_objs [get_bd_nets twoInMult_dds_range_data_clk_o]
delete_bd_objs [get_bd_nets twoInMult_dds_range_data_en_o]
delete_bd_objs [get_bd_nets dupplReal_1_to_2_0_data1_rst_o]
delete_bd_objs [get_bd_intf_nets red_pitaya_pidv3_0_data_out]
connect_bd_intf_net [get_bd_intf_pins red_pitaya_pidv3_0/data_out] [get_bd_intf_pins expanderReal_0/data_in]
save_bd_design
Wrote  : </home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/pid_vco_wrapper.bd> 
Wrote  : </home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/ui/bd_5393c222.ui> 
reset_run synth_1
reset_run pid_vco_wrapper_dds_range_1_synth_1
reset_run pid_vco_wrapper_pid_kp_0_synth_1
reset_run pid_vco_wrapper_expanderReal_0_0_synth_1
reset_run pid_vco_wrapper_red_pitaya_pidv3_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/dupplReal_1_to_2_0/data_en_i
/dupplReal_1_to_2_0/data_clk_i
/dupplReal_1_to_2_0/data_rst_i
/dupplReal_1_to_2_0/data_i

Verilog Output written to : /home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/hdl/pid_vco_wrapper.v
Verilog Output written to : /home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/hdl/pid_vco_wrapper_wrapper.v
Wrote  : </home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/pid_vco_wrapper.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block ad9767_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adc1_offset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dac1_offset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_ampl .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_f0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_nco .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_offset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_range .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dupplReal_1_to_2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block expanderReal_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ltc2145_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block redpitaya_adc_dac_clk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block twoInMult_dds_ampl .
INFO: [BD 41-1029] Generation completed for the IP Integrator block twoInMult_dds_range .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block red_pitaya_pidv3_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pid_kp .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pid_ki .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pid_kd .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pid_rst_int .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pid_sign .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pid_setpoint .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file /home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/hw_handoff/pid_vco_wrapper.hwh
Generated Block Design Tcl file /home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/hw_handoff/pid_vco_wrapper_bd.tcl
Generated Hardware Definition File /home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/hdl/pid_vco_wrapper.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP pid_vco_wrapper_auto_pc_0, cache-ID = 2ca33e44931973c6; cache size = 3.093 MB.
[Thu Apr 13 18:12:35 2017] Launched pid_vco_wrapper_expanderReal_0_0_synth_1, pid_vco_wrapper_red_pitaya_pidv3_0_0_synth_1, pid_vco_wrapper_dds_range_1_synth_1, pid_vco_wrapper_pid_kp_0_synth_1, synth_1...
Run output will be captured here:
pid_vco_wrapper_expanderReal_0_0_synth_1: /home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.runs/pid_vco_wrapper_expanderReal_0_0_synth_1/runme.log
pid_vco_wrapper_red_pitaya_pidv3_0_0_synth_1: /home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.runs/pid_vco_wrapper_red_pitaya_pidv3_0_0_synth_1/runme.log
pid_vco_wrapper_dds_range_1_synth_1: /home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.runs/pid_vco_wrapper_dds_range_1_synth_1/runme.log
pid_vco_wrapper_pid_kp_0_synth_1: /home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.runs/pid_vco_wrapper_pid_kp_0_synth_1/runme.log
synth_1: /home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.runs/synth_1/runme.log
[Thu Apr 13 18:12:35 2017] Launched impl_1...
Run output will be captured here: /home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 6355.258 ; gain = 0.004 ; free physical = 3135 ; free virtual = 14146
delete_bd_objs [get_bd_intf_nets red_pitaya_pidv3_0_data_out]
connect_bd_net [get_bd_pins expanderReal_0/data_i] [get_bd_pins red_pitaya_pidv3_0/data_o]
WARNING: [BD 41-1306] The connection to interface pin /expanderReal_0/data_i is being overridden by the user. This pin will not be connected as a part of interface connection data_in
WARNING: [BD 41-1306] The connection to interface pin /red_pitaya_pidv3_0/data_o is being overridden by the user. This pin will not be connected as a part of interface connection data_out
connect_bd_net [get_bd_pins red_pitaya_pidv3_0/data_clk_o] [get_bd_pins expanderReal_0/data_clk_i]
WARNING: [BD 41-1306] The connection to interface pin /red_pitaya_pidv3_0/data_clk_o is being overridden by the user. This pin will not be connected as a part of interface connection data_out
WARNING: [BD 41-1306] The connection to interface pin /expanderReal_0/data_clk_i is being overridden by the user. This pin will not be connected as a part of interface connection data_in
connect_bd_net [get_bd_pins expanderReal_0/data_rst_i] [get_bd_pins red_pitaya_pidv3_0/data_rst_o]
WARNING: [BD 41-1306] The connection to interface pin /expanderReal_0/data_rst_i is being overridden by the user. This pin will not be connected as a part of interface connection data_in
WARNING: [BD 41-1306] The connection to interface pin /red_pitaya_pidv3_0/data_rst_o is being overridden by the user. This pin will not be connected as a part of interface connection data_out
connect_bd_net [get_bd_pins red_pitaya_pidv3_0/data_en_o] [get_bd_pins expanderReal_0/data_en_i]
WARNING: [BD 41-1306] The connection to interface pin /red_pitaya_pidv3_0/data_en_o is being overridden by the user. This pin will not be connected as a part of interface connection data_out
WARNING: [BD 41-1306] The connection to interface pin /expanderReal_0/data_en_i is being overridden by the user. This pin will not be connected as a part of interface connection data_in
save_bd_design
Wrote  : </home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/pid_vco_wrapper.bd> 
Wrote  : </home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/ui/bd_5393c222.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/dupplReal_1_to_2_0/data_en_i
/dupplReal_1_to_2_0/data_clk_i
/dupplReal_1_to_2_0/data_rst_i
/dupplReal_1_to_2_0/data_i

Verilog Output written to : /home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/hdl/pid_vco_wrapper.v
Verilog Output written to : /home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/hdl/pid_vco_wrapper_wrapper.v
Wrote  : </home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/pid_vco_wrapper.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block ad9767_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adc1_offset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dac1_offset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_ampl .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_f0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_nco .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_offset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_range .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dupplReal_1_to_2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block expanderReal_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ltc2145_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block redpitaya_adc_dac_clk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block twoInMult_dds_ampl .
INFO: [BD 41-1029] Generation completed for the IP Integrator block twoInMult_dds_range .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block red_pitaya_pidv3_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pid_kp .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pid_ki .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pid_kd .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pid_rst_int .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pid_sign .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pid_setpoint .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file /home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/hw_handoff/pid_vco_wrapper.hwh
Generated Block Design Tcl file /home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/hw_handoff/pid_vco_wrapper_bd.tcl
Generated Hardware Definition File /home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/hdl/pid_vco_wrapper.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP pid_vco_wrapper_auto_pc_0, cache-ID = 2ca33e44931973c6; cache size = 3.093 MB.
[Thu Apr 13 18:49:26 2017] Launched synth_1...
Run output will be captured here: /home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.runs/synth_1/runme.log
[Thu Apr 13 18:49:26 2017] Launched impl_1...
Run output will be captured here: /home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 6398.305 ; gain = 0.004 ; free physical = 2867 ; free virtual = 13986
startgroup
set_property -dict [list CONFIG.PSR {15} CONFIG.ISR {15} CONFIG.DATA_OUT_SIZE {14}] [get_bd_cells red_pitaya_pidv3_0]
endgroup
delete_bd_objs [get_bd_nets red_pitaya_pidv3_0_data_o]
delete_bd_objs [get_bd_nets red_pitaya_pidv3_0_data_clk_o]
delete_bd_objs [get_bd_nets red_pitaya_pidv3_0_data_rst_o]
delete_bd_objs [get_bd_nets red_pitaya_pidv3_0_data_en_o]
connect_bd_intf_net [get_bd_intf_pins dupplReal_1_to_2_0/data_in] [get_bd_intf_pins red_pitaya_pidv3_0/data_out]
startgroup
set_property -dict [list CONFIG.DATA_IN_SIZE {14}] [get_bd_cells expanderReal_0]
endgroup
startgroup
set_property -dict [list CONFIG.DATA_IN_SIZE {28}] [get_bd_cells expanderReal_0]
endgroup
connect_bd_net [get_bd_pins twoInMult_dds_range/data_o] [get_bd_pins expanderReal_0/data_i]
WARNING: [BD 41-1306] The connection to interface pin /twoInMult_dds_range/data_o is being overridden by the user. This pin will not be connected as a part of interface connection data_out
WARNING: [BD 41-1306] The connection to interface pin /expanderReal_0/data_i is being overridden by the user. This pin will not be connected as a part of interface connection data_in
connect_bd_net [get_bd_pins twoInMult_dds_range/data_en_o] [get_bd_pins expanderReal_0/data_en_i]
WARNING: [BD 41-1306] The connection to interface pin /twoInMult_dds_range/data_en_o is being overridden by the user. This pin will not be connected as a part of interface connection data_out
WARNING: [BD 41-1306] The connection to interface pin /expanderReal_0/data_en_i is being overridden by the user. This pin will not be connected as a part of interface connection data_in
connect_bd_net [get_bd_pins twoInMult_dds_range/data_clk_o] [get_bd_pins expanderReal_0/data_clk_i]
WARNING: [BD 41-1306] The connection to interface pin /twoInMult_dds_range/data_clk_o is being overridden by the user. This pin will not be connected as a part of interface connection data_out
WARNING: [BD 41-1306] The connection to interface pin /expanderReal_0/data_clk_i is being overridden by the user. This pin will not be connected as a part of interface connection data_in
connect_bd_net [get_bd_pins dupplReal_1_to_2_0/data1_eof_o] [get_bd_pins expanderReal_0/data_eof_i]
WARNING: [BD 41-1306] The connection to interface pin /dupplReal_1_to_2_0/data1_eof_o is being overridden by the user. This pin will not be connected as a part of interface connection data1_out
WARNING: [BD 41-1306] The connection to interface pin /expanderReal_0/data_eof_i is being overridden by the user. This pin will not be connected as a part of interface connection data_in
connect_bd_net [get_bd_pins dupplReal_1_to_2_0/data1_rst_o] [get_bd_pins expanderReal_0/data_rst_i]
WARNING: [BD 41-1306] The connection to interface pin /dupplReal_1_to_2_0/data1_rst_o is being overridden by the user. This pin will not be connected as a part of interface connection data1_out
WARNING: [BD 41-1306] The connection to interface pin /expanderReal_0/data_rst_i is being overridden by the user. This pin will not be connected as a part of interface connection data_in
regenerate_bd_layout
save_bd_design
Wrote  : </home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/pid_vco_wrapper.bd> 
Wrote  : </home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/ui/bd_5393c222.ui> 
reset_run synth_1
reset_run pid_vco_wrapper_expanderReal_0_0_synth_1
reset_run pid_vco_wrapper_red_pitaya_pidv3_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
Verilog Output written to : /home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/hdl/pid_vco_wrapper.v
Verilog Output written to : /home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/hdl/pid_vco_wrapper_wrapper.v
Wrote  : </home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/pid_vco_wrapper.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block ad9767_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adc1_offset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dac1_offset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_ampl .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_f0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_nco .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_offset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_range .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dupplReal_1_to_2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block expanderReal_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ltc2145_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block redpitaya_adc_dac_clk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block twoInMult_dds_ampl .
INFO: [BD 41-1029] Generation completed for the IP Integrator block twoInMult_dds_range .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block red_pitaya_pidv3_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pid_kp .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pid_ki .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pid_kd .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pid_rst_int .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pid_sign .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pid_setpoint .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file /home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/hw_handoff/pid_vco_wrapper.hwh
Generated Block Design Tcl file /home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/hw_handoff/pid_vco_wrapper_bd.tcl
Generated Hardware Definition File /home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/hdl/pid_vco_wrapper.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP pid_vco_wrapper_auto_pc_0, cache-ID = 2ca33e44931973c6; cache size = 3.093 MB.
[Thu Apr 13 19:03:50 2017] Launched pid_vco_wrapper_expanderReal_0_0_synth_1, pid_vco_wrapper_red_pitaya_pidv3_0_0_synth_1, synth_1...
Run output will be captured here:
pid_vco_wrapper_expanderReal_0_0_synth_1: /home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.runs/pid_vco_wrapper_expanderReal_0_0_synth_1/runme.log
pid_vco_wrapper_red_pitaya_pidv3_0_0_synth_1: /home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.runs/pid_vco_wrapper_red_pitaya_pidv3_0_0_synth_1/runme.log
synth_1: /home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.runs/synth_1/runme.log
[Thu Apr 13 19:03:50 2017] Launched impl_1...
Run output will be captured here: /home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 6398.305 ; gain = 0.000 ; free physical = 2858 ; free virtual = 13977
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 13 19:09:53 2017...
