{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512667030491 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512667030491 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 07 11:17:10 2017 " "Processing started: Thu Dec 07 11:17:10 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512667030491 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512667030491 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off round2 -c round2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off round2 -c round2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512667030491 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1512667031537 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1512667031537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "round2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file round2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 round2 " "Found entity 1: round2" {  } { { "round2.bdf" "" { Schematic "U:/CPR_E281/FProj/try3/round2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512667038468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512667038468 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "store.v(9) " "Verilog HDL information at store.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "store.v" "" { Text "U:/CPR_E281/FProj/try3/store.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1512667038515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "store.v 1 1 " "Found 1 design units, including 1 entities, in source file store.v" { { "Info" "ISGN_ENTITY_NAME" "1 store " "Found entity 1: store" {  } { { "store.v" "" { Text "U:/CPR_E281/FProj/try3/store.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512667038515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512667038515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare.v 1 1 " "Found 1 design units, including 1 entities, in source file compare.v" { { "Info" "ISGN_ENTITY_NAME" "1 compare " "Found entity 1: compare" {  } { { "compare.v" "" { Text "U:/CPR_E281/FProj/try3/compare.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512667038593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512667038593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_4_7s.v 1 1 " "Found 1 design units, including 1 entities, in source file decode_4_7s.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4_7s " "Found entity 1: decode_4_7s" {  } { { "decode_4_7s.v" "" { Text "U:/CPR_E281/FProj/try3/decode_4_7s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512667038671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512667038671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hide.v 1 1 " "Found 1 design units, including 1 entities, in source file hide.v" { { "Info" "ISGN_ENTITY_NAME" "1 hide " "Found entity 1: hide" {  } { { "hide.v" "" { Text "U:/CPR_E281/FProj/try3/hide.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512667038765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512667038765 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/delay.v " "Can't analyze file -- file output_files/delay.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1512667038765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/reg_mk2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/reg_mk2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_mk2 " "Found entity 1: reg_mk2" {  } { { "output_files/reg_mk2.bdf" "" { Schematic "U:/CPR_E281/FProj/try3/output_files/reg_mk2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512667038843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512667038843 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "round2 " "Elaborating entity \"round2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1512667039453 ""}
{ "Error" "EGDFX_INCORRECT_PORT_CONNECTOR_STYLE" "key\[7..0\] store inst56 " "Incorrect connector style at port \"key\[7..0\]\" for symbol \"inst56\" of type store" {  } { { "round2.bdf" "" { Schematic "U:/CPR_E281/FProj/try3/round2.bdf" { { 152 736 736 168 "" "" } } } }  } 0 275029 "Incorrect connector style at port \"%1!s!\" for symbol \"%3!s!\" of type %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512667039500 ""}
{ "Error" "EGDFX_INCORRECT_PORT_CONNECTOR_STYLE" "guess\[7..0\] store inst56 " "Incorrect connector style at port \"guess\[7..0\]\" for symbol \"inst56\" of type store" {  } { { "round2.bdf" "" { Schematic "U:/CPR_E281/FProj/try3/round2.bdf" { { 168 736 736 184 "" "" } } } }  } 0 275029 "Incorrect connector style at port \"%1!s!\" for symbol \"%3!s!\" of type %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512667039500 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1512667039500 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/CPR_E281/FProj/try3/output_files/round2.map.smsg " "Generated suppressed messages file U:/CPR_E281/FProj/try3/output_files/round2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512667039672 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "601 " "Peak virtual memory: 601 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512667040234 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 07 11:17:20 2017 " "Processing ended: Thu Dec 07 11:17:20 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512667040234 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512667040234 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512667040234 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512667040234 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512667041172 ""}
