// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.3
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xgpio_bram_hls.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XGpio_bram_hls_CfgInitialize(XGpio_bram_hls *InstancePtr, XGpio_bram_hls_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Cpucontrol_BaseAddress = ConfigPtr->Cpucontrol_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XGpio_bram_hls_Start(XGpio_bram_hls *InstancePtr) {
    u32 Data;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XGpio_bram_hls_ReadReg(InstancePtr->Cpucontrol_BaseAddress, XGPIO_BRAM_HLS_CPUCONTROL_ADDR_AP_CTRL) & 0x80;
    XGpio_bram_hls_WriteReg(InstancePtr->Cpucontrol_BaseAddress, XGPIO_BRAM_HLS_CPUCONTROL_ADDR_AP_CTRL, Data | 0x01);
}

u32 XGpio_bram_hls_IsDone(XGpio_bram_hls *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XGpio_bram_hls_ReadReg(InstancePtr->Cpucontrol_BaseAddress, XGPIO_BRAM_HLS_CPUCONTROL_ADDR_AP_CTRL);
    return (Data >> 1) & 0x1;
}

u32 XGpio_bram_hls_IsIdle(XGpio_bram_hls *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XGpio_bram_hls_ReadReg(InstancePtr->Cpucontrol_BaseAddress, XGPIO_BRAM_HLS_CPUCONTROL_ADDR_AP_CTRL);
    return (Data >> 2) & 0x1;
}

u32 XGpio_bram_hls_IsReady(XGpio_bram_hls *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XGpio_bram_hls_ReadReg(InstancePtr->Cpucontrol_BaseAddress, XGPIO_BRAM_HLS_CPUCONTROL_ADDR_AP_CTRL);
    // check ap_start to see if the pcore is ready for next input
    return !(Data & 0x1);
}

void XGpio_bram_hls_EnableAutoRestart(XGpio_bram_hls *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XGpio_bram_hls_WriteReg(InstancePtr->Cpucontrol_BaseAddress, XGPIO_BRAM_HLS_CPUCONTROL_ADDR_AP_CTRL, 0x80);
}

void XGpio_bram_hls_DisableAutoRestart(XGpio_bram_hls *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XGpio_bram_hls_WriteReg(InstancePtr->Cpucontrol_BaseAddress, XGPIO_BRAM_HLS_CPUCONTROL_ADDR_AP_CTRL, 0);
}

void XGpio_bram_hls_Set_C0(XGpio_bram_hls *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XGpio_bram_hls_WriteReg(InstancePtr->Cpucontrol_BaseAddress, XGPIO_BRAM_HLS_CPUCONTROL_ADDR_C0_DATA, Data);
}

u32 XGpio_bram_hls_Get_C0(XGpio_bram_hls *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XGpio_bram_hls_ReadReg(InstancePtr->Cpucontrol_BaseAddress, XGPIO_BRAM_HLS_CPUCONTROL_ADDR_C0_DATA);
    return Data;
}

void XGpio_bram_hls_Set_rep(XGpio_bram_hls *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XGpio_bram_hls_WriteReg(InstancePtr->Cpucontrol_BaseAddress, XGPIO_BRAM_HLS_CPUCONTROL_ADDR_REP_DATA, Data);
}

u32 XGpio_bram_hls_Get_rep(XGpio_bram_hls *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XGpio_bram_hls_ReadReg(InstancePtr->Cpucontrol_BaseAddress, XGPIO_BRAM_HLS_CPUCONTROL_ADDR_REP_DATA);
    return Data;
}

void XGpio_bram_hls_Set_inc(XGpio_bram_hls *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XGpio_bram_hls_WriteReg(InstancePtr->Cpucontrol_BaseAddress, XGPIO_BRAM_HLS_CPUCONTROL_ADDR_INC_DATA, Data);
}

u32 XGpio_bram_hls_Get_inc(XGpio_bram_hls *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XGpio_bram_hls_ReadReg(InstancePtr->Cpucontrol_BaseAddress, XGPIO_BRAM_HLS_CPUCONTROL_ADDR_INC_DATA);
    return Data;
}

u32 XGpio_bram_hls_Get_index(XGpio_bram_hls *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XGpio_bram_hls_ReadReg(InstancePtr->Cpucontrol_BaseAddress, XGPIO_BRAM_HLS_CPUCONTROL_ADDR_INDEX_DATA);
    return Data;
}

u32 XGpio_bram_hls_Get_index_vld(XGpio_bram_hls *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XGpio_bram_hls_ReadReg(InstancePtr->Cpucontrol_BaseAddress, XGPIO_BRAM_HLS_CPUCONTROL_ADDR_INDEX_CTRL);
    return Data & 0x1;
}

u32 XGpio_bram_hls_Get_counter(XGpio_bram_hls *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XGpio_bram_hls_ReadReg(InstancePtr->Cpucontrol_BaseAddress, XGPIO_BRAM_HLS_CPUCONTROL_ADDR_COUNTER_DATA);
    return Data;
}

u32 XGpio_bram_hls_Get_counter_vld(XGpio_bram_hls *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XGpio_bram_hls_ReadReg(InstancePtr->Cpucontrol_BaseAddress, XGPIO_BRAM_HLS_CPUCONTROL_ADDR_COUNTER_CTRL);
    return Data & 0x1;
}

void XGpio_bram_hls_InterruptGlobalEnable(XGpio_bram_hls *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XGpio_bram_hls_WriteReg(InstancePtr->Cpucontrol_BaseAddress, XGPIO_BRAM_HLS_CPUCONTROL_ADDR_GIE, 1);
}

void XGpio_bram_hls_InterruptGlobalDisable(XGpio_bram_hls *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XGpio_bram_hls_WriteReg(InstancePtr->Cpucontrol_BaseAddress, XGPIO_BRAM_HLS_CPUCONTROL_ADDR_GIE, 0);
}

void XGpio_bram_hls_InterruptEnable(XGpio_bram_hls *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XGpio_bram_hls_ReadReg(InstancePtr->Cpucontrol_BaseAddress, XGPIO_BRAM_HLS_CPUCONTROL_ADDR_IER);
    XGpio_bram_hls_WriteReg(InstancePtr->Cpucontrol_BaseAddress, XGPIO_BRAM_HLS_CPUCONTROL_ADDR_IER, Register | Mask);
}

void XGpio_bram_hls_InterruptDisable(XGpio_bram_hls *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XGpio_bram_hls_ReadReg(InstancePtr->Cpucontrol_BaseAddress, XGPIO_BRAM_HLS_CPUCONTROL_ADDR_IER);
    XGpio_bram_hls_WriteReg(InstancePtr->Cpucontrol_BaseAddress, XGPIO_BRAM_HLS_CPUCONTROL_ADDR_IER, Register & (~Mask));
}

void XGpio_bram_hls_InterruptClear(XGpio_bram_hls *InstancePtr, u32 Mask) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XGpio_bram_hls_WriteReg(InstancePtr->Cpucontrol_BaseAddress, XGPIO_BRAM_HLS_CPUCONTROL_ADDR_ISR, Mask);
}

u32 XGpio_bram_hls_InterruptGetEnabled(XGpio_bram_hls *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGpio_bram_hls_ReadReg(InstancePtr->Cpucontrol_BaseAddress, XGPIO_BRAM_HLS_CPUCONTROL_ADDR_IER);
}

u32 XGpio_bram_hls_InterruptGetStatus(XGpio_bram_hls *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGpio_bram_hls_ReadReg(InstancePtr->Cpucontrol_BaseAddress, XGPIO_BRAM_HLS_CPUCONTROL_ADDR_ISR);
}

