JDF B
// Created by Version 2.1 
PROJECT Untitled
DESIGN test_rom16kx2 Normal
DEVKIT LC5512MV-45F256C
ENTRY Schematic/Verilog HDL
TESTFIXTURE tb_test_rom16kx2.tf
MODULE test_rom16kx2.v
MODSTYLE L_ROM Normal
MODSTYLE test_rom16kx2 Normal
SYNTHESIS_TOOL Synplify
