

================================================================
== Vivado HLS Report for 'stream'
================================================================
* Date:           Sat Dec 23 02:23:32 2017

* Version:        2017.3 (Build 2018833 on Wed Oct 04 20:30:40 MDT 2017)
* Project:        video1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.00|      5.17|        0.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    475|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|      72|     88|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    345|
|Register         |        -|      -|     201|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     273|    908|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+-----------------------+---------+-------+----+----+
    |         Instance        |         Module        | BRAM_18K| DSP48E| FF | LUT|
    +-------------------------+-----------------------+---------+-------+----+----+
    |stream_AXILiteS_s_axi_U  |stream_AXILiteS_s_axi  |        0|      0|  72|  88|
    +-------------------------+-----------------------+---------+-------+----+----+
    |Total                    |                       |        0|      0|  72|  88|
    +-------------------------+-----------------------+---------+-------+----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |tmp_s_fu_182_p2                   |     +    |      0|  0|  23|          16|           1|
    |x_load_op_fu_188_p2               |     +    |      0|  0|  23|          16|           1|
    |dst_V_data_V_1_load_A             |    and   |      0|  0|   8|           1|           1|
    |dst_V_data_V_1_load_B             |    and   |      0|  0|   8|           1|           1|
    |dst_V_dest_V_1_load_A             |    and   |      0|  0|   8|           1|           1|
    |dst_V_dest_V_1_load_B             |    and   |      0|  0|   8|           1|           1|
    |dst_V_id_V_1_load_A               |    and   |      0|  0|   8|           1|           1|
    |dst_V_id_V_1_load_B               |    and   |      0|  0|   8|           1|           1|
    |dst_V_keep_V_1_load_A             |    and   |      0|  0|   8|           1|           1|
    |dst_V_keep_V_1_load_B             |    and   |      0|  0|   8|           1|           1|
    |dst_V_last_V_1_load_A             |    and   |      0|  0|   8|           1|           1|
    |dst_V_last_V_1_load_B             |    and   |      0|  0|   8|           1|           1|
    |dst_V_strb_V_1_load_A             |    and   |      0|  0|   8|           1|           1|
    |dst_V_strb_V_1_load_B             |    and   |      0|  0|   8|           1|           1|
    |dst_V_user_V_1_load_A             |    and   |      0|  0|   8|           1|           1|
    |dst_V_user_V_1_load_B             |    and   |      0|  0|   8|           1|           1|
    |src_V_dest_V_0_load_A             |    and   |      0|  0|   8|           1|           1|
    |src_V_dest_V_0_load_B             |    and   |      0|  0|   8|           1|           1|
    |src_V_id_V_0_load_A               |    and   |      0|  0|   8|           1|           1|
    |src_V_id_V_0_load_B               |    and   |      0|  0|   8|           1|           1|
    |src_V_keep_V_0_load_A             |    and   |      0|  0|   8|           1|           1|
    |src_V_keep_V_0_load_B             |    and   |      0|  0|   8|           1|           1|
    |src_V_last_V_0_load_A             |    and   |      0|  0|   8|           1|           1|
    |src_V_last_V_0_load_B             |    and   |      0|  0|   8|           1|           1|
    |src_V_strb_V_0_load_A             |    and   |      0|  0|   8|           1|           1|
    |src_V_strb_V_0_load_B             |    and   |      0|  0|   8|           1|           1|
    |src_V_user_V_0_load_A             |    and   |      0|  0|   8|           1|           1|
    |src_V_user_V_0_load_B             |    and   |      0|  0|   8|           1|           1|
    |dst_V_data_V_1_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |dst_V_dest_V_1_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |dst_V_id_V_1_state_cmp_full       |   icmp   |      0|  0|   8|           2|           1|
    |dst_V_keep_V_1_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |dst_V_last_V_1_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |dst_V_strb_V_1_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |dst_V_user_V_1_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |src_V_dest_V_0_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |src_V_id_V_0_state_cmp_full       |   icmp   |      0|  0|   8|           2|           1|
    |src_V_keep_V_0_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |src_V_last_V_0_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |src_V_strb_V_0_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |src_V_user_V_0_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |tmp_7_fu_167_p2                   |   icmp   |      0|  0|  13|          16|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   8|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |    or    |      0|  0|   8|           1|           1|
    |tmp_fu_216_p2                     |    or    |      0|  0|   8|           1|           1|
    |y_flag_1_fu_194_p2                |    or    |      0|  0|   8|           1|           1|
    |p_y_load_fu_159_p3                |  select  |      0|  0|  16|           1|           1|
    |tmp_3_fu_208_p3                   |  select  |      0|  0|   2|           1|           1|
    |tmp_data_V_fu_173_p3              |  select  |      0|  0|   6|           1|           6|
    |x_new_fu_222_p3                   |  select  |      0|  0|  16|           1|          16|
    |y_new_1_fu_200_p3                 |  select  |      0|  0|  16|           1|          16|
    |ap_enable_pp0                     |    xor   |      0|  0|   8|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 475|         111|          89|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |dst_TDATA_blk_n          |   9|          2|    1|          2|
    |dst_V_data_V_1_data_out  |   9|          2|   32|         64|
    |dst_V_data_V_1_state     |  15|          3|    2|          6|
    |dst_V_dest_V_1_data_out  |   9|          2|    1|          2|
    |dst_V_dest_V_1_state     |  15|          3|    2|          6|
    |dst_V_id_V_1_data_out    |   9|          2|    1|          2|
    |dst_V_id_V_1_state       |  15|          3|    2|          6|
    |dst_V_keep_V_1_data_out  |   9|          2|    4|          8|
    |dst_V_keep_V_1_state     |  15|          3|    2|          6|
    |dst_V_last_V_1_data_out  |   9|          2|    1|          2|
    |dst_V_last_V_1_state     |  15|          3|    2|          6|
    |dst_V_strb_V_1_data_out  |   9|          2|    4|          8|
    |dst_V_strb_V_1_state     |  15|          3|    2|          6|
    |dst_V_user_V_1_data_out  |   9|          2|    1|          2|
    |dst_V_user_V_1_state     |  15|          3|    2|          6|
    |src_TDATA_blk_n          |   9|          2|    1|          2|
    |src_V_data_V_0_state     |  15|          3|    2|          6|
    |src_V_dest_V_0_data_out  |   9|          2|    1|          2|
    |src_V_dest_V_0_state     |  15|          3|    2|          6|
    |src_V_id_V_0_data_out    |   9|          2|    1|          2|
    |src_V_id_V_0_state       |  15|          3|    2|          6|
    |src_V_keep_V_0_data_out  |   9|          2|    4|          8|
    |src_V_keep_V_0_state     |  15|          3|    2|          6|
    |src_V_last_V_0_data_out  |   9|          2|    1|          2|
    |src_V_last_V_0_state     |  15|          3|    2|          6|
    |src_V_strb_V_0_data_out  |   9|          2|    4|          8|
    |src_V_strb_V_0_state     |  15|          3|    2|          6|
    |src_V_user_V_0_data_out  |   9|          2|    1|          2|
    |src_V_user_V_0_state     |  15|          3|    2|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 345|         72|   86|        200|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |dst_V_data_V_1_payload_A  |  32|   0|   32|          0|
    |dst_V_data_V_1_payload_B  |  32|   0|   32|          0|
    |dst_V_data_V_1_sel_rd     |   1|   0|    1|          0|
    |dst_V_data_V_1_sel_wr     |   1|   0|    1|          0|
    |dst_V_data_V_1_state      |   2|   0|    2|          0|
    |dst_V_dest_V_1_payload_A  |   1|   0|    1|          0|
    |dst_V_dest_V_1_payload_B  |   1|   0|    1|          0|
    |dst_V_dest_V_1_sel_rd     |   1|   0|    1|          0|
    |dst_V_dest_V_1_sel_wr     |   1|   0|    1|          0|
    |dst_V_dest_V_1_state      |   2|   0|    2|          0|
    |dst_V_id_V_1_payload_A    |   1|   0|    1|          0|
    |dst_V_id_V_1_payload_B    |   1|   0|    1|          0|
    |dst_V_id_V_1_sel_rd       |   1|   0|    1|          0|
    |dst_V_id_V_1_sel_wr       |   1|   0|    1|          0|
    |dst_V_id_V_1_state        |   2|   0|    2|          0|
    |dst_V_keep_V_1_payload_A  |   4|   0|    4|          0|
    |dst_V_keep_V_1_payload_B  |   4|   0|    4|          0|
    |dst_V_keep_V_1_sel_rd     |   1|   0|    1|          0|
    |dst_V_keep_V_1_sel_wr     |   1|   0|    1|          0|
    |dst_V_keep_V_1_state      |   2|   0|    2|          0|
    |dst_V_last_V_1_payload_A  |   1|   0|    1|          0|
    |dst_V_last_V_1_payload_B  |   1|   0|    1|          0|
    |dst_V_last_V_1_sel_rd     |   1|   0|    1|          0|
    |dst_V_last_V_1_sel_wr     |   1|   0|    1|          0|
    |dst_V_last_V_1_state      |   2|   0|    2|          0|
    |dst_V_strb_V_1_payload_A  |   4|   0|    4|          0|
    |dst_V_strb_V_1_payload_B  |   4|   0|    4|          0|
    |dst_V_strb_V_1_sel_rd     |   1|   0|    1|          0|
    |dst_V_strb_V_1_sel_wr     |   1|   0|    1|          0|
    |dst_V_strb_V_1_state      |   2|   0|    2|          0|
    |dst_V_user_V_1_payload_A  |   1|   0|    1|          0|
    |dst_V_user_V_1_payload_B  |   1|   0|    1|          0|
    |dst_V_user_V_1_sel_rd     |   1|   0|    1|          0|
    |dst_V_user_V_1_sel_wr     |   1|   0|    1|          0|
    |dst_V_user_V_1_state      |   2|   0|    2|          0|
    |src_V_data_V_0_state      |   2|   0|    2|          0|
    |src_V_dest_V_0_payload_A  |   1|   0|    1|          0|
    |src_V_dest_V_0_payload_B  |   1|   0|    1|          0|
    |src_V_dest_V_0_sel_rd     |   1|   0|    1|          0|
    |src_V_dest_V_0_sel_wr     |   1|   0|    1|          0|
    |src_V_dest_V_0_state      |   2|   0|    2|          0|
    |src_V_id_V_0_payload_A    |   1|   0|    1|          0|
    |src_V_id_V_0_payload_B    |   1|   0|    1|          0|
    |src_V_id_V_0_sel_rd       |   1|   0|    1|          0|
    |src_V_id_V_0_sel_wr       |   1|   0|    1|          0|
    |src_V_id_V_0_state        |   2|   0|    2|          0|
    |src_V_keep_V_0_payload_A  |   4|   0|    4|          0|
    |src_V_keep_V_0_payload_B  |   4|   0|    4|          0|
    |src_V_keep_V_0_sel_rd     |   1|   0|    1|          0|
    |src_V_keep_V_0_sel_wr     |   1|   0|    1|          0|
    |src_V_keep_V_0_state      |   2|   0|    2|          0|
    |src_V_last_V_0_payload_A  |   1|   0|    1|          0|
    |src_V_last_V_0_payload_B  |   1|   0|    1|          0|
    |src_V_last_V_0_sel_rd     |   1|   0|    1|          0|
    |src_V_last_V_0_sel_wr     |   1|   0|    1|          0|
    |src_V_last_V_0_state      |   2|   0|    2|          0|
    |src_V_strb_V_0_payload_A  |   4|   0|    4|          0|
    |src_V_strb_V_0_payload_B  |   4|   0|    4|          0|
    |src_V_strb_V_0_sel_rd     |   1|   0|    1|          0|
    |src_V_strb_V_0_sel_wr     |   1|   0|    1|          0|
    |src_V_strb_V_0_state      |   2|   0|    2|          0|
    |src_V_user_V_0_payload_A  |   1|   0|    1|          0|
    |src_V_user_V_0_payload_B  |   1|   0|    1|          0|
    |src_V_user_V_0_sel_rd     |   1|   0|    1|          0|
    |src_V_user_V_0_sel_wr     |   1|   0|    1|          0|
    |src_V_user_V_0_state      |   2|   0|    2|          0|
    |x                         |  16|   0|   16|          0|
    |y                         |  16|   0|   16|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 201|   0|  201|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+--------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|   Protocol   | Source Object|    C Type    |
+------------------------+-----+-----+--------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    6|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    6|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|     s_axi    |   AXILiteS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_none |    stream    | return value |
|ap_rst_n                |  in |    1| ap_ctrl_none |    stream    | return value |
|src_TDATA               |  in |   32|     axis     | src_V_data_V |    pointer   |
|src_TVALID              |  in |    1|     axis     | src_V_dest_V |    pointer   |
|src_TREADY              | out |    1|     axis     | src_V_dest_V |    pointer   |
|src_TDEST               |  in |    1|     axis     | src_V_dest_V |    pointer   |
|src_TKEEP               |  in |    4|     axis     | src_V_keep_V |    pointer   |
|src_TSTRB               |  in |    4|     axis     | src_V_strb_V |    pointer   |
|src_TUSER               |  in |    1|     axis     | src_V_user_V |    pointer   |
|src_TLAST               |  in |    1|     axis     | src_V_last_V |    pointer   |
|src_TID                 |  in |    1|     axis     |  src_V_id_V  |    pointer   |
|dst_TDATA               | out |   32|     axis     | dst_V_data_V |    pointer   |
|dst_TVALID              | out |    1|     axis     | dst_V_dest_V |    pointer   |
|dst_TREADY              |  in |    1|     axis     | dst_V_dest_V |    pointer   |
|dst_TDEST               | out |    1|     axis     | dst_V_dest_V |    pointer   |
|dst_TKEEP               | out |    4|     axis     | dst_V_keep_V |    pointer   |
|dst_TSTRB               | out |    4|     axis     | dst_V_strb_V |    pointer   |
|dst_TUSER               | out |    1|     axis     | dst_V_user_V |    pointer   |
|dst_TLAST               | out |    1|     axis     | dst_V_last_V |    pointer   |
|dst_TID                 | out |    1|     axis     |  dst_V_id_V  |    pointer   |
+------------------------+-----+-----+--------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 

* FSM state operations: 

 <State 1> : 0.00ns
ST_1 : Operation 4 [2/2] (0.00ns)   --->   "%empty = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %src_V_data_V, i4* %src_V_keep_V, i4* %src_V_strb_V, i1* %src_V_user_V, i1* %src_V_last_V, i1* %src_V_id_V, i1* %src_V_dest_V)" [video1/main.cpp:31]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 2> : 5.17ns
ST_2 : Operation 5 [1/2] (0.00ns)   --->   "%empty = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %src_V_data_V, i4* %src_V_keep_V, i4* %src_V_strb_V, i1* %src_V_user_V, i1* %src_V_last_V, i1* %src_V_id_V, i1* %src_V_dest_V)" [video1/main.cpp:31]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 1" [video1/main.cpp:31]
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 2" [video1/main.cpp:31]
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 3" [video1/main.cpp:31]
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 4" [video1/main.cpp:31]
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 5" [video1/main.cpp:31]
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 6" [video1/main.cpp:31]
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%y_load = load i16* @y, align 2" [video1/main.cpp:49]
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%x_load = load i16* @x, align 2" [video1/main.cpp:46]
ST_2 : Operation 14 [1/1] (1.37ns)   --->   "%p_y_load = select i1 %tmp_user_V, i16 0, i16 %y_load" [video1/main.cpp:42]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (2.42ns)   --->   "%tmp_7 = icmp eq i16 %p_y_load, 0" [video1/main.cpp:49]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (1.37ns)   --->   "%tmp_data_V = select i1 %tmp_7, i32 50, i32 0" [video1/main.cpp:69]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 17 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %dst_V_data_V, i4* %dst_V_keep_V, i4* %dst_V_strb_V, i1* %dst_V_user_V, i1* %dst_V_last_V, i1* %dst_V_id_V, i1* %dst_V_dest_V, i32 %tmp_data_V, i4 %tmp_keep_V, i4 %tmp_strb_V, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V)" [video1/main.cpp:69]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 18 [1/1] (2.07ns)   --->   "%tmp_s = add i16 %p_y_load, 1" [video1/main.cpp:73]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (2.07ns)   --->   "%x_load_op = add i16 %x_load, 1" [video1/main.cpp:76]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.93ns)   --->   "%y_flag_1 = or i1 %tmp_last_V, %tmp_user_V" [video1/main.cpp:71]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.37ns)   --->   "%y_new_1 = select i1 %tmp_last_V, i16 %tmp_s, i16 0" [video1/main.cpp:71]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node x_new)   --->   "%tmp_3 = select i1 %tmp_last_V, i16 0, i16 1" [video1/main.cpp:71]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node x_new)   --->   "%tmp = or i1 %tmp_last_V, %tmp_user_V" [video1/main.cpp:71]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.37ns) (out node of the LUT)   --->   "%x_new = select i1 %tmp, i16 %tmp_3, i16 %x_load_op" [video1/main.cpp:71]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "store i16 %x_new, i16* @x, align 2" [video1/main.cpp:43]
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %y_flag_1, label %mergeST, label %.new" [video1/main.cpp:71]
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "store i16 %y_new_1, i16* @y, align 2" [video1/main.cpp:43]

 <State 3> : 0.00ns
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %src_V_data_V), !map !75"
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %src_V_keep_V), !map !79"
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %src_V_strb_V), !map !83"
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %src_V_user_V), !map !87"
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %src_V_last_V), !map !91"
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %src_V_id_V), !map !95"
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %src_V_dest_V), !map !99"
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %dst_V_data_V), !map !103"
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %dst_V_keep_V), !map !107"
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %dst_V_strb_V), !map !111"
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %dst_V_user_V), !map !115"
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %dst_V_last_V), !map !119"
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %dst_V_id_V), !map !123"
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %dst_V_dest_V), !map !127"
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %l), !map !131"
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %c), !map !137"
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %r), !map !141"
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @stream_str) nounwind"
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [video1/main.cpp:22]
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %src_V_data_V, i4* %src_V_keep_V, i4* %src_V_strb_V, i1* %src_V_user_V, i1* %src_V_last_V, i1* %src_V_id_V, i1* %src_V_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [video1/main.cpp:23]
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %dst_V_data_V, i4* %dst_V_keep_V, i4* %dst_V_strb_V, i1* %dst_V_user_V, i1* %dst_V_last_V, i1* %dst_V_id_V, i1* %dst_V_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [video1/main.cpp:24]
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %l, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [video1/main.cpp:25]
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %c, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [video1/main.cpp:26]
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %r, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [video1/main.cpp:27]
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [video1/main.cpp:28]
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%rbegin_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([71 x i8]* @hls_KD_KD_LineBuffe) nounwind"
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%rend_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([71 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i) nounwind"
ST_3 : Operation 55 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %dst_V_data_V, i4* %dst_V_keep_V, i4* %dst_V_strb_V, i1* %dst_V_user_V, i1* %dst_V_last_V, i1* %dst_V_id_V, i1* %dst_V_dest_V, i32 %tmp_data_V, i4 %tmp_keep_V, i4 %tmp_strb_V, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V)" [video1/main.cpp:69]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "br label %.new"
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "ret void" [video1/main.cpp:78]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ src_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ l]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ x]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty       (read           ) [ 0000]
tmp_keep_V  (extractvalue   ) [ 0101]
tmp_strb_V  (extractvalue   ) [ 0101]
tmp_user_V  (extractvalue   ) [ 0101]
tmp_last_V  (extractvalue   ) [ 0101]
tmp_id_V    (extractvalue   ) [ 0101]
tmp_dest_V  (extractvalue   ) [ 0101]
y_load      (load           ) [ 0000]
x_load      (load           ) [ 0000]
p_y_load    (select         ) [ 0000]
tmp_7       (icmp           ) [ 0000]
tmp_data_V  (select         ) [ 0101]
tmp_s       (add            ) [ 0000]
x_load_op   (add            ) [ 0000]
y_flag_1    (or             ) [ 0111]
y_new_1     (select         ) [ 0000]
tmp_3       (select         ) [ 0000]
tmp         (or             ) [ 0000]
x_new       (select         ) [ 0000]
StgValue_25 (store          ) [ 0000]
StgValue_26 (br             ) [ 0000]
StgValue_27 (store          ) [ 0000]
StgValue_28 (specbitsmap    ) [ 0000]
StgValue_29 (specbitsmap    ) [ 0000]
StgValue_30 (specbitsmap    ) [ 0000]
StgValue_31 (specbitsmap    ) [ 0000]
StgValue_32 (specbitsmap    ) [ 0000]
StgValue_33 (specbitsmap    ) [ 0000]
StgValue_34 (specbitsmap    ) [ 0000]
StgValue_35 (specbitsmap    ) [ 0000]
StgValue_36 (specbitsmap    ) [ 0000]
StgValue_37 (specbitsmap    ) [ 0000]
StgValue_38 (specbitsmap    ) [ 0000]
StgValue_39 (specbitsmap    ) [ 0000]
StgValue_40 (specbitsmap    ) [ 0000]
StgValue_41 (specbitsmap    ) [ 0000]
StgValue_42 (specbitsmap    ) [ 0000]
StgValue_43 (specbitsmap    ) [ 0000]
StgValue_44 (specbitsmap    ) [ 0000]
StgValue_45 (spectopmodule  ) [ 0000]
StgValue_46 (specinterface  ) [ 0000]
StgValue_47 (specinterface  ) [ 0000]
StgValue_48 (specinterface  ) [ 0000]
StgValue_49 (specinterface  ) [ 0000]
StgValue_50 (specinterface  ) [ 0000]
StgValue_51 (specinterface  ) [ 0000]
StgValue_52 (specpipeline   ) [ 0000]
rbegin_i    (specregionbegin) [ 0000]
rend_i      (specregionend  ) [ 0000]
StgValue_55 (write          ) [ 0000]
StgValue_56 (br             ) [ 0000]
StgValue_57 (ret            ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="src_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="src_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="src_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="src_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dst_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dst_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dst_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dst_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="dst_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="dst_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="dst_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="l">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="c">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="r">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="r"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="y">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="x">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_KD_KD_LineBuffe"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="grp_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="44" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="0" index="2" bw="4" slack="0"/>
<pin id="82" dir="0" index="3" bw="4" slack="0"/>
<pin id="83" dir="0" index="4" bw="1" slack="0"/>
<pin id="84" dir="0" index="5" bw="1" slack="0"/>
<pin id="85" dir="0" index="6" bw="1" slack="0"/>
<pin id="86" dir="0" index="7" bw="1" slack="0"/>
<pin id="87" dir="1" index="8" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="0" index="2" bw="4" slack="0"/>
<pin id="100" dir="0" index="3" bw="4" slack="0"/>
<pin id="101" dir="0" index="4" bw="1" slack="0"/>
<pin id="102" dir="0" index="5" bw="1" slack="0"/>
<pin id="103" dir="0" index="6" bw="1" slack="0"/>
<pin id="104" dir="0" index="7" bw="1" slack="0"/>
<pin id="105" dir="0" index="8" bw="7" slack="0"/>
<pin id="106" dir="0" index="9" bw="4" slack="0"/>
<pin id="107" dir="0" index="10" bw="4" slack="0"/>
<pin id="108" dir="0" index="11" bw="1" slack="0"/>
<pin id="109" dir="0" index="12" bw="1" slack="0"/>
<pin id="110" dir="0" index="13" bw="1" slack="0"/>
<pin id="111" dir="0" index="14" bw="1" slack="0"/>
<pin id="112" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_17/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="tmp_keep_V_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="44" slack="0"/>
<pin id="123" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_strb_V_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="44" slack="0"/>
<pin id="128" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb_V/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="tmp_user_V_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="44" slack="0"/>
<pin id="133" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_last_V_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="44" slack="0"/>
<pin id="138" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="tmp_id_V_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="44" slack="0"/>
<pin id="143" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_dest_V_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="44" slack="0"/>
<pin id="148" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="y_load_load_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="16" slack="0"/>
<pin id="153" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_load/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="x_load_load_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="16" slack="0"/>
<pin id="157" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="p_y_load_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="16" slack="0"/>
<pin id="162" dir="0" index="2" bw="16" slack="0"/>
<pin id="163" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_y_load/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_7_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="16" slack="0"/>
<pin id="169" dir="0" index="1" bw="16" slack="0"/>
<pin id="170" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="tmp_data_V_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="0"/>
<pin id="176" dir="0" index="2" bw="32" slack="0"/>
<pin id="177" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_V/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_s_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="16" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="x_load_op_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="16" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_load_op/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="y_flag_1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="y_flag_1/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="y_new_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="16" slack="0"/>
<pin id="203" dir="0" index="2" bw="16" slack="0"/>
<pin id="204" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_new_1/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_3_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="16" slack="0"/>
<pin id="211" dir="0" index="2" bw="16" slack="0"/>
<pin id="212" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="x_new_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="16" slack="0"/>
<pin id="225" dir="0" index="2" bw="16" slack="0"/>
<pin id="226" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_new/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="StgValue_25_store_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="16" slack="0"/>
<pin id="232" dir="0" index="1" bw="16" slack="0"/>
<pin id="233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_25/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="StgValue_27_store_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="16" slack="0"/>
<pin id="238" dir="0" index="1" bw="16" slack="0"/>
<pin id="239" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_27/2 "/>
</bind>
</comp>

<comp id="242" class="1005" name="tmp_keep_V_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="4" slack="1"/>
<pin id="244" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V "/>
</bind>
</comp>

<comp id="247" class="1005" name="tmp_strb_V_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="4" slack="1"/>
<pin id="249" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_strb_V "/>
</bind>
</comp>

<comp id="252" class="1005" name="tmp_user_V_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="1"/>
<pin id="254" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="257" class="1005" name="tmp_last_V_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="1"/>
<pin id="259" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="262" class="1005" name="tmp_id_V_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="1"/>
<pin id="264" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_id_V "/>
</bind>
</comp>

<comp id="267" class="1005" name="tmp_dest_V_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="1"/>
<pin id="269" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_dest_V "/>
</bind>
</comp>

<comp id="272" class="1005" name="tmp_data_V_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="1"/>
<pin id="274" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="277" class="1005" name="y_flag_1_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="1"/>
<pin id="279" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="y_flag_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="88"><net_src comp="38" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="2" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="78" pin=3"/></net>

<net id="92"><net_src comp="6" pin="0"/><net_sink comp="78" pin=4"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="78" pin=5"/></net>

<net id="94"><net_src comp="10" pin="0"/><net_sink comp="78" pin=6"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="78" pin=7"/></net>

<net id="113"><net_src comp="46" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="114"><net_src comp="14" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="115"><net_src comp="16" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="116"><net_src comp="18" pin="0"/><net_sink comp="96" pin=3"/></net>

<net id="117"><net_src comp="20" pin="0"/><net_sink comp="96" pin=4"/></net>

<net id="118"><net_src comp="22" pin="0"/><net_sink comp="96" pin=5"/></net>

<net id="119"><net_src comp="24" pin="0"/><net_sink comp="96" pin=6"/></net>

<net id="120"><net_src comp="26" pin="0"/><net_sink comp="96" pin=7"/></net>

<net id="124"><net_src comp="78" pin="8"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="96" pin=9"/></net>

<net id="129"><net_src comp="78" pin="8"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="96" pin=10"/></net>

<net id="134"><net_src comp="78" pin="8"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="96" pin=11"/></net>

<net id="139"><net_src comp="78" pin="8"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="96" pin=12"/></net>

<net id="144"><net_src comp="78" pin="8"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="96" pin=13"/></net>

<net id="149"><net_src comp="78" pin="8"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="96" pin=14"/></net>

<net id="154"><net_src comp="34" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="36" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="164"><net_src comp="131" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="40" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="151" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="171"><net_src comp="159" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="40" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="178"><net_src comp="167" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="42" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="180"><net_src comp="44" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="181"><net_src comp="173" pin="3"/><net_sink comp="96" pin=8"/></net>

<net id="186"><net_src comp="159" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="48" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="155" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="48" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="136" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="131" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="205"><net_src comp="136" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="182" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="40" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="213"><net_src comp="136" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="40" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="48" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="220"><net_src comp="136" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="131" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="227"><net_src comp="216" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="208" pin="3"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="188" pin="2"/><net_sink comp="222" pin=2"/></net>

<net id="234"><net_src comp="222" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="36" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="200" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="34" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="245"><net_src comp="121" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="96" pin=9"/></net>

<net id="250"><net_src comp="126" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="96" pin=10"/></net>

<net id="255"><net_src comp="131" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="96" pin=11"/></net>

<net id="260"><net_src comp="136" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="96" pin=12"/></net>

<net id="265"><net_src comp="141" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="96" pin=13"/></net>

<net id="270"><net_src comp="146" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="96" pin=14"/></net>

<net id="275"><net_src comp="173" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="96" pin=8"/></net>

<net id="280"><net_src comp="194" pin="2"/><net_sink comp="277" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst_V_data_V | {3 }
	Port: dst_V_keep_V | {3 }
	Port: dst_V_strb_V | {3 }
	Port: dst_V_user_V | {3 }
	Port: dst_V_last_V | {3 }
	Port: dst_V_id_V | {3 }
	Port: dst_V_dest_V | {3 }
	Port: y | {2 }
	Port: x | {2 }
 - Input state : 
	Port: stream : src_V_data_V | {1 }
	Port: stream : src_V_keep_V | {1 }
	Port: stream : src_V_strb_V | {1 }
	Port: stream : src_V_user_V | {1 }
	Port: stream : src_V_last_V | {1 }
	Port: stream : src_V_id_V | {1 }
	Port: stream : src_V_dest_V | {1 }
	Port: stream : y | {2 }
	Port: stream : x | {2 }
  - Chain level:
	State 1
	State 2
		p_y_load : 1
		tmp_7 : 2
		tmp_data_V : 3
		StgValue_17 : 4
		tmp_s : 2
		x_load_op : 1
		y_flag_1 : 1
		y_new_1 : 3
		tmp_3 : 1
		tmp : 1
		x_new : 1
		StgValue_25 : 2
		StgValue_26 : 1
		StgValue_27 : 4
	State 3
		rend_i : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|          |  p_y_load_fu_159  |    0    |    16   |
|          | tmp_data_V_fu_173 |    0    |    32   |
|  select  |   y_new_1_fu_200  |    0    |    16   |
|          |    tmp_3_fu_208   |    0    |    16   |
|          |    x_new_fu_222   |    0    |    16   |
|----------|-------------------|---------|---------|
|    add   |    tmp_s_fu_182   |    0    |    23   |
|          |  x_load_op_fu_188 |    0    |    23   |
|----------|-------------------|---------|---------|
|    or    |  y_flag_1_fu_194  |    0    |    8    |
|          |     tmp_fu_216    |    0    |    8    |
|----------|-------------------|---------|---------|
|   icmp   |    tmp_7_fu_167   |    0    |    13   |
|----------|-------------------|---------|---------|
|   read   |   grp_read_fu_78  |    0    |    0    |
|----------|-------------------|---------|---------|
|   write  |  grp_write_fu_96  |    0    |    0    |
|----------|-------------------|---------|---------|
|          | tmp_keep_V_fu_121 |    0    |    0    |
|          | tmp_strb_V_fu_126 |    0    |    0    |
|extractvalue| tmp_user_V_fu_131 |    0    |    0    |
|          | tmp_last_V_fu_136 |    0    |    0    |
|          |  tmp_id_V_fu_141  |    0    |    0    |
|          | tmp_dest_V_fu_146 |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |   171   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|tmp_data_V_reg_272|   32   |
|tmp_dest_V_reg_267|    1   |
| tmp_id_V_reg_262 |    1   |
|tmp_keep_V_reg_242|    4   |
|tmp_last_V_reg_257|    1   |
|tmp_strb_V_reg_247|    4   |
|tmp_user_V_reg_252|    1   |
| y_flag_1_reg_277 |    1   |
+------------------+--------+
|       Total      |   45   |
+------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_96 |  p8  |   2  |   7  |   14   ||    9    |
| grp_write_fu_96 |  p9  |   2  |   4  |    8   ||    9    |
| grp_write_fu_96 |  p10 |   2  |   4  |    8   ||    9    |
| grp_write_fu_96 |  p11 |   2  |   1  |    2   ||    9    |
| grp_write_fu_96 |  p12 |   2  |   1  |    2   ||    9    |
| grp_write_fu_96 |  p13 |   2  |   1  |    2   ||    9    |
| grp_write_fu_96 |  p14 |   2  |   1  |    2   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   38   ||  12.383 ||    63   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   171  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   12   |    -   |   63   |
|  Register |    -   |   45   |    -   |
+-----------+--------+--------+--------+
|   Total   |   12   |   45   |   234  |
+-----------+--------+--------+--------+
