
---------- Begin Simulation Statistics ----------
final_tick                                 3769070000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 115594                       # Simulator instruction rate (inst/s)
host_mem_usage                                 878052                       # Number of bytes of host memory used
host_op_rate                                   210374                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    86.51                       # Real time elapsed on the host
host_tick_rate                               43567032                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000014                       # Number of instructions simulated
sim_ops                                      18199791                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003769                       # Number of seconds simulated
sim_ticks                                  3769070000                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            21                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           7                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          10                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_writes                   2                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           1                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    21                       # Number of integer alu accesses
system.cpu.num_int_insts                           21                       # number of integer instructions
system.cpu.num_int_register_reads                  47                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 13                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          7                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     66.67%     66.67% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemWrite                       7     33.33%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         21                       # Class of executed instruction
system.cpu.workload.numSyscalls                    47                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        19122                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         38568                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct           nan                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            5                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        29391                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1829166                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       862422                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       883442                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        21020                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         1859862                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           14690                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         4284                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           8663255                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          7109956                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        30052                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1636876                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1546321                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          128                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1341273                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000004                       # Number of instructions committed
system.switch_cpus.commit.committedOps       18199770                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      7196684                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.528911                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.187153                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      3154057     43.83%     43.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1118136     15.54%     59.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       462073      6.42%     65.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       467098      6.49%     72.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        39681      0.55%     72.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       300498      4.18%     77.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        37328      0.52%     77.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        71492      0.99%     78.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1546321     21.49%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      7196684                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts               1051                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        10469                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          18156355                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               4782845                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        43154      0.24%      0.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     11480241     63.08%     63.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult           80      0.00%     63.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv         1436      0.01%     63.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd           77      0.00%     63.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     63.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt          144      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu           22      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt           64      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc           99      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      4782521     26.28%     89.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1891320     10.39%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead          324      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          288      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     18199770                       # Class of committed instruction
system.switch_cpus.commit.refs                6674453                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000004                       # Number of Instructions Simulated
system.switch_cpus.committedOps              18199770                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.753812                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.753812                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       3965113                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       19908346                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           774952                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1977078                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          31439                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        636143                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             4942461                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  2043                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1953472                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 17867                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             1859862                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1276569                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               5954521                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          6076                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           37                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               11239070                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          696                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingQuiesceStallCycles           11                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.PendingTrapStallCycles         4466                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           62878                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.246728                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1393557                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       877112                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.490965                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      7384727                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.765560                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.590095                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          4435385     60.06%     60.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            70325      0.95%     61.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            39719      0.54%     61.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           227055      3.07%     64.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            54180      0.73%     65.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           112555      1.52%     66.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           234344      3.17%     70.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           282896      3.83%     73.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1928268     26.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      7384727                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads               940                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes              639                       # number of floating regfile writes
system.switch_cpus.idleCycles                  153392                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        33596                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1715107                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.534161                       # Inst execution rate
system.switch_cpus.iew.exec_refs              6908434                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1953471                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          414751                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       5032540                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          207                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         2341                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2020780                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     19542145                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       4954963                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        67264                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      19102810                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           1477                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        195865                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          31439                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        199050                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked         3975                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      2348785                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          767                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          507                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           18                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       249683                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       129169                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          507                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        16051                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        17545                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          21903838                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              19035293                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.680730                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          14910592                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.525205                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               19066409                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         29771370                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        15383094                       # number of integer regfile writes
system.switch_cpus.ipc                       1.326591                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.326591                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        49187      0.26%      0.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      12181007     63.54%     63.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          125      0.00%     63.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv          1498      0.01%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd           77      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt          144      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu           34      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           74      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc          108      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4978868     25.97%     89.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1958304     10.22%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead          346      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite          307      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       19170079                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses            1184                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads         2316                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         1102                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes         1271                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt               81290                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.004240                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           55338     68.07%     68.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     68.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     68.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     68.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     68.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     68.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     68.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     68.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     68.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     68.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     68.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     68.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     68.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              2      0.00%     68.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     68.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     68.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     68.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     68.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     68.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     68.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     68.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     68.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     68.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     68.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     68.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     68.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     68.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     68.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     68.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     68.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     68.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     68.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     68.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     68.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     68.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     68.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     68.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     68.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     68.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     68.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     68.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     68.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     68.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     68.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     68.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          20728     25.50%     93.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          5167      6.36%     99.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead           37      0.05%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           18      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       19200998                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     45807612                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     19034191                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     20883697                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           19541833                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          19170079                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          312                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1342339                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         3758                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          184                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1604202                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      7384727                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.595909                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.493972                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2471892     33.47%     33.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       649714      8.80%     42.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       880410     11.92%     54.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       733832      9.94%     64.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       859549     11.64%     75.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       575822      7.80%     83.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       558561      7.56%     91.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       350199      4.74%     95.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       304748      4.13%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      7384727                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.543085                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1277278                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   812                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1105223                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       364590                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      5032540                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2020780                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        10303154                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes             82                       # number of misc regfile writes
system.switch_cpus.numCycles                  7538119                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         1185647                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      21474218                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         146705                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1127146                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         374733                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          9845                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      50700414                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       19763454                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     23430176                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2255189                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        2105544                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          31439                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2779053                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1955901                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups         1029                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     31006219                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         6252                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts          184                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4058482                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts          158                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             25179368                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            39271034                       # The number of ROB writes
system.switch_cpus.timesIdled                    2077                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        40056                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        15500                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        80240                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          15502                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              11401                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         8111                       # Transaction distribution
system.membus.trans_dist::CleanEvict            11010                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8046                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8046                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11401                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        58015                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        58015                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  58015                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1763712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1763712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1763712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             19447                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   19447    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               19447                       # Request fanout histogram
system.membus.reqLayer2.occupancy            76376500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          102683750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3769070000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3769070000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3769070000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   3769070000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             22127                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        31316                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3366                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           32880                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            18057                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           18057                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3430                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18697                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        10226                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       110198                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                120424                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       434944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      3837376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4272320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           27506                       # Total snoops (count)
system.tol2bus.snoopTraffic                    519104                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            67690                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.229088                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.420320                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  52185     77.09%     77.09% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  15503     22.90%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              67690                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           66689000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          55129996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5143996                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3769070000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus.inst         1493                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        19242                       # number of demand (read+write) hits
system.l2.demand_hits::total                    20735                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1493                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        19242                       # number of overall hits
system.l2.overall_hits::total                   20735                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst         1935                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        17510                       # number of demand (read+write) misses
system.l2.demand_misses::total                  19449                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst         1935                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        17510                       # number of overall misses
system.l2.overall_misses::total                 19449                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    156131000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   1361992000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1518123000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    156131000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   1361992000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1518123000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst         3428                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        36752                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                40184                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         3428                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        36752                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               40184                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.564469                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.476437                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.483999                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.564469                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.476437                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.483999                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 80687.855297                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 77783.666476                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78056.609594                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 80687.855297                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 77783.666476                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78056.609594                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                8111                       # number of writebacks
system.l2.writebacks::total                      8111                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst         1934                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        17509                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             19443                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1934                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        17509                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            19443                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    136694500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   1186841500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1323536000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    136694500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   1186841500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1323536000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.564177                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.476409                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.483849                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.564177                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.476409                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.483849                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 70679.679421                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 67784.653607                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68072.622538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 70679.679421                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 67784.653607                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68072.622538                       # average overall mshr miss latency
system.l2.replacements                          27506                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        23205                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            23205                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        23205                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        23205                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3366                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3366                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3366                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3366                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         7117                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          7117                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        10011                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10011                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data         8044                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8046                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    629583000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     629583000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        18055                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             18057                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.445528                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.445589                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 78267.404276                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78247.949292                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         8044                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8044                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    549143000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    549143000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.445528                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.445478                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 68267.404276                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68267.404276                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1493                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1493                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1935                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1937                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    156131000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    156131000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         3428                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3430                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.564469                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.564723                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 80687.855297                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80604.543108                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1934                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1934                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    136694500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    136694500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.564177                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.563848                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 70679.679421                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70679.679421                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         9231                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9231                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         9466                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9466                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    732409000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    732409000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        18697                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18697                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.506284                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.506284                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 77372.596662                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77372.596662                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         9465                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9465                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    637698500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    637698500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.506231                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.506231                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 67374.379292                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67374.379292                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3769070000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   255.646014                       # Cycle average of tags in use
system.l2.tags.total_refs                       45308                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     27506                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.647204                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                       500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      78.654073                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.016904                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.021337                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    13.704616                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   163.249084                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.307242                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000066                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000083                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.053534                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.637692                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998617                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          108                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           44                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           90                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    669658                       # Number of tag accesses
system.l2.tags.data_accesses                   669658                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3769070000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst       123776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      1120576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1244608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       123776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        123904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       519104                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          519104                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1934                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        17509                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               19447                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         8111                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               8111                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             33961                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             33961                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst     32839931                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    297308355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             330216207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        33961                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst     32839931                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         32873892                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      137727344                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            137727344                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      137727344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            33961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            33961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst     32839931                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    297308355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            467943551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      8072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1934.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     16698.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000253126500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          486                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          486                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               45270                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               7567                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       19443                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       8111                       # Number of write requests accepted
system.mem_ctrls.readBursts                     19443                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     8111                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    811                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    39                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1041                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              375                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.91                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    182662500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   93160000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               532012500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9803.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28553.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    15463                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    7322                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.99                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.71                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 19443                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 8111                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   14818                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2891                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     655                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     252                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3896                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    438.291581                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   276.893681                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   360.013312                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          941     24.15%     24.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          703     18.04%     42.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          329      8.44%     50.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          241      6.19%     56.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          540     13.86%     70.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          208      5.34%     76.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           93      2.39%     78.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          100      2.57%     80.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          741     19.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3896                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          486                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.300412                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.834956                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     77.561045                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            458     94.24%     94.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           17      3.50%     97.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            4      0.82%     98.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            3      0.62%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      0.21%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1      0.21%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.21%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.21%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           486                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          486                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.563786                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.537205                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.962731                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              355     73.05%     73.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      0.82%     73.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              116     23.87%     97.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                7      1.44%     99.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.62%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.21%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           486                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                1192448                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   51904                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  515200                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1244352                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               519104                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       316.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       136.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    330.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    137.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.54                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.47                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3768909000                       # Total gap between requests
system.mem_ctrls.avgGap                     136782.64                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       123776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      1068672                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       515200                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 32839931.335846774280                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 283537318.224389612675                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 136691544.598534911871                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1934                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        17509                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         8111                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     57033500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    474979000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  89988407750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     29489.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     27127.71                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11094613.21                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    85.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             15022560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              7980885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            67851420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           22879260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     297485760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1231160100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        410552160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         2052932145                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        544.678699                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1055636750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    125840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2587582750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             12802020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              6804435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            65181060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           19141740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     297485760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1166940480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        464631840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2032987335                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        539.386993                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1198008250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    125840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2445211250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3769070000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1272338                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1272346                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1272338                       # number of overall hits
system.cpu.icache.overall_hits::total         1272346                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         4231                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4233                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         4231                       # number of overall misses
system.cpu.icache.overall_misses::total          4233                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    221693998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    221693998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    221693998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    221693998                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1276569                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1276579                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1276569                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1276579                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.003314                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003316                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.003314                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003316                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 52397.541480                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 52372.784786                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 52397.541480                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 52372.784786                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          576                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                22                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    26.181818                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3366                       # number of writebacks
system.cpu.icache.writebacks::total              3366                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          803                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          803                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          803                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          803                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         3428                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3428                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         3428                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3428                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    178530498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    178530498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    178530498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    178530498                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.002685                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002685                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.002685                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002685                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 52080.075263                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 52080.075263                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 52080.075263                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 52080.075263                       # average overall mshr miss latency
system.cpu.icache.replacements                   3366                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1272338                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1272346                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         4231                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4233                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    221693998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    221693998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1276569                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1276579                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.003314                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003316                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 52397.541480                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 52372.784786                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          803                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          803                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         3428                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3428                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    178530498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    178530498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.002685                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002685                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 52080.075263                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 52080.075263                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3769070000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.942403                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              120092                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3366                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             35.677956                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle               500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.002690                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    63.939712                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000042                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.999058                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999100                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           59                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2556588                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2556588                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3769070000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3769070000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3769070000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3769070000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3769070000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3769070000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3769070000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            5                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      4404637                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4404642                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            5                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4404637                       # number of overall hits
system.cpu.dcache.overall_hits::total         4404642                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        78936                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          78938                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        78936                       # number of overall misses
system.cpu.dcache.overall_misses::total         78938                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   4141216852                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4141216852                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   4141216852                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4141216852                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4483573                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4483580                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4483573                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4483580                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.285714                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017606                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017606                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.285714                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.017606                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017606                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 52462.968126                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52461.638906                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 52462.968126                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52461.638906                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       122873                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1016                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4293                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              13                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    28.621710                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    78.153846                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        23205                       # number of writebacks
system.cpu.dcache.writebacks::total             23205                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        42184                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        42184                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        42184                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        42184                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        36752                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        36752                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        36752                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        36752                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1703913352                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1703913352                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1703913352                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1703913352                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.008197                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008197                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.008197                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008197                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 46362.466043                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46362.466043                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 46362.466043                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 46362.466043                       # average overall mshr miss latency
system.cpu.dcache.replacements                  36690                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2531130                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2531130                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        60861                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         60861                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   3281971000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3281971000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2591991                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2591991                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.023480                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.023480                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 53925.683114                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53925.683114                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        42161                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        42161                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        18700                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18700                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    863367000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    863367000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.007215                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007215                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 46169.358289                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 46169.358289                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            5                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1873507                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1873512                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        18075                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        18077                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    859245852                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    859245852                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            7                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1891582                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1891589                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.285714                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.009555                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009557                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 47537.806473                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 47532.546993                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           23                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           23                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        18052                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        18052                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    840546352                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    840546352                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.009543                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009543                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 46562.505650                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 46562.505650                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3769070000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.955035                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4419009                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             36690                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            120.441783                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.003760                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    63.951275                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000059                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.999239                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999297                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9003914                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9003914                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3769070000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON        10500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   3769059500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 6928334500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 233678                       # Simulator instruction rate (inst/s)
host_mem_usage                                 904676                       # Number of bytes of host memory used
host_op_rate                                   425273                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    85.59                       # Real time elapsed on the host
host_tick_rate                               36912454                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000012                       # Number of instructions simulated
sim_ops                                      36398248                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003159                       # Number of seconds simulated
sim_ticks                                  3159264500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         8609                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         17224                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct           nan                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        20236                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1698271                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       846338                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       847398                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         1060                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         1730219                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           15807                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          378                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           8257840                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          6801887                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        20236                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1599874                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1554009                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts       827086                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts      9999998                       # Number of instructions committed
system.switch_cpus.commit.committedOps       18198457                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      6165699                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.951564                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.263185                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      2166846     35.14%     35.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1070445     17.36%     52.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       442598      7.18%     59.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       485269      7.87%     67.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        33311      0.54%     68.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       322021      5.22%     73.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        26812      0.43%     73.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        64388      1.04%     74.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1554009     25.20%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      6165699                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        13336                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          18155361                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               4877530                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        43048      0.24%      0.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     11310723     62.15%     62.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult           48      0.00%     62.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     62.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     62.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     62.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     62.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     62.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     62.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     62.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     62.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     62.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     62.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     62.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     62.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     62.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     62.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     62.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     62.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     62.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     62.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     62.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     62.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     62.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     62.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     62.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     62.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     62.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     62.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     62.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     62.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     62.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      4877530     26.80%     89.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1967108     10.81%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     18198457                       # Class of committed instruction
system.switch_cpus.commit.refs                6844638                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts             9999998                       # Number of Instructions Simulated
system.switch_cpus.committedOps              18198457                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.631853                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.631853                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       2979745                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       19264405                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           746376                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1959395                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          20554                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        572051                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             4991666                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    60                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2008426                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   184                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             1730219                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1349439                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               4869847                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          3033                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10787419                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles           41108                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.273833                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1387720                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       862145                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.707267                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      6278121                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.126138                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.673837                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          3475465     55.36%     55.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            38910      0.62%     55.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            21907      0.35%     56.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           245236      3.91%     60.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            35649      0.57%     60.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            87660      1.40%     62.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           247727      3.95%     66.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           263953      4.20%     70.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1861614     29.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      6278121                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                   40408                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        21689                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1644910                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.965171                       # Inst execution rate
system.switch_cpus.iew.exec_refs              7013595                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2008426                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles           98552                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       5063489                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          315                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2072755                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     19025595                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       5005169                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        53326                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      18735519                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            337                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        216336                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          20554                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        217110                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked         4859                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      2491398                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          994                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          277                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       185955                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       105648                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          277                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         5358                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        16331                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          21454509                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              18696117                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.681757                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          14626759                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.958935                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               18704171                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         29614616                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        15035690                       # number of integer regfile writes
system.switch_cpus.ipc                       1.582647                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.582647                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        45355      0.24%      0.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      11700725     62.27%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult           50      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      5029776     26.77%     89.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      2012937     10.71%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       18788843                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt               38738                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.002062                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           25444     65.68%     65.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     65.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     65.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     65.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     65.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     65.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     65.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     65.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     65.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     65.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     65.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     65.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     65.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     65.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     65.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     65.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     65.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     65.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     65.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     65.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     65.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     65.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     65.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     65.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     65.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     65.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     65.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     65.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     65.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     65.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     65.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     65.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     65.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     65.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     65.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     65.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     65.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     65.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     65.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     65.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     65.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     65.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     65.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     65.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     65.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     65.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead           9489     24.50%     90.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          3805      9.82%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       18782226                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     43895622                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     18696117                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     19852991                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           19025595                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          18788843                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       827122                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         1075                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined       960061                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      6278121                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.992749                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.436243                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1519553     24.20%     24.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       539901      8.60%     32.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       847662     13.50%     46.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       744377     11.86%     58.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       875932     13.95%     72.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       590087      9.40%     81.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       547454      8.72%     90.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       323640      5.16%     95.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       289515      4.61%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      6278121                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.973610                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1349439                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1070339                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       303098                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      5063489                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2072755                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        10241910                       # number of misc regfile reads
system.switch_cpus.numCycles                  6318529                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          330509                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      21240523                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents          26803                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1073892                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         165113                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents           486                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      49299089                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       19162887                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     22415043                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2199763                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        2310599                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          20554                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2653403                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1174498                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     30417608                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3829533                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             23636479                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            38163838                       # The number of ROB writes
system.switch_cpus.timesIdled                     540                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        31504                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3885                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        63008                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3885                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               4683                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3941                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4668                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3932                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3932                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4683                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        25839                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        25839                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  25839                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       803584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       803584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  803584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              8615                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    8615    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                8615                       # Request fanout histogram
system.membus.reqLayer2.occupancy            35269500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           45365000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3159264500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3159264500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3159264500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   3159264500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             13610                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        26681                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          515                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           15080                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            17894                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           17894                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           515                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        13095                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1545                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        92967                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 94512                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        65920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      3438656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3504576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           10772                       # Total snoops (count)
system.tol2bus.snoopTraffic                    252224                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            42276                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.091896                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.288883                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  38391     90.81%     90.81% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3885      9.19%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              42276                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           54759000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          46483500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            773498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3159264500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus.inst          139                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        22750                       # number of demand (read+write) hits
system.l2.demand_hits::total                    22889                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          139                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        22750                       # number of overall hits
system.l2.overall_hits::total                   22889                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst          376                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         8239                       # number of demand (read+write) misses
system.l2.demand_misses::total                   8615                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst          376                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         8239                       # number of overall misses
system.l2.overall_misses::total                  8615                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     31706000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    649540000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        681246000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     31706000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    649540000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       681246000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          515                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        30989                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                31504                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          515                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        30989                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               31504                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.730097                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.265869                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.273457                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.730097                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.265869                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.273457                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 84324.468085                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 78837.237529                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79076.726640                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 84324.468085                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 78837.237529                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79076.726640                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                3941                       # number of writebacks
system.l2.writebacks::total                      3941                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          376                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         8239                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              8615                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          376                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         8239                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             8615                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     27946000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    567150000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    595096000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     27946000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    567150000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    595096000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.730097                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.265869                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.273457                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.730097                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.265869                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.273457                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 74324.468085                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 68837.237529                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69076.726640                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 74324.468085                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 68837.237529                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69076.726640                       # average overall mshr miss latency
system.l2.replacements                          10772                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        22740                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            22740                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        22740                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        22740                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          515                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              515                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          515                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          515                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1722                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1722                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        13962                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 13962                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         3932                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3932                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    299716000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     299716000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        17894                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             17894                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.219738                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.219738                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 76224.821974                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76224.821974                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         3932                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3932                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    260396000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    260396000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.219738                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.219738                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 66224.821974                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66224.821974                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          139                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                139                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst          376                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              376                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     31706000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     31706000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          515                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            515                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.730097                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.730097                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 84324.468085                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84324.468085                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          376                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          376                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     27946000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     27946000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.730097                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.730097                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 74324.468085                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74324.468085                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         8788                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              8788                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         4307                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4307                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    349824000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    349824000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        13095                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         13095                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.328904                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.328904                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 81222.196424                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81222.196424                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         4307                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4307                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    306754000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    306754000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.328904                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.328904                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 71222.196424                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71222.196424                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3159264500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          256                       # Cycle average of tags in use
system.l2.tags.total_refs                       89096                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     11028                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.079071                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      59.626606                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     1.072360                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   195.301034                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.232916                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.004189                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.762895                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           97                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           54                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           92                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    514836                       # Number of tag accesses
system.l2.tags.data_accesses                   514836                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3159264500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.switch_cpus.inst        24064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       527296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             551360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        24064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         24064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       252224                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          252224                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          376                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         8239                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                8615                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3941                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               3941                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      7616963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    166904670                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             174521633                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      7616963                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          7616963                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       79836304                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             79836304                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       79836304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      7616963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    166904670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            254357937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3935.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       376.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      8048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000250216250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          232                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          232                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               20984                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               3712                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        8615                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3941                       # Number of write requests accepted
system.mem_ctrls.readBursts                      8615                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3941                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    191                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     6                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              374                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              285                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.87                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     84833750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   42120000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               242783750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10070.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28820.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     7256                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    3494                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.13                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.79                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  8615                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3941                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7409                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     671                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1609                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    491.316346                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   312.104894                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   374.808555                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          364     22.62%     22.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          275     17.09%     39.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           96      5.97%     45.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           91      5.66%     51.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           73      4.54%     55.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          265     16.47%     72.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           37      2.30%     74.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           46      2.86%     77.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          362     22.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1609                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          232                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.357759                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     34.905957                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.269803                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19             5      2.16%      2.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23            18      7.76%      9.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            26     11.21%     21.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            32     13.79%     34.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            35     15.09%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            38     16.38%     66.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43            23      9.91%     76.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47            21      9.05%     85.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51            14      6.03%     91.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             8      3.45%     94.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             6      2.59%     97.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             5      2.16%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             1      0.43%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           232                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          232                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.969828                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.938950                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.029413                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              121     52.16%     52.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.43%     52.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              107     46.12%     98.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      0.86%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.43%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           232                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 539136                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   12224                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  251968                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  551360                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               252224                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       170.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        79.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    174.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     79.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.62                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3159264500                       # Total gap between requests
system.mem_ctrls.avgGap                     251613.93                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        24064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       515072                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       251968                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 7616962.745601072907                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 163035415.363291054964                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 79755272.152743145823                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          376                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         8239                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3941                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     12446750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    230337000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  75338497250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     33103.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     27956.91                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  19116594.08                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              5362140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2846250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            28110180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            9991080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     248929200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        798108870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        541066080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1634413800                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        517.339969                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1399834500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    105300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1654130000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              6140400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              3259905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            32037180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           10560060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     248929200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        864674610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        485010720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1650612075                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        522.467199                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1253503500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    105300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1800461000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3159264500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      2621254                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2621262                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      2621254                       # number of overall hits
system.cpu.icache.overall_hits::total         2621262                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         4754                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4756                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         4754                       # number of overall misses
system.cpu.icache.overall_misses::total          4756                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    256764998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    256764998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    256764998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    256764998                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      2626008                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2626018                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      2626008                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2626018                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.001810                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001811                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.001810                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001811                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 54010.306689                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 53987.594197                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 54010.306689                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 53987.594197                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          576                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                22                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    26.181818                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3881                       # number of writebacks
system.cpu.icache.writebacks::total              3881                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          811                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          811                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          811                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          811                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         3943                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3943                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         3943                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3943                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    212528498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    212528498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    212528498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    212528498                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.001502                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001502                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.001502                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001502                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 53900.202384                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53900.202384                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 53900.202384                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53900.202384                       # average overall mshr miss latency
system.cpu.icache.replacements                   3881                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      2621254                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2621262                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         4754                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4756                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    256764998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    256764998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      2626008                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2626018                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.001810                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001811                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 54010.306689                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 53987.594197                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          811                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          811                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         3943                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3943                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    212528498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    212528498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.001502                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001502                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 53900.202384                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53900.202384                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6928334500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.968667                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2625207                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3945                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            665.451711                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle               500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.001464                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    63.967203                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000023                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.999488                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999510                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5255981                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5255981                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6928334500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6928334500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6928334500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6928334500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6928334500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6928334500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6928334500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            5                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      8809931                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          8809936                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            5                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      8809931                       # number of overall hits
system.cpu.dcache.overall_hits::total         8809936                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       141010                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         141012                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       141010                       # number of overall misses
system.cpu.dcache.overall_misses::total        141012                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   7068808160                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7068808160                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   7068808160                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7068808160                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      8950941                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      8950948                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      8950941                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      8950948                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.285714                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.015754                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015754                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.285714                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.015754                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015754                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 50129.835898                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 50129.124897                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 50129.835898                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50129.124897                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       247185                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1016                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              9410                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              13                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.268332                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    78.153846                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        45945                       # number of writebacks
system.cpu.dcache.writebacks::total             45945                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        73269                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        73269                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        73269                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        73269                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        67741                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        67741                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        67741                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        67741                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   2769615160                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2769615160                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   2769615160                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2769615160                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.007568                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007568                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.007568                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007568                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 40885.359826                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 40885.359826                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 40885.359826                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 40885.359826                       # average overall mshr miss latency
system.cpu.dcache.replacements                  67679                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      4987221                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4987221                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       105029                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        105029                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   5595435500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5595435500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      5092250                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5092250                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.020625                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.020625                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 53275.147816                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53275.147816                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        73227                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        73227                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        31802                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        31802                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   1333116000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1333116000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.006245                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006245                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 41919.250362                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 41919.250362                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            5                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      3822710                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3822715                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        35981                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        35983                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1473372660                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1473372660                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            7                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      3858691                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      3858698                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.285714                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.009325                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009325                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 40948.630110                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 40946.354112                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           42                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           42                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        35939                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        35939                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1436499160                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1436499160                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.009314                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009314                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 39970.482206                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 39970.482206                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6928334500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.975539                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             8877679                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             67743                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            131.049393                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.002046                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    63.973493                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000032                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.999586                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999618                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          17969639                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         17969639                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6928334500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON        10500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   6928324000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
