#[doc = "Register `ECC_AGGR_CORE0_REGS_sec_enable_clr_reg0` reader"]
pub type R = crate::R<EccAggrCore0RegsSecEnableClrReg0Spec>;
#[doc = "Register `ECC_AGGR_CORE0_REGS_sec_enable_clr_reg0` writer"]
pub type W = crate::W<EccAggrCore0RegsSecEnableClrReg0Spec>;
#[doc = "Field `CPU0_A53_DUAL_U_IDATA_SPRAM_BANK0_LO_ECC_SVBUS_ENABLE_CLR` reader - 0:0\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_idata_spram_bank0_lo_ecc_svbus_pend"]
pub type Cpu0A53DualUIdataSpramBank0LoEccSvbusEnableClrR = crate::BitReader;
#[doc = "Field `CPU0_A53_DUAL_U_IDATA_SPRAM_BANK0_LO_ECC_SVBUS_ENABLE_CLR` writer - 0:0\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_idata_spram_bank0_lo_ecc_svbus_pend"]
pub type Cpu0A53DualUIdataSpramBank0LoEccSvbusEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CPU0_A53_DUAL_U_IDATA_SPRAM_BANK0_HI_ECC_SVBUS_ENABLE_CLR` reader - 1:1\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_idata_spram_bank0_hi_ecc_svbus_pend"]
pub type Cpu0A53DualUIdataSpramBank0HiEccSvbusEnableClrR = crate::BitReader;
#[doc = "Field `CPU0_A53_DUAL_U_IDATA_SPRAM_BANK0_HI_ECC_SVBUS_ENABLE_CLR` writer - 1:1\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_idata_spram_bank0_hi_ecc_svbus_pend"]
pub type Cpu0A53DualUIdataSpramBank0HiEccSvbusEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CPU0_A53_DUAL_U_IDATA_SPRAM_BANK1_LO_ECC_SVBUS_ENABLE_CLR` reader - 2:2\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_idata_spram_bank1_lo_ecc_svbus_pend"]
pub type Cpu0A53DualUIdataSpramBank1LoEccSvbusEnableClrR = crate::BitReader;
#[doc = "Field `CPU0_A53_DUAL_U_IDATA_SPRAM_BANK1_LO_ECC_SVBUS_ENABLE_CLR` writer - 2:2\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_idata_spram_bank1_lo_ecc_svbus_pend"]
pub type Cpu0A53DualUIdataSpramBank1LoEccSvbusEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CPU0_A53_DUAL_U_IDATA_SPRAM_BANK1_HI_ECC_SVBUS_ENABLE_CLR` reader - 3:3\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_idata_spram_bank1_hi_ecc_svbus_pend"]
pub type Cpu0A53DualUIdataSpramBank1HiEccSvbusEnableClrR = crate::BitReader;
#[doc = "Field `CPU0_A53_DUAL_U_IDATA_SPRAM_BANK1_HI_ECC_SVBUS_ENABLE_CLR` writer - 3:3\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_idata_spram_bank1_hi_ecc_svbus_pend"]
pub type Cpu0A53DualUIdataSpramBank1HiEccSvbusEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CPU0_A53_DUAL_U_ITAG_SPRAM_RAM0_ECC_SVBUS_ENABLE_CLR` reader - 4:4\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_itag_spram_ram0_ecc_svbus_pend"]
pub type Cpu0A53DualUItagSpramRam0EccSvbusEnableClrR = crate::BitReader;
#[doc = "Field `CPU0_A53_DUAL_U_ITAG_SPRAM_RAM0_ECC_SVBUS_ENABLE_CLR` writer - 4:4\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_itag_spram_ram0_ecc_svbus_pend"]
pub type Cpu0A53DualUItagSpramRam0EccSvbusEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CPU0_A53_DUAL_U_ITAG_SPRAM_RAM1_ECC_SVBUS_ENABLE_CLR` reader - 5:5\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_itag_spram_ram1_ecc_svbus_pend"]
pub type Cpu0A53DualUItagSpramRam1EccSvbusEnableClrR = crate::BitReader;
#[doc = "Field `CPU0_A53_DUAL_U_ITAG_SPRAM_RAM1_ECC_SVBUS_ENABLE_CLR` writer - 5:5\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_itag_spram_ram1_ecc_svbus_pend"]
pub type Cpu0A53DualUItagSpramRam1EccSvbusEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CPU0_A53_DUAL_U_DDATA_SPRAM_BANK0_ECC_SVBUS_ENABLE_CLR` reader - 6:6\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_ddata_spram_bank0_ecc_svbus_pend"]
pub type Cpu0A53DualUDdataSpramBank0EccSvbusEnableClrR = crate::BitReader;
#[doc = "Field `CPU0_A53_DUAL_U_DDATA_SPRAM_BANK0_ECC_SVBUS_ENABLE_CLR` writer - 6:6\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_ddata_spram_bank0_ecc_svbus_pend"]
pub type Cpu0A53DualUDdataSpramBank0EccSvbusEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CPU0_A53_DUAL_U_DDATA_SPRAM_BANK1_ECC_SVBUS_ENABLE_CLR` reader - 7:7\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_ddata_spram_bank1_ecc_svbus_pend"]
pub type Cpu0A53DualUDdataSpramBank1EccSvbusEnableClrR = crate::BitReader;
#[doc = "Field `CPU0_A53_DUAL_U_DDATA_SPRAM_BANK1_ECC_SVBUS_ENABLE_CLR` writer - 7:7\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_ddata_spram_bank1_ecc_svbus_pend"]
pub type Cpu0A53DualUDdataSpramBank1EccSvbusEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CPU0_A53_DUAL_U_DDATA_SPRAM_BANK2_ECC_SVBUS_ENABLE_CLR` reader - 8:8\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_ddata_spram_bank2_ecc_svbus_pend"]
pub type Cpu0A53DualUDdataSpramBank2EccSvbusEnableClrR = crate::BitReader;
#[doc = "Field `CPU0_A53_DUAL_U_DDATA_SPRAM_BANK2_ECC_SVBUS_ENABLE_CLR` writer - 8:8\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_ddata_spram_bank2_ecc_svbus_pend"]
pub type Cpu0A53DualUDdataSpramBank2EccSvbusEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CPU0_A53_DUAL_U_DDATA_SPRAM_BANK3_ECC_SVBUS_ENABLE_CLR` reader - 9:9\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_ddata_spram_bank3_ecc_svbus_pend"]
pub type Cpu0A53DualUDdataSpramBank3EccSvbusEnableClrR = crate::BitReader;
#[doc = "Field `CPU0_A53_DUAL_U_DDATA_SPRAM_BANK3_ECC_SVBUS_ENABLE_CLR` writer - 9:9\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_ddata_spram_bank3_ecc_svbus_pend"]
pub type Cpu0A53DualUDdataSpramBank3EccSvbusEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CPU0_A53_DUAL_U_DDATA_SPRAM_BANK4_ECC_SVBUS_ENABLE_CLR` reader - 10:10\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_ddata_spram_bank4_ecc_svbus_pend"]
pub type Cpu0A53DualUDdataSpramBank4EccSvbusEnableClrR = crate::BitReader;
#[doc = "Field `CPU0_A53_DUAL_U_DDATA_SPRAM_BANK4_ECC_SVBUS_ENABLE_CLR` writer - 10:10\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_ddata_spram_bank4_ecc_svbus_pend"]
pub type Cpu0A53DualUDdataSpramBank4EccSvbusEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CPU0_A53_DUAL_U_DDATA_SPRAM_BANK5_ECC_SVBUS_ENABLE_CLR` reader - 11:11\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_ddata_spram_bank5_ecc_svbus_pend"]
pub type Cpu0A53DualUDdataSpramBank5EccSvbusEnableClrR = crate::BitReader;
#[doc = "Field `CPU0_A53_DUAL_U_DDATA_SPRAM_BANK5_ECC_SVBUS_ENABLE_CLR` writer - 11:11\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_ddata_spram_bank5_ecc_svbus_pend"]
pub type Cpu0A53DualUDdataSpramBank5EccSvbusEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CPU0_A53_DUAL_U_DDATA_SPRAM_BANK6_ECC_SVBUS_ENABLE_CLR` reader - 12:12\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_ddata_spram_bank6_ecc_svbus_pend"]
pub type Cpu0A53DualUDdataSpramBank6EccSvbusEnableClrR = crate::BitReader;
#[doc = "Field `CPU0_A53_DUAL_U_DDATA_SPRAM_BANK6_ECC_SVBUS_ENABLE_CLR` writer - 12:12\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_ddata_spram_bank6_ecc_svbus_pend"]
pub type Cpu0A53DualUDdataSpramBank6EccSvbusEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CPU0_A53_DUAL_U_DDATA_SPRAM_BANK7_ECC_SVBUS_ENABLE_CLR` reader - 13:13\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_ddata_spram_bank7_ecc_svbus_pend"]
pub type Cpu0A53DualUDdataSpramBank7EccSvbusEnableClrR = crate::BitReader;
#[doc = "Field `CPU0_A53_DUAL_U_DDATA_SPRAM_BANK7_ECC_SVBUS_ENABLE_CLR` writer - 13:13\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_ddata_spram_bank7_ecc_svbus_pend"]
pub type Cpu0A53DualUDdataSpramBank7EccSvbusEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CPU0_A53_DUAL_U_DTAG_SPRAM_BANK0_ECC_SVBUS_ENABLE_CLR` reader - 14:14\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_dtag_spram_bank0_ecc_svbus_pend"]
pub type Cpu0A53DualUDtagSpramBank0EccSvbusEnableClrR = crate::BitReader;
#[doc = "Field `CPU0_A53_DUAL_U_DTAG_SPRAM_BANK0_ECC_SVBUS_ENABLE_CLR` writer - 14:14\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_dtag_spram_bank0_ecc_svbus_pend"]
pub type Cpu0A53DualUDtagSpramBank0EccSvbusEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CPU0_A53_DUAL_U_DTAG_SPRAM_BANK1_ECC_SVBUS_ENABLE_CLR` reader - 15:15\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_dtag_spram_bank1_ecc_svbus_pend"]
pub type Cpu0A53DualUDtagSpramBank1EccSvbusEnableClrR = crate::BitReader;
#[doc = "Field `CPU0_A53_DUAL_U_DTAG_SPRAM_BANK1_ECC_SVBUS_ENABLE_CLR` writer - 15:15\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_dtag_spram_bank1_ecc_svbus_pend"]
pub type Cpu0A53DualUDtagSpramBank1EccSvbusEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CPU0_A53_DUAL_U_DTAG_SPRAM_BANK2_ECC_SVBUS_ENABLE_CLR` reader - 16:16\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_dtag_spram_bank2_ecc_svbus_pend"]
pub type Cpu0A53DualUDtagSpramBank2EccSvbusEnableClrR = crate::BitReader;
#[doc = "Field `CPU0_A53_DUAL_U_DTAG_SPRAM_BANK2_ECC_SVBUS_ENABLE_CLR` writer - 16:16\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_dtag_spram_bank2_ecc_svbus_pend"]
pub type Cpu0A53DualUDtagSpramBank2EccSvbusEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CPU0_A53_DUAL_U_DTAG_SPRAM_BANK3_ECC_SVBUS_ENABLE_CLR` reader - 17:17\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_dtag_spram_bank3_ecc_svbus_pend"]
pub type Cpu0A53DualUDtagSpramBank3EccSvbusEnableClrR = crate::BitReader;
#[doc = "Field `CPU0_A53_DUAL_U_DTAG_SPRAM_BANK3_ECC_SVBUS_ENABLE_CLR` writer - 17:17\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_dtag_spram_bank3_ecc_svbus_pend"]
pub type Cpu0A53DualUDtagSpramBank3EccSvbusEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CPU0_A53_DUAL_U_DDIRTY_SPRAM_ECC_SVBUS_ENABLE_CLR` reader - 18:18\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_ddirty_spram_ecc_svbus_pend"]
pub type Cpu0A53DualUDdirtySpramEccSvbusEnableClrR = crate::BitReader;
#[doc = "Field `CPU0_A53_DUAL_U_DDIRTY_SPRAM_ECC_SVBUS_ENABLE_CLR` writer - 18:18\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_ddirty_spram_ecc_svbus_pend"]
pub type Cpu0A53DualUDdirtySpramEccSvbusEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CPU0_A53_DUAL_U_TLB_SPRAM_BANK0_ECC_SVBUS_ENABLE_CLR` reader - 19:19\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_tlb_spram_bank0_ecc_svbus_pend"]
pub type Cpu0A53DualUTlbSpramBank0EccSvbusEnableClrR = crate::BitReader;
#[doc = "Field `CPU0_A53_DUAL_U_TLB_SPRAM_BANK0_ECC_SVBUS_ENABLE_CLR` writer - 19:19\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_tlb_spram_bank0_ecc_svbus_pend"]
pub type Cpu0A53DualUTlbSpramBank0EccSvbusEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CPU0_A53_DUAL_U_TLB_SPRAM_BANK1_ECC_SVBUS_ENABLE_CLR` reader - 20:20\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_tlb_spram_bank1_ecc_svbus_pend"]
pub type Cpu0A53DualUTlbSpramBank1EccSvbusEnableClrR = crate::BitReader;
#[doc = "Field `CPU0_A53_DUAL_U_TLB_SPRAM_BANK1_ECC_SVBUS_ENABLE_CLR` writer - 20:20\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_tlb_spram_bank1_ecc_svbus_pend"]
pub type Cpu0A53DualUTlbSpramBank1EccSvbusEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CPU0_A53_DUAL_U_TLB_SPRAM_BANK2_ECC_SVBUS_ENABLE_CLR` reader - 21:21\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_tlb_spram_bank2_ecc_svbus_pend"]
pub type Cpu0A53DualUTlbSpramBank2EccSvbusEnableClrR = crate::BitReader;
#[doc = "Field `CPU0_A53_DUAL_U_TLB_SPRAM_BANK2_ECC_SVBUS_ENABLE_CLR` writer - 21:21\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_tlb_spram_bank2_ecc_svbus_pend"]
pub type Cpu0A53DualUTlbSpramBank2EccSvbusEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CPU0_A53_DUAL_U_TLB_SPRAM_BANK3_ECC_SVBUS_ENABLE_CLR` reader - 22:22\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_tlb_spram_bank3_ecc_svbus_pend"]
pub type Cpu0A53DualUTlbSpramBank3EccSvbusEnableClrR = crate::BitReader;
#[doc = "Field `CPU0_A53_DUAL_U_TLB_SPRAM_BANK3_ECC_SVBUS_ENABLE_CLR` writer - 22:22\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_tlb_spram_bank3_ecc_svbus_pend"]
pub type Cpu0A53DualUTlbSpramBank3EccSvbusEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CPU0_A53_DUAL_U_L1D_TAGRAM_SPRAM_WAY0_ECC_SVBUS_ENABLE_CLR` reader - 23:23\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_l1d_tagram_spram_way0_ecc_svbus_pend"]
pub type Cpu0A53DualUL1dTagramSpramWay0EccSvbusEnableClrR = crate::BitReader;
#[doc = "Field `CPU0_A53_DUAL_U_L1D_TAGRAM_SPRAM_WAY0_ECC_SVBUS_ENABLE_CLR` writer - 23:23\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_l1d_tagram_spram_way0_ecc_svbus_pend"]
pub type Cpu0A53DualUL1dTagramSpramWay0EccSvbusEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CPU0_A53_DUAL_U_L1D_TAGRAM_SPRAM_WAY1_ECC_SVBUS_ENABLE_CLR` reader - 24:24\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_l1d_tagram_spram_way1_ecc_svbus_pend"]
pub type Cpu0A53DualUL1dTagramSpramWay1EccSvbusEnableClrR = crate::BitReader;
#[doc = "Field `CPU0_A53_DUAL_U_L1D_TAGRAM_SPRAM_WAY1_ECC_SVBUS_ENABLE_CLR` writer - 24:24\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_l1d_tagram_spram_way1_ecc_svbus_pend"]
pub type Cpu0A53DualUL1dTagramSpramWay1EccSvbusEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CPU0_A53_DUAL_U_L1D_TAGRAM_SPRAM_WAY2_ECC_SVBUS_ENABLE_CLR` reader - 25:25\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_l1d_tagram_spram_way2_ecc_svbus_pend"]
pub type Cpu0A53DualUL1dTagramSpramWay2EccSvbusEnableClrR = crate::BitReader;
#[doc = "Field `CPU0_A53_DUAL_U_L1D_TAGRAM_SPRAM_WAY2_ECC_SVBUS_ENABLE_CLR` writer - 25:25\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_l1d_tagram_spram_way2_ecc_svbus_pend"]
pub type Cpu0A53DualUL1dTagramSpramWay2EccSvbusEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CPU0_A53_DUAL_U_L1D_TAGRAM_SPRAM_WAY3_ECC_SVBUS_ENABLE_CLR` reader - 26:26\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_l1d_tagram_spram_way3_ecc_svbus_pend"]
pub type Cpu0A53DualUL1dTagramSpramWay3EccSvbusEnableClrR = crate::BitReader;
#[doc = "Field `CPU0_A53_DUAL_U_L1D_TAGRAM_SPRAM_WAY3_ECC_SVBUS_ENABLE_CLR` writer - 26:26\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_l1d_tagram_spram_way3_ecc_svbus_pend"]
pub type Cpu0A53DualUL1dTagramSpramWay3EccSvbusEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - 0:0\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_idata_spram_bank0_lo_ecc_svbus_pend"]
    #[inline(always)]
    pub fn cpu0_a53_dual_u_idata_spram_bank0_lo_ecc_svbus_enable_clr(
        &self,
    ) -> Cpu0A53DualUIdataSpramBank0LoEccSvbusEnableClrR {
        Cpu0A53DualUIdataSpramBank0LoEccSvbusEnableClrR::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_idata_spram_bank0_hi_ecc_svbus_pend"]
    #[inline(always)]
    pub fn cpu0_a53_dual_u_idata_spram_bank0_hi_ecc_svbus_enable_clr(
        &self,
    ) -> Cpu0A53DualUIdataSpramBank0HiEccSvbusEnableClrR {
        Cpu0A53DualUIdataSpramBank0HiEccSvbusEnableClrR::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - 2:2\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_idata_spram_bank1_lo_ecc_svbus_pend"]
    #[inline(always)]
    pub fn cpu0_a53_dual_u_idata_spram_bank1_lo_ecc_svbus_enable_clr(
        &self,
    ) -> Cpu0A53DualUIdataSpramBank1LoEccSvbusEnableClrR {
        Cpu0A53DualUIdataSpramBank1LoEccSvbusEnableClrR::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - 3:3\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_idata_spram_bank1_hi_ecc_svbus_pend"]
    #[inline(always)]
    pub fn cpu0_a53_dual_u_idata_spram_bank1_hi_ecc_svbus_enable_clr(
        &self,
    ) -> Cpu0A53DualUIdataSpramBank1HiEccSvbusEnableClrR {
        Cpu0A53DualUIdataSpramBank1HiEccSvbusEnableClrR::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - 4:4\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_itag_spram_ram0_ecc_svbus_pend"]
    #[inline(always)]
    pub fn cpu0_a53_dual_u_itag_spram_ram0_ecc_svbus_enable_clr(
        &self,
    ) -> Cpu0A53DualUItagSpramRam0EccSvbusEnableClrR {
        Cpu0A53DualUItagSpramRam0EccSvbusEnableClrR::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - 5:5\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_itag_spram_ram1_ecc_svbus_pend"]
    #[inline(always)]
    pub fn cpu0_a53_dual_u_itag_spram_ram1_ecc_svbus_enable_clr(
        &self,
    ) -> Cpu0A53DualUItagSpramRam1EccSvbusEnableClrR {
        Cpu0A53DualUItagSpramRam1EccSvbusEnableClrR::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - 6:6\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_ddata_spram_bank0_ecc_svbus_pend"]
    #[inline(always)]
    pub fn cpu0_a53_dual_u_ddata_spram_bank0_ecc_svbus_enable_clr(
        &self,
    ) -> Cpu0A53DualUDdataSpramBank0EccSvbusEnableClrR {
        Cpu0A53DualUDdataSpramBank0EccSvbusEnableClrR::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - 7:7\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_ddata_spram_bank1_ecc_svbus_pend"]
    #[inline(always)]
    pub fn cpu0_a53_dual_u_ddata_spram_bank1_ecc_svbus_enable_clr(
        &self,
    ) -> Cpu0A53DualUDdataSpramBank1EccSvbusEnableClrR {
        Cpu0A53DualUDdataSpramBank1EccSvbusEnableClrR::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - 8:8\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_ddata_spram_bank2_ecc_svbus_pend"]
    #[inline(always)]
    pub fn cpu0_a53_dual_u_ddata_spram_bank2_ecc_svbus_enable_clr(
        &self,
    ) -> Cpu0A53DualUDdataSpramBank2EccSvbusEnableClrR {
        Cpu0A53DualUDdataSpramBank2EccSvbusEnableClrR::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - 9:9\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_ddata_spram_bank3_ecc_svbus_pend"]
    #[inline(always)]
    pub fn cpu0_a53_dual_u_ddata_spram_bank3_ecc_svbus_enable_clr(
        &self,
    ) -> Cpu0A53DualUDdataSpramBank3EccSvbusEnableClrR {
        Cpu0A53DualUDdataSpramBank3EccSvbusEnableClrR::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - 10:10\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_ddata_spram_bank4_ecc_svbus_pend"]
    #[inline(always)]
    pub fn cpu0_a53_dual_u_ddata_spram_bank4_ecc_svbus_enable_clr(
        &self,
    ) -> Cpu0A53DualUDdataSpramBank4EccSvbusEnableClrR {
        Cpu0A53DualUDdataSpramBank4EccSvbusEnableClrR::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - 11:11\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_ddata_spram_bank5_ecc_svbus_pend"]
    #[inline(always)]
    pub fn cpu0_a53_dual_u_ddata_spram_bank5_ecc_svbus_enable_clr(
        &self,
    ) -> Cpu0A53DualUDdataSpramBank5EccSvbusEnableClrR {
        Cpu0A53DualUDdataSpramBank5EccSvbusEnableClrR::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - 12:12\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_ddata_spram_bank6_ecc_svbus_pend"]
    #[inline(always)]
    pub fn cpu0_a53_dual_u_ddata_spram_bank6_ecc_svbus_enable_clr(
        &self,
    ) -> Cpu0A53DualUDdataSpramBank6EccSvbusEnableClrR {
        Cpu0A53DualUDdataSpramBank6EccSvbusEnableClrR::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - 13:13\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_ddata_spram_bank7_ecc_svbus_pend"]
    #[inline(always)]
    pub fn cpu0_a53_dual_u_ddata_spram_bank7_ecc_svbus_enable_clr(
        &self,
    ) -> Cpu0A53DualUDdataSpramBank7EccSvbusEnableClrR {
        Cpu0A53DualUDdataSpramBank7EccSvbusEnableClrR::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - 14:14\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_dtag_spram_bank0_ecc_svbus_pend"]
    #[inline(always)]
    pub fn cpu0_a53_dual_u_dtag_spram_bank0_ecc_svbus_enable_clr(
        &self,
    ) -> Cpu0A53DualUDtagSpramBank0EccSvbusEnableClrR {
        Cpu0A53DualUDtagSpramBank0EccSvbusEnableClrR::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - 15:15\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_dtag_spram_bank1_ecc_svbus_pend"]
    #[inline(always)]
    pub fn cpu0_a53_dual_u_dtag_spram_bank1_ecc_svbus_enable_clr(
        &self,
    ) -> Cpu0A53DualUDtagSpramBank1EccSvbusEnableClrR {
        Cpu0A53DualUDtagSpramBank1EccSvbusEnableClrR::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - 16:16\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_dtag_spram_bank2_ecc_svbus_pend"]
    #[inline(always)]
    pub fn cpu0_a53_dual_u_dtag_spram_bank2_ecc_svbus_enable_clr(
        &self,
    ) -> Cpu0A53DualUDtagSpramBank2EccSvbusEnableClrR {
        Cpu0A53DualUDtagSpramBank2EccSvbusEnableClrR::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - 17:17\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_dtag_spram_bank3_ecc_svbus_pend"]
    #[inline(always)]
    pub fn cpu0_a53_dual_u_dtag_spram_bank3_ecc_svbus_enable_clr(
        &self,
    ) -> Cpu0A53DualUDtagSpramBank3EccSvbusEnableClrR {
        Cpu0A53DualUDtagSpramBank3EccSvbusEnableClrR::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - 18:18\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_ddirty_spram_ecc_svbus_pend"]
    #[inline(always)]
    pub fn cpu0_a53_dual_u_ddirty_spram_ecc_svbus_enable_clr(
        &self,
    ) -> Cpu0A53DualUDdirtySpramEccSvbusEnableClrR {
        Cpu0A53DualUDdirtySpramEccSvbusEnableClrR::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - 19:19\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_tlb_spram_bank0_ecc_svbus_pend"]
    #[inline(always)]
    pub fn cpu0_a53_dual_u_tlb_spram_bank0_ecc_svbus_enable_clr(
        &self,
    ) -> Cpu0A53DualUTlbSpramBank0EccSvbusEnableClrR {
        Cpu0A53DualUTlbSpramBank0EccSvbusEnableClrR::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - 20:20\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_tlb_spram_bank1_ecc_svbus_pend"]
    #[inline(always)]
    pub fn cpu0_a53_dual_u_tlb_spram_bank1_ecc_svbus_enable_clr(
        &self,
    ) -> Cpu0A53DualUTlbSpramBank1EccSvbusEnableClrR {
        Cpu0A53DualUTlbSpramBank1EccSvbusEnableClrR::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - 21:21\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_tlb_spram_bank2_ecc_svbus_pend"]
    #[inline(always)]
    pub fn cpu0_a53_dual_u_tlb_spram_bank2_ecc_svbus_enable_clr(
        &self,
    ) -> Cpu0A53DualUTlbSpramBank2EccSvbusEnableClrR {
        Cpu0A53DualUTlbSpramBank2EccSvbusEnableClrR::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22 - 22:22\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_tlb_spram_bank3_ecc_svbus_pend"]
    #[inline(always)]
    pub fn cpu0_a53_dual_u_tlb_spram_bank3_ecc_svbus_enable_clr(
        &self,
    ) -> Cpu0A53DualUTlbSpramBank3EccSvbusEnableClrR {
        Cpu0A53DualUTlbSpramBank3EccSvbusEnableClrR::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23 - 23:23\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_l1d_tagram_spram_way0_ecc_svbus_pend"]
    #[inline(always)]
    pub fn cpu0_a53_dual_u_l1d_tagram_spram_way0_ecc_svbus_enable_clr(
        &self,
    ) -> Cpu0A53DualUL1dTagramSpramWay0EccSvbusEnableClrR {
        Cpu0A53DualUL1dTagramSpramWay0EccSvbusEnableClrR::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 24 - 24:24\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_l1d_tagram_spram_way1_ecc_svbus_pend"]
    #[inline(always)]
    pub fn cpu0_a53_dual_u_l1d_tagram_spram_way1_ecc_svbus_enable_clr(
        &self,
    ) -> Cpu0A53DualUL1dTagramSpramWay1EccSvbusEnableClrR {
        Cpu0A53DualUL1dTagramSpramWay1EccSvbusEnableClrR::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 25 - 25:25\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_l1d_tagram_spram_way2_ecc_svbus_pend"]
    #[inline(always)]
    pub fn cpu0_a53_dual_u_l1d_tagram_spram_way2_ecc_svbus_enable_clr(
        &self,
    ) -> Cpu0A53DualUL1dTagramSpramWay2EccSvbusEnableClrR {
        Cpu0A53DualUL1dTagramSpramWay2EccSvbusEnableClrR::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 26 - 26:26\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_l1d_tagram_spram_way3_ecc_svbus_pend"]
    #[inline(always)]
    pub fn cpu0_a53_dual_u_l1d_tagram_spram_way3_ecc_svbus_enable_clr(
        &self,
    ) -> Cpu0A53DualUL1dTagramSpramWay3EccSvbusEnableClrR {
        Cpu0A53DualUL1dTagramSpramWay3EccSvbusEnableClrR::new(((self.bits >> 26) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - 0:0\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_idata_spram_bank0_lo_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn cpu0_a53_dual_u_idata_spram_bank0_lo_ecc_svbus_enable_clr(
        &mut self,
    ) -> Cpu0A53DualUIdataSpramBank0LoEccSvbusEnableClrW<EccAggrCore0RegsSecEnableClrReg0Spec> {
        Cpu0A53DualUIdataSpramBank0LoEccSvbusEnableClrW::new(self, 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_idata_spram_bank0_hi_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn cpu0_a53_dual_u_idata_spram_bank0_hi_ecc_svbus_enable_clr(
        &mut self,
    ) -> Cpu0A53DualUIdataSpramBank0HiEccSvbusEnableClrW<EccAggrCore0RegsSecEnableClrReg0Spec> {
        Cpu0A53DualUIdataSpramBank0HiEccSvbusEnableClrW::new(self, 1)
    }
    #[doc = "Bit 2 - 2:2\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_idata_spram_bank1_lo_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn cpu0_a53_dual_u_idata_spram_bank1_lo_ecc_svbus_enable_clr(
        &mut self,
    ) -> Cpu0A53DualUIdataSpramBank1LoEccSvbusEnableClrW<EccAggrCore0RegsSecEnableClrReg0Spec> {
        Cpu0A53DualUIdataSpramBank1LoEccSvbusEnableClrW::new(self, 2)
    }
    #[doc = "Bit 3 - 3:3\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_idata_spram_bank1_hi_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn cpu0_a53_dual_u_idata_spram_bank1_hi_ecc_svbus_enable_clr(
        &mut self,
    ) -> Cpu0A53DualUIdataSpramBank1HiEccSvbusEnableClrW<EccAggrCore0RegsSecEnableClrReg0Spec> {
        Cpu0A53DualUIdataSpramBank1HiEccSvbusEnableClrW::new(self, 3)
    }
    #[doc = "Bit 4 - 4:4\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_itag_spram_ram0_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn cpu0_a53_dual_u_itag_spram_ram0_ecc_svbus_enable_clr(
        &mut self,
    ) -> Cpu0A53DualUItagSpramRam0EccSvbusEnableClrW<EccAggrCore0RegsSecEnableClrReg0Spec> {
        Cpu0A53DualUItagSpramRam0EccSvbusEnableClrW::new(self, 4)
    }
    #[doc = "Bit 5 - 5:5\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_itag_spram_ram1_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn cpu0_a53_dual_u_itag_spram_ram1_ecc_svbus_enable_clr(
        &mut self,
    ) -> Cpu0A53DualUItagSpramRam1EccSvbusEnableClrW<EccAggrCore0RegsSecEnableClrReg0Spec> {
        Cpu0A53DualUItagSpramRam1EccSvbusEnableClrW::new(self, 5)
    }
    #[doc = "Bit 6 - 6:6\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_ddata_spram_bank0_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn cpu0_a53_dual_u_ddata_spram_bank0_ecc_svbus_enable_clr(
        &mut self,
    ) -> Cpu0A53DualUDdataSpramBank0EccSvbusEnableClrW<EccAggrCore0RegsSecEnableClrReg0Spec> {
        Cpu0A53DualUDdataSpramBank0EccSvbusEnableClrW::new(self, 6)
    }
    #[doc = "Bit 7 - 7:7\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_ddata_spram_bank1_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn cpu0_a53_dual_u_ddata_spram_bank1_ecc_svbus_enable_clr(
        &mut self,
    ) -> Cpu0A53DualUDdataSpramBank1EccSvbusEnableClrW<EccAggrCore0RegsSecEnableClrReg0Spec> {
        Cpu0A53DualUDdataSpramBank1EccSvbusEnableClrW::new(self, 7)
    }
    #[doc = "Bit 8 - 8:8\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_ddata_spram_bank2_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn cpu0_a53_dual_u_ddata_spram_bank2_ecc_svbus_enable_clr(
        &mut self,
    ) -> Cpu0A53DualUDdataSpramBank2EccSvbusEnableClrW<EccAggrCore0RegsSecEnableClrReg0Spec> {
        Cpu0A53DualUDdataSpramBank2EccSvbusEnableClrW::new(self, 8)
    }
    #[doc = "Bit 9 - 9:9\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_ddata_spram_bank3_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn cpu0_a53_dual_u_ddata_spram_bank3_ecc_svbus_enable_clr(
        &mut self,
    ) -> Cpu0A53DualUDdataSpramBank3EccSvbusEnableClrW<EccAggrCore0RegsSecEnableClrReg0Spec> {
        Cpu0A53DualUDdataSpramBank3EccSvbusEnableClrW::new(self, 9)
    }
    #[doc = "Bit 10 - 10:10\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_ddata_spram_bank4_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn cpu0_a53_dual_u_ddata_spram_bank4_ecc_svbus_enable_clr(
        &mut self,
    ) -> Cpu0A53DualUDdataSpramBank4EccSvbusEnableClrW<EccAggrCore0RegsSecEnableClrReg0Spec> {
        Cpu0A53DualUDdataSpramBank4EccSvbusEnableClrW::new(self, 10)
    }
    #[doc = "Bit 11 - 11:11\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_ddata_spram_bank5_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn cpu0_a53_dual_u_ddata_spram_bank5_ecc_svbus_enable_clr(
        &mut self,
    ) -> Cpu0A53DualUDdataSpramBank5EccSvbusEnableClrW<EccAggrCore0RegsSecEnableClrReg0Spec> {
        Cpu0A53DualUDdataSpramBank5EccSvbusEnableClrW::new(self, 11)
    }
    #[doc = "Bit 12 - 12:12\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_ddata_spram_bank6_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn cpu0_a53_dual_u_ddata_spram_bank6_ecc_svbus_enable_clr(
        &mut self,
    ) -> Cpu0A53DualUDdataSpramBank6EccSvbusEnableClrW<EccAggrCore0RegsSecEnableClrReg0Spec> {
        Cpu0A53DualUDdataSpramBank6EccSvbusEnableClrW::new(self, 12)
    }
    #[doc = "Bit 13 - 13:13\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_ddata_spram_bank7_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn cpu0_a53_dual_u_ddata_spram_bank7_ecc_svbus_enable_clr(
        &mut self,
    ) -> Cpu0A53DualUDdataSpramBank7EccSvbusEnableClrW<EccAggrCore0RegsSecEnableClrReg0Spec> {
        Cpu0A53DualUDdataSpramBank7EccSvbusEnableClrW::new(self, 13)
    }
    #[doc = "Bit 14 - 14:14\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_dtag_spram_bank0_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn cpu0_a53_dual_u_dtag_spram_bank0_ecc_svbus_enable_clr(
        &mut self,
    ) -> Cpu0A53DualUDtagSpramBank0EccSvbusEnableClrW<EccAggrCore0RegsSecEnableClrReg0Spec> {
        Cpu0A53DualUDtagSpramBank0EccSvbusEnableClrW::new(self, 14)
    }
    #[doc = "Bit 15 - 15:15\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_dtag_spram_bank1_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn cpu0_a53_dual_u_dtag_spram_bank1_ecc_svbus_enable_clr(
        &mut self,
    ) -> Cpu0A53DualUDtagSpramBank1EccSvbusEnableClrW<EccAggrCore0RegsSecEnableClrReg0Spec> {
        Cpu0A53DualUDtagSpramBank1EccSvbusEnableClrW::new(self, 15)
    }
    #[doc = "Bit 16 - 16:16\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_dtag_spram_bank2_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn cpu0_a53_dual_u_dtag_spram_bank2_ecc_svbus_enable_clr(
        &mut self,
    ) -> Cpu0A53DualUDtagSpramBank2EccSvbusEnableClrW<EccAggrCore0RegsSecEnableClrReg0Spec> {
        Cpu0A53DualUDtagSpramBank2EccSvbusEnableClrW::new(self, 16)
    }
    #[doc = "Bit 17 - 17:17\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_dtag_spram_bank3_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn cpu0_a53_dual_u_dtag_spram_bank3_ecc_svbus_enable_clr(
        &mut self,
    ) -> Cpu0A53DualUDtagSpramBank3EccSvbusEnableClrW<EccAggrCore0RegsSecEnableClrReg0Spec> {
        Cpu0A53DualUDtagSpramBank3EccSvbusEnableClrW::new(self, 17)
    }
    #[doc = "Bit 18 - 18:18\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_ddirty_spram_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn cpu0_a53_dual_u_ddirty_spram_ecc_svbus_enable_clr(
        &mut self,
    ) -> Cpu0A53DualUDdirtySpramEccSvbusEnableClrW<EccAggrCore0RegsSecEnableClrReg0Spec> {
        Cpu0A53DualUDdirtySpramEccSvbusEnableClrW::new(self, 18)
    }
    #[doc = "Bit 19 - 19:19\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_tlb_spram_bank0_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn cpu0_a53_dual_u_tlb_spram_bank0_ecc_svbus_enable_clr(
        &mut self,
    ) -> Cpu0A53DualUTlbSpramBank0EccSvbusEnableClrW<EccAggrCore0RegsSecEnableClrReg0Spec> {
        Cpu0A53DualUTlbSpramBank0EccSvbusEnableClrW::new(self, 19)
    }
    #[doc = "Bit 20 - 20:20\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_tlb_spram_bank1_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn cpu0_a53_dual_u_tlb_spram_bank1_ecc_svbus_enable_clr(
        &mut self,
    ) -> Cpu0A53DualUTlbSpramBank1EccSvbusEnableClrW<EccAggrCore0RegsSecEnableClrReg0Spec> {
        Cpu0A53DualUTlbSpramBank1EccSvbusEnableClrW::new(self, 20)
    }
    #[doc = "Bit 21 - 21:21\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_tlb_spram_bank2_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn cpu0_a53_dual_u_tlb_spram_bank2_ecc_svbus_enable_clr(
        &mut self,
    ) -> Cpu0A53DualUTlbSpramBank2EccSvbusEnableClrW<EccAggrCore0RegsSecEnableClrReg0Spec> {
        Cpu0A53DualUTlbSpramBank2EccSvbusEnableClrW::new(self, 21)
    }
    #[doc = "Bit 22 - 22:22\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_tlb_spram_bank3_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn cpu0_a53_dual_u_tlb_spram_bank3_ecc_svbus_enable_clr(
        &mut self,
    ) -> Cpu0A53DualUTlbSpramBank3EccSvbusEnableClrW<EccAggrCore0RegsSecEnableClrReg0Spec> {
        Cpu0A53DualUTlbSpramBank3EccSvbusEnableClrW::new(self, 22)
    }
    #[doc = "Bit 23 - 23:23\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_l1d_tagram_spram_way0_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn cpu0_a53_dual_u_l1d_tagram_spram_way0_ecc_svbus_enable_clr(
        &mut self,
    ) -> Cpu0A53DualUL1dTagramSpramWay0EccSvbusEnableClrW<EccAggrCore0RegsSecEnableClrReg0Spec>
    {
        Cpu0A53DualUL1dTagramSpramWay0EccSvbusEnableClrW::new(self, 23)
    }
    #[doc = "Bit 24 - 24:24\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_l1d_tagram_spram_way1_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn cpu0_a53_dual_u_l1d_tagram_spram_way1_ecc_svbus_enable_clr(
        &mut self,
    ) -> Cpu0A53DualUL1dTagramSpramWay1EccSvbusEnableClrW<EccAggrCore0RegsSecEnableClrReg0Spec>
    {
        Cpu0A53DualUL1dTagramSpramWay1EccSvbusEnableClrW::new(self, 24)
    }
    #[doc = "Bit 25 - 25:25\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_l1d_tagram_spram_way2_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn cpu0_a53_dual_u_l1d_tagram_spram_way2_ecc_svbus_enable_clr(
        &mut self,
    ) -> Cpu0A53DualUL1dTagramSpramWay2EccSvbusEnableClrW<EccAggrCore0RegsSecEnableClrReg0Spec>
    {
        Cpu0A53DualUL1dTagramSpramWay2EccSvbusEnableClrW::new(self, 25)
    }
    #[doc = "Bit 26 - 26:26\\]
Interrupt Enable Clear Register for cpu0_a53_dual_u_l1d_tagram_spram_way3_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn cpu0_a53_dual_u_l1d_tagram_spram_way3_ecc_svbus_enable_clr(
        &mut self,
    ) -> Cpu0A53DualUL1dTagramSpramWay3EccSvbusEnableClrW<EccAggrCore0RegsSecEnableClrReg0Spec>
    {
        Cpu0A53DualUL1dTagramSpramWay3EccSvbusEnableClrW::new(self, 26)
    }
}
#[doc = "Interrupt Enable Clear Register 0\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`ecc_aggr_core0_regs_sec_enable_clr_reg0::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ecc_aggr_core0_regs_sec_enable_clr_reg0::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct EccAggrCore0RegsSecEnableClrReg0Spec;
impl crate::RegisterSpec for EccAggrCore0RegsSecEnableClrReg0Spec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`ecc_aggr_core0_regs_sec_enable_clr_reg0::R`](R) reader structure"]
impl crate::Readable for EccAggrCore0RegsSecEnableClrReg0Spec {}
#[doc = "`write(|w| ..)` method takes [`ecc_aggr_core0_regs_sec_enable_clr_reg0::W`](W) writer structure"]
impl crate::Writable for EccAggrCore0RegsSecEnableClrReg0Spec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets ECC_AGGR_CORE0_REGS_sec_enable_clr_reg0 to value 0"]
impl crate::Resettable for EccAggrCore0RegsSecEnableClrReg0Spec {
    const RESET_VALUE: u32 = 0;
}
