#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Dec 15 16:02:51 2019
# Process ID: 5768
# Current directory: /home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1
# Command line: vivado
# Log file: /home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/vivado.log
# Journal file: /home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/vivado.jou
#-----------------------------------------------------------
start_gui
create_project -in_memory -part xc7z020clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
Project
add_file ./top_synth.dcp
/home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/top_synth.dcp
add_files ./Sources/xdc/top_io_Arty_Z720.xdc
/home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/Sources/xdc/top_io_Arty_Z720.xdc
set_property USED_IN {implementation} [get_files ./Sources/xdc/top_io_Arty_Z720.xdc]
add_file ./rm1_synth.dcp
/home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/rm1_synth.dcp
set_property SCOPED_TO_CELLS {inst_function128} [get_files ./rm1_synth.dcp]
link_design -mode default -reconfig_partitions {inst_function128} -part xc7z020clg400-1 -top top
Command: link_design -mode default -reconfig_partitions inst_function128 -part xc7z020clg400-1 -top top
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/rm1_synth.dcp' for cell 'inst_function128'
INFO: [Netlist 29-17] Analyzing 154 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/top_synth/top_early.xdc]
Finished Parsing XDC File [/home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/top_synth/top_early.xdc]
Parsing XDC File [/home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/Sources/xdc/top_io_Arty_Z720.xdc]
Finished Parsing XDC File [/home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/Sources/xdc/top_io_Arty_Z720.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6875.125 ; gain = 0.000 ; free physical = 6006 ; free virtual = 13168
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 7009.562 ; gain = 470.824 ; free physical = 5913 ; free virtual = 13075
design_1
set_property HD.RECONFIGURABLE 1 [get_cells inst_function128]
write_checkpoint -force ./top_link_aes.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7331.672 ; gain = 0.000 ; free physical = 5596 ; free virtual = 12734
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.04 . Memory (MB): peak = 7351.516 ; gain = 14.844 ; free physical = 5589 ; free virtual = 12726
INFO: [Common 17-1381] The checkpoint '/home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/top_link_aes.dcp' has been generated.
/home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/top_link_aes.dcp
startgroup
create_pblock pblock_inst_function128
resize_pblock pblock_inst_function128 -add {SLICE_X84Y50:SLICE_X99Y99 DSP48_X3Y20:DSP48_X3Y39 RAMB18_X4Y20:RAMB18_X4Y39 RAMB36_X4Y10:RAMB36_X4Y19}
add_cells_to_pblock pblock_inst_function128 [get_cells [list inst_function128]] -clear_locs
endgroup
set_property RESET_AFTER_RECONFIG 1 [get_pblocks pblock_inst_function128]
set_property SNAPPING_MODE ROUTING [get_pblocks pblock_inst_function128]
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
create_drc_ruledeck ruledeck_1
add_drc_checks -ruledeck ruledeck_1 [get_drc_checks {HDPRA-62 HDPRA-60 HDPRA-58 HDPRA-57 HDPRA-56 HDPRA-55 HDPRA-54 HDPRA-53 HDPRA-52 HDPRA-51 HDPRA-21 HDPR-43 HDPR-20 HDPR-88 HDPR-41 HDPR-40 HDPR-30 HDPR-96 HDPR-95 HDPR-94 HDPR-93 HDPR-92 HDPR-91 HDPR-90 HDPR-87 HDPR-86 HDPR-85 HDPR-84 HDPR-83 HDPR-74 HDPR-73 HDPR-72 HDPR-71 HDPR-70 HDPR-69 HDPR-68 HDPR-67 HDPR-66 HDPR-65 HDPR-64 HDPR-63 HDPR-62 HDPR-61 HDPR-60 HDPR-59 HDPR-58 HDPR-57 HDPR-54 HDPR-51 HDPR-50 HDPR-49 HDPR-48 HDPR-47 HDPR-46 HDPR-45 HDPR-44 HDPR-42 HDPR-38 HDPR-37 HDPR-36 HDPR-35 HDPR-34 HDPR-33 HDPR-32 HDPR-29 HDPR-28 HDPR-27 HDPR-26 HDPR-25 HDPR-23 HDPR-22 HDPR-18 HDPR-17 HDPR-16 HDPR-15 HDPR-14 HDPR-13 HDPR-12 HDPR-11 HDPR-10 HDPR-9 HDPR-8 HDPR-7 HDPR-6 HDPR-5 HDPR-4 HDPR-3 HDPR-2 HDPR-1}]
report_drc -name drc_1 -ruledecks {ruledeck_1}
Command: report_drc -name drc_1 -ruledecks ruledeck_1
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc completed successfully
delete_drc_ruledeck ruledeck_1
pwd
/home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1
write_xdc ./top_all.xdc
/home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/top_all.xdc
opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 7531.473 ; gain = 23.781 ; free physical = 5445 ; free virtual = 12594

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1fa5380da

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.10 . Memory (MB): peak = 7596.281 ; gain = 64.809 ; free physical = 5442 ; free virtual = 12591

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 7727.945 ; gain = 0.000 ; free physical = 5326 ; free virtual = 12472
Phase 1 Generate And Synthesize Debug Cores | Checksum: 133c17b5a

Time (s): cpu = 00:01:09 ; elapsed = 00:01:16 . Memory (MB): peak = 7727.945 ; gain = 46.660 ; free physical = 5326 ; free virtual = 12472

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 22dd79f14

Time (s): cpu = 00:01:09 ; elapsed = 00:01:17 . Memory (MB): peak = 7735.949 ; gain = 54.664 ; free physical = 5328 ; free virtual = 12474
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 6 cells
INFO: [Opt 31-1021] In phase Retarget, 177 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 22dd79f14

Time (s): cpu = 00:01:09 ; elapsed = 00:01:17 . Memory (MB): peak = 7735.949 ; gain = 54.664 ; free physical = 5328 ; free virtual = 12474
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 176 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1785f27b3

Time (s): cpu = 00:01:09 ; elapsed = 00:01:17 . Memory (MB): peak = 7735.949 ; gain = 54.664 ; free physical = 5328 ; free virtual = 12474
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 2112 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG clk_IBUF_BUFG_inst to drive 2016 load(s) on clock net clk_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 5 BUFG optimization | Checksum: 1d8eaf996

Time (s): cpu = 00:01:10 ; elapsed = 00:01:17 . Memory (MB): peak = 7735.949 ; gain = 54.664 ; free physical = 5328 ; free virtual = 12474
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 1d8eaf996

Time (s): cpu = 00:01:10 ; elapsed = 00:01:17 . Memory (MB): peak = 7735.949 ; gain = 54.664 ; free physical = 5328 ; free virtual = 12474
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1d8eaf996

Time (s): cpu = 00:01:10 ; elapsed = 00:01:17 . Memory (MB): peak = 7735.949 ; gain = 54.664 ; free physical = 5328 ; free virtual = 12474
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 183 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               6  |                                            177  |
|  Constant propagation         |               0  |               0  |                                            176  |
|  Sweep                        |               0  |               0  |                                           2112  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            183  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7735.949 ; gain = 0.000 ; free physical = 5328 ; free virtual = 12474
Ending Logic Optimization Task | Checksum: f4c5498a

Time (s): cpu = 00:01:10 ; elapsed = 00:01:17 . Memory (MB): peak = 7735.949 ; gain = 54.664 ; free physical = 5328 ; free virtual = 12474

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: f4c5498a

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 7735.949 ; gain = 0.000 ; free physical = 5326 ; free virtual = 12472

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: f4c5498a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7735.949 ; gain = 0.000 ; free physical = 5326 ; free virtual = 12472

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7735.949 ; gain = 0.000 ; free physical = 5326 ; free virtual = 12472
Ending Netlist Obfuscation Task | Checksum: f4c5498a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7735.949 ; gain = 0.000 ; free physical = 5326 ; free virtual = 12472
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:13 ; elapsed = 00:01:20 . Memory (MB): peak = 7735.949 ; gain = 228.258 ; free physical = 5325 ; free virtual = 12471
1
place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7791.977 ; gain = 0.000 ; free physical = 5329 ; free virtual = 12472
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ac3b27e4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 7791.977 ; gain = 0.000 ; free physical = 5329 ; free virtual = 12472
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7791.977 ; gain = 0.000 ; free physical = 5329 ; free virtual = 12472

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 8a7b7302

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 7791.977 ; gain = 0.000 ; free physical = 5311 ; free virtual = 12454

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: b8cb75d2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 7791.977 ; gain = 0.000 ; free physical = 5277 ; free virtual = 12460

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: b8cb75d2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 7791.977 ; gain = 0.000 ; free physical = 5277 ; free virtual = 12460
Phase 1 Placer Initialization | Checksum: b8cb75d2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 7791.977 ; gain = 0.000 ; free physical = 5277 ; free virtual = 12460

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 185c2cef9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 7791.977 ; gain = 0.000 ; free physical = 5274 ; free virtual = 12457

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7794.000 ; gain = 0.000 ; free physical = 5258 ; free virtual = 12439

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1b7b0c1ba

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 7794.000 ; gain = 2.023 ; free physical = 5258 ; free virtual = 12439
Phase 2.2 Global Placement Core | Checksum: 17b6e224a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 7794.000 ; gain = 2.023 ; free physical = 5258 ; free virtual = 12439
Phase 2 Global Placement | Checksum: 17b6e224a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 7794.000 ; gain = 2.023 ; free physical = 5259 ; free virtual = 12440

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a258c91c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 7794.000 ; gain = 2.023 ; free physical = 5258 ; free virtual = 12439

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 138c69a46

Time (s): cpu = 00:00:20 ; elapsed = 00:00:05 . Memory (MB): peak = 7794.000 ; gain = 2.023 ; free physical = 5245 ; free virtual = 12426

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 182eec30d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:05 . Memory (MB): peak = 7794.000 ; gain = 2.023 ; free physical = 5245 ; free virtual = 12426

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 182eec30d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:05 . Memory (MB): peak = 7794.000 ; gain = 2.023 ; free physical = 5245 ; free virtual = 12426

Phase 3.5 Small Shape Detail Placement

Phase 3.5.1 Place Remaining
Phase 3.5.1 Place Remaining | Checksum: 100bf3b04

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 7794.000 ; gain = 2.023 ; free physical = 5238 ; free virtual = 12419
Phase 3.5 Small Shape Detail Placement | Checksum: 100bf3b04

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 7794.000 ; gain = 2.023 ; free physical = 5240 ; free virtual = 12422

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1958669f5

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 7794.000 ; gain = 2.023 ; free physical = 5271 ; free virtual = 12420

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1958669f5

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 7794.000 ; gain = 2.023 ; free physical = 5271 ; free virtual = 12420
Phase 3 Detail Placement | Checksum: 1958669f5

Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 7794.000 ; gain = 2.023 ; free physical = 5271 ; free virtual = 12420

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1ac148584

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1ac148584

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 7794.000 ; gain = 2.023 ; free physical = 5272 ; free virtual = 12421
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.008. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 2195417e6

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 7794.000 ; gain = 2.023 ; free physical = 5272 ; free virtual = 12421
Phase 4.1 Post Commit Optimization | Checksum: 2195417e6

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 7794.000 ; gain = 2.023 ; free physical = 5272 ; free virtual = 12421

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2195417e6

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 7794.000 ; gain = 2.023 ; free physical = 5272 ; free virtual = 12421

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2195417e6

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 7794.000 ; gain = 2.023 ; free physical = 5272 ; free virtual = 12421

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7794.000 ; gain = 0.000 ; free physical = 5272 ; free virtual = 12421
Phase 4.4 Final Placement Cleanup | Checksum: 2286d405a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 7794.000 ; gain = 2.023 ; free physical = 5272 ; free virtual = 12421
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2286d405a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 7794.000 ; gain = 2.023 ; free physical = 5272 ; free virtual = 12421
Ending Placer Task | Checksum: 159b599cf

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 7794.000 ; gain = 2.023 ; free physical = 5272 ; free virtual = 12421
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:11 . Memory (MB): peak = 7829.887 ; gain = 93.938 ; free physical = 5220 ; free virtual = 12396
route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: f95de250 ConstDB: 0 ShapeSum: 6057b77f RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 110d90561

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 7906.820 ; gain = 0.000 ; free physical = 5142 ; free virtual = 12310
Post Restoration Checksum: NetGraph: b429edb6 NumContArr: 34bf077e Constraints: 27f0102d Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 110d90561

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 7906.820 ; gain = 0.000 ; free physical = 5110 ; free virtual = 12279

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 110d90561

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 7929.809 ; gain = 22.988 ; free physical = 5065 ; free virtual = 12233

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 110d90561

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 7929.809 ; gain = 22.988 ; free physical = 5065 ; free virtual = 12233
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: c1beeffd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 7946.863 ; gain = 40.043 ; free physical = 5070 ; free virtual = 12224
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.921  | TNS=0.000  | WHS=-0.164 | THS=-84.582|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 165fed247

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 7946.863 ; gain = 40.043 ; free physical = 5069 ; free virtual = 12223
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.921  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1bec78e9a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 7962.863 ; gain = 56.043 ; free physical = 5069 ; free virtual = 12223
Phase 2 Router Initialization | Checksum: 1b27f6216

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 7962.863 ; gain = 56.043 ; free physical = 5069 ; free virtual = 12223

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4080
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3694
  Number of Partially Routed Nets     = 386
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2804fbd25

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 7962.863 ; gain = 56.043 ; free physical = 5069 ; free virtual = 12224

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1075
 Number of Nodes with overlaps = 429
 Number of Nodes with overlaps = 162
 Number of Nodes with overlaps = 61
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.133  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2401ae26c

Time (s): cpu = 00:00:37 ; elapsed = 00:00:20 . Memory (MB): peak = 7962.863 ; gain = 56.043 ; free physical = 5062 ; free virtual = 12217

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.133  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2443d4e68

Time (s): cpu = 00:00:38 ; elapsed = 00:00:21 . Memory (MB): peak = 7962.863 ; gain = 56.043 ; free physical = 5065 ; free virtual = 12219
Phase 4 Rip-up And Reroute | Checksum: 2443d4e68

Time (s): cpu = 00:00:38 ; elapsed = 00:00:21 . Memory (MB): peak = 7962.863 ; gain = 56.043 ; free physical = 5065 ; free virtual = 12219

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 2443d4e68

Time (s): cpu = 00:00:38 ; elapsed = 00:00:21 . Memory (MB): peak = 7962.863 ; gain = 56.043 ; free physical = 5065 ; free virtual = 12219

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2443d4e68

Time (s): cpu = 00:00:38 ; elapsed = 00:00:21 . Memory (MB): peak = 7962.863 ; gain = 56.043 ; free physical = 5065 ; free virtual = 12219
Phase 5 Delay and Skew Optimization | Checksum: 2443d4e68

Time (s): cpu = 00:00:38 ; elapsed = 00:00:21 . Memory (MB): peak = 7962.863 ; gain = 56.043 ; free physical = 5065 ; free virtual = 12219

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2cf5e68e4

Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 7962.863 ; gain = 56.043 ; free physical = 5065 ; free virtual = 12219
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.248  | TNS=0.000  | WHS=0.034  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 24b26338d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 7962.863 ; gain = 56.043 ; free physical = 5065 ; free virtual = 12219
Phase 6 Post Hold Fix | Checksum: 24b26338d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 7962.863 ; gain = 56.043 ; free physical = 5065 ; free virtual = 12219

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.828 %
  Global Horizontal Routing Utilization  = 0.844151 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 24b26338d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 7962.863 ; gain = 56.043 ; free physical = 5065 ; free virtual = 12219

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 24b26338d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 7962.863 ; gain = 56.043 ; free physical = 5065 ; free virtual = 12220

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 28a078b83

Time (s): cpu = 00:00:39 ; elapsed = 00:00:22 . Memory (MB): peak = 7962.863 ; gain = 56.043 ; free physical = 5069 ; free virtual = 12216

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.248  | TNS=0.000  | WHS=0.034  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 28a078b83

Time (s): cpu = 00:00:39 ; elapsed = 00:00:22 . Memory (MB): peak = 7962.863 ; gain = 56.043 ; free physical = 5071 ; free virtual = 12217
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:41 ; elapsed = 00:00:23 . Memory (MB): peak = 7986.875 ; gain = 80.055 ; free physical = 5117 ; free virtual = 12263

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:24 . Memory (MB): peak = 7986.875 ; gain = 156.988 ; free physical = 5117 ; free virtual = 12263
write_checkpoint -force ./top_route_design.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8010.180 ; gain = 0.000 ; free physical = 5106 ; free virtual = 12256
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.28 . Memory (MB): peak = 8010.180 ; gain = 0.000 ; free physical = 5081 ; free virtual = 12243
INFO: [Common 17-1381] The checkpoint '/home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/top_route_design.dcp' has been generated.
/home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/top_route_design.dcp
report_utilization -file ./top_utilization.rpt
/home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/top_utilization.rpt
report_timing_summary -file ./top_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
update_design -cell inst_function128 -black_box
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell inst_function128. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
lock_design -level routing
Locking Netlist...
Locking Placement...
Locking Routing...
write_checkpoint -force ./static_route_design.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8034.191 ; gain = 0.000 ; free physical = 5127 ; free virtual = 12282
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.19 . Memory (MB): peak = 8034.191 ; gain = 0.000 ; free physical = 5113 ; free virtual = 12275
INFO: [Common 17-1381] The checkpoint '/home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/static_route_design.dcp' has been generated.
/home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/static_route_design.dcp
close_project
create_project -in_memory -part xc7z020clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
Project
add_files ./static_route_design.dcp
/home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/static_route_design.dcp
add_files ./rm2_synth.dcp
/home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/rm2_synth.dcp
set_property SCOPED_TO_CELLS {inst_function128} [get_files ./rm2_synth.dcp]
link_design -mode default -reconfig_partitions {inst_function128} -part xc7z020clg400-1 -top
ERROR: [Common 17-157] Error parsing command line options, please type 'link_design -help' for usage info.
link_design -mode default -reconfig_partitions {inst_function128} -part xc7z020clg400-1 -top top
Command: link_design -mode default -reconfig_partitions inst_function128 -part xc7z020clg400-1 -top top
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/rm2_synth.dcp' for cell 'inst_function128'
INFO: [Netlist 29-17] Analyzing 50 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/static_route_design/top_early.xdc]
Finished Parsing XDC File [/home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/static_route_design/top_early.xdc]
Parsing XDC File [/home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/static_route_design/top.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/.Xil/Vivado-5768-hamed-PC/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:7]
Finished Parsing XDC File [/home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/static_route_design/top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 8034.191 ; gain = 0.000 ; free physical = 5201 ; free virtual = 12398
Restored from archive | CPU: 0.200000 secs | Memory: 3.334991 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 8034.191 ; gain = 0.000 ; free physical = 5201 ; free virtual = 12398
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 8034.191 ; gain = 0.000 ; free physical = 5205 ; free virtual = 12401
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
design_1
opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 8071.211 ; gain = 0.000 ; free physical = 5216 ; free virtual = 12384

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1cbfe8cb4

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.10 . Memory (MB): peak = 8071.211 ; gain = 0.000 ; free physical = 5215 ; free virtual = 12383

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1cbfe8cb4

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.26 . Memory (MB): peak = 8071.211 ; gain = 0.000 ; free physical = 5179 ; free virtual = 12374
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 251 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1cbfe8cb4

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.35 . Memory (MB): peak = 8071.211 ; gain = 0.000 ; free physical = 5179 ; free virtual = 12374
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 97 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1cbfe8cb4

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.52 . Memory (MB): peak = 8071.211 ; gain = 0.000 ; free physical = 5178 ; free virtual = 12374
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 11561 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1cbfe8cb4

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.61 . Memory (MB): peak = 8071.211 ; gain = 0.000 ; free physical = 5178 ; free virtual = 12374
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1cbfe8cb4

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.68 . Memory (MB): peak = 8071.211 ; gain = 0.000 ; free physical = 5178 ; free virtual = 12374
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1cbfe8cb4

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.76 . Memory (MB): peak = 8071.211 ; gain = 0.000 ; free physical = 5178 ; free virtual = 12374
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 107 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                            251  |
|  Constant propagation         |               0  |               0  |                                             97  |
|  Sweep                        |               0  |               0  |                                          11561  |
|  BUFG optimization            |               0  |               0  |                                              1  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            107  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 8071.211 ; gain = 0.000 ; free physical = 5178 ; free virtual = 12374
Ending Logic Optimization Task | Checksum: 21218b51e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.86 . Memory (MB): peak = 8071.211 ; gain = 0.000 ; free physical = 5178 ; free virtual = 12374

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1dd851d2c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 8071.211 ; gain = 0.000 ; free physical = 5178 ; free virtual = 12374

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1dd851d2c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8071.211 ; gain = 0.000 ; free physical = 5167 ; free virtual = 12362

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8071.211 ; gain = 0.000 ; free physical = 5166 ; free virtual = 12362
Ending Netlist Obfuscation Task | Checksum: 1dd851d2c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8071.211 ; gain = 0.000 ; free physical = 5160 ; free virtual = 12355
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
1
place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8071.211 ; gain = 0.000 ; free physical = 5173 ; free virtual = 12332
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 164168d38

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 8071.211 ; gain = 0.000 ; free physical = 5173 ; free virtual = 12332
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8071.211 ; gain = 0.000 ; free physical = 5173 ; free virtual = 12332

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 164168d38

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.78 . Memory (MB): peak = 8071.211 ; gain = 0.000 ; free physical = 5150 ; free virtual = 12309

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1bf6d63b0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 8071.211 ; gain = 0.000 ; free physical = 5124 ; free virtual = 12310

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1bf6d63b0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 8071.211 ; gain = 0.000 ; free physical = 5124 ; free virtual = 12310
Phase 1 Placer Initialization | Checksum: 1bf6d63b0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 8071.211 ; gain = 0.000 ; free physical = 5124 ; free virtual = 12310

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 20e140bf0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 8071.211 ; gain = 0.000 ; free physical = 5121 ; free virtual = 12307

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8071.211 ; gain = 0.000 ; free physical = 5120 ; free virtual = 12304

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1d6e3e4ae

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 8071.211 ; gain = 0.000 ; free physical = 5120 ; free virtual = 12304
Phase 2.2 Global Placement Core | Checksum: 1cc31a9aa

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 8071.211 ; gain = 0.000 ; free physical = 5120 ; free virtual = 12304
Phase 2 Global Placement | Checksum: 1cc31a9aa

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 8071.211 ; gain = 0.000 ; free physical = 5121 ; free virtual = 12305

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1be360453

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 8071.211 ; gain = 0.000 ; free physical = 5120 ; free virtual = 12305

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 25b0d2cab

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 8071.211 ; gain = 0.000 ; free physical = 5120 ; free virtual = 12305

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 21572e366

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 8071.211 ; gain = 0.000 ; free physical = 5120 ; free virtual = 12305

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 21572e366

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 8071.211 ; gain = 0.000 ; free physical = 5120 ; free virtual = 12305

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 211be3e45

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 8071.211 ; gain = 0.000 ; free physical = 5120 ; free virtual = 12304

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: f8037a34

Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 8071.211 ; gain = 0.000 ; free physical = 5118 ; free virtual = 12302

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: ffa5b1c8

Time (s): cpu = 00:00:23 ; elapsed = 00:00:08 . Memory (MB): peak = 8071.211 ; gain = 0.000 ; free physical = 5112 ; free virtual = 12296

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: ffa5b1c8

Time (s): cpu = 00:00:23 ; elapsed = 00:00:08 . Memory (MB): peak = 8071.211 ; gain = 0.000 ; free physical = 5110 ; free virtual = 12294

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 16785c63b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 8071.211 ; gain = 0.000 ; free physical = 5124 ; free virtual = 12294
Phase 3 Detail Placement | Checksum: 16785c63b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 8071.211 ; gain = 0.000 ; free physical = 5124 ; free virtual = 12294

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 8fda4d2a

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 8fda4d2a

Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 8071.211 ; gain = 0.000 ; free physical = 5127 ; free virtual = 12292
INFO: [Place 30-746] Post Placement Timing Summary WNS=-34.610. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1bc874b11

Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 8071.211 ; gain = 0.000 ; free physical = 5137 ; free virtual = 12302
Phase 4.1 Post Commit Optimization | Checksum: 1bc874b11

Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 8071.211 ; gain = 0.000 ; free physical = 5137 ; free virtual = 12302

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1bc874b11

Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 8071.211 ; gain = 0.000 ; free physical = 5137 ; free virtual = 12302

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1c676c3a2

Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 8071.211 ; gain = 0.000 ; free physical = 5137 ; free virtual = 12302

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8071.211 ; gain = 0.000 ; free physical = 5137 ; free virtual = 12302
Phase 4.4 Final Placement Cleanup | Checksum: 1c676c3a2

Time (s): cpu = 00:00:43 ; elapsed = 00:00:24 . Memory (MB): peak = 8071.211 ; gain = 0.000 ; free physical = 5137 ; free virtual = 12302
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c676c3a2

Time (s): cpu = 00:00:43 ; elapsed = 00:00:24 . Memory (MB): peak = 8071.211 ; gain = 0.000 ; free physical = 5137 ; free virtual = 12302
Ending Placer Task | Checksum: 1447dc773

Time (s): cpu = 00:00:43 ; elapsed = 00:00:24 . Memory (MB): peak = 8071.211 ; gain = 0.000 ; free physical = 5137 ; free virtual = 12302
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:27 . Memory (MB): peak = 8074.207 ; gain = 2.996 ; free physical = 5130 ; free virtual = 12306
route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: af3594b7 ConstDB: 0 ShapeSum: 8b58ba2b RouteDB: 9ef7891

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1847173bc

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 8074.207 ; gain = 0.000 ; free physical = 5043 ; free virtual = 12207
Post Restoration Checksum: NetGraph: 2ff6c9c5 NumContArr: f766076c Constraints: 3870b14f Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 15fcd8280

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 8074.207 ; gain = 0.000 ; free physical = 5012 ; free virtual = 12176

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 15fcd8280

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 8074.207 ; gain = 0.000 ; free physical = 4971 ; free virtual = 12134

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 15fcd8280

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 8074.207 ; gain = 0.000 ; free physical = 4971 ; free virtual = 12134
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 251ffafd8

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 8074.207 ; gain = 0.000 ; free physical = 4965 ; free virtual = 12129
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-34.523| TNS=-1059.243| WHS=-0.178 | THS=-57.960|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 2d7518de8

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 8074.207 ; gain = 0.000 ; free physical = 4965 ; free virtual = 12129
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-34.523| TNS=-1064.516| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 23845a00e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 8074.207 ; gain = 0.000 ; free physical = 4965 ; free virtual = 12129
Phase 2 Router Initialization | Checksum: 27cd91ec4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 8074.207 ; gain = 0.000 ; free physical = 4965 ; free virtual = 12129

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000517759 %
  Global Horizontal Routing Utilization  = 0.000338066 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1371
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1369
  Number of Partially Routed Nets     = 2
  Number of Node Overlaps             = 4


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 253c323d8

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 8074.207 ; gain = 0.000 ; free physical = 4961 ; free virtual = 12123

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1281
 Number of Nodes with overlaps = 808
 Number of Nodes with overlaps = 549
 Number of Nodes with overlaps = 405
 Number of Nodes with overlaps = 232
 Number of Nodes with overlaps = 157
 Number of Nodes with overlaps = 125
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-37.587| TNS=-1151.276| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 16e2ca03a

Time (s): cpu = 00:00:57 ; elapsed = 00:00:29 . Memory (MB): peak = 8074.207 ; gain = 0.000 ; free physical = 4960 ; free virtual = 12124

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 126
 Number of Nodes with overlaps = 156
 Number of Nodes with overlaps = 112
 Number of Nodes with overlaps = 103
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-37.029| TNS=-1133.271| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1fb5ed440

Time (s): cpu = 00:01:13 ; elapsed = 00:00:38 . Memory (MB): peak = 8074.207 ; gain = 0.000 ; free physical = 4962 ; free virtual = 12125

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 117
 Number of Nodes with overlaps = 114
 Number of Nodes with overlaps = 114
 Number of Nodes with overlaps = 74
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-37.646| TNS=-1153.474| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1aea04306

Time (s): cpu = 00:01:25 ; elapsed = 00:00:45 . Memory (MB): peak = 8074.207 ; gain = 0.000 ; free physical = 4960 ; free virtual = 12124
Phase 4 Rip-up And Reroute | Checksum: 1aea04306

Time (s): cpu = 00:01:25 ; elapsed = 00:00:45 . Memory (MB): peak = 8074.207 ; gain = 0.000 ; free physical = 4960 ; free virtual = 12124

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 22fc91af8

Time (s): cpu = 00:01:25 ; elapsed = 00:00:45 . Memory (MB): peak = 8074.207 ; gain = 0.000 ; free physical = 4960 ; free virtual = 12124
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-37.029| TNS=-1129.386| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 2b3c1a3d6

Time (s): cpu = 00:01:25 ; elapsed = 00:00:45 . Memory (MB): peak = 8074.207 ; gain = 0.000 ; free physical = 4960 ; free virtual = 12124

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2b3c1a3d6

Time (s): cpu = 00:01:25 ; elapsed = 00:00:45 . Memory (MB): peak = 8074.207 ; gain = 0.000 ; free physical = 4960 ; free virtual = 12124
Phase 5 Delay and Skew Optimization | Checksum: 2b3c1a3d6

Time (s): cpu = 00:01:25 ; elapsed = 00:00:45 . Memory (MB): peak = 8074.207 ; gain = 0.000 ; free physical = 4960 ; free virtual = 12124

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2f92a0191

Time (s): cpu = 00:01:26 ; elapsed = 00:00:46 . Memory (MB): peak = 8074.207 ; gain = 0.000 ; free physical = 4960 ; free virtual = 12124
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-37.029| TNS=-1129.318| WHS=0.034  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 296c07e58

Time (s): cpu = 00:01:26 ; elapsed = 00:00:46 . Memory (MB): peak = 8074.207 ; gain = 0.000 ; free physical = 4960 ; free virtual = 12124
Phase 6 Post Hold Fix | Checksum: 296c07e58

Time (s): cpu = 00:01:26 ; elapsed = 00:00:46 . Memory (MB): peak = 8074.207 ; gain = 0.000 ; free physical = 4960 ; free virtual = 12124

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.473025 %
  Global Horizontal Routing Utilization  = 0.436782 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 72.3077%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 65.1685%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 100%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X60Y73 -> INT_L_X60Y73
   INT_L_X60Y71 -> INT_L_X60Y71
   INT_L_X60Y69 -> INT_L_X60Y69
   INT_L_X60Y67 -> INT_L_X60Y67
   INT_L_X60Y66 -> INT_L_X60Y66
West Dir 1x1 Area, Max Cong = 100%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X55Y70 -> INT_R_X55Y70
   INT_R_X55Y60 -> INT_R_X55Y60
   INT_R_X55Y59 -> INT_R_X55Y59
   INT_R_X55Y57 -> INT_R_X55Y57

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.153846 Sparse Ratio: 0.875
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5

Phase 7 Route finalize | Checksum: 2d3ef6718

Time (s): cpu = 00:01:26 ; elapsed = 00:00:46 . Memory (MB): peak = 8074.207 ; gain = 0.000 ; free physical = 4960 ; free virtual = 12124

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2d3ef6718

Time (s): cpu = 00:01:26 ; elapsed = 00:00:46 . Memory (MB): peak = 8074.207 ; gain = 0.000 ; free physical = 4958 ; free virtual = 12123

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 27ab0c72f

Time (s): cpu = 00:01:27 ; elapsed = 00:00:46 . Memory (MB): peak = 8074.207 ; gain = 0.000 ; free physical = 4960 ; free virtual = 12122

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-37.029| TNS=-1129.318| WHS=0.034  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 27ab0c72f

Time (s): cpu = 00:01:27 ; elapsed = 00:00:46 . Memory (MB): peak = 8074.207 ; gain = 0.000 ; free physical = 4960 ; free virtual = 12122
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:28 ; elapsed = 00:00:47 . Memory (MB): peak = 8074.207 ; gain = 0.000 ; free physical = 5007 ; free virtual = 12170

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:30 ; elapsed = 00:00:48 . Memory (MB): peak = 8074.207 ; gain = 0.000 ; free physical = 5007 ; free virtual = 12170
write_checkpoint -force ./top_route_design_mult.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 8074.207 ; gain = 0.000 ; free physical = 5013 ; free virtual = 12172
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.32 . Memory (MB): peak = 8074.207 ; gain = 0.000 ; free physical = 4990 ; free virtual = 12157
INFO: [Common 17-1381] The checkpoint '/home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/top_route_design_mult.dcp' has been generated.
/home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/top_route_design_mult.dcp
report_utilization -file ./top_mult_utilization.rpt
/home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/top_mult_utilization.rpt
report_timing_summary -file ./top_mult_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
pr_verify ./top_route_design.dcp ./top_route_design_mult.dcp
Command: pr_verify ./top_route_design.dcp ./top_route_design_mult.dcp
INFO: [Netlist 29-17] Analyzing 172 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.30 . Memory (MB): peak = 8172.012 ; gain = 5.004 ; free physical = 4808 ; free virtual = 11997
Restored from archive | CPU: 0.390000 secs | Memory: 7.014999 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.31 . Memory (MB): peak = 8172.012 ; gain = 5.004 ; free physical = 4808 ; free virtual = 11997
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8172.012 ; gain = 0.000 ; free physical = 4809 ; free virtual = 11998
INFO: [Project 1-604] Checkpoint was created with Vivado v2019.1 (64-bit) build 2552052
INFO: [Netlist 29-17] Analyzing 50 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.26 . Memory (MB): peak = 8447.465 ; gain = 0.000 ; free physical = 4633 ; free virtual = 11820
Restored from archive | CPU: 0.280000 secs | Memory: 4.760422 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.26 . Memory (MB): peak = 8447.465 ; gain = 0.000 ; free physical = 4633 ; free virtual = 11820
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8447.465 ; gain = 0.000 ; free physical = 4634 ; free virtual = 11821
INFO: [Project 1-604] Checkpoint was created with Vivado v2019.1 (64-bit) build 2552052
INFO: [Constraints 18-1020] PR Verify Summary:
DCP1: ./top_route_design.dcp
  Number of reconfigurable modules compared = 1
  Number of partition pins compared         = 387
  Number of static tiles compared           = 1020
  Number of static sites compared           = 568
  Number of static cells compared           = 3453
  Number of static routed nodes compared    = 32256
  Number of static routed pips compared     = 29376

DCP2: ./top_route_design_mult.dcp
  Number of reconfigurable modules compared = 1
  Number of partition pins compared         = 387
  Number of static tiles compared           = 1020
  Number of static sites compared           = 568
  Number of static cells compared           = 3453
  Number of static routed nodes compared    = 32256
  Number of static routed pips compared     = 29376
INFO: [Vivado 12-3253] PR_VERIFY: check points ./top_route_design.dcp and ./top_route_design_mult.dcp are compatible
pr_verify: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 8447.465 ; gain = 373.258 ; free physical = 4939 ; free virtual = 12126
open_checkpoint ./top_route_design.dcp
Command: open_checkpoint ./top_route_design.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8447.465 ; gain = 0.000 ; free physical = 4912 ; free virtual = 12135
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
INFO: [Netlist 29-17] Analyzing 172 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.27 . Memory (MB): peak = 8447.465 ; gain = 0.000 ; free physical = 4713 ; free virtual = 11973
Restored from archive | CPU: 0.280000 secs | Memory: 4.818489 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.27 . Memory (MB): peak = 8447.465 ; gain = 0.000 ; free physical = 4713 ; free virtual = 11973
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8447.465 ; gain = 0.000 ; free physical = 4713 ; free virtual = 11973
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.1 (64-bit) build 2552052
open_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 8489.488 ; gain = 42.023 ; free physical = 4728 ; free virtual = 11937
checkpoint_top_route_design
current_project Project
write_bitstream -force -file ./Config_aes.bit
Command: write_bitstream -force -file ./Config_aes.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X86Y58:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X86Y64:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X90Y68:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X92Y55:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X92Y56:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X92Y58:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X92Y66:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X92Y69:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X96Y55:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X96Y56:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X96Y60:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X96Y62:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-62] SLICEM_5lutO5_B5: Dangling output pin O5 on site SLICE_X86Y66:B5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-62] SLICEM_5lutO5_B5: Dangling output pin O5 on site SLICE_X90Y59:B5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-62] SLICEM_5lutO5_B5: Dangling output pin O5 on site SLICE_X90Y60:B5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-62] SLICEM_5lutO5_B5: Dangling output pin O5 on site SLICE_X90Y68:B5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-62] SLICEM_5lutO5_B5: Dangling output pin O5 on site SLICE_X92Y58:B5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-62] SLICEM_5lutO5_B5: Dangling output pin O5 on site SLICE_X92Y59:B5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-62] SLICEM_5lutO5_B5: Dangling output pin O5 on site SLICE_X92Y66:B5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-62] SLICEM_5lutO5_B5: Dangling output pin O5 on site SLICE_X92Y69:B5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-62] SLICEM_5lutO5_B5: Dangling output pin O5 on site SLICE_X92Y72:B5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-62] SLICEM_5lutO5_B5: Dangling output pin O5 on site SLICE_X94Y63:B5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-62] SLICEM_5lutO5_B5: Dangling output pin O5 on site SLICE_X94Y71:B5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-63] SLICEM_5lutO5_A5: Dangling output pin O5 on site SLICE_X90Y60:A5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-63] SLICEM_5lutO5_A5: Dangling output pin O5 on site SLICE_X90Y61:A5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-63] SLICEM_5lutO5_A5: Dangling output pin O5 on site SLICE_X90Y68:A5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-63] SLICEM_5lutO5_A5: Dangling output pin O5 on site SLICE_X92Y58:A5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-63] SLICEM_5lutO5_A5: Dangling output pin O5 on site SLICE_X92Y59:A5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-63] SLICEM_5lutO5_A5: Dangling output pin O5 on site SLICE_X92Y61:A5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-63] SLICEM_5lutO5_A5: Dangling output pin O5 on site SLICE_X92Y62:A5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-63] SLICEM_5lutO5_A5: Dangling output pin O5 on site SLICE_X92Y66:A5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-63] SLICEM_5lutO5_A5: Dangling output pin O5 on site SLICE_X92Y69:A5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-63] SLICEM_5lutO5_A5: Dangling output pin O5 on site SLICE_X96Y69:A5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-153] Gated clock check: Net inst_function128/carry2_out is a gated clock net sourced by a combinational pin inst_function128/carry_reg_i_2/O, cell inst_function128/carry_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC RTSTAT-10] No routable loads: 19 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/underflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/underflow... and (the first 15 of 17 listed).
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 36 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "pblock_inst_function128" Reconfigurable Module "inst_function128"
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Config_aes.bit...
Process Partition "pblock_inst_function128"
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "pblock_inst_function128" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 3339040 bits.
Writing bitstream ./Config_aes_pblock_inst_function128_partial.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sun Dec 15 16:39:54 2019. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 8644.766 ; gain = 155.277 ; free physical = 4717 ; free virtual = 11915
./Config_aes.bit
close_project
open_checkpoint ./top_route_design_mult.dcp
Command: open_checkpoint ./top_route_design_mult.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8644.766 ; gain = 0.000 ; free physical = 4946 ; free virtual = 12112
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
INFO: [Netlist 29-17] Analyzing 50 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.26 . Memory (MB): peak = 8644.766 ; gain = 0.000 ; free physical = 4710 ; free virtual = 11977
Restored from archive | CPU: 0.270000 secs | Memory: -10.210320 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.27 . Memory (MB): peak = 8644.766 ; gain = 0.000 ; free physical = 4712 ; free virtual = 11980
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8644.766 ; gain = 0.000 ; free physical = 4732 ; free virtual = 11999
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.1 (64-bit) build 2552052
open_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 8707.801 ; gain = 63.035 ; free physical = 4750 ; free virtual = 11962
checkpoint_top_route_design_mult
current_project project_top_route_design
write_bitstream -force -file ./Config_mult.bit
Command: write_bitstream -force -file ./Config_mult.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RTSTAT-10] No routable loads: 19 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/underflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/underflow... and (the first 15 of 17 listed).
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "pblock_inst_function128" Reconfigurable Module "inst_function128"
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Config_mult.bit...
Process Partition "pblock_inst_function128"
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "pblock_inst_function128" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 3339040 bits.
Writing bitstream ./Config_mult_pblock_inst_function128_partial.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sun Dec 15 16:43:22 2019. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 8707.801 ; gain = 0.000 ; free physical = 4720 ; free virtual = 11960
./Config_mult.bit
close_project
open_checkpoint ./static_route_design.dcp
Command: open_checkpoint ./static_route_design.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8707.801 ; gain = 0.000 ; free physical = 4896 ; free virtual = 12137
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
INFO: [Netlist 29-17] Analyzing 50 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 8707.801 ; gain = 0.000 ; free physical = 4756 ; free virtual = 12053
Restored from archive | CPU: 0.180000 secs | Memory: 3.263329 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 8707.801 ; gain = 0.000 ; free physical = 4756 ; free virtual = 12053
INFO: [Project 1-486] Could not resolve non-primitive black box cell 'function128_bb' instantiated as 'inst_function128' [/home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/Sources/hdl/top/top.vhd:50]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8707.801 ; gain = 0.000 ; free physical = 4773 ; free virtual = 12054
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.1 (64-bit) build 2552052
checkpoint_static_route_design
current_project project_top_route_design_mult
update_design -cell inst_function128 -buffer_ports
ERROR: [Coretcl 2-1288] Cannot insert buffer inside non-black_box cell inst_function128
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:06:40
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/003017A7024AA
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/Config_aes.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1347] Unable to find Debug Probes file []. Please update hw_device property [PROBES.FILE]
 Update of hw_probe objects, will be skipped.
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7z020_1 and the probes file(s) .
The device design has 0 ILA core(s) and 1 VIO core(s). 0 ILA core(s) and 0 VIO core(s) are matched in the probes file(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
refresh_hw_target {localhost:3121/xilinx_tcf/Digilent/003017A7024AA}
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/Config_mult_pblock_inst_function128_partial.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1347] Unable to find Debug Probes file []. Please update hw_device property [PROBES.FILE]
 Update of hw_probe objects, will be skipped.
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7z020_1 and the probes file(s) .
The device design has 0 ILA core(s) and 1 VIO core(s). 0 ILA core(s) and 0 VIO core(s) are matched in the probes file(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/Config_aes_pblock_inst_function128_partial.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1347] Unable to find Debug Probes file []. Please update hw_device property [PROBES.FILE]
 Update of hw_probe objects, will be skipped.
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7z020_1 and the probes file(s) .
The device design has 0 ILA core(s) and 1 VIO core(s). 0 ILA core(s) and 0 VIO core(s) are matched in the probes file(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
open_checkpoint ./top_link_aes.dcp
Command: open_checkpoint ./top_link_aes.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9084.965 ; gain = 0.000 ; free physical = 3454 ; free virtual = 10809
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
INFO: [Netlist 29-17] Analyzing 154 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 9171.359 ; gain = 0.000 ; free physical = 3233 ; free virtual = 10713
Restored from archive | CPU: 0.030000 secs | Memory: 0.373314 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 9171.359 ; gain = 0.000 ; free physical = 3233 ; free virtual = 10713
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9171.359 ; gain = 0.000 ; free physical = 3234 ; free virtual = 10715
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.1 (64-bit) build 2552052
checkpoint_top_link_aes
current_project project_top_route_design_mult
write_debug_probes -force probes.ltx
/home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/probes.ltx
set_property PROBES.FILE {/home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/probes.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/probes.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/Config_aes.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
INFO: [Labtools 27-1889] Uploading output probe values for VIO core [hw_vio_1]
set_property OUTPUT_VALUE 00000000000000000000000040200000 [get_hw_probes x -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"inst_vio_test"}]]
commit_hw_vio [get_hw_probes {x} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"inst_vio_test"}]]
set_property OUTPUT_VALUE 000000000000000000000000C1C00000 [get_hw_probes y -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"inst_vio_test"}]]
commit_hw_vio [get_hw_probes {y} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"inst_vio_test"}]]
set_property OUTPUT_VALUE 1 [get_hw_probes rst -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"inst_vio_test"}]]
commit_hw_vio [get_hw_probes {rst} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"inst_vio_test"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes rst -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"inst_vio_test"}]]
commit_hw_vio [get_hw_probes {rst} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"inst_vio_test"}]]
set_property PROBES.FILE {/home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/probes_pblock_inst_function128_partial.ltx} [get_hw_devices xc7z020_1]
set_property PARTIAL_PROBES.FILES /home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/probes_pblock_inst_function128_partial.ltx [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/Config_aes_pblock_inst_function128_partial.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
set_property OUTPUT_VALUE 1 [get_hw_probes rst -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"inst_vio_test"}]]
commit_hw_vio [get_hw_probes {rst} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"inst_vio_test"}]]
set_property OUTPUT_VALUE 000000000000000000000000C1C00001 [get_hw_probes y -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"inst_vio_test"}]]
commit_hw_vio [get_hw_probes {y} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"inst_vio_test"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes rst -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"inst_vio_test"}]]
commit_hw_vio [get_hw_probes {rst} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"inst_vio_test"}]]
set_property PROBES.FILE {/home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/probes_pblock_inst_function128_partial.ltx} [get_hw_devices xc7z020_1]
set_property PARTIAL_PROBES.FILES {
  /home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/probes_pblock_inst_function128_partial.ltx
  /home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/probes_pblock_inst_function128_partial.ltx
} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/Config_mult_pblock_inst_function128_partial.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
INFO: [Labtoolstcl 44-624] Removing obsolete files from property PARTIAL_PROBES.FILES
set_property PARTIAL_PROBES.FILES /home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/probes_pblock_inst_function128_partial.ltx [lindex [get_hw_devices xc7z020_1] 0]
set_property OUTPUT_VALUE 1 [get_hw_probes rst -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"inst_vio_test"}]]
commit_hw_vio [get_hw_probes {rst} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"inst_vio_test"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes rst -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"inst_vio_test"}]]
commit_hw_vio [get_hw_probes {rst} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"inst_vio_test"}]]
close_hw
close_design
****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/.Xil/Vivado-5768-hamed-PC/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/.Xil/Vivado-5768-hamed-PC/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Sun Dec 15 17:01:04 2019. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Dec 15 17:01:04 2019...
close_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 9254.125 ; gain = 0.000 ; free physical = 3457 ; free virtual = 10782
close_design
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec 15 17:01:22 2019...
