Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 17 01:17:50 2019
| Host         : niklas-desktop running 64-bit Ubuntu 18.10
| Command      : report_control_sets -verbose -file fourier_bram_wrapper_control_sets_placed.rpt
| Design       : fourier_bram_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   351 |
| Unused register locations in slices containing registers |  1152 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           23 |
|      2 |            7 |
|      3 |           10 |
|      4 |           64 |
|      5 |           10 |
|      6 |           21 |
|      7 |            5 |
|      8 |           36 |
|      9 |           19 |
|     10 |            7 |
|     12 |           21 |
|     13 |           11 |
|     14 |            1 |
|     15 |            4 |
|    16+ |          112 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             430 |          157 |
| No           | No                    | Yes                    |             708 |          169 |
| No           | Yes                   | No                     |             475 |          255 |
| Yes          | No                    | No                     |            1947 |          491 |
| Yes          | No                    | Yes                    |             566 |          144 |
| Yes          | Yes                   | No                     |            1602 |          505 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                     Clock Signal                    |                                                                                             Enable Signal                                                                                             |                                                                                            Set/Reset Signal                                                                                           | Slice Load Count | Bel Load Count |
+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                 |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0          | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[1]_i_1_n_0 |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                 |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                 |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                 |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                 |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                       | fourier_bram_i/Freq2BRAMLeft/U0/inst_addrFifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2                                                                                      |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                 |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                 |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                 |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                 |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                      | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg[10]_i_1__9_n_0                                                       |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                       | fourier_bram_i/Freq2BRAMRight/U0/inst_addrFifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2                                                                                     |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                       | fourier_bram_i/Freq2BRAMLeft/U0/inst_imagFifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2                                                                                      |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                       | fourier_bram_i/Freq2BRAMRight/U0/inst_imagFifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2                                                                                     |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                       | fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2                                                             |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                       | fourier_bram_i/DFTStageWrapperRight/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2                                                            |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                       | fourier_bram_i/Freq2BRAMRight/U0/inst_addrFifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_i                                                                                        |                1 |              2 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                       | fourier_bram_i/Freq2BRAMLeft/U0/inst_imagFifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_i                                                                                         |                1 |              2 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                       | fourier_bram_i/DFTStageWrapperRight/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_i                                                               |                1 |              2 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                 |                                                                                                                                                                                                       |                1 |              2 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                       | fourier_bram_i/Freq2BRAMRight/U0/inst_imagFifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_i                                                                                        |                1 |              2 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                       | fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_i                                                                |                1 |              2 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                       | fourier_bram_i/Freq2BRAMLeft/U0/inst_addrFifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_i                                                                                         |                1 |              2 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                        |                3 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                        |                3 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                        |                2 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                         |                                                                                                                                                                                                       |                1 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                         |                3 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                        |                2 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                         |                                                                                                                                                                                                       |                1 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                         |                3 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                         |                2 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                         |                2 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                3 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__11_n_0                                                                     | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/rstAxi/U0/EXT_LPF/lpf_int                                                                                                                                                              |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr                                                                                                       | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                     |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/last_beat_reg                                                 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d                                                                            | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__3_n_0                                        | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiBramCtrlRight/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                 | fourier_bram_i/axiBramCtrlRight/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                             |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                      | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiBramCtrlLeft/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                              | fourier_bram_i/axiBramCtrlLeft/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                       |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_0                                                              | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1066]_i_1__0_n_0                                                              |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                                 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1066]_i_1_n_0                                                                 |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                   | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__0_n_0                                        | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiBramCtrlLeft/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                  | fourier_bram_i/axiBramCtrlLeft/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                              |                4 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg                                                 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/fifoaddr[3]_i_1__4_n_0                                                   | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                    | fourier_bram_i/axiSmc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                     |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                    | fourier_bram_i/axiSmc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                     |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/last_beat_reg                                                 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/E[0]                                                                   | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                 | fourier_bram_i/axiSmc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                     |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/fifoaddr[3]_i_1__7_n_0                                                   | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__6_n_0                                        | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                3 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/last_beat_reg                                                 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/fifoaddr[3]_i_1__10_n_0                                                  | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiBramCtrlRight/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                             | fourier_bram_i/axiBramCtrlRight/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                      |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                 | fourier_bram_i/axiSmc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                     |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__9_n_0                                        | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_pipelined.mesg_reg                                       |                                                                                                                                                                                                       |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/free_ready                                                   | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                   |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                        |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]_0                                      | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_1                                                        |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]                                        |                                                                                                                                                                                                       |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]                                        | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/deadlock_d                                                          |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[3]                                        | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg                                                          |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/active_cnt                                                          | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_2                                                        |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[2]_0                                      | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_0                                                        |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/FSM_sequential_state_reg[1]_0[0]                                    |                                                                                                                                                                                                       |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_srls[3].srl_nx1/shift_qual                               |                                                                                                                                                                                                       |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_beat_reg                                                                    | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/free_ready                                                   | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                   |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]_0                                      | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg_1                                                        |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]                                        |                                                                                                                                                                                                       |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]                                        | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/deadlock_d                                                          |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[3]                                        | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg                                                          |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/active_cnt                                                          | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg_2                                                        |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[2]_0                                      | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg_0                                                        |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/FSM_sequential_state_reg[1]_0[0]                                    |                                                                                                                                                                                                       |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                       | fourier_bram_i/rstRTL/U0/EXT_LPF/lpf_int                                                                                                                                                              |                3 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_srls[3].srl_nx1/shift_qual                               |                                                                                                                                                                                                       |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__12_n_0                                                          | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/deadlock_d                                                          |                3 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/deadlock_d                                                          |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/areset_reg                                                             |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                3 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_pipelined.state_reg[0][0]                                                             | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                3 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_pipelined.mesg_reg                                       |                                                                                                                                                                                                       |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                4 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                3 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                               | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                4 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                               | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                     |                2 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                      |                                                                                                                                                                                                       |                2 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/gen_endpoint.b_cnt_reg[4]_0[0]                                                                                                     | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                     |                2 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                               | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                     |                2 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/fifoaddr                                                               | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                4 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                  | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                3 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0          |                                                                                                                                                                                                       |                2 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/fifoaddr                                                               | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                4 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/fifoaddr                                                               | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                3 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr | fourier_bram_i/axiSmc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                3 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | fourier_bram_i/axiSmc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                3 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr  | fourier_bram_i/axiSmc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                4 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                        |                                                                                                                                                                                                       |                2 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                 |                                                                                                                                                                                                       |                3 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr  | fourier_bram_i/axiSmc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                3 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual   |                                                                                                                                                                                                       |                2 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr  | fourier_bram_i/axiSmc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                3 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr | fourier_bram_i/axiSmc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                3 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | fourier_bram_i/axiSmc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                2 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                3 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr  | fourier_bram_i/axiSmc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                2 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[10].srl_nx1/shift_qual                                                             |                                                                                                                                                                                                       |                2 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/rstAxi/U0/SEQ/seq_cnt_en                                                                                                                                                               | fourier_bram_i/rstAxi/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                        |                1 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr | fourier_bram_i/axiSmc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                2 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr | fourier_bram_i/axiSmc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                2 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 | fourier_bram_i/rstRTL/U0/SEQ/seq_cnt_en                                                                                                                                                               | fourier_bram_i/rstRTL/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                        |                1 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                        |                                                                                                                                                                                                       |                2 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                 |                                                                                                                                                                                                       |                3 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                         | fourier_bram_i/axiSmc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                  |                1 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                3 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                4 |              7 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push144_out                                                                         |                                                                                                                                                                                                       |                2 |              7 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                4 |              7 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                4 |              7 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                4 |              7 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 | fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/r_bramRe_i_1_n_0                                                                                                                                 | fourier_bram_i/rstRTL/U0/peripheral_reset[0]                                                                                                                                                          |                1 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                          |                                                                                                                                                                                                       |                2 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                   |                                                                                                                                                                                                       |                3 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                        |                                                                                                                                                                                                       |                2 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                               |                                                                                                                                                                                                       |                3 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiBramCtrlLeft/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                      | fourier_bram_i/axiBramCtrlLeft/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                              |                3 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/E[0]                                                                     | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                2 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                        |                                                                                                                                                                                                       |                4 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r                                                                                                                         |                2 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                               |                                                                                                                                                                                                       |                2 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                                         |                2 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                        | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                3 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiBramCtrlRight/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                     | fourier_bram_i/axiBramCtrlRight/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                             |                3 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                           |                                                                                                                                                                                                       |                3 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                  |                                                                                                                                                                                                       |                2 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                        | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                     |                3 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                        |                                                                                                                                                                                                       |                2 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                  |                                                                                                                                                                                                       |                1 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | fourier_bram_i/axiSmc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                4 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                        |                                                                                                                                                                                                       |                4 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                               |                                                                                                                                                                                                       |                2 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/E[0]                                                                   | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                4 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_pipelined.mesg_reg                                                   |                                                                                                                                                                                                       |                3 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                          |                                                                                                                                                                                                       |                2 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/gen_thread_loop[1].rlast_i_reg[1][0]                                   | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                3 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                          |                                                                                                                                                                                                       |                2 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_pipelined.mesg_reg                                                   |                                                                                                                                                                                                       |                2 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                   | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                3 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                 |                                                                                                                                                                                                       |                1 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr             | fourier_bram_i/axiSmc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                3 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                 |                                                                                                                                                                                                       |                1 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr             | fourier_bram_i/axiSmc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                4 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 | fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/r_bramRe_i_1_n_0                                                                                                                                  | fourier_bram_i/rstRTL/U0/peripheral_reset[0]                                                                                                                                                          |                1 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                          |                                                                                                                                                                                                       |                2 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                               |                                                                                                                                                                                                       |                2 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_pipelined.mesg_reg                                                   |                                                                                                                                                                                                       |                2 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                5 |              9 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/E[0]                                                          | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                2 |              9 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg_0[0]                                           | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                3 |              9 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                          | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                2 |              9 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/cmd_active_reg_0[0]                                           | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                5 |              9 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/cmd_len_qq                                                    | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                3 |              9 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/cmd_active_reg_0[0]                                           | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                3 |              9 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/E[0]                                                          | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                3 |              9 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                5 |              9 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/E[0]                                                          | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                2 |              9 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_1[1]                                                                        |                                                                                                                                                                                                       |                3 |              9 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 | fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/r_f[8]_i_1_n_0                                                                                                                                    | fourier_bram_i/rstRTL/U0/peripheral_reset[0]                                                                                                                                                          |                4 |              9 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 | fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/r_f[8]_i_1_n_0                                                                                                                                   | fourier_bram_i/rstRTL/U0/peripheral_reset[0]                                                                                                                                                          |                5 |              9 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_1[2]                                                                        |                                                                                                                                                                                                       |                3 |              9 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_1[0]                                                                        |                                                                                                                                                                                                       |                6 |              9 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0                                                                           | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                                                    |                2 |              9 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                4 |              9 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                             | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                2 |              9 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                5 |              9 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/gen_thread_loop[1].r_cmd_active_reg[1]_0[0]                            | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                3 |             10 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/gen_thread_loop[2].r_cmd_active_reg[2]_0[0]                            | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                5 |             10 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiBramCtrlRight/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                        | fourier_bram_i/axiBramCtrlRight/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg                                                                      |                4 |             10 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/s_rvalid_reg_reg[0]                                                    | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                4 |             10 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | fourier_bram_i/axiSmc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                4 |             10 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_thread_loop[3].rlast_i_reg[3][0]                                     | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                5 |             10 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiBramCtrlLeft/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                         | fourier_bram_i/axiBramCtrlLeft/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg                                                                       |                5 |             10 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                  | fourier_bram_i/axiSmc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                        |                5 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                | fourier_bram_i/axiSmc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                         |                6 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                  | fourier_bram_i/axiSmc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                        |                6 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                  | fourier_bram_i/axiSmc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                        |                4 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                  | fourier_bram_i/axiSmc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                        |                4 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                  | fourier_bram_i/axiSmc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                        |                5 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                   | fourier_bram_i/axiSmc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                         |                6 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                4 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                  | fourier_bram_i/axiSmc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                        |                4 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                   | fourier_bram_i/axiSmc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                         |                5 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                   | fourier_bram_i/axiSmc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                         |                5 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                   | fourier_bram_i/axiSmc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                         |                5 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1035]_i_1__0_n_0                                                                                                        |                                                                                                                                                                                                       |                3 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                     |                2 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                                                   | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                     |                3 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                  | fourier_bram_i/axiSmc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                        |                5 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                   | fourier_bram_i/axiSmc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                         |                4 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | fourier_bram_i/axiSmc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                5 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                   | fourier_bram_i/axiSmc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                         |                4 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                  | fourier_bram_i/axiSmc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                        |                3 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                | fourier_bram_i/axiSmc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                         |                3 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[3]                                       |                                                                                                                                                                                                       |                3 |             13 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1058]_i_1_n_0                                                                                                           |                                                                                                                                                                                                       |                5 |             13 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[1]                                       |                                                                                                                                                                                                       |                4 |             13 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[2]                                       |                                                                                                                                                                                                       |                5 |             13 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[2]                                       |                                                                                                                                                                                                       |                5 |             13 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/active_id                                                           |                                                                                                                                                                                                       |                3 |             13 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/active_id                                                           |                                                                                                                                                                                                       |                5 |             13 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiBramCtrlLeft/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                      | fourier_bram_i/axiBramCtrlLeft/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                              |                5 |             13 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[3]                                       |                                                                                                                                                                                                       |                3 |             13 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiBramCtrlRight/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                     | fourier_bram_i/axiBramCtrlRight/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                             |                4 |             13 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[1]                                       |                                                                                                                                                                                                       |                6 |             13 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                          |                                                                                                                                                                                                       |                4 |             14 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/m_vector_i                                                                                                                          |                                                                                                                                                                                                       |                2 |             15 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                        |                                                                                                                                                                                                       |                4 |             15 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                        |                                                                                                                                                                                                       |                2 |             15 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                          |                                                                                                                                                                                                       |                3 |             15 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                                       |                2 |             16 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                                       |                2 |             16 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                                       |                2 |             16 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                           |                                                                                                                                                                                                       |                4 |             19 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                           |                                                                                                                                                                                                       |                3 |             19 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i                                                                                                                          |                                                                                                                                                                                                       |                4 |             19 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                          |                                                                                                                                                                                                       |                5 |             19 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                                 |                                                                                                                                                                                                       |                7 |             23 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                   | fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                                         |                7 |             24 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | fourier_bram_i/axiSmc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                6 |             24 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                  | fourier_bram_i/axiSmc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                        |               10 |             24 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                  | fourier_bram_i/axiSmc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                        |                8 |             24 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                   | fourier_bram_i/axiSmc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                         |                8 |             24 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                   | fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                         |                9 |             24 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_0                                                              |                                                                                                                                                                                                       |                5 |             24 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                   | fourier_bram_i/axiSmc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                         |                8 |             24 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_nodes/m01_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                   | fourier_bram_i/axiSmc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                                         |                8 |             24 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | fourier_bram_i/axiSmc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                7 |             24 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 | fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/E[0]                                                                                                                                              | fourier_bram_i/rstRTL/U0/peripheral_reset[0]                                                                                                                                                          |                7 |             25 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 | fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/E[0]                                                                                                                                             | fourier_bram_i/rstRTL/U0/peripheral_reset[0]                                                                                                                                                          |                7 |             25 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                |                                                                                                                                                                                                       |                6 |             27 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                             |                                                                                                                                                                                                       |               11 |             27 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                |                                                                                                                                                                                                       |                6 |             28 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                     |               10 |             28 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                     |               10 |             28 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                    | fourier_bram_i/axiSmc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                7 |             29 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | fourier_bram_i/axiSmc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                9 |             31 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiBramCtrlLeft/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                              |               18 |             31 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | fourier_bram_i/axiSmc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |               10 |             31 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiBramCtrlRight/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                             |               17 |             31 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 | fourier_bram_i/DFTStageWrapperRight/U0/inst_dataFifoFillLevel/r_fillLevel[0]_i_1_n_0                                                                                                                  | fourier_bram_i/rstRTL/U0/peripheral_reset[0]                                                                                                                                                          |                8 |             32 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 | fourier_bram_i/Freq2BRAMLeft/U0/o_bramAddr[8]_i_1_n_0                                                                                                                                                 | fourier_bram_i/rstRTL/U0/peripheral_reset[0]                                                                                                                                                          |               12 |             32 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 | fourier_bram_i/Freq2BRAMRight/U0/o_bramAddr[8]_i_1_n_0                                                                                                                                                | fourier_bram_i/rstRTL/U0/peripheral_reset[0]                                                                                                                                                          |                9 |             32 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 | fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel[0]_i_1_n_0                                                                                                                   | fourier_bram_i/rstRTL/U0/peripheral_reset[0]                                                                                                                                                          |                8 |             32 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                                                                       |                4 |             32 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                                                                       |                4 |             32 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiBramCtrlRight/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                              | fourier_bram_i/axiBramCtrlRight/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0         |                6 |             32 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                                                                       |                4 |             32 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiBramCtrlLeft/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                              |                                                                                                                                                                                                       |                6 |             32 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiBramCtrlLeft/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                             | fourier_bram_i/axiBramCtrlLeft/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                              |                7 |             32 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiBramCtrlRight/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                            | fourier_bram_i/axiBramCtrlRight/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                             |                5 |             32 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiBramCtrlRight/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                             |                                                                                                                                                                                                       |                6 |             32 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiBramCtrlLeft/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                               | fourier_bram_i/axiBramCtrlLeft/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0          |                6 |             32 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 | fourier_bram_i/Freq2BRAMLeft/U0/r_fifoImagDin                                                                                                                                                         | fourier_bram_i/rstRTL/U0/peripheral_reset[0]                                                                                                                                                          |                9 |             33 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 | fourier_bram_i/Freq2BRAMRight/U0/r_fifoImagDin                                                                                                                                                        | fourier_bram_i/rstRTL/U0/peripheral_reset[0]                                                                                                                                                          |                6 |             33 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                            |                                                                                                                                                                                                       |                6 |             33 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                            |                                                                                                                                                                                                       |               10 |             33 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i                                                                                                                           |                                                                                                                                                                                                       |                8 |             33 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                           |                                                                                                                                                                                                       |                7 |             33 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1058]_i_1_n_0                                                                                                           | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                                           |                9 |             34 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/m_vector_i                                                          |                                                                                                                                                                                                       |               10 |             35 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/m_vector_i                                                          |                                                                                                                                                                                                       |                8 |             35 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/skid_buffer[1144]_i_1__0_n_0                                        |                                                                                                                                                                                                       |                6 |             35 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/E[0]                                                                |                                                                                                                                                                                                       |                7 |             35 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                  |                                                                                                                                                                                                       |                8 |             35 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/skid_buffer[1144]_i_1_n_0                                           |                                                                                                                                                                                                       |                9 |             35 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/E[0]                                                                |                                                                                                                                                                                                       |                8 |             35 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                    |                                                                                                                                                                                                       |                8 |             35 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                    |                                                                                                                                                                                                       |                7 |             35 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                     |                                                                                                                                                                                                       |                6 |             35 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[40].srl_nx1/push                                              |                                                                                                                                                                                                       |                9 |             36 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/gen_srls[40].srl_nx1/push                                              |                                                                                                                                                                                                       |                9 |             36 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/gen_srls[4].srl_nx1/gen_rd_b.doutb_reg_reg[17]                         |                                                                                                                                                                                                       |                9 |             36 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/m_valid_i                                                     |                                                                                                                                                                                                       |                9 |             36 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_shelf[1][40]_i_1_n_0                                                              |                                                                                                                                                                                                       |               12 |             36 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_shelf[2][40]_i_1_n_0                                                              |                                                                                                                                                                                                       |               14 |             36 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_shelf[3][40]_i_1_n_0                                                              |                                                                                                                                                                                                       |               10 |             36 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                |                                                                                                                                                                                                       |               12 |             36 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/m_valid_i                                                     |                                                                                                                                                                                                       |                9 |             36 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/m_valid_i                                                     |                                                                                                                                                                                                       |                9 |             36 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/m_valid_i                                                     |                                                                                                                                                                                                       |                9 |             36 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/gen_srls[40].srl_nx1/push                                              |                                                                                                                                                                                                       |                9 |             36 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                            |                                                                                                                                                                                                       |                7 |             37 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/m_vector_i                                                                                                                           |                                                                                                                                                                                                       |                5 |             37 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                            |                                                                                                                                                                                                       |                6 |             37 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                           |                                                                                                                                                                                                       |                5 |             37 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                          |                                                                                                                                                                                                       |                7 |             37 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                           |                                                                                                                                                                                                       |                6 |             37 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_payld_reg                                                                                            |                                                                                                                                                                                                       |               17 |             37 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                |                                                                                                                                                                                                       |               10 |             38 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                              |                                                                                                                                                                                                       |               11 |             39 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                    | fourier_bram_i/axiSmc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                9 |             41 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | fourier_bram_i/axiSmc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                9 |             42 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | fourier_bram_i/axiSmc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                9 |             43 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | fourier_bram_i/axiSmc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                9 |             43 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                     | fourier_bram_i/axiSmc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |               10 |             47 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                          |                                                                                                                                                                                                       |               16 |             47 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | fourier_bram_i/axiSmc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                9 |             47 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                     |               20 |             47 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                9 |             47 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                                                                       |                6 |             48 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                                                                       |                6 |             48 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                                                                       |                6 |             48 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                         |                                                                                                                                                                                                       |               10 |             52 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                       |                                                                                                                                                                                                       |               10 |             52 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                       |                                                                                                                                                                                                       |               11 |             52 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                         |                                                                                                                                                                                                       |               11 |             52 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                                       |                7 |             56 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                                       |                7 |             56 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                                       |                7 |             56 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                                       |                7 |             56 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                                       |                7 |             56 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                                       |                7 |             56 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 | fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/r_bramWe_i_1_n_0                                                                                                                                 | fourier_bram_i/rstRTL/U0/peripheral_reset[0]                                                                                                                                                          |               13 |             58 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 | fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/r_bramWe_i_1_n_0                                                                                                                                  | fourier_bram_i/rstRTL/U0/peripheral_reset[0]                                                                                                                                                          |               18 |             58 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                   |               31 |             62 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                       |                                                                                                                                                                                                       |               19 |             72 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |               45 |             82 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 | fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/r_bImag_0                                                                                                                                        | fourier_bram_i/rstRTL/U0/peripheral_reset[0]                                                                                                                                                          |               20 |             86 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 | fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/r_bImag_0                                                                                                                                         | fourier_bram_i/rstRTL/U0/peripheral_reset[0]                                                                                                                                                          |               16 |             86 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       |                                                                                                                                                                                                       |              140 |            367 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                       | fourier_bram_i/rstRTL/U0/peripheral_reset[0]                                                                                                                                                          |              157 |            690 |
+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


