<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" href="styles.css" />
    <title>Ziyang Ren - Portfolio</title>
  </head>

  <body>
    <div class="container0">
      <nav>
        <h1 class="subContainer0">Thomas Ren</h1>
        <div class="subContainer1">
          <section class="subContainer2">
            <p class="subContainer3">
              Email:&ensp;
              <a href="mailto:zr86@cornell.edu"> zr86@cornell.edu </a>
            </p>
            <p class="subContainer3">
              GitHub:&ensp;
              <a href="https://github.com/ThomasRen2077" target="_blank">
                ThomasRen2077
              </a>
            </p>
          </section>
          <section class="subContainer2">
            <p class="subContainer4">
              Address: 110 Veterans Place, Ithaca, NY 14850
            </p>
            <p class="subContainer4">Cell: (607) 379-2623</p>
          </section>
        </div>
      </nav>

      <!-- Education -->
      <section class="container1">
        <h2 class="subContainer5">Education</h2>
        <ul class="subContainer6">
          <li>
            <strong
              >Master of Engineering in Electrical and Computer Engineering,
              Cornell University, College of Engineering, Ithaca, NY</strong
            >
            <br />
            <p>Expected Dec. 2024</p>
            <p>
              Coursework: Computer Architecture, Operating Systems, Digital
              Systems Design with microcontrollers
            </p>
          </li>
          <li>
            <strong
              >Bachelor of Engineering in Information Engineering, Southeast
              University, School of Information Engineering, Nanjing,
              China</strong
            >
            <br />
            <p>GPA: 3.81/4.00, Graduated in July 2022</p>
            <p>
              Selected Coursework: Digital Logic Design, Object-oriented
              Programming(C++), FPGA-Based System Design with Verilog,
              Microcompter Systems, Data Structures, Python Programming
            </p>
          </li>
        </ul>
      </section>

      <!-- Skills -->
      <section class="container1">
        <h2 class="subContainer5">Skills</h2>
        <ul>
          <li>
            <strong>Programming Languages:</strong> C/C++, Verilog, RISC-V
            Assembly, Python
          </li>
          <li><strong>Platforms:</strong> FPGA, Linux, Raspberry Pi</li>
          <li><strong>Tools:</strong> Vivado, WSL, Git</li>
        </ul>
      </section>

      <!-- Experience -->
      <!-- <section>
        <h2>Working Experience</h2>
        <ul> -->
      <!-- Each item in this list should be a job or internship -->
      <!-- <li>
            <strong
              >Electrical Engineer Intern, VeriSilicon Microelectronics,
              Nanjing, China</strong
            >
            <br />
            June - Aug. 2021 <br />
            - Developed an Android application for exercise movement data
            detection and analysis. <br />
            - Collected datasets for exercise recognition and OSAHS monitoring
            projects. <br />
            - Conducted data analysis and designed machine learning algorithms.
          </li>
        </ul>
      </section> -->

      <!-- Projects -->
      <!-- <section>
        <h2>Relevant Academic Projects</h2>
        <ul>
          <li>
            <strong
              >Hardware Accelerator Design and Programming for Efficient Deep
              Learning</strong
            >
            <br />
            College of Engineering, Cornell University, Aug. 2023 - Expected May
            2024 <br />
            - Utilized HeteroCL for deep learning model implementation and
            optimization. <br />
            - GitHub:
            <a href="https://github.com/cornell-zhang/heterocl" target="_blank"
              >github.com/cornell-zhang/heterocl</a
            >
          </li>
          <li>
            <strong>Design of 32-bit Processor</strong> <br />
            School of Information Engineering, Southeast University, Jan. - May
            2022 <br />
            - Designed a 32-bit microprocessor using Verilog. <br />
            - Implemented a pipelined architecture and optimized for
            performance.
          </li>
          <li>
            <strong>FPGA-based Simulation of Subway Systems</strong> <br />
            School of Information Engineering, Southeast University, Oct. – Dec.
            2021 <br />
            - Designed and simulated subway system operations on FPGA
            Development Boards. <br />
            - Implemented Dijkstra's algorithm for ticket pricing.
          </li>
        </ul>
      </section> -->

      <!-- Leadership -->
      <!-- <section>
        <h2>Leadership Experience</h2>
        <ul>
          <li>
            <strong
              >Student Technology Association, Technology, Nanjing,
              China</strong
            >
            <br />
            Sept. 2019 – Aug. 2020 <br />
            - Organized technical workshops and training sessions for students.
          </li>
          <li>
            <strong
              >Event Organizer of TEDx SEU, Humanity, Nanjing, China</strong
            >
            <br />
            Sept. 2018 – Aug. 2019 <br />
            - Conducted workshops and organized events for over 1000 students.
          </li>
        </ul>
      </section> -->

      <!-- Honors -->
      <!-- <section>
        <h2>Honors and Awards</h2>
        <ul>
          <li>The First Prize Scholarship of Southeast University</li>
          <li>
            Recognized for outstanding performance in Digital Logic Design
            coursework
          </li>
          <li>
            Honored with the "Best Project Presentation" award in the FPGA-Based
            System Design course
          </li>
        </ul>
      </section> -->

      <!-- Footer -->
      <!-- <footer>
        <p>&copy; 2023 Ziyang Ren | All rights reserved.</p>
      </footer> -->
    </div>
  </body>
</html>
