<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › ethernet › faraday › ftgmac100.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>ftgmac100.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Faraday FTGMAC100 Gigabit Ethernet</span>
<span class="cm"> *</span>
<span class="cm"> * (C) Copyright 2009-2011 Faraday Technology</span>
<span class="cm"> * Po-Yu Chuang &lt;ratbert@faraday-tech.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __FTGMAC100_H</span>
<span class="cp">#define __FTGMAC100_H</span>

<span class="cp">#define FTGMAC100_OFFSET_ISR		0x00</span>
<span class="cp">#define FTGMAC100_OFFSET_IER		0x04</span>
<span class="cp">#define FTGMAC100_OFFSET_MAC_MADR	0x08</span>
<span class="cp">#define FTGMAC100_OFFSET_MAC_LADR	0x0c</span>
<span class="cp">#define FTGMAC100_OFFSET_MAHT0		0x10</span>
<span class="cp">#define FTGMAC100_OFFSET_MAHT1		0x14</span>
<span class="cp">#define FTGMAC100_OFFSET_NPTXPD		0x18</span>
<span class="cp">#define FTGMAC100_OFFSET_RXPD		0x1c</span>
<span class="cp">#define FTGMAC100_OFFSET_NPTXR_BADR	0x20</span>
<span class="cp">#define FTGMAC100_OFFSET_RXR_BADR	0x24</span>
<span class="cp">#define FTGMAC100_OFFSET_HPTXPD		0x28</span>
<span class="cp">#define FTGMAC100_OFFSET_HPTXR_BADR	0x2c</span>
<span class="cp">#define FTGMAC100_OFFSET_ITC		0x30</span>
<span class="cp">#define FTGMAC100_OFFSET_APTC		0x34</span>
<span class="cp">#define FTGMAC100_OFFSET_DBLAC		0x38</span>
<span class="cp">#define FTGMAC100_OFFSET_DMAFIFOS	0x3c</span>
<span class="cp">#define FTGMAC100_OFFSET_REVR		0x40</span>
<span class="cp">#define FTGMAC100_OFFSET_FEAR		0x44</span>
<span class="cp">#define FTGMAC100_OFFSET_TPAFCR		0x48</span>
<span class="cp">#define FTGMAC100_OFFSET_RBSR		0x4c</span>
<span class="cp">#define FTGMAC100_OFFSET_MACCR		0x50</span>
<span class="cp">#define FTGMAC100_OFFSET_MACSR		0x54</span>
<span class="cp">#define FTGMAC100_OFFSET_TM		0x58</span>
<span class="cp">#define FTGMAC100_OFFSET_PHYCR		0x60</span>
<span class="cp">#define FTGMAC100_OFFSET_PHYDATA	0x64</span>
<span class="cp">#define FTGMAC100_OFFSET_FCR		0x68</span>
<span class="cp">#define FTGMAC100_OFFSET_BPR		0x6c</span>
<span class="cp">#define FTGMAC100_OFFSET_WOLCR		0x70</span>
<span class="cp">#define FTGMAC100_OFFSET_WOLSR		0x74</span>
<span class="cp">#define FTGMAC100_OFFSET_WFCRC		0x78</span>
<span class="cp">#define FTGMAC100_OFFSET_WFBM1		0x80</span>
<span class="cp">#define FTGMAC100_OFFSET_WFBM2		0x84</span>
<span class="cp">#define FTGMAC100_OFFSET_WFBM3		0x88</span>
<span class="cp">#define FTGMAC100_OFFSET_WFBM4		0x8c</span>
<span class="cp">#define FTGMAC100_OFFSET_NPTXR_PTR	0x90</span>
<span class="cp">#define FTGMAC100_OFFSET_HPTXR_PTR	0x94</span>
<span class="cp">#define FTGMAC100_OFFSET_RXR_PTR	0x98</span>
<span class="cp">#define FTGMAC100_OFFSET_TX		0xa0</span>
<span class="cp">#define FTGMAC100_OFFSET_TX_MCOL_SCOL	0xa4</span>
<span class="cp">#define FTGMAC100_OFFSET_TX_ECOL_FAIL	0xa8</span>
<span class="cp">#define FTGMAC100_OFFSET_TX_LCOL_UND	0xac</span>
<span class="cp">#define FTGMAC100_OFFSET_RX		0xb0</span>
<span class="cp">#define FTGMAC100_OFFSET_RX_BC		0xb4</span>
<span class="cp">#define FTGMAC100_OFFSET_RX_MC		0xb8</span>
<span class="cp">#define FTGMAC100_OFFSET_RX_PF_AEP	0xbc</span>
<span class="cp">#define FTGMAC100_OFFSET_RX_RUNT	0xc0</span>
<span class="cp">#define FTGMAC100_OFFSET_RX_CRCER_FTL	0xc4</span>
<span class="cp">#define FTGMAC100_OFFSET_RX_COL_LOST	0xc8</span>

<span class="cm">/*</span>
<span class="cm"> * Interrupt status register &amp; interrupt enable register</span>
<span class="cm"> */</span>
<span class="cp">#define FTGMAC100_INT_RPKT_BUF		(1 &lt;&lt; 0)</span>
<span class="cp">#define FTGMAC100_INT_RPKT_FIFO		(1 &lt;&lt; 1)</span>
<span class="cp">#define FTGMAC100_INT_NO_RXBUF		(1 &lt;&lt; 2)</span>
<span class="cp">#define FTGMAC100_INT_RPKT_LOST		(1 &lt;&lt; 3)</span>
<span class="cp">#define FTGMAC100_INT_XPKT_ETH		(1 &lt;&lt; 4)</span>
<span class="cp">#define FTGMAC100_INT_XPKT_FIFO		(1 &lt;&lt; 5)</span>
<span class="cp">#define FTGMAC100_INT_NO_NPTXBUF	(1 &lt;&lt; 6)</span>
<span class="cp">#define FTGMAC100_INT_XPKT_LOST		(1 &lt;&lt; 7)</span>
<span class="cp">#define FTGMAC100_INT_AHB_ERR		(1 &lt;&lt; 8)</span>
<span class="cp">#define FTGMAC100_INT_PHYSTS_CHG	(1 &lt;&lt; 9)</span>
<span class="cp">#define FTGMAC100_INT_NO_HPTXBUF	(1 &lt;&lt; 10)</span>

<span class="cm">/*</span>
<span class="cm"> * Interrupt timer control register</span>
<span class="cm"> */</span>
<span class="cp">#define FTGMAC100_ITC_RXINT_CNT(x)	(((x) &amp; 0xf) &lt;&lt; 0)</span>
<span class="cp">#define FTGMAC100_ITC_RXINT_THR(x)	(((x) &amp; 0x7) &lt;&lt; 4)</span>
<span class="cp">#define FTGMAC100_ITC_RXINT_TIME_SEL	(1 &lt;&lt; 7)</span>
<span class="cp">#define FTGMAC100_ITC_TXINT_CNT(x)	(((x) &amp; 0xf) &lt;&lt; 8)</span>
<span class="cp">#define FTGMAC100_ITC_TXINT_THR(x)	(((x) &amp; 0x7) &lt;&lt; 12)</span>
<span class="cp">#define FTGMAC100_ITC_TXINT_TIME_SEL	(1 &lt;&lt; 15)</span>

<span class="cm">/*</span>
<span class="cm"> * Automatic polling timer control register</span>
<span class="cm"> */</span>
<span class="cp">#define FTGMAC100_APTC_RXPOLL_CNT(x)	(((x) &amp; 0xf) &lt;&lt; 0)</span>
<span class="cp">#define FTGMAC100_APTC_RXPOLL_TIME_SEL	(1 &lt;&lt; 4)</span>
<span class="cp">#define FTGMAC100_APTC_TXPOLL_CNT(x)	(((x) &amp; 0xf) &lt;&lt; 8)</span>
<span class="cp">#define FTGMAC100_APTC_TXPOLL_TIME_SEL	(1 &lt;&lt; 12)</span>

<span class="cm">/*</span>
<span class="cm"> * DMA burst length and arbitration control register</span>
<span class="cm"> */</span>
<span class="cp">#define FTGMAC100_DBLAC_RXFIFO_LTHR(x)	(((x) &amp; 0x7) &lt;&lt; 0)</span>
<span class="cp">#define FTGMAC100_DBLAC_RXFIFO_HTHR(x)	(((x) &amp; 0x7) &lt;&lt; 3)</span>
<span class="cp">#define FTGMAC100_DBLAC_RX_THR_EN	(1 &lt;&lt; 6)</span>
<span class="cp">#define FTGMAC100_DBLAC_RXBURST_SIZE(x)	(((x) &amp; 0x3) &lt;&lt; 8)</span>
<span class="cp">#define FTGMAC100_DBLAC_TXBURST_SIZE(x)	(((x) &amp; 0x3) &lt;&lt; 10)</span>
<span class="cp">#define FTGMAC100_DBLAC_RXDES_SIZE(x)	(((x) &amp; 0xf) &lt;&lt; 12)</span>
<span class="cp">#define FTGMAC100_DBLAC_TXDES_SIZE(x)	(((x) &amp; 0xf) &lt;&lt; 16)</span>
<span class="cp">#define FTGMAC100_DBLAC_IFG_CNT(x)	(((x) &amp; 0x7) &lt;&lt; 20)</span>
<span class="cp">#define FTGMAC100_DBLAC_IFG_INC		(1 &lt;&lt; 23)</span>

<span class="cm">/*</span>
<span class="cm"> * DMA FIFO status register</span>
<span class="cm"> */</span>
<span class="cp">#define FTGMAC100_DMAFIFOS_RXDMA1_SM(dmafifos)	((dmafifos) &amp; 0xf)</span>
<span class="cp">#define FTGMAC100_DMAFIFOS_RXDMA2_SM(dmafifos)	(((dmafifos) &gt;&gt; 4) &amp; 0xf)</span>
<span class="cp">#define FTGMAC100_DMAFIFOS_RXDMA3_SM(dmafifos)	(((dmafifos) &gt;&gt; 8) &amp; 0x7)</span>
<span class="cp">#define FTGMAC100_DMAFIFOS_TXDMA1_SM(dmafifos)	(((dmafifos) &gt;&gt; 12) &amp; 0xf)</span>
<span class="cp">#define FTGMAC100_DMAFIFOS_TXDMA2_SM(dmafifos)	(((dmafifos) &gt;&gt; 16) &amp; 0x3)</span>
<span class="cp">#define FTGMAC100_DMAFIFOS_TXDMA3_SM(dmafifos)	(((dmafifos) &gt;&gt; 18) &amp; 0xf)</span>
<span class="cp">#define FTGMAC100_DMAFIFOS_RXFIFO_EMPTY		(1 &lt;&lt; 26)</span>
<span class="cp">#define FTGMAC100_DMAFIFOS_TXFIFO_EMPTY		(1 &lt;&lt; 27)</span>
<span class="cp">#define FTGMAC100_DMAFIFOS_RXDMA_GRANT		(1 &lt;&lt; 28)</span>
<span class="cp">#define FTGMAC100_DMAFIFOS_TXDMA_GRANT		(1 &lt;&lt; 29)</span>
<span class="cp">#define FTGMAC100_DMAFIFOS_RXDMA_REQ		(1 &lt;&lt; 30)</span>
<span class="cp">#define FTGMAC100_DMAFIFOS_TXDMA_REQ		(1 &lt;&lt; 31)</span>

<span class="cm">/*</span>
<span class="cm"> * Receive buffer size register</span>
<span class="cm"> */</span>
<span class="cp">#define FTGMAC100_RBSR_SIZE(x)		((x) &amp; 0x3fff)</span>

<span class="cm">/*</span>
<span class="cm"> * MAC control register</span>
<span class="cm"> */</span>
<span class="cp">#define FTGMAC100_MACCR_TXDMA_EN	(1 &lt;&lt; 0)</span>
<span class="cp">#define FTGMAC100_MACCR_RXDMA_EN	(1 &lt;&lt; 1)</span>
<span class="cp">#define FTGMAC100_MACCR_TXMAC_EN	(1 &lt;&lt; 2)</span>
<span class="cp">#define FTGMAC100_MACCR_RXMAC_EN	(1 &lt;&lt; 3)</span>
<span class="cp">#define FTGMAC100_MACCR_RM_VLAN		(1 &lt;&lt; 4)</span>
<span class="cp">#define FTGMAC100_MACCR_HPTXR_EN	(1 &lt;&lt; 5)</span>
<span class="cp">#define FTGMAC100_MACCR_LOOP_EN		(1 &lt;&lt; 6)</span>
<span class="cp">#define FTGMAC100_MACCR_ENRX_IN_HALFTX	(1 &lt;&lt; 7)</span>
<span class="cp">#define FTGMAC100_MACCR_FULLDUP		(1 &lt;&lt; 8)</span>
<span class="cp">#define FTGMAC100_MACCR_GIGA_MODE	(1 &lt;&lt; 9)</span>
<span class="cp">#define FTGMAC100_MACCR_CRC_APD		(1 &lt;&lt; 10)</span>
<span class="cp">#define FTGMAC100_MACCR_RX_RUNT		(1 &lt;&lt; 12)</span>
<span class="cp">#define FTGMAC100_MACCR_JUMBO_LF	(1 &lt;&lt; 13)</span>
<span class="cp">#define FTGMAC100_MACCR_RX_ALL		(1 &lt;&lt; 14)</span>
<span class="cp">#define FTGMAC100_MACCR_HT_MULTI_EN	(1 &lt;&lt; 15)</span>
<span class="cp">#define FTGMAC100_MACCR_RX_MULTIPKT	(1 &lt;&lt; 16)</span>
<span class="cp">#define FTGMAC100_MACCR_RX_BROADPKT	(1 &lt;&lt; 17)</span>
<span class="cp">#define FTGMAC100_MACCR_DISCARD_CRCERR	(1 &lt;&lt; 18)</span>
<span class="cp">#define FTGMAC100_MACCR_FAST_MODE	(1 &lt;&lt; 19)</span>
<span class="cp">#define FTGMAC100_MACCR_SW_RST		(1 &lt;&lt; 31)</span>

<span class="cm">/*</span>
<span class="cm"> * PHY control register</span>
<span class="cm"> */</span>
<span class="cp">#define FTGMAC100_PHYCR_MDC_CYCTHR_MASK	0x3f</span>
<span class="cp">#define FTGMAC100_PHYCR_MDC_CYCTHR(x)	((x) &amp; 0x3f)</span>
<span class="cp">#define FTGMAC100_PHYCR_PHYAD(x)	(((x) &amp; 0x1f) &lt;&lt; 16)</span>
<span class="cp">#define FTGMAC100_PHYCR_REGAD(x)	(((x) &amp; 0x1f) &lt;&lt; 21)</span>
<span class="cp">#define FTGMAC100_PHYCR_MIIRD		(1 &lt;&lt; 26)</span>
<span class="cp">#define FTGMAC100_PHYCR_MIIWR		(1 &lt;&lt; 27)</span>

<span class="cm">/*</span>
<span class="cm"> * PHY data register</span>
<span class="cm"> */</span>
<span class="cp">#define FTGMAC100_PHYDATA_MIIWDATA(x)		((x) &amp; 0xffff)</span>
<span class="cp">#define FTGMAC100_PHYDATA_MIIRDATA(phydata)	(((phydata) &gt;&gt; 16) &amp; 0xffff)</span>

<span class="cm">/*</span>
<span class="cm"> * Transmit descriptor, aligned to 16 bytes</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">ftgmac100_txdes</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>	<span class="n">txdes0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>	<span class="n">txdes1</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>	<span class="n">txdes2</span><span class="p">;</span>	<span class="cm">/* not used by HW */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>	<span class="n">txdes3</span><span class="p">;</span>	<span class="cm">/* TXBUF_BADR */</span>
<span class="p">}</span> <span class="n">__attribute__</span> <span class="p">((</span><span class="n">aligned</span><span class="p">(</span><span class="mi">16</span><span class="p">)));</span>

<span class="cp">#define FTGMAC100_TXDES0_TXBUF_SIZE(x)	((x) &amp; 0x3fff)</span>
<span class="cp">#define FTGMAC100_TXDES0_EDOTR		(1 &lt;&lt; 15)</span>
<span class="cp">#define FTGMAC100_TXDES0_CRC_ERR	(1 &lt;&lt; 19)</span>
<span class="cp">#define FTGMAC100_TXDES0_LTS		(1 &lt;&lt; 28)</span>
<span class="cp">#define FTGMAC100_TXDES0_FTS		(1 &lt;&lt; 29)</span>
<span class="cp">#define FTGMAC100_TXDES0_TXDMA_OWN	(1 &lt;&lt; 31)</span>

<span class="cp">#define FTGMAC100_TXDES1_VLANTAG_CI(x)	((x) &amp; 0xffff)</span>
<span class="cp">#define FTGMAC100_TXDES1_INS_VLANTAG	(1 &lt;&lt; 16)</span>
<span class="cp">#define FTGMAC100_TXDES1_TCP_CHKSUM	(1 &lt;&lt; 17)</span>
<span class="cp">#define FTGMAC100_TXDES1_UDP_CHKSUM	(1 &lt;&lt; 18)</span>
<span class="cp">#define FTGMAC100_TXDES1_IP_CHKSUM	(1 &lt;&lt; 19)</span>
<span class="cp">#define FTGMAC100_TXDES1_LLC		(1 &lt;&lt; 22)</span>
<span class="cp">#define FTGMAC100_TXDES1_TX2FIC		(1 &lt;&lt; 30)</span>
<span class="cp">#define FTGMAC100_TXDES1_TXIC		(1 &lt;&lt; 31)</span>

<span class="cm">/*</span>
<span class="cm"> * Receive descriptor, aligned to 16 bytes</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">ftgmac100_rxdes</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>	<span class="n">rxdes0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>	<span class="n">rxdes1</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>	<span class="n">rxdes2</span><span class="p">;</span>	<span class="cm">/* not used by HW */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>	<span class="n">rxdes3</span><span class="p">;</span>	<span class="cm">/* RXBUF_BADR */</span>
<span class="p">}</span> <span class="n">__attribute__</span> <span class="p">((</span><span class="n">aligned</span><span class="p">(</span><span class="mi">16</span><span class="p">)));</span>

<span class="cp">#define FTGMAC100_RXDES0_VDBC		0x3fff</span>
<span class="cp">#define FTGMAC100_RXDES0_EDORR		(1 &lt;&lt; 15)</span>
<span class="cp">#define FTGMAC100_RXDES0_MULTICAST	(1 &lt;&lt; 16)</span>
<span class="cp">#define FTGMAC100_RXDES0_BROADCAST	(1 &lt;&lt; 17)</span>
<span class="cp">#define FTGMAC100_RXDES0_RX_ERR		(1 &lt;&lt; 18)</span>
<span class="cp">#define FTGMAC100_RXDES0_CRC_ERR	(1 &lt;&lt; 19)</span>
<span class="cp">#define FTGMAC100_RXDES0_FTL		(1 &lt;&lt; 20)</span>
<span class="cp">#define FTGMAC100_RXDES0_RUNT		(1 &lt;&lt; 21)</span>
<span class="cp">#define FTGMAC100_RXDES0_RX_ODD_NB	(1 &lt;&lt; 22)</span>
<span class="cp">#define FTGMAC100_RXDES0_FIFO_FULL	(1 &lt;&lt; 23)</span>
<span class="cp">#define FTGMAC100_RXDES0_PAUSE_OPCODE	(1 &lt;&lt; 24)</span>
<span class="cp">#define FTGMAC100_RXDES0_PAUSE_FRAME	(1 &lt;&lt; 25)</span>
<span class="cp">#define FTGMAC100_RXDES0_LRS		(1 &lt;&lt; 28)</span>
<span class="cp">#define FTGMAC100_RXDES0_FRS		(1 &lt;&lt; 29)</span>
<span class="cp">#define FTGMAC100_RXDES0_RXPKT_RDY	(1 &lt;&lt; 31)</span>

<span class="cp">#define FTGMAC100_RXDES1_VLANTAG_CI	0xffff</span>
<span class="cp">#define FTGMAC100_RXDES1_PROT_MASK	(0x3 &lt;&lt; 20)</span>
<span class="cp">#define FTGMAC100_RXDES1_PROT_NONIP	(0x0 &lt;&lt; 20)</span>
<span class="cp">#define FTGMAC100_RXDES1_PROT_IP	(0x1 &lt;&lt; 20)</span>
<span class="cp">#define FTGMAC100_RXDES1_PROT_TCPIP	(0x2 &lt;&lt; 20)</span>
<span class="cp">#define FTGMAC100_RXDES1_PROT_UDPIP	(0x3 &lt;&lt; 20)</span>
<span class="cp">#define FTGMAC100_RXDES1_LLC		(1 &lt;&lt; 22)</span>
<span class="cp">#define FTGMAC100_RXDES1_DF		(1 &lt;&lt; 23)</span>
<span class="cp">#define FTGMAC100_RXDES1_VLANTAG_AVAIL	(1 &lt;&lt; 24)</span>
<span class="cp">#define FTGMAC100_RXDES1_TCP_CHKSUM_ERR	(1 &lt;&lt; 25)</span>
<span class="cp">#define FTGMAC100_RXDES1_UDP_CHKSUM_ERR	(1 &lt;&lt; 26)</span>
<span class="cp">#define FTGMAC100_RXDES1_IP_CHKSUM_ERR	(1 &lt;&lt; 27)</span>

<span class="cp">#endif </span><span class="cm">/* __FTGMAC100_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
