[2025-09-17 02:24:36] START suite=qualcomm_srv trace=srv486_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv486_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2757726 heartbeat IPC: 3.626 cumulative IPC: 3.626 (Simulation time: 00 hr 00 min 38 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5314597 cumulative IPC: 3.763 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5314597 cumulative IPC: 3.763 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 5314598 heartbeat IPC: 3.911 cumulative IPC: 5 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 16224897 heartbeat IPC: 0.9166 cumulative IPC: 0.9166 (Simulation time: 00 hr 02 min 35 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 26200080 heartbeat IPC: 1.002 cumulative IPC: 0.9576 (Simulation time: 00 hr 03 min 45 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 36425642 heartbeat IPC: 0.9779 cumulative IPC: 0.9643 (Simulation time: 00 hr 04 min 54 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 59039926 heartbeat IPC: 0.4422 cumulative IPC: 0.7445 (Simulation time: 00 hr 07 min 36 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 71148931 heartbeat IPC: 0.8258 cumulative IPC: 0.7595 (Simulation time: 00 hr 09 min 01 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 81017327 heartbeat IPC: 1.013 cumulative IPC: 0.7926 (Simulation time: 00 hr 10 min 14 sec)
Heartbeat CPU 0 instructions: 90000011 cycles: 91375139 heartbeat IPC: 0.9655 cumulative IPC: 0.8134 (Simulation time: 00 hr 11 min 34 sec)
Heartbeat CPU 0 instructions: 100000011 cycles: 101314418 heartbeat IPC: 1.006 cumulative IPC: 0.8333 (Simulation time: 00 hr 12 min 47 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv486_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000015 cycles: 110895236 heartbeat IPC: 1.044 cumulative IPC: 0.8524 (Simulation time: 00 hr 14 min 05 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 115333752 cumulative IPC: 0.867 (Simulation time: 00 hr 15 min 20 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 115333752 cumulative IPC: 0.867 (Simulation time: 00 hr 15 min 20 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv486_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.867 instructions: 100000001 cycles: 115333752
CPU 0 Branch Prediction Accuracy: 94.28% MPKI: 10.98 Average ROB Occupancy at Mispredict: 44.09
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1635
BRANCH_INDIRECT: 0.2299
BRANCH_CONDITIONAL: 9.827
BRANCH_DIRECT_CALL: 0.3134
BRANCH_INDIRECT_CALL: 0.1604
BRANCH_RETURN: 0.2847


====Backend Stall Breakdown====
ROB_STALL: 1502360
LQ_STALL: 5228614
SQ_STALL: 668600


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 214.92068
REPLAY_LOAD: 76.69766
NON_REPLAY_LOAD: 15.307877

== Total ==
ADDR_TRANS: 414582
REPLAY_LOAD: 200411
NON_REPLAY_LOAD: 887367

== Counts ==
ADDR_TRANS: 1929
REPLAY_LOAD: 2613
NON_REPLAY_LOAD: 57968

cpu0->cpu0_STLB TOTAL        ACCESS:    2555532 HIT:    2405262 MISS:     150270 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2555532 HIT:    2405262 MISS:     150270 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 122 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    5965684 HIT:    4213616 MISS:    1752068 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    4948491 HIT:    3566010 MISS:    1382481 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     195375 HIT:      96064 MISS:      99311 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     510487 HIT:     507927 MISS:       2560 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     311331 HIT:      43615 MISS:     267716 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 41.99 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   13333685 HIT:   10176542 MISS:    3157143 MSHR_MERGE:     873349
cpu0->cpu0_L1I LOAD         ACCESS:   13333685 HIT:   10176542 MISS:    3157143 MSHR_MERGE:     873349
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 24.02 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   26741724 HIT:   22979125 MISS:    3762599 MSHR_MERGE:     591178
cpu0->cpu0_L1D LOAD         ACCESS:   16705533 HIT:   13704436 MISS:    3001097 MSHR_MERGE:     336396
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    9691336 HIT:    9243924 MISS:     447412 MSHR_MERGE:     252023
cpu0->cpu0_L1D TRANSLATION  ACCESS:     344855 HIT:      30765 MISS:     314090 MSHR_MERGE:       2759
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 25.35 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   10890578 HIT:   10197310 MISS:     693268 MSHR_MERGE:     362966
cpu0->cpu0_ITLB LOAD         ACCESS:   10890578 HIT:   10197310 MISS:     693268 MSHR_MERGE:     362966
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 19.55 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   25315912 HIT:   22150143 MISS:    3165769 MSHR_MERGE:     940540
cpu0->cpu0_DTLB LOAD         ACCESS:   25315912 HIT:   22150143 MISS:    3165769 MSHR_MERGE:     940540
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 10.9 cycles
cpu0->LLC TOTAL        ACCESS:    2024709 HIT:    1794342 MISS:     230367 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1382480 HIT:    1235430 MISS:     147050 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      99311 HIT:      60473 MISS:      38838 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     275202 HIT:     274992 MISS:        210 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     267716 HIT:     223447 MISS:      44269 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 97.32 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      10627
  ROW_BUFFER_MISS:     219527
  AVG DBUS CONGESTED CYCLE: 6.934
Channel 0 WQ ROW_BUFFER_HIT:      19791
  ROW_BUFFER_MISS:      96382
  FULL:          0
Channel 0 REFRESHES ISSUED:       9612

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1464987      1266868       122960         7753
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          570         6845        35389         8200
  STLB miss resolved @ L2C                0         1066        12118        33528         3798
  STLB miss resolved @ LLC                0          740        26461       114713        14067
  STLB miss resolved @ MEM                0          214         4622        20495        23843

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              83196        16051       304944       108450         2947
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           92         1952        12730         1004
  STLB miss resolved @ L2C                0           98         4230        11272          371
  STLB miss resolved @ LLC                0          249        11957        77645         1753
  STLB miss resolved @ MEM                0           61         2207         9430         4049
[2025-09-17 02:39:57] END   suite=qualcomm_srv trace=srv486_ap (rc=0)
