Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sun Dec 26 17:24:26 2021
| Host         : DESKTOP-TQIBI50 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file VGA_Test_Patterns_Top_control_sets_placed.rpt
| Design       : VGA_Test_Patterns_Top
| Device       : xc7a35t
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    25 |
|    Minimum number of control sets                        |    25 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   126 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    25 |
| >= 0 to < 4        |    12 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              48 |           23 |
| No           | No                    | Yes                    |              20 |            5 |
| No           | Yes                   | No                     |              53 |           19 |
| Yes          | No                    | No                     |              34 |           16 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              31 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+------------------------------------------+------------------------------------------------+------------------+----------------+--------------+
|            Clock Signal            |               Enable Signal              |                Set/Reset Signal                | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------+------------------------------------------+------------------------------------------------+------------------+----------------+--------------+
|  divided_clk_BUFG                  |                                          | VGA_Sync_Porch_Inst/UUT/o_HSync0               |                1 |              1 |         1.00 |
|  divided_clk_BUFG                  |                                          | VGA_Sync_Porch_Inst/UUT/o_VSync0               |                1 |              1 |         1.00 |
|  divided_clk_BUFG                  | UART_RX_Inst/r_RX_Byte[1]_i_1_n_0        |                                                |                1 |              1 |         1.00 |
|  divided_clk_BUFG                  | UART_RX_Inst/r_RX_Byte[0]_i_1_n_0        |                                                |                1 |              1 |         1.00 |
|  divided_clk_BUFG                  | UART_RX_Inst/r_RX_Byte[2]_i_1_n_0        |                                                |                1 |              1 |         1.00 |
|  divided_clk_BUFG                  | UART_RX_Inst/r_RX_Byte[3]_i_1_n_0        |                                                |                1 |              1 |         1.00 |
|  divided_clk_BUFG                  | UART_RX_Inst/r_RX_Byte[6]_i_1_n_0        |                                                |                1 |              1 |         1.00 |
|  divided_clk_BUFG                  | UART_RX_Inst/r_RX_Byte[7]_i_1_n_0        |                                                |                1 |              1 |         1.00 |
|  divided_clk_BUFG                  | UART_RX_Inst/r_RX_Byte[4]_i_1_n_0        |                                                |                1 |              1 |         1.00 |
|  divided_clk_BUFG                  | UART_RX_Inst/r_RX_Byte[5]_i_1_n_0        |                                                |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                     |                                          |                                                |                2 |              2 |         1.00 |
|  divided_clk_BUFG                  | VGA_Sync_Pulses_Inst/o_Row_Count_1       | VGA_Sync_Pulses_Inst/o_Row_Count[9]_i_1__1_n_0 |                1 |              3 |         3.00 |
|  divided_clk_BUFG                  | UART_RX_Inst/w_RX_DV                     |                                                |                1 |              4 |         4.00 |
| ~UART_RX_Inst/Anode_Activate__6[0] |                                          |                                                |                2 |              5 |         2.50 |
|  divided_clk_BUFG                  | VGA_Sync_Pulses_Inst/o_Row_Count_1       |                                                |                2 |              6 |         3.00 |
|  divided_clk_BUFG                  | UART_RX_Inst/r_Clock_Count[7]_i_1_n_0    |                                                |                3 |              8 |         2.67 |
|  divided_clk_BUFG                  | UART_TX_Inst/r_TX_Data_0                 |                                                |                2 |              8 |         4.00 |
|  divided_clk_BUFG                  | UART_TX_Inst/r_Clock_Count[7]_i_2__0_n_0 | UART_TX_Inst/r_Clock_Count0                    |                2 |              8 |         4.00 |
|  divided_clk_BUFG                  |                                          | Test_Pattern_Gen_Inst/UUT/SR[0]                |                4 |             10 |         2.50 |
|  divided_clk_BUFG                  |                                          | VGA_Sync_Pulses_Inst/o_VSync_reg[0]            |                5 |             10 |         2.00 |
|  divided_clk_BUFG                  | Test_Pattern_Gen_Inst/UUT/o_Row_Count    | VGA_Sync_Pulses_Inst/o_VSync_reg[0]            |                4 |             10 |         2.50 |
|  divided_clk_BUFG                  | VGA_Sync_Porch_Inst/UUT/o_Row_Count      | Test_Pattern_Gen_Inst/UUT/SR[0]                |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG                     |                                          | reset_IBUF                                     |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG                     |                                          | clock_wrapper/divided_clk_0                    |                8 |             31 |         3.88 |
|  divided_clk_BUFG                  |                                          |                                                |               22 |             45 |         2.05 |
+------------------------------------+------------------------------------------+------------------------------------------------+------------------+----------------+--------------+


