INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cse/cs4601/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.ip_user_files/bd/fifo/ip/fifo_fifo_generator_0_0/sim/fifo_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cse/cs4601/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
