#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Fri Sep 26 20:59:32 2025
# Process ID         : 23580
# Current directory  : C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab2/Lab2/Lab2.runs/synth_1
# Command line       : vivado.exe -log fir16.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir16.tcl
# Log file           : C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab2/Lab2/Lab2.runs/synth_1/fir16.vds
# Journal file       : C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab2/Lab2/Lab2.runs/synth_1\vivado.jou
# Running On         : katnlot
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 5 7600X 6-Core Processor             
# CPU Frequency      : 4691 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 67768 MB
# Swap memory        : 4294 MB
# Total Virtual      : 72063 MB
# Available Virtual  : 35265 MB
#-----------------------------------------------------------
source fir16.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab2/Lab2/Lab2.srcs/utils_1/imports/synth_1/fir16.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab2/Lab2/Lab2.srcs/utils_1/imports/synth_1/fir16.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top fir16 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 56204
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1000.043 ; gain = 494.586
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fir16' [C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab2/Lab2/Lab2.srcs/sources_1/imports/verilog/fir16.v:9]
INFO: [Synth 8-6157] synthesizing module 'fir16_flow_control_loop_pipe' [C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab2/Lab2/Lab2.srcs/sources_1/imports/verilog/fir16_flow_control_loop_pipe.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fir16_flow_control_loop_pipe' (0#1) [C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab2/Lab2/Lab2.srcs/sources_1/imports/verilog/fir16_flow_control_loop_pipe.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fir16' (0#1) [C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab2/Lab2/Lab2.srcs/sources_1/imports/verilog/fir16.v:9]
WARNING: [Synth 8-7129] Port ap_done_int in module fir16_flow_control_loop_pipe is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1108.617 ; gain = 603.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1108.617 ; gain = 603.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1108.617 ; gain = 603.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1108.617 ; gain = 603.160
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   21 Bit       Adders := 2     
	   4 Input   20 Bit       Adders := 1     
	   2 Input   19 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 4     
	   3 Input   17 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 14    
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1301.336 ; gain = 795.879
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1301.336 ; gain = 795.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1308.863 ; gain = 803.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1517.328 ; gain = 1011.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1517.328 ; gain = 1011.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1517.328 ; gain = 1011.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1517.328 ; gain = 1011.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1517.328 ; gain = 1011.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1517.328 ; gain = 1011.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|fir16       | zext_ln18_reg_635_pp0_iter2_reg_reg[0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    46|
|3     |LUT1   |    10|
|4     |LUT2   |   118|
|5     |LUT3   |    48|
|6     |LUT4   |    49|
|7     |LUT5   |     6|
|8     |LUT6   |     5|
|9     |SRL16E |     1|
|10    |FDRE   |   356|
|11    |IBUF   |    19|
|12    |OBUF   |    46|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------+-----------------------------+------+
|      |Instance                   |Module                       |Cells |
+------+---------------------------+-----------------------------+------+
|1     |top                        |                             |   705|
|2     |  flow_control_loop_pipe_U |fir16_flow_control_loop_pipe |    23|
+------+---------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1517.328 ; gain = 1011.871
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1517.328 ; gain = 1011.871
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1517.328 ; gain = 1011.871
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1533.391 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 46 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1646.812 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: a6bfd7d
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1646.812 ; gain = 1148.375
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1646.812 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab2/Lab2/Lab2.runs/synth_1/fir16.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file fir16_utilization_synth.rpt -pb fir16_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Sep 26 20:59:48 2025...
