`timescale 1ns / 1ps

module alu (

    input  [31:0] operand_a,
    input  [31:0] operand_b,
    input  [3:0]  alu_control,

    output reg [31:0] alu_result,
    output zero_flag
);

    // ------------------------------------------------------------
    // ALU operation codes
    // ------------------------------------------------------------

    localparam ALU_ADD = 4'b0000;
    localparam ALU_SUB = 4'b0001;
    localparam ALU_AND = 4'b0010;
    localparam ALU_OR  = 4'b0011;
    localparam ALU_XOR = 4'b0100;
    localparam ALU_SLT = 4'b0101;
    localparam ALU_SLL = 4'b0110;
    localparam ALU_SRL = 4'b0111;
    localparam ALU_SRA = 4'b1000;
    localparam ALU_NOR = 4'b1001;

    // ------------------------------------------------------------
    // ALU
    // ------------------------------------------------------------

    always @(*) begin

        case (alu_control)

            ALU_ADD:
                alu_result = operand_a + operand_b;

            ALU_SUB:
                alu_result = operand_a - operand_b;

            ALU_AND:
                alu_result = operand_a & operand_b;

            ALU_OR:
                alu_result = operand_a | operand_b;

            ALU_XOR:
                alu_result = operand_a ^ operand_b;

            ALU_SLT:
                alu_result =
                    ($signed(operand_a) < $signed(operand_b))
                    ? 32'd1
                    : 32'd0;

            ALU_SLL:
                alu_result = operand_a << operand_b[4:0];

            ALU_SRL:
                alu_result = operand_a >> operand_b[4:0];

            ALU_SRA:
                alu_result =
                    $signed(operand_a) >>> operand_b[4:0];

            ALU_NOR:
                alu_result = ~(operand_a | operand_b);

            default:
                alu_result = 32'd0;

        endcase

    end

    // ------------------------------------------------------------
    // Zero flag
    // ------------------------------------------------------------

    assign zero_flag = (alu_result == 32'd0);

endmodule