verilog xil_defaultlib --include "../../../../hw5.srcs/sources_1/bd/hw5/ipshared/ec67/hdl" --include "../../../../hw5.srcs/sources_1/bd/hw5/ipshared/5bb9/hdl/verilog" --include "../../../../hw5.srcs/sources_1/bd/hw5/ipshared/70fd/hdl" \
"../../../../hw5.srcs/sources_1/bd/hw5/ip/hw5_processing_system7_0_0/sim/hw5_processing_system7_0_0.v" \
"../../../../hw5.srcs/sources_1/bd/hw5/sim/hw5.v" \
"../../../../hw5.srcs/sources_1/bd/hw5/ipshared/eefa/hdl/parity_v1_0_S00_AXI.v" \
"../../../../hw5.srcs/sources_1/bd/hw5/ipshared/eefa/src/parity.v" \
"../../../../hw5.srcs/sources_1/bd/hw5/ipshared/eefa/hdl/parity_v1_0.v" \
"../../../../hw5.srcs/sources_1/bd/hw5/ip/hw5_parity_0_1/sim/hw5_parity_0_1.v" \
"../../../../hw5.srcs/sources_1/bd/hw5/ipshared/8b84/hdl/PWM_v1_0_S00_AXI.v" \
"../../../../hw5.srcs/sources_1/bd/hw5/ipshared/8b84/src/PWM.v" \
"../../../../hw5.srcs/sources_1/bd/hw5/ipshared/8b84/hdl/PWM_v1_0.v" \
"../../../../hw5.srcs/sources_1/bd/hw5/ip/hw5_PWM_0_0/sim/hw5_PWM_0_0.v" \
"../../../../hw5.srcs/sources_1/bd/hw5/ip/hw5_xbar_0/sim/hw5_xbar_0.v" \
"../../../../hw5.srcs/sources_1/bd/hw5/ipshared/0533/hdl/sorting_v1_0_S00_AXI.v" \
"../../../../hw5.srcs/sources_1/bd/hw5/ipshared/0533/hdl/sorting_v1_0.v" \
"../../../../hw5.srcs/sources_1/bd/hw5/ipshared/0533/src/sorting.v" \
"../../../../hw5.srcs/sources_1/bd/hw5/ip/hw5_sorting_0_0/sim/hw5_sorting_0_0.v" \
"../../../../hw5.srcs/sources_1/bd/hw5/ipshared/8733/hdl/djb2_v1_0_S00_AXI.v" \
"../../../../hw5.srcs/sources_1/bd/hw5/ipshared/8733/hdl/djb2_v1_0.v" \
"../../../../hw5.srcs/sources_1/bd/hw5/ipshared/8733/src/djb2.v" \
"../../../../hw5.srcs/sources_1/bd/hw5/ip/hw5_djb2_0_0/sim/hw5_djb2_0_0.v" \
"../../../../hw5.srcs/sources_1/bd/hw5/ipshared/6090/hdl/calculator_v1_0_S00_AXI.v" \
"../../../../hw5.srcs/sources_1/bd/hw5/ipshared/6090/hdl/calculator_v1_0.v" \
"../../../../hw5.srcs/sources_1/bd/hw5/ipshared/6090/src/calculator.v" \
"../../../../hw5.srcs/sources_1/bd/hw5/ip/hw5_calculator_0_0/sim/hw5_calculator_0_0.v" \
"../../../../hw5.srcs/sources_1/bd/hw5/ip/hw5_auto_pc_0/sim/hw5_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
