// Seed: 1180207845
module module_0;
  logic id_1, id_2, id_3;
  wire id_4;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4
  );
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    output tri0 id_2,
    output tri0 id_3,
    input tri id_4,
    output wor id_5,
    input tri0 id_6,
    input tri0 id_7,
    input tri id_8,
    input wor id_9
);
  wire id_11;
  xor primCall (id_2, id_4, id_6, id_7, id_8, id_9);
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output supply0 id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = -1 == -1;
endmodule
