{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764130748721 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764130748729 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 26 01:19:08 2025 " "Processing started: Wed Nov 26 01:19:08 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764130748729 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764130748729 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Pipeline -c TopDE " "Command: quartus_map --read_settings_files=on --write_settings_files=off Pipeline -c TopDE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764130748729 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1764130749066 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764130749066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topde.v 1 1 " "Found 1 design units, including 1 entities, in source file topde.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopDE " "Found entity 1: TopDE" {  } { { "TopDE.v" "" { Text "C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/TopDE.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764130757485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764130757485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.v 1 1 " "Found 1 design units, including 1 entities, in source file registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registers " "Found entity 1: Registers" {  } { { "Registers.v" "" { Text "C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/Registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764130757490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764130757490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_mem_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_mem_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_MEM_WB " "Found entity 1: reg_MEM_WB" {  } { { "reg_MEM_WB.v" "" { Text "C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/reg_MEM_WB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764130757494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764130757494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_IF_ID " "Found entity 1: reg_IF_ID" {  } { { "reg_IF_id.v" "" { Text "C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/reg_IF_id.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764130757498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764130757498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_id_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_id_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_ID_EX " "Found entity 1: reg_ID_EX" {  } { { "reg_ID_EX.v" "" { Text "C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/reg_ID_EX.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764130757504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764130757504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rami.v 1 1 " "Found 1 design units, including 1 entities, in source file rami.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramI " "Found entity 1: ramI" {  } { { "ramI.v" "" { Text "C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/ramI.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764130757508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764130757508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramd.v 1 1 " "Found 1 design units, including 1 entities, in source file ramd.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramD " "Found entity 1: ramD" {  } { { "ramD.v" "" { Text "C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/ramD.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764130757512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764130757512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pipeline " "Found entity 1: Pipeline" {  } { { "Pipeline.v" "" { Text "C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/Pipeline.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764130757516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764130757516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parametros.v 0 0 " "Found 0 design units, including 0 entities, in source file parametros.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764130757519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immgen.v 1 1 " "Found 1 design units, including 1 entities, in source file immgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 ImmGen " "Found entity 1: ImmGen" {  } { { "ImmGen.v" "" { Text "C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/ImmGen.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764130757523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764130757523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazardunit.v 1 1 " "Found 1 design units, including 1 entities, in source file hazardunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 HazardUnit " "Found entity 1: HazardUnit" {  } { { "HazardUnit.v" "" { Text "C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/HazardUnit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764130757527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764130757527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlpipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file controlpipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlPipeline " "Found entity 1: ControlPipeline" {  } { { "ControlPipeline.v" "" { Text "C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/ControlPipeline.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764130757532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764130757532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.v" "" { Text "C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/Control.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764130757537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764130757537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "ALUControl.v" "" { Text "C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/ALUControl.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764130757543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764130757543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/ALU.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764130757553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764130757553 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "TEXT_ADDRESS Pipeline.v(101) " "Verilog HDL error at Pipeline.v(101): object \"TEXT_ADDRESS\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Pipeline.v" "" { Text "C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/Pipeline.v" 101 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1764130757553 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OPC_RTYPE ControlPipeline.v(35) " "Verilog HDL error at ControlPipeline.v(35): object \"OPC_RTYPE\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ControlPipeline.v" "" { Text "C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/ControlPipeline.v" 35 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1764130757554 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OPC_OPIMM ControlPipeline.v(40) " "Verilog HDL error at ControlPipeline.v(40): object \"OPC_OPIMM\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ControlPipeline.v" "" { Text "C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/ControlPipeline.v" 40 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1764130757554 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OPC_LOAD ControlPipeline.v(46) " "Verilog HDL error at ControlPipeline.v(46): object \"OPC_LOAD\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ControlPipeline.v" "" { Text "C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/ControlPipeline.v" 46 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1764130757554 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OPC_STORE ControlPipeline.v(54) " "Verilog HDL error at ControlPipeline.v(54): object \"OPC_STORE\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ControlPipeline.v" "" { Text "C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/ControlPipeline.v" 54 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1764130757554 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OPC_BRANCH ControlPipeline.v(60) " "Verilog HDL error at ControlPipeline.v(60): object \"OPC_BRANCH\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ControlPipeline.v" "" { Text "C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/ControlPipeline.v" 60 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1764130757554 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OPC_JAL ControlPipeline.v(65) " "Verilog HDL error at ControlPipeline.v(65): object \"OPC_JAL\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ControlPipeline.v" "" { Text "C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/ControlPipeline.v" 65 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1764130757554 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OPC_JALR ControlPipeline.v(70) " "Verilog HDL error at ControlPipeline.v(70): object \"OPC_JALR\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ControlPipeline.v" "" { Text "C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/ControlPipeline.v" 70 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1764130757554 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OPC_LUI ControlPipeline.v(76) " "Verilog HDL error at ControlPipeline.v(76): object \"OPC_LUI\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ControlPipeline.v" "" { Text "C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/ControlPipeline.v" 76 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1764130757554 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OPC_LOAD ImmGen.v(13) " "Verilog HDL error at ImmGen.v(13): object \"OPC_LOAD\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ImmGen.v" "" { Text "C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/ImmGen.v" 13 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1764130757554 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OPC_OPIMM ImmGen.v(14) " "Verilog HDL error at ImmGen.v(14): object \"OPC_OPIMM\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ImmGen.v" "" { Text "C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/ImmGen.v" 14 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1764130757554 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OPC_JALR ImmGen.v(15) " "Verilog HDL error at ImmGen.v(15): object \"OPC_JALR\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ImmGen.v" "" { Text "C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/ImmGen.v" 15 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1764130757554 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OPC_STORE ImmGen.v(17) " "Verilog HDL error at ImmGen.v(17): object \"OPC_STORE\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ImmGen.v" "" { Text "C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/ImmGen.v" 17 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1764130757554 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OPC_BRANCH ImmGen.v(19) " "Verilog HDL error at ImmGen.v(19): object \"OPC_BRANCH\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ImmGen.v" "" { Text "C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/ImmGen.v" 19 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1764130757554 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OPC_JAL ImmGen.v(21) " "Verilog HDL error at ImmGen.v(21): object \"OPC_JAL\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ImmGen.v" "" { Text "C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/ImmGen.v" 21 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1764130757554 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OPC_LUI ImmGen.v(23) " "Verilog HDL error at ImmGen.v(23): object \"OPC_LUI\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ImmGen.v" "" { Text "C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/ImmGen.v" 23 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1764130757554 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ZERO ImmGen.v(26) " "Verilog HDL error at ImmGen.v(26): object \"ZERO\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ImmGen.v" "" { Text "C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/ImmGen.v" 26 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1764130757554 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OPADD ALUControl.v(12) " "Verilog HDL error at ALUControl.v(12): object \"OPADD\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ALUControl.v" "" { Text "C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/ALUControl.v" 12 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1764130757555 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OPSUB ALUControl.v(13) " "Verilog HDL error at ALUControl.v(13): object \"OPSUB\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ALUControl.v" "" { Text "C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/ALUControl.v" 13 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1764130757555 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4711 " "Peak virtual memory: 4711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764130757606 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 26 01:19:17 2025 " "Processing ended: Wed Nov 26 01:19:17 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764130757606 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764130757606 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764130757606 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764130757606 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 1  " "Quartus Prime Full Compilation was unsuccessful. 21 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764130758272 ""}
