
##################################Primary Inputs for Unroll-1
INPUT(LINE1_1)
INPUT(LINE2_1)


##################################Primary Inputs for Unroll-2
INPUT(LINE1_2)
INPUT(LINE2_2)


##################################Primary Inputs for Unroll-3
INPUT(LINE1_3)
INPUT(LINE2_3)


##################################Primary Inputs for Unroll-4
INPUT(LINE1_4)
INPUT(LINE2_4)


##################################Primary Inputs for Unroll-5
INPUT(LINE1_5)
INPUT(LINE2_5)


##################################Primary Inputs for Unroll-6
INPUT(LINE1_6)
INPUT(LINE2_6)


##################################Primary Inputs for Unroll-7
INPUT(LINE1_7)
INPUT(LINE2_7)


##################################Primary Inputs for Unroll-8
INPUT(LINE1_8)
INPUT(LINE2_8)


##################################Primary Inputs for Unroll-9
INPUT(LINE1_9)
INPUT(LINE2_9)


##################################Primary Inputs for Unroll-10
INPUT(LINE1_10)
INPUT(LINE2_10)


##################################Primary Outputs for Unroll-1
OUTPUT(OUTP_REG_1)
OUTPUT(OVERFLW_REG_1)


##################################Primary Outputs for Unroll-2
OUTPUT(OUTP_REG_2)
OUTPUT(OVERFLW_REG_2)


##################################Primary Outputs for Unroll-3
OUTPUT(OUTP_REG_3)
OUTPUT(OVERFLW_REG_3)


##################################Primary Outputs for Unroll-4
OUTPUT(OUTP_REG_4)
OUTPUT(OVERFLW_REG_4)


##################################Primary Outputs for Unroll-5
OUTPUT(OUTP_REG_5)
OUTPUT(OVERFLW_REG_5)


##################################Primary Outputs for Unroll-6
OUTPUT(OUTP_REG_6)
OUTPUT(OVERFLW_REG_6)


##################################Primary Outputs for Unroll-7
OUTPUT(OUTP_REG_7)
OUTPUT(OVERFLW_REG_7)


##################################Primary Outputs for Unroll-8
OUTPUT(OUTP_REG_8)
OUTPUT(OVERFLW_REG_8)


##################################Primary Outputs for Unroll-9
OUTPUT(OUTP_REG_9)
OUTPUT(OVERFLW_REG_9)


##################################Primary Outputs for Unroll-10
OUTPUT(OUTP_REG_10)
OUTPUT(OVERFLW_REG_10)

##################################Other Inputs
INPUT(OVERFLW_REG_1)
INPUT(STATO_REG_2__1)
INPUT(STATO_REG_1__1)
INPUT(STATO_REG_0__1)
INPUT(OUTP_REG_1)

##################################Other Outputs
OUTPUT(U34_10$enc)
OUTPUT(U45_10$enc)
OUTPUT(U36_10$enc)
OUTPUT(U35_10$enc)
OUTPUT(U44_10$enc)

#################################Key Inputs
INPUT(keyinput0)
INPUT(keyinput1)
INPUT(keyinput2)
INPUT(keyinput3)
INPUT(keyinput4)

####################################################################Unroll 1
####################################################################Unroll 2
####################################################################Unroll 3
####################################################################Unroll 4
####################################################################Unroll 5
####################################################################Unroll 6
####################################################################Unroll 7
####################################################################Unroll 8
####################################################################Unroll 9
####################################################################Unroll 10

OVERFLW_REG_2 = BUF(U34_1)
STATO_REG_2__2 = BUF(U45_1)
STATO_REG_1__2 = BUF(U36_1)
STATO_REG_0__2 = BUF(U35_1)
OUTP_REG_2 = BUF(U44_1)





U34_1= AND(STATO_REG_1__1, U38_1, STATO_REG_0__1enc)
U35_1= NAND(U68_1, U67_1, U66_1, U65_1)
U36_1= NAND(U57_1, U55_1, U56_1)
U37_1= OR(LINE2_1, LINE1_1)
U38_1= NOT(STATO_REG_2__1)
U39_1= NOT(STATO_REG_1__1)
U40_1= NOT(LINE2_1)
U41_1= NOT(LINE1_1)
U42_1= NOT(STATO_REG_0__1)
U43_1= NAND(STATO_REG_1__1, U42_1)
U44_1= NAND(U73_1, U72_1)
U45_1= NAND(U60_1, U59_1)
U46_1= NAND(U70_1, U69_1)
U47_1= NAND(LINE1_1, LINE2_1)
U48_1= NAND(STATO_REG_2__1, U43_1)
U49_1= NOT(U37_1)
U50_1= NAND(U49_1, U42_1)
U51_1= NOT(U47_1)
U52_1= NOT(U43_1)
U53_1= NAND(U47_1, U43_1)
U54_1= NAND(STATO_REG_2__1, U47_1)
U55_1= NAND(STATO_REG_0__1, U39_1, U47_1)
U56_1= NAND(U52_1, U54_1)
U57_1= NAND(U62_1, U61_1, STATO_REG_2__1enc)
U58_1= NOT(U48_1)
U59_1= NAND(U53_1, U38_1)
U60_1= NAND(U50_1, U39_1, STATO_REG_2__1enc)
U61_1= NAND(STATO_REG_1__1, U49_1)
U62_1= NAND(U37_1, U42_1)
U63_1= NAND(STATO_REG_0__1, U47_1)
U64_1= NAND(U51_1, U42_1)
U65_1= NAND(U64_1, U63_1, U39_1, U38_1)
U66_1= NAND(U43_1, U37_1, STATO_REG_2__1enc)
U67_1= NAND(U34_1, U47_1)
U68_1= NAND(U51_1, U52_1)
U69_1= NAND(LINE1_1, U40_1)
U70_1= NAND(LINE2_1, U41_1)
U71_1= NOT(U46_1)
U72_1= NAND(U58_1, U71_1)
U73_1= NAND(U46_1, U48_1)

OVERFLW_REG_3 = BUF(U34_2)
STATO_REG_2__3 = BUF(U45_2)
STATO_REG_1__3 = BUF(U36_2)
STATO_REG_0__3 = BUF(U35_2)
OUTP_REG_3 = BUF(U44_2)





U34_2= AND(STATO_REG_1__2, U38_2, STATO_REG_0__2)
U35_2= NAND(U68_2, U67_2, U66_2, U65_2)
U36_2= NAND(U57_2, U55_2, U56_2)
U37_2= OR(LINE2_2, LINE1_2)
U38_2= NOT(STATO_REG_2__2)
U39_2= NOT(STATO_REG_1__2)
U40_2= NOT(LINE2_2)
U41_2= NOT(LINE1_2)
U42_2= NOT(STATO_REG_0__2)
U43_2= NAND(STATO_REG_1__2, U42_2)
U44_2= NAND(U73_2, U72_2)
U45_2= NAND(U60_2, U59_2)
U46_2= NAND(U70_2, U69_2)
U47_2= NAND(LINE1_2, LINE2_2)
U48_2= NAND(STATO_REG_2__2, U43_2)
U49_2= NOT(U37_2)
U50_2= NAND(U49_2, U42_2)
U51_2= NOT(U47_2)
U52_2= NOT(U43_2)
U53_2= NAND(U47_2, U43_2)
U54_2= NAND(STATO_REG_2__2, U47_2)
U55_2= NAND(STATO_REG_0__2, U39_2, U47_2)
U56_2= NAND(U52_2, U54_2)
U57_2= NAND(U62_2, U61_2, STATO_REG_2__2)
U58_2= NOT(U48_2)
U59_2= NAND(U53_2, U38_2)
U60_2= NAND(U50_2, U39_2, STATO_REG_2__2)
U61_2= NAND(STATO_REG_1__2, U49_2)
U62_2= NAND(U37_2, U42_2)
U63_2= NAND(STATO_REG_0__2, U47_2)
U64_2= NAND(U51_2, U42_2)
U65_2= NAND(U64_2, U63_2, U39_2, U38_2)
U66_2= NAND(U43_2, U37_2, STATO_REG_2__2)
U67_2= NAND(U34_2, U47_2)
U68_2= NAND(U51_2, U52_2)
U69_2= NAND(LINE1_2, U40_2)
U70_2= NAND(LINE2_2, U41_2)
U71_2= NOT(U46_2)
U72_2= NAND(U58_2, U71_2)
U73_2= NAND(U46_2, U48_2)

OVERFLW_REG_4 = BUF(U34_3)
STATO_REG_2__4 = BUF(U45_3)
STATO_REG_1__4 = BUF(U36_3)
STATO_REG_0__4 = BUF(U35_3)
OUTP_REG_4 = BUF(U44_3)





U34_3= AND(STATO_REG_1__3, U38_3, STATO_REG_0__3)
U35_3= NAND(U68_3, U67_3, U66_3, U65_3)
U36_3= NAND(U57_3, U55_3, U56_3)
U37_3= OR(LINE2_3, LINE1_3)
U38_3= NOT(STATO_REG_2__3)
U39_3= NOT(STATO_REG_1__3)
U40_3= NOT(LINE2_3)
U41_3= NOT(LINE1_3)
U42_3= NOT(STATO_REG_0__3)
U43_3= NAND(STATO_REG_1__3, U42_3)
U44_3= NAND(U73_3, U72_3)
U45_3= NAND(U60_3, U59_3)
U46_3= NAND(U70_3, U69_3)
U47_3= NAND(LINE1_3, LINE2_3)
U48_3= NAND(STATO_REG_2__3, U43_3)
U49_3= NOT(U37_3)
U50_3= NAND(U49_3, U42_3)
U51_3= NOT(U47_3)
U52_3= NOT(U43_3)
U53_3= NAND(U47_3, U43_3)
U54_3= NAND(STATO_REG_2__3, U47_3)
U55_3= NAND(STATO_REG_0__3, U39_3, U47_3)
U56_3= NAND(U52_3, U54_3)
U57_3= NAND(U62_3, U61_3, STATO_REG_2__3)
U58_3= NOT(U48_3)
U59_3= NAND(U53_3, U38_3)
U60_3= NAND(U50_3, U39_3, STATO_REG_2__3)
U61_3= NAND(STATO_REG_1__3, U49_3)
U62_3= NAND(U37_3, U42_3)
U63_3= NAND(STATO_REG_0__3, U47_3)
U64_3= NAND(U51_3, U42_3)
U65_3= NAND(U64_3, U63_3, U39_3, U38_3)
U66_3= NAND(U43_3, U37_3, STATO_REG_2__3)
U67_3= NAND(U34_3, U47_3)
U68_3= NAND(U51_3, U52_3)
U69_3= NAND(LINE1_3, U40_3)
U70_3= NAND(LINE2_3, U41_3)
U71_3= NOT(U46_3)
U72_3= NAND(U58_3, U71_3)
U73_3= NAND(U46_3, U48_3)

OVERFLW_REG_5 = BUF(U34_4)
STATO_REG_2__5 = BUF(U45_4)
STATO_REG_1__5 = BUF(U36_4)
STATO_REG_0__5 = BUF(U35_4)
OUTP_REG_5 = BUF(U44_4)





U34_4= AND(STATO_REG_1__4, U38_4, STATO_REG_0__4)
U35_4= NAND(U68_4, U67_4, U66_4, U65_4)
U36_4= NAND(U57_4, U55_4, U56_4)
U37_4= OR(LINE2_4, LINE1_4)
U38_4= NOT(STATO_REG_2__4)
U39_4= NOT(STATO_REG_1__4)
U40_4= NOT(LINE2_4)
U41_4= NOT(LINE1_4)
U42_4= NOT(STATO_REG_0__4)
U43_4= NAND(STATO_REG_1__4, U42_4)
U44_4= NAND(U73_4, U72_4)
U45_4= NAND(U60_4, U59_4)
U46_4= NAND(U70_4, U69_4)
U47_4= NAND(LINE1_4, LINE2_4)
U48_4= NAND(STATO_REG_2__4, U43_4)
U49_4= NOT(U37_4)
U50_4= NAND(U49_4, U42_4)
U51_4= NOT(U47_4)
U52_4= NOT(U43_4)
U53_4= NAND(U47_4, U43_4)
U54_4= NAND(STATO_REG_2__4, U47_4)
U55_4= NAND(STATO_REG_0__4, U39_4, U47_4)
U56_4= NAND(U52_4, U54_4)
U57_4= NAND(U62_4, U61_4, STATO_REG_2__4)
U58_4= NOT(U48_4)
U59_4= NAND(U53_4, U38_4)
U60_4= NAND(U50_4, U39_4, STATO_REG_2__4)
U61_4= NAND(STATO_REG_1__4, U49_4)
U62_4= NAND(U37_4, U42_4)
U63_4= NAND(STATO_REG_0__4, U47_4)
U64_4= NAND(U51_4, U42_4)
U65_4= NAND(U64_4, U63_4, U39_4, U38_4)
U66_4= NAND(U43_4, U37_4, STATO_REG_2__4)
U67_4= NAND(U34_4, U47_4)
U68_4= NAND(U51_4, U52_4)
U69_4= NAND(LINE1_4, U40_4)
U70_4= NAND(LINE2_4, U41_4)
U71_4= NOT(U46_4)
U72_4= NAND(U58_4, U71_4)
U73_4= NAND(U46_4, U48_4)

OVERFLW_REG_6 = BUF(U34_5)
STATO_REG_2__6 = BUF(U45_5)
STATO_REG_1__6 = BUF(U36_5)
STATO_REG_0__6 = BUF(U35_5)
OUTP_REG_6 = BUF(U44_5)





U34_5= AND(STATO_REG_1__5, U38_5, STATO_REG_0__5)
U35_5= NAND(U68_5, U67_5, U66_5, U65_5)
U36_5= NAND(U57_5, U55_5, U56_5)
U37_5= OR(LINE2_5, LINE1_5)
U38_5= NOT(STATO_REG_2__5)
U39_5= NOT(STATO_REG_1__5)
U40_5= NOT(LINE2_5)
U41_5= NOT(LINE1_5)
U42_5= NOT(STATO_REG_0__5)
U43_5= NAND(STATO_REG_1__5, U42_5)
U44_5= NAND(U73_5, U72_5)
U45_5= NAND(U60_5, U59_5)
U46_5= NAND(U70_5, U69_5)
U47_5= NAND(LINE1_5, LINE2_5)
U48_5= NAND(STATO_REG_2__5, U43_5)
U49_5= NOT(U37_5)
U50_5= NAND(U49_5, U42_5)
U51_5= NOT(U47_5)
U52_5= NOT(U43_5)
U53_5= NAND(U47_5, U43_5)
U54_5= NAND(STATO_REG_2__5, U47_5)
U55_5= NAND(STATO_REG_0__5, U39_5, U47_5)
U56_5= NAND(U52_5, U54_5)
U57_5= NAND(U62_5, U61_5, STATO_REG_2__5)
U58_5= NOT(U48_5)
U59_5= NAND(U53_5, U38_5)
U60_5= NAND(U50_5, U39_5, STATO_REG_2__5)
U61_5= NAND(STATO_REG_1__5, U49_5)
U62_5= NAND(U37_5, U42_5)
U63_5= NAND(STATO_REG_0__5, U47_5)
U64_5= NAND(U51_5, U42_5)
U65_5= NAND(U64_5, U63_5, U39_5, U38_5)
U66_5= NAND(U43_5, U37_5, STATO_REG_2__5)
U67_5= NAND(U34_5, U47_5)
U68_5= NAND(U51_5, U52_5)
U69_5= NAND(LINE1_5, U40_5)
U70_5= NAND(LINE2_5, U41_5)
U71_5= NOT(U46_5)
U72_5= NAND(U58_5, U71_5)
U73_5= NAND(U46_5, U48_5)

OVERFLW_REG_7 = BUF(U34_6)
STATO_REG_2__7 = BUF(U45_6)
STATO_REG_1__7 = BUF(U36_6)
STATO_REG_0__7 = BUF(U35_6)
OUTP_REG_7 = BUF(U44_6)





U34_6= AND(STATO_REG_1__6, U38_6, STATO_REG_0__6)
U35_6= NAND(U68_6, U67_6, U66_6, U65_6)
U36_6= NAND(U57_6, U55_6, U56_6)
U37_6= OR(LINE2_6, LINE1_6)
U38_6= NOT(STATO_REG_2__6)
U39_6= NOT(STATO_REG_1__6)
U40_6= NOT(LINE2_6)
U41_6= NOT(LINE1_6)
U42_6= NOT(STATO_REG_0__6)
U43_6= NAND(STATO_REG_1__6, U42_6)
U44_6= NAND(U73_6, U72_6)
U45_6= NAND(U60_6, U59_6)
U46_6= NAND(U70_6, U69_6)
U47_6= NAND(LINE1_6, LINE2_6)
U48_6= NAND(STATO_REG_2__6, U43_6)
U49_6= NOT(U37_6)
U50_6= NAND(U49_6, U42_6)
U51_6= NOT(U47_6)
U52_6= NOT(U43_6)
U53_6= NAND(U47_6, U43_6)
U54_6= NAND(STATO_REG_2__6, U47_6)
U55_6= NAND(STATO_REG_0__6, U39_6, U47_6)
U56_6= NAND(U52_6, U54_6)
U57_6= NAND(U62_6, U61_6, STATO_REG_2__6)
U58_6= NOT(U48_6)
U59_6= NAND(U53_6, U38_6)
U60_6= NAND(U50_6, U39_6, STATO_REG_2__6)
U61_6= NAND(STATO_REG_1__6, U49_6)
U62_6= NAND(U37_6, U42_6)
U63_6= NAND(STATO_REG_0__6, U47_6)
U64_6= NAND(U51_6, U42_6)
U65_6= NAND(U64_6, U63_6, U39_6, U38_6)
U66_6= NAND(U43_6, U37_6, STATO_REG_2__6)
U67_6= NAND(U34_6, U47_6)
U68_6= NAND(U51_6, U52_6)
U69_6= NAND(LINE1_6, U40_6)
U70_6= NAND(LINE2_6, U41_6)
U71_6= NOT(U46_6)
U72_6= NAND(U58_6, U71_6)
U73_6= NAND(U46_6, U48_6)

OVERFLW_REG_8 = BUF(U34_7)
STATO_REG_2__8 = BUF(U45_7)
STATO_REG_1__8 = BUF(U36_7)
STATO_REG_0__8 = BUF(U35_7)
OUTP_REG_8 = BUF(U44_7)





U34_7= AND(STATO_REG_1__7, U38_7, STATO_REG_0__7)
U35_7= NAND(U68_7, U67_7, U66_7, U65_7)
U36_7= NAND(U57_7, U55_7, U56_7)
U37_7= OR(LINE2_7, LINE1_7)
U38_7= NOT(STATO_REG_2__7)
U39_7= NOT(STATO_REG_1__7)
U40_7= NOT(LINE2_7)
U41_7= NOT(LINE1_7)
U42_7= NOT(STATO_REG_0__7)
U43_7= NAND(STATO_REG_1__7, U42_7)
U44_7= NAND(U73_7, U72_7)
U45_7= NAND(U60_7, U59_7)
U46_7= NAND(U70_7, U69_7)
U47_7= NAND(LINE1_7, LINE2_7)
U48_7= NAND(STATO_REG_2__7, U43_7)
U49_7= NOT(U37_7)
U50_7= NAND(U49_7, U42_7)
U51_7= NOT(U47_7)
U52_7= NOT(U43_7)
U53_7= NAND(U47_7, U43_7)
U54_7= NAND(STATO_REG_2__7, U47_7)
U55_7= NAND(STATO_REG_0__7, U39_7, U47_7)
U56_7= NAND(U52_7, U54_7)
U57_7= NAND(U62_7, U61_7, STATO_REG_2__7)
U58_7= NOT(U48_7)
U59_7= NAND(U53_7, U38_7)
U60_7= NAND(U50_7, U39_7, STATO_REG_2__7)
U61_7= NAND(STATO_REG_1__7, U49_7)
U62_7= NAND(U37_7, U42_7)
U63_7= NAND(STATO_REG_0__7, U47_7)
U64_7= NAND(U51_7, U42_7)
U65_7= NAND(U64_7, U63_7, U39_7, U38_7)
U66_7= NAND(U43_7, U37_7, STATO_REG_2__7)
U67_7= NAND(U34_7, U47_7)
U68_7= NAND(U51_7, U52_7)
U69_7= NAND(LINE1_7, U40_7)
U70_7= NAND(LINE2_7, U41_7)
U71_7= NOT(U46_7)
U72_7= NAND(U58_7, U71_7)
U73_7= NAND(U46_7, U48_7)

OVERFLW_REG_9 = BUF(U34_8)
STATO_REG_2__9 = BUF(U45_8)
STATO_REG_1__9 = BUF(U36_8)
STATO_REG_0__9 = BUF(U35_8)
OUTP_REG_9 = BUF(U44_8)





U34_8= AND(STATO_REG_1__8, U38_8, STATO_REG_0__8)
U35_8= NAND(U68_8, U67_8, U66_8, U65_8)
U36_8= NAND(U57_8, U55_8, U56_8)
U37_8= OR(LINE2_8, LINE1_8)
U38_8= NOT(STATO_REG_2__8)
U39_8= NOT(STATO_REG_1__8)
U40_8= NOT(LINE2_8)
U41_8= NOT(LINE1_8)
U42_8= NOT(STATO_REG_0__8)
U43_8= NAND(STATO_REG_1__8, U42_8)
U44_8= NAND(U73_8, U72_8)
U45_8= NAND(U60_8, U59_8)
U46_8= NAND(U70_8, U69_8)
U47_8= NAND(LINE1_8, LINE2_8)
U48_8= NAND(STATO_REG_2__8, U43_8)
U49_8= NOT(U37_8)
U50_8= NAND(U49_8, U42_8)
U51_8= NOT(U47_8)
U52_8= NOT(U43_8)
U53_8= NAND(U47_8, U43_8)
U54_8= NAND(STATO_REG_2__8, U47_8)
U55_8= NAND(STATO_REG_0__8, U39_8, U47_8)
U56_8= NAND(U52_8, U54_8)
U57_8= NAND(U62_8, U61_8, STATO_REG_2__8)
U58_8= NOT(U48_8)
U59_8= NAND(U53_8, U38_8)
U60_8= NAND(U50_8, U39_8, STATO_REG_2__8)
U61_8= NAND(STATO_REG_1__8, U49_8)
U62_8= NAND(U37_8, U42_8)
U63_8= NAND(STATO_REG_0__8, U47_8)
U64_8= NAND(U51_8, U42_8)
U65_8= NAND(U64_8, U63_8, U39_8, U38_8)
U66_8= NAND(U43_8, U37_8, STATO_REG_2__8)
U67_8= NAND(U34_8, U47_8)
U68_8= NAND(U51_8, U52_8)
U69_8= NAND(LINE1_8, U40_8)
U70_8= NAND(LINE2_8, U41_8)
U71_8= NOT(U46_8)
U72_8= NAND(U58_8, U71_8)
U73_8= NAND(U46_8, U48_8)

OVERFLW_REG_10 = BUF(U34_9)
STATO_REG_2__10 = BUF(U45_9)
STATO_REG_1__10 = BUF(U36_9)
STATO_REG_0__10 = BUF(U35_9)
OUTP_REG_10 = BUF(U44_9)





U34_9= AND(STATO_REG_1__9, U38_9, STATO_REG_0__9)
U35_9= NAND(U68_9, U67_9, U66_9, U65_9)
U36_9= NAND(U57_9, U55_9, U56_9)
U37_9= OR(LINE2_9, LINE1_9)
U38_9= NOT(STATO_REG_2__9)
U39_9= NOT(STATO_REG_1__9)
U40_9= NOT(LINE2_9)
U41_9= NOT(LINE1_9)
U42_9= NOT(STATO_REG_0__9)
U43_9= NAND(STATO_REG_1__9, U42_9)
U44_9= NAND(U73_9, U72_9)
U45_9= NAND(U60_9, U59_9)
U46_9= NAND(U70_9, U69_9)
U47_9= NAND(LINE1_9, LINE2_9)
U48_9= NAND(STATO_REG_2__9, U43_9)
U49_9= NOT(U37_9)
U50_9= NAND(U49_9, U42_9)
U51_9= NOT(U47_9)
U52_9= NOT(U43_9)
U53_9= NAND(U47_9, U43_9)
U54_9= NAND(STATO_REG_2__9, U47_9)
U55_9= NAND(STATO_REG_0__9, U39_9, U47_9)
U56_9= NAND(U52_9, U54_9)
U57_9= NAND(U62_9, U61_9, STATO_REG_2__9)
U58_9= NOT(U48_9)
U59_9= NAND(U53_9, U38_9)
U60_9= NAND(U50_9, U39_9, STATO_REG_2__9)
U61_9= NAND(STATO_REG_1__9, U49_9)
U62_9= NAND(U37_9, U42_9)
U63_9= NAND(STATO_REG_0__9, U47_9)
U64_9= NAND(U51_9, U42_9)
U65_9= NAND(U64_9, U63_9, U39_9, U38_9)
U66_9= NAND(U43_9, U37_9, STATO_REG_2__9)
U67_9= NAND(U34_9, U47_9)
U68_9= NAND(U51_9, U52_9)
U69_9= NAND(LINE1_9, U40_9)
U70_9= NAND(LINE2_9, U41_9)
U71_9= NOT(U46_9)
U72_9= NAND(U58_9, U71_9)
U73_9= NAND(U46_9, U48_9)

OVERFLW_REG_11 = BUF(U34_10)
STATO_REG_2__11 = BUF(U45_10)
STATO_REG_1__11 = BUF(U36_10)
STATO_REG_0__11 = BUF(U35_10)
OUTP_REG_11 = BUF(U44_10)





U34_10= AND(STATO_REG_1__10, U38_10, STATO_REG_0__10)
U35_10= NAND(U68_10, U67_10, U66_10, U65_10)
U36_10= NAND(U57_10, U55_10, U56_10)
U37_10= OR(LINE2_10, LINE1_10)
U38_10= NOT(STATO_REG_2__10)
U39_10= NOT(STATO_REG_1__10)
U40_10= NOT(LINE2_10)
U41_10= NOT(LINE1_10)
U42_10= NOT(STATO_REG_0__10)
U43_10= NAND(STATO_REG_1__10, U42_10)
U44_10= NAND(U73_10, U72_10)
U45_10= NAND(U60_10, U59_10)
U46_10= NAND(U70_10, U69_10)
U47_10= NAND(LINE1_10, LINE2_10)
U48_10= NAND(STATO_REG_2__10, U43_10)
U49_10= NOT(U37_10)
U50_10= NAND(U49_10, U42_10)
U51_10= NOT(U47_10)
U52_10= NOT(U43_10)
U53_10= NAND(U47_10, U43_10)
U54_10= NAND(STATO_REG_2__10, U47_10)
U55_10= NAND(STATO_REG_0__10, U39_10, U47_10)
U56_10= NAND(U52_10, U54_10)
U57_10= NAND(U62_10, U61_10, STATO_REG_2__10)
U58_10= NOT(U48_10)
U59_10= NAND(U53_10, U38_10)
U60_10= NAND(U50_10, U39_10, STATO_REG_2__10)
U61_10= NAND(STATO_REG_1__10, U49_10)
U62_10= NAND(U37_10, U42_10)
U63_10= NAND(STATO_REG_0__10, U47_10)
U64_10= NAND(U51_10, U42_10)
U65_10= NAND(U64_10, U63_10, U39_10, U38_10)
U66_10= NAND(U43_10, U37_10, STATO_REG_2__10)
U67_10= NAND(U34_10, U47_10)
U68_10= NAND(U51_10, U52_10)
U69_10= NAND(LINE1_10, U40_10)
U70_10= NAND(LINE2_10, U41_10)
U71_10= NOT(U46_10)
U72_10= NAND(U58_10, U71_10)
U73_10= NAND(U46_10, U48_10)


#Input encryption logic for OVERFLW_REG
OVERFLW_REG_1enc = XOR(OVERFLW_REG_1, keyinput0)

#Output encryption logic for U34
U34_10$enc_0 = XOR(U34_10, keyinput0)
U34_10$enc_1 = XOR(U34_10$enc_0, keyinput1)
U34_10$enc_2 = XOR(U34_10$enc_1, keyinput2)
U34_10$enc_3 = XOR(U34_10$enc_2, keyinput3)
U34_10$enc = XOR(U34_10$enc_3, keyinput4)


#Input encryption logic for STATO_REG_2_
STATO_REG_2__1enc_0 = XOR(STATO_REG_2__1, keyinput0)
STATO_REG_2__1enc = XOR(STATO_REG_2__1enc_0, keyinput1)

#Output encryption logic for U45
U45_10$enc_0 = XOR(U45_10, keyinput1)
U45_10$enc_1 = XOR(U45_10$enc_0, keyinput2)
U45_10$enc_2 = XOR(U45_10$enc_1, keyinput3)
U45_10$enc = XOR(U45_10$enc_2, keyinput4)


#Input encryption logic for STATO_REG_1_
STATO_REG_1__1enc_0 = XOR(STATO_REG_1__1, keyinput0)
STATO_REG_1__1enc_1 = XOR(STATO_REG_1__1enc_0, keyinput1)
STATO_REG_1__1enc = XOR(STATO_REG_1__1enc_1, keyinput2)

#Output encryption logic for U36
U36_10$enc_0 = XOR(U36_10, keyinput2)
U36_10$enc_1 = XOR(U36_10$enc_0, keyinput3)
U36_10$enc = XOR(U36_10$enc_1, keyinput4)


#Input encryption logic for STATO_REG_0_
STATO_REG_0__1enc_0 = XOR(STATO_REG_0__1, keyinput0)
STATO_REG_0__1enc_1 = XOR(STATO_REG_0__1enc_0, keyinput1)
STATO_REG_0__1enc_2 = XOR(STATO_REG_0__1enc_1, keyinput2)
STATO_REG_0__1enc = XOR(STATO_REG_0__1enc_2, keyinput3)

#Output encryption logic for U35
U35_10$enc_0 = XOR(U35_10, keyinput3)
U35_10$enc = XOR(U35_10$enc_0, keyinput4)


#Input encryption logic for OUTP_REG
OUTP_REG_1enc_0 = XOR(OUTP_REG_1, keyinput0)
OUTP_REG_1enc_1 = XOR(OUTP_REG_1enc_0, keyinput1)
OUTP_REG_1enc_2 = XOR(OUTP_REG_1enc_1, keyinput2)
OUTP_REG_1enc_3 = XOR(OUTP_REG_1enc_2, keyinput3)
OUTP_REG_1enc = XOR(OUTP_REG_1enc_3, keyinput4)

#Output encryption logic for U44
U44_10$enc = XOR(U44_10, keyinput4)

