# Dadda-Tree-Multiplier
A 16-bit multiplier design in Dadda Tree architecture written in Verilog 

The top module is dadda_mul.v. Further explanations are in Report.pdf.

Contributers:

Armin Asgharifard
Emrecan YiÄŸit
