Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Jan 24 08:59:58 2019
| Host         : DESKTOP-V4TJSBC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file C:/arlht2fpga/hwprj/ar_lht_1024/ar_lht_hw_timing_report.txt
| Design       : ar_lht_hw_target
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

m_axis_tready[0]
s_axis_tdata[0]
s_axis_tdata[1]
s_axis_tdata[2]
s_axis_tdata[3]
s_axis_tdata[4]
s_axis_tdata[5]
s_axis_tdata[6]
s_axis_tdata[7]
s_axis_tuser[0]
s_axis_tvalid[0]

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

m_axis_tdata[0]
m_axis_tdata[10]
m_axis_tdata[11]
m_axis_tdata[12]
m_axis_tdata[13]
m_axis_tdata[14]
m_axis_tdata[15]
m_axis_tdata[16]
m_axis_tdata[17]
m_axis_tdata[18]
m_axis_tdata[1]
m_axis_tdata[2]
m_axis_tdata[3]
m_axis_tdata[4]
m_axis_tdata[5]
m_axis_tdata[6]
m_axis_tdata[7]
m_axis_tdata[8]
m_axis_tdata[9]
m_axis_tlast[0]
m_axis_tuser[0]
m_axis_tvalid[0]
s_axis_tready[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.284        0.000                      0                 3056        0.045        0.000                      0                 3056        2.198        0.000                       0                  1525  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.448}        6.897           144.991         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.284        0.000                      0                 3025        0.045        0.000                      0                 3025        2.198        0.000                       0                  1525  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      3.614        0.000                      0                   31        0.513        0.000                      0                   31  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk           clk           


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.284ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.198ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.284ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register17/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        4.865ns  (logic 0.456ns (9.374%)  route 4.409ns (90.626%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 11.296 - 6.897 ) 
    Source Clock Delay      (SCD):    4.886ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.663     4.886    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register17/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X13Y26         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register17/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.456     5.342 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register17/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp/Q
                         net (fo=33, routed)          4.409     9.751    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y14         RAMB36E1                                     r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.516    11.296    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.340    11.636    
                         clock uncertainty           -0.035    11.601    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    11.035    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.035    
                         arrival time                          -9.751    
  -------------------------------------------------------------------
                         slack                                  1.284    

Slack (MET) :             1.306ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/rbm_memory/single_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/rbm_memory/mux1/pipe_16_22_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        5.479ns  (logic 3.545ns (64.707%)  route 1.934ns (35.293%))
  Logic Levels:           3  (LUT2=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.377ns = ( 11.274 - 6.897 ) 
    Source Clock Delay      (SCD):    4.938ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.715     4.938    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/rbm_memory/single_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/rbm_memory/single_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     7.810 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/rbm_memory/single_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     7.876    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/rbm_memory/single_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X1Y1                                                       r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/rbm_memory/single_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CASCADEINA
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.301 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/rbm_memory/single_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           1.423     9.724    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/rbm_memory/single_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T[0]
    SLICE_X34Y15                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/rbm_memory/single_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/din_2D[15]/I1
    SLICE_X34Y15         LUT6 (Prop_lut6_I1_O)        0.124     9.848 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/rbm_memory/single_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/din_2D[15]/O
                         net (fo=1, routed)           0.445    10.293    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/rbm_memory/single_port_ram/single_port_ram_data_out_net
    SLICE_X33Y15                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/rbm_memory/single_port_ram/pipe_16_22[0][0]_i_1/I0
    SLICE_X33Y15         LUT2 (Prop_lut2_I0_O)        0.124    10.417 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/rbm_memory/single_port_ram/pipe_16_22[0][0]_i_1/O
                         net (fo=1, routed)           0.000    10.417    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/rbm_memory/mux1/fd_prim_array[0].bit_is_0.fdre_comp
    SLICE_X33Y15         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/rbm_memory/mux1/pipe_16_22_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.494    11.274    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/rbm_memory/mux1/clk_IBUF_BUFG
    SLICE_X33Y15         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/rbm_memory/mux1/pipe_16_22_reg[0][0]/C
                         clock pessimism              0.455    11.729    
                         clock uncertainty           -0.035    11.694    
    SLICE_X33Y15         FDRE (Setup_fdre_C_D)        0.029    11.723    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/rbm_memory/mux1/pipe_16_22_reg[0][0]
  -------------------------------------------------------------------
                         required time                         11.723    
                         arrival time                         -10.417    
  -------------------------------------------------------------------
                         slack                                  1.306    

Slack (MET) :             1.329ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 0.456ns (9.345%)  route 4.424ns (90.655%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.422ns = ( 11.319 - 6.897 ) 
    Source Clock Delay      (SCD):    4.883ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.660     4.883    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X27Y29         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y29         FDRE (Prop_fdre_C_Q)         0.456     5.339 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/Q
                         net (fo=32, routed)          4.424     9.763    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/web[0]
    RAMB36_X0Y10         RAMB36E1                                     r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.539    11.319    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.340    11.659    
                         clock uncertainty           -0.035    11.624    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    11.092    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.092    
                         arrival time                          -9.763    
  -------------------------------------------------------------------
                         slack                                  1.329    

Slack (MET) :             1.380ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        4.825ns  (logic 0.456ns (9.451%)  route 4.369ns (90.549%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.418ns = ( 11.315 - 6.897 ) 
    Source Clock Delay      (SCD):    4.883ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.660     4.883    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X27Y29         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y29         FDRE (Prop_fdre_C_Q)         0.456     5.339 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/Q
                         net (fo=32, routed)          4.369     9.708    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/web[0]
    RAMB36_X0Y12         RAMB36E1                                     r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.535    11.315    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.340    11.655    
                         clock uncertainty           -0.035    11.620    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    11.088    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.088    
                         arrival time                          -9.708    
  -------------------------------------------------------------------
                         slack                                  1.380    

Slack (MET) :             1.389ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        4.844ns  (logic 0.456ns (9.414%)  route 4.388ns (90.586%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.431ns = ( 11.328 - 6.897 ) 
    Source Clock Delay      (SCD):    4.883ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.660     4.883    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X27Y29         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y29         FDRE (Prop_fdre_C_Q)         0.456     5.339 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/Q
                         net (fo=32, routed)          4.388     9.727    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/web[0]
    RAMB36_X0Y9          RAMB36E1                                     r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.549    11.328    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.354    11.683    
                         clock uncertainty           -0.035    11.647    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    11.115    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.115    
                         arrival time                          -9.727    
  -------------------------------------------------------------------
                         slack                                  1.389    

Slack (MET) :             1.434ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register17/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        4.718ns  (logic 0.456ns (9.666%)  route 4.262ns (90.334%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 11.296 - 6.897 ) 
    Source Clock Delay      (SCD):    4.883ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.660     4.883    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register17/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X17Y21         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register17/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y21         FDRE (Prop_fdre_C_Q)         0.456     5.339 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register17/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp/Q
                         net (fo=33, routed)          4.262     9.601    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y14         RAMB36E1                                     r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.516    11.296    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.340    11.636    
                         clock uncertainty           -0.035    11.601    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    11.035    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.035    
                         arrival time                          -9.601    
  -------------------------------------------------------------------
                         slack                                  1.434    

Slack (MET) :             1.447ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register17/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        4.710ns  (logic 0.456ns (9.682%)  route 4.254ns (90.318%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 11.299 - 6.897 ) 
    Source Clock Delay      (SCD):    4.881ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.658     4.881    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register17/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X14Y23         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register17/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.456     5.337 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register17/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp/Q
                         net (fo=33, routed)          4.254     9.591    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y15         RAMB36E1                                     r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.519    11.299    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.340    11.639    
                         clock uncertainty           -0.035    11.604    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    11.038    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.038    
                         arrival time                          -9.591    
  -------------------------------------------------------------------
                         slack                                  1.447    

Slack (MET) :             1.495ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        4.713ns  (logic 0.456ns (9.675%)  route 4.257ns (90.325%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.421ns = ( 11.318 - 6.897 ) 
    Source Clock Delay      (SCD):    4.883ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.660     4.883    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X27Y29         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y29         FDRE (Prop_fdre_C_Q)         0.456     5.339 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/Q
                         net (fo=32, routed)          4.257     9.596    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/web[0]
    RAMB36_X0Y11         RAMB36E1                                     r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.538    11.318    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.340    11.658    
                         clock uncertainty           -0.035    11.623    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    11.091    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.091    
                         arrival time                          -9.596    
  -------------------------------------------------------------------
                         slack                                  1.495    

Slack (MET) :             1.509ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register17/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        4.645ns  (logic 0.456ns (9.818%)  route 4.189ns (90.182%))
  Logic Levels:           0  
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 11.296 - 6.897 ) 
    Source Clock Delay      (SCD):    4.881ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.658     4.881    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register17/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X14Y23         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register17/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.456     5.337 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register17/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp/Q
                         net (fo=33, routed)          4.189     9.526    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y14         RAMB36E1                                     r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.516    11.296    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.340    11.636    
                         clock uncertainty           -0.035    11.601    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    11.035    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.035    
                         arrival time                          -9.526    
  -------------------------------------------------------------------
                         slack                                  1.509    

Slack (MET) :             1.541ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        4.645ns  (logic 0.456ns (9.817%)  route 4.189ns (90.183%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 11.296 - 6.897 ) 
    Source Clock Delay      (SCD):    4.883ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.660     4.883    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X27Y29         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y29         FDRE (Prop_fdre_C_Q)         0.456     5.339 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/Q
                         net (fo=32, routed)          4.189     9.528    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/web[0]
    RAMB36_X1Y15         RAMB36E1                                     r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.516    11.296    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.340    11.636    
                         clock uncertainty           -0.035    11.601    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    11.069    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.069    
                         arrival time                          -9.528    
  -------------------------------------------------------------------
                         slack                                  1.541    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register9/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register17/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.579%)  route 0.234ns (62.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.555     1.482    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register9/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X18Y30         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register9/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register9/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp/Q
                         net (fo=1, routed)           0.234     1.857    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register17/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/o[13]
    SLICE_X22Y32         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register17/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.820     1.996    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register17/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X22Y32         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register17/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp/C
                         clock pessimism             -0.254     1.742    
    SLICE_X22Y32         FDRE (Hold_fdre_C_D)         0.070     1.812    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register17/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/address_hps/addsub2/op_mem_91_20_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/register23/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.253%)  route 0.237ns (62.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.551     1.478    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/address_hps/addsub2/clk_IBUF_BUFG
    SLICE_X22Y20         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/address_hps/addsub2/op_mem_91_20_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y20         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/address_hps/addsub2/op_mem_91_20_reg[0][1]/Q
                         net (fo=1, routed)           0.237     1.856    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/register23/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/i[1]
    SLICE_X19Y21         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/register23/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.819     1.995    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/register23/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X19Y21         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/register23/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp/C
                         clock pessimism             -0.254     1.741    
    SLICE_X19Y21         FDRE (Hold_fdre_C_D)         0.070     1.811    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/register23/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/register23/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.128ns (38.406%)  route 0.205ns (61.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.551     1.478    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/register23/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X22Y20         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/register23/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y20         FDRE (Prop_fdre_C_Q)         0.128     1.606 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/register23/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp/Q
                         net (fo=2, routed)           0.205     1.811    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp_0[3]
    SLICE_X17Y22         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.818     1.994    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X17Y22         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp/C
                         clock pessimism             -0.254     1.740    
    SLICE_X17Y22         FDRE (Hold_fdre_C_D)         0.022     1.762    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register9/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register17/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.395%)  route 0.246ns (63.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.555     1.482    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register9/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X18Y30         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register9/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register9/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp/Q
                         net (fo=1, routed)           0.246     1.869    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register17/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/o[12]
    SLICE_X23Y34         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register17/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.822     1.998    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register17/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X23Y34         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register17/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp/C
                         clock pessimism             -0.254     1.744    
    SLICE_X23Y34         FDRE (Hold_fdre_C_D)         0.070     1.814    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register17/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register9/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register17/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.668%)  route 0.254ns (64.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.555     1.482    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register9/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X18Y30         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register9/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register9/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp/Q
                         net (fo=1, routed)           0.254     1.877    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register17/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/o[15]
    SLICE_X22Y34         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register17/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.822     1.998    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register17/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X22Y34         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register17/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp/C
                         clock pessimism             -0.254     1.744    
    SLICE_X22Y34         FDRE (Hold_fdre_C_D)         0.066     1.810    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register17/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/register23/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.128ns (38.942%)  route 0.201ns (61.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.551     1.478    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/register23/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X22Y20         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/register23/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y20         FDRE (Prop_fdre_C_Q)         0.128     1.606 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/register23/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/Q
                         net (fo=2, routed)           0.201     1.806    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp_0[0]
    SLICE_X17Y22         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.818     1.994    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X17Y22         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                         clock pessimism             -0.254     1.740    
    SLICE_X17Y22         FDRE (Hold_fdre_C_D)        -0.008     1.732    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/register23/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.128ns (35.339%)  route 0.234ns (64.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.550     1.477    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/register23/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X22Y22         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/register23/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y22         FDRE (Prop_fdre_C_Q)         0.128     1.605 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/register23/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp/Q
                         net (fo=2, routed)           0.234     1.839    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp_0[8]
    SLICE_X18Y23         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.816     1.992    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X18Y23         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp/C
                         clock pessimism             -0.254     1.738    
    SLICE_X18Y23         FDRE (Hold_fdre_C_D)         0.018     1.756    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.544%)  route 0.225ns (61.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.550     1.477    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X27Y25         FDCE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y25         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=42, routed)          0.225     1.843    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/ADDRD3
    SLICE_X30Y25         RAMD32                                       r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.815     1.991    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/WCLK
    SLICE_X30Y25         RAMD32                                       r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/CLK
                         clock pessimism             -0.482     1.509    
    SLICE_X30Y25         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.749    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.544%)  route 0.225ns (61.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.550     1.477    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X27Y25         FDCE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y25         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=42, routed)          0.225     1.843    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/ADDRD3
    SLICE_X30Y25         RAMD32                                       r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.815     1.991    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/WCLK
    SLICE_X30Y25         RAMD32                                       r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA_D1/CLK
                         clock pessimism             -0.482     1.509    
    SLICE_X30Y25         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.749    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.544%)  route 0.225ns (61.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.550     1.477    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X27Y25         FDCE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y25         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=42, routed)          0.225     1.843    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/ADDRD3
    SLICE_X30Y25         RAMD32                                       r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.815     1.991    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/WCLK
    SLICE_X30Y25         RAMD32                                       r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB/CLK
                         clock pessimism             -0.482     1.509    
    SLICE_X30Y25         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.749    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.094    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.448 }
Period(ns):         6.897
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.897       3.953      RAMB36_X2Y8   ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         6.897       3.953      RAMB36_X2Y8   ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.897       3.953      RAMB36_X1Y7   ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         6.897       3.953      RAMB36_X1Y7   ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.897       3.953      RAMB36_X2Y9   ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         6.897       3.953      RAMB36_X2Y9   ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.897       3.953      RAMB36_X1Y10  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         6.897       3.953      RAMB36_X1Y10  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.897       3.953      RAMB36_X2Y12  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         6.897       3.953      RAMB36_X2Y12  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.448       2.198      SLICE_X30Y25  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.448       2.198      SLICE_X30Y25  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.448       2.198      SLICE_X30Y25  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.448       2.198      SLICE_X30Y25  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.448       2.198      SLICE_X30Y25  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.448       2.198      SLICE_X30Y25  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.448       2.198      SLICE_X30Y25  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.448       2.198      SLICE_X30Y25  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.448       2.198      SLICE_X30Y27  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.448       2.198      SLICE_X30Y27  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.448       2.198      SLICE_X30Y27  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.448       2.198      SLICE_X30Y27  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.448       2.198      SLICE_X30Y27  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.448       2.198      SLICE_X30Y27  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.448       2.198      SLICE_X30Y27  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.448       2.198      SLICE_X30Y27  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.448       2.198      SLICE_X30Y27  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.448       2.198      SLICE_X30Y27  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.448       2.198      SLICE_X28Y27  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.448       2.198      SLICE_X28Y27  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.614ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.513ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.614ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        2.779ns  (logic 0.718ns (25.841%)  route 2.061ns (74.159%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.365ns = ( 11.262 - 6.897 ) 
    Source Clock Delay      (SCD):    4.884ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.661     4.884    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y29         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDPE (Prop_fdpe_C_Q)         0.419     5.303 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           1.220     6.523    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X32Y27                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/I2
    SLICE_X32Y27         LUT3 (Prop_lut3_I2_O)        0.299     6.822 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/O
                         net (fo=26, routed)          0.840     7.663    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X26Y25         FDCE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.482    11.262    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X26Y25         FDCE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.455    11.717    
                         clock uncertainty           -0.035    11.682    
    SLICE_X26Y25         FDCE (Recov_fdce_C_CLR)     -0.405    11.277    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.277    
                         arrival time                          -7.663    
  -------------------------------------------------------------------
                         slack                                  3.614    

Slack (MET) :             3.614ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        2.779ns  (logic 0.718ns (25.841%)  route 2.061ns (74.159%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.365ns = ( 11.262 - 6.897 ) 
    Source Clock Delay      (SCD):    4.884ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.661     4.884    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y29         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDPE (Prop_fdpe_C_Q)         0.419     5.303 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           1.220     6.523    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X32Y27                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/I2
    SLICE_X32Y27         LUT3 (Prop_lut3_I2_O)        0.299     6.822 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/O
                         net (fo=26, routed)          0.840     7.663    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X26Y25         FDCE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.482    11.262    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X26Y25         FDCE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.455    11.717    
                         clock uncertainty           -0.035    11.682    
    SLICE_X26Y25         FDCE (Recov_fdce_C_CLR)     -0.405    11.277    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.277    
                         arrival time                          -7.663    
  -------------------------------------------------------------------
                         slack                                  3.614    

Slack (MET) :             3.614ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        2.779ns  (logic 0.718ns (25.841%)  route 2.061ns (74.159%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.365ns = ( 11.262 - 6.897 ) 
    Source Clock Delay      (SCD):    4.884ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.661     4.884    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y29         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDPE (Prop_fdpe_C_Q)         0.419     5.303 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           1.220     6.523    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X32Y27                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/I2
    SLICE_X32Y27         LUT3 (Prop_lut3_I2_O)        0.299     6.822 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/O
                         net (fo=26, routed)          0.840     7.663    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X26Y25         FDCE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.482    11.262    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X26Y25         FDCE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.455    11.717    
                         clock uncertainty           -0.035    11.682    
    SLICE_X26Y25         FDCE (Recov_fdce_C_CLR)     -0.405    11.277    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.277    
                         arrival time                          -7.663    
  -------------------------------------------------------------------
                         slack                                  3.614    

Slack (MET) :             3.618ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        2.774ns  (logic 0.718ns (25.882%)  route 2.056ns (74.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.365ns = ( 11.262 - 6.897 ) 
    Source Clock Delay      (SCD):    4.884ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.661     4.884    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y29         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDPE (Prop_fdpe_C_Q)         0.419     5.303 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           1.220     6.523    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X32Y27                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/I2
    SLICE_X32Y27         LUT3 (Prop_lut3_I2_O)        0.299     6.822 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/O
                         net (fo=26, routed)          0.836     7.658    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X27Y25         FDCE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.482    11.262    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X27Y25         FDCE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.455    11.717    
                         clock uncertainty           -0.035    11.682    
    SLICE_X27Y25         FDCE (Recov_fdce_C_CLR)     -0.405    11.277    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.277    
                         arrival time                          -7.658    
  -------------------------------------------------------------------
                         slack                                  3.618    

Slack (MET) :             3.618ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        2.774ns  (logic 0.718ns (25.882%)  route 2.056ns (74.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.365ns = ( 11.262 - 6.897 ) 
    Source Clock Delay      (SCD):    4.884ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.661     4.884    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y29         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDPE (Prop_fdpe_C_Q)         0.419     5.303 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           1.220     6.523    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X32Y27                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/I2
    SLICE_X32Y27         LUT3 (Prop_lut3_I2_O)        0.299     6.822 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/O
                         net (fo=26, routed)          0.836     7.658    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X27Y25         FDCE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.482    11.262    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X27Y25         FDCE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.455    11.717    
                         clock uncertainty           -0.035    11.682    
    SLICE_X27Y25         FDCE (Recov_fdce_C_CLR)     -0.405    11.277    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.277    
                         arrival time                          -7.658    
  -------------------------------------------------------------------
                         slack                                  3.618    

Slack (MET) :             3.618ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        2.774ns  (logic 0.718ns (25.882%)  route 2.056ns (74.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.365ns = ( 11.262 - 6.897 ) 
    Source Clock Delay      (SCD):    4.884ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.661     4.884    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y29         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDPE (Prop_fdpe_C_Q)         0.419     5.303 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           1.220     6.523    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X32Y27                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/I2
    SLICE_X32Y27         LUT3 (Prop_lut3_I2_O)        0.299     6.822 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/O
                         net (fo=26, routed)          0.836     7.658    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X27Y25         FDCE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.482    11.262    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X27Y25         FDCE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.455    11.717    
                         clock uncertainty           -0.035    11.682    
    SLICE_X27Y25         FDCE (Recov_fdce_C_CLR)     -0.405    11.277    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.277    
                         arrival time                          -7.658    
  -------------------------------------------------------------------
                         slack                                  3.618    

Slack (MET) :             3.618ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        2.774ns  (logic 0.718ns (25.882%)  route 2.056ns (74.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.365ns = ( 11.262 - 6.897 ) 
    Source Clock Delay      (SCD):    4.884ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.661     4.884    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y29         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDPE (Prop_fdpe_C_Q)         0.419     5.303 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           1.220     6.523    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X32Y27                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/I2
    SLICE_X32Y27         LUT3 (Prop_lut3_I2_O)        0.299     6.822 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/O
                         net (fo=26, routed)          0.836     7.658    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X27Y25         FDCE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.482    11.262    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X27Y25         FDCE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.455    11.717    
                         clock uncertainty           -0.035    11.682    
    SLICE_X27Y25         FDCE (Recov_fdce_C_CLR)     -0.405    11.277    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         11.277    
                         arrival time                          -7.658    
  -------------------------------------------------------------------
                         slack                                  3.618    

Slack (MET) :             3.620ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        2.775ns  (logic 0.718ns (25.877%)  route 2.057ns (74.123%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns = ( 11.264 - 6.897 ) 
    Source Clock Delay      (SCD):    4.884ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.661     4.884    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y29         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDPE (Prop_fdpe_C_Q)         0.419     5.303 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           1.220     6.523    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X32Y27                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/I2
    SLICE_X32Y27         LUT3 (Prop_lut3_I2_O)        0.299     6.822 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/O
                         net (fo=26, routed)          0.836     7.659    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X26Y26         FDCE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.484    11.264    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X26Y26         FDCE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.455    11.719    
                         clock uncertainty           -0.035    11.684    
    SLICE_X26Y26         FDCE (Recov_fdce_C_CLR)     -0.405    11.279    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.279    
                         arrival time                          -7.659    
  -------------------------------------------------------------------
                         slack                                  3.620    

Slack (MET) :             3.620ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        2.775ns  (logic 0.718ns (25.877%)  route 2.057ns (74.123%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns = ( 11.264 - 6.897 ) 
    Source Clock Delay      (SCD):    4.884ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.661     4.884    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y29         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDPE (Prop_fdpe_C_Q)         0.419     5.303 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           1.220     6.523    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X32Y27                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/I2
    SLICE_X32Y27         LUT3 (Prop_lut3_I2_O)        0.299     6.822 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/O
                         net (fo=26, routed)          0.836     7.659    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X26Y26         FDCE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.484    11.264    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X26Y26         FDCE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.455    11.719    
                         clock uncertainty           -0.035    11.684    
    SLICE_X26Y26         FDCE (Recov_fdce_C_CLR)     -0.405    11.279    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.279    
                         arrival time                          -7.659    
  -------------------------------------------------------------------
                         slack                                  3.620    

Slack (MET) :             3.620ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        2.775ns  (logic 0.718ns (25.877%)  route 2.057ns (74.123%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns = ( 11.264 - 6.897 ) 
    Source Clock Delay      (SCD):    4.884ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.661     4.884    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y29         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDPE (Prop_fdpe_C_Q)         0.419     5.303 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           1.220     6.523    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X32Y27                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/I2
    SLICE_X32Y27         LUT3 (Prop_lut3_I2_O)        0.299     6.822 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/O
                         net (fo=26, routed)          0.836     7.659    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X26Y26         FDCE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.484    11.264    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X26Y26         FDCE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.455    11.719    
                         clock uncertainty           -0.035    11.684    
    SLICE_X26Y26         FDCE (Recov_fdce_C_CLR)     -0.405    11.279    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.279    
                         arrival time                          -7.659    
  -------------------------------------------------------------------
                         slack                                  3.620    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.128ns (30.581%)  route 0.291ns (69.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.554     1.481    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y29         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDPE (Prop_fdpe_C_Q)         0.128     1.609 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.291     1.899    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X32Y27         FDPE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.818     1.994    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X32Y27         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.482     1.512    
    SLICE_X32Y27         FDPE (Remov_fdpe_C_PRE)     -0.125     1.387    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.128ns (30.581%)  route 0.291ns (69.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.554     1.481    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y29         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDPE (Prop_fdpe_C_Q)         0.128     1.609 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.291     1.899    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X32Y27         FDPE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.818     1.994    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X32Y27         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.482     1.512    
    SLICE_X32Y27         FDPE (Remov_fdpe_C_PRE)     -0.125     1.387    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.128ns (30.581%)  route 0.291ns (69.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.554     1.481    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y29         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDPE (Prop_fdpe_C_Q)         0.128     1.609 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.291     1.899    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X32Y27         FDPE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.818     1.994    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X32Y27         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.482     1.512    
    SLICE_X32Y27         FDPE (Remov_fdpe_C_PRE)     -0.125     1.387    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.148ns (36.436%)  route 0.258ns (63.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.553     1.480    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X32Y27         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDPE (Prop_fdpe_C_Q)         0.148     1.628 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.258     1.886    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X29Y26         FDPE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.816     1.992    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X29Y26         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.482     1.510    
    SLICE_X29Y26         FDPE (Remov_fdpe_C_PRE)     -0.148     1.362    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.148ns (36.436%)  route 0.258ns (63.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.553     1.480    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X32Y27         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDPE (Prop_fdpe_C_Q)         0.148     1.628 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.258     1.886    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X29Y26         FDPE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.816     1.992    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X29Y26         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.482     1.510    
    SLICE_X29Y26         FDPE (Remov_fdpe_C_PRE)     -0.148     1.362    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.823ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.247ns (32.485%)  route 0.513ns (67.515%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.553     1.480    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X32Y28         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.148     1.628 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=5, routed)           0.308     1.936    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X32Y27                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/I0
    SLICE_X32Y27         LUT3 (Prop_lut3_I0_O)        0.099     2.035 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/O
                         net (fo=26, routed)          0.205     2.240    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X29Y27         FDPE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.818     1.994    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/s_aclk
    SLICE_X29Y27         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.482     1.512    
    SLICE_X29Y27         FDPE (Remov_fdpe_C_PRE)     -0.095     1.417    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.823ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.247ns (32.485%)  route 0.513ns (67.515%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.553     1.480    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X32Y28         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.148     1.628 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=5, routed)           0.308     1.936    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X32Y27                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/I0
    SLICE_X32Y27         LUT3 (Prop_lut3_I0_O)        0.099     2.035 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/O
                         net (fo=26, routed)          0.205     2.240    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X29Y27         FDPE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.818     1.994    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/s_aclk
    SLICE_X29Y27         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.482     1.512    
    SLICE_X29Y27         FDPE (Remov_fdpe_C_PRE)     -0.095     1.417    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.823ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.247ns (32.353%)  route 0.516ns (67.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.553     1.480    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X32Y28         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.148     1.628 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=5, routed)           0.308     1.936    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X32Y27                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/I0
    SLICE_X32Y27         LUT3 (Prop_lut3_I0_O)        0.099     2.035 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/O
                         net (fo=26, routed)          0.208     2.243    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X31Y27         FDCE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.818     1.994    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X31Y27         FDCE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.482     1.512    
    SLICE_X31Y27         FDCE (Remov_fdce_C_CLR)     -0.092     1.420    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.247ns (32.353%)  route 0.516ns (67.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.553     1.480    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X32Y28         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.148     1.628 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=5, routed)           0.308     1.936    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X32Y27                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/I0
    SLICE_X32Y27         LUT3 (Prop_lut3_I0_O)        0.099     2.035 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/O
                         net (fo=26, routed)          0.208     2.243    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X31Y27         FDPE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.818     1.994    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X31Y27         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.482     1.512    
    SLICE_X31Y27         FDPE (Remov_fdpe_C_PRE)     -0.095     1.417    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.247ns (32.353%)  route 0.516ns (67.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.553     1.480    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X32Y28         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.148     1.628 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=5, routed)           0.308     1.936    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X32Y27                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/I0
    SLICE_X32Y27         LUT3 (Prop_lut3_I0_O)        0.099     2.035 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/O
                         net (fo=26, routed)          0.208     2.243    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X31Y27         FDPE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.818     1.994    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X31Y27         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.482     1.512    
    SLICE_X31Y27         FDPE (Remov_fdpe_C_PRE)     -0.095     1.417    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.826    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  clk

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/reset_gen_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.662ns  (logic 0.774ns (46.559%)  route 0.888ns (53.441%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns
    Source Clock Delay      (SCD):    4.884ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.661     4.884    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/clk_IBUF_BUFG
    SLICE_X30Y29         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/reset_gen_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_fdre_C_Q)         0.478     5.362 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/reset_gen_d2_reg/Q
                         net (fo=1, routed)           0.501     5.863    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/s_aresetn
    SLICE_X31Y29                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/inverted_reset/I0
    SLICE_X31Y29         LUT1 (Prop_lut1_I0_O)        0.296     6.159 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.387     6.546    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X31Y29         FDPE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.488     4.371    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y29         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/reset_gen_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.662ns  (logic 0.774ns (46.559%)  route 0.888ns (53.441%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns
    Source Clock Delay      (SCD):    4.884ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.661     4.884    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/clk_IBUF_BUFG
    SLICE_X30Y29         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/reset_gen_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_fdre_C_Q)         0.478     5.362 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/reset_gen_d2_reg/Q
                         net (fo=1, routed)           0.501     5.863    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/s_aresetn
    SLICE_X31Y29                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/inverted_reset/I0
    SLICE_X31Y29         LUT1 (Prop_lut1_I0_O)        0.296     6.159 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.387     6.546    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X31Y29         FDPE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.488     4.371    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y29         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/reset_gen_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.526ns  (logic 0.246ns (46.733%)  route 0.280ns (53.267%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.515ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.554     1.481    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/clk_IBUF_BUFG
    SLICE_X30Y29         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/reset_gen_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_fdre_C_Q)         0.148     1.629 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/reset_gen_d2_reg/Q
                         net (fo=1, routed)           0.161     1.790    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/s_aresetn
    SLICE_X31Y29                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/inverted_reset/I0
    SLICE_X31Y29         LUT1 (Prop_lut1_I0_O)        0.098     1.888 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.119     2.007    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X31Y29         FDPE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.820     1.996    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y29         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/reset_gen_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.526ns  (logic 0.246ns (46.733%)  route 0.280ns (53.267%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.515ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.554     1.481    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/clk_IBUF_BUFG
    SLICE_X30Y29         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/reset_gen_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_fdre_C_Q)         0.148     1.629 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/reset_gen_d2_reg/Q
                         net (fo=1, routed)           0.161     1.790    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/s_aresetn
    SLICE_X31Y29                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/inverted_reset/I0
    SLICE_X31Y29         LUT1 (Prop_lut1_I0_O)        0.098     1.888 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.119     2.007    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X31Y29         FDPE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.820     1.996    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y29         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            s_axis_tready[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.335ns  (logic 3.222ns (50.853%)  route 3.114ns (49.147%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.656     4.879    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X29Y26         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDPE (Prop_fdpe_C_Q)         0.456     5.335 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/Q
                         net (fo=1, routed)           0.797     6.132    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
    SLICE_X29Y25                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_axis_tready_INST_0/I0
    SLICE_X29Y25         LUT1 (Prop_lut1_I0_O)        0.124     6.256 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_axis_tready_INST_0/O
                         net (fo=1, routed)           2.317     8.573    s_axis_tready_OBUF[0]
    N20                                                               r  s_axis_tready_OBUF[0]_inst/I
    N20                  OBUF (Prop_obuf_I_O)         2.642    11.214 r  s_axis_tready_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.214    s_axis_tready[0]
    N20                                                               r  s_axis_tready[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tdata[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.894ns  (logic 3.153ns (53.490%)  route 2.742ns (46.510%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.657     4.880    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X30Y22         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDRE (Prop_fdre_C_Q)         0.518     5.398 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[17]/Q
                         net (fo=1, routed)           2.742     8.139    m_axis_tdata_OBUF[3]
    P18                                                               r  m_axis_tdata_OBUF[3]_inst/I
    P18                  OBUF (Prop_obuf_I_O)         2.635    10.774 r  m_axis_tdata_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.774    m_axis_tdata[3]
    P18                                                               r  m_axis_tdata[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tvalid[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.867ns  (logic 3.360ns (57.271%)  route 2.507ns (42.729%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.660     4.883    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X31Y28         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y28         FDPE (Prop_fdpe_C_Q)         0.419     5.302 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=1, routed)           0.589     5.891    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i
    SLICE_X38Y28                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tvalid_INST_0/I0
    SLICE_X38Y28         LUT1 (Prop_lut1_I0_O)        0.299     6.190 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tvalid_INST_0/O
                         net (fo=1, routed)           1.918     8.108    m_axis_tvalid_OBUF[0]
    P20                                                               r  m_axis_tvalid_OBUF[0]_inst/I
    P20                  OBUF (Prop_obuf_I_O)         2.642    10.750 r  m_axis_tvalid_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.750    m_axis_tvalid[0]
    P20                                                               r  m_axis_tvalid[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.865ns  (logic 3.119ns (53.183%)  route 2.746ns (46.817%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.657     4.880    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X30Y22         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDRE (Prop_fdre_C_Q)         0.518     5.398 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/Q
                         net (fo=1, routed)           2.746     8.144    m_axis_tdata_OBUF[1]
    P16                                                               r  m_axis_tdata_OBUF[1]_inst/I
    P16                  OBUF (Prop_obuf_I_O)         2.601    10.745 r  m_axis_tdata_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.745    m_axis_tdata[1]
    P16                                                               r  m_axis_tdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.865ns  (logic 3.069ns (52.321%)  route 2.796ns (47.679%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.654     4.877    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X29Y24         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDRE (Prop_fdre_C_Q)         0.456     5.333 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/Q
                         net (fo=1, routed)           2.796     8.129    m_axis_tdata_OBUF[0]
    T19                                                               r  m_axis_tdata_OBUF[0]_inst/I
    T19                  OBUF (Prop_obuf_I_O)         2.613    10.742 r  m_axis_tdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.742    m_axis_tdata[0]
    T19                                                               r  m_axis_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tdata[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.839ns  (logic 3.137ns (53.726%)  route 2.702ns (46.274%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.657     4.880    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X30Y22         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDRE (Prop_fdre_C_Q)         0.518     5.398 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[19]/Q
                         net (fo=1, routed)           2.702     8.100    m_axis_tdata_OBUF[5]
    W19                                                               r  m_axis_tdata_OBUF[5]_inst/I
    W19                  OBUF (Prop_obuf_I_O)         2.619    10.719 r  m_axis_tdata_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.719    m_axis_tdata[5]
    W19                                                               r  m_axis_tdata[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tdata[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.840ns  (logic 3.099ns (53.076%)  route 2.740ns (46.924%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.654     4.877    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X31Y24         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.456     5.333 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[18]/Q
                         net (fo=1, routed)           2.740     8.073    m_axis_tdata_OBUF[4]
    N17                                                               r  m_axis_tdata_OBUF[4]_inst/I
    N17                  OBUF (Prop_obuf_I_O)         2.643    10.717 r  m_axis_tdata_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.717    m_axis_tdata[4]
    N17                                                               r  m_axis_tdata[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tdata[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.731ns  (logic 3.117ns (54.382%)  route 2.614ns (45.618%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.657     4.880    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X30Y22         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDRE (Prop_fdre_C_Q)         0.518     5.398 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/Q
                         net (fo=1, routed)           2.614     8.012    m_axis_tdata_OBUF[2]
    P15                                                               r  m_axis_tdata_OBUF[2]_inst/I
    P15                  OBUF (Prop_obuf_I_O)         2.599    10.611 r  m_axis_tdata_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.611    m_axis_tdata[2]
    P15                                                               r  m_axis_tdata[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.698ns  (logic 3.193ns (56.036%)  route 2.505ns (43.964%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.657     4.880    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X31Y22         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.419     5.299 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[26]/Q
                         net (fo=1, routed)           2.505     7.804    m_axis_tdata_OBUF[12]
    R16                                                               r  m_axis_tdata_OBUF[12]_inst/I
    R16                  OBUF (Prop_obuf_I_O)         2.774    10.578 r  m_axis_tdata_OBUF[12]_inst/O
                         net (fo=0)                   0.000    10.578    m_axis_tdata[12]
    R16                                                               r  m_axis_tdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tdata[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.679ns  (logic 3.080ns (54.226%)  route 2.600ns (45.774%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.657     4.880    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X31Y22         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.456     5.336 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/Q
                         net (fo=1, routed)           2.600     7.935    m_axis_tdata_OBUF[8]
    V17                                                               r  m_axis_tdata_OBUF[8]_inst/I
    V17                  OBUF (Prop_obuf_I_O)         2.624    10.559 r  m_axis_tdata_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.559    m_axis_tdata[8]
    V17                                                               r  m_axis_tdata[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tlast[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.840ns  (logic 1.284ns (69.810%)  route 0.555ns (30.190%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.553     1.480    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X33Y22         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/Q
                         net (fo=1, routed)           0.555     2.176    m_axis_tlast_OBUF[0]
    U20                                                               r  m_axis_tlast_OBUF[0]_inst/I
    U20                  OBUF (Prop_obuf_I_O)         1.143     3.319 r  m_axis_tlast_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.319    m_axis_tlast[0]
    U20                                                               r  m_axis_tlast[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tuser[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.896ns  (logic 1.288ns (67.952%)  route 0.608ns (32.048%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.553     1.480    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X31Y22         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/Q
                         net (fo=1, routed)           0.608     2.228    m_axis_tuser_OBUF[0]
    T20                                                               r  m_axis_tuser_OBUF[0]_inst/I
    T20                  OBUF (Prop_obuf_I_O)         1.147     3.375 r  m_axis_tuser_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.375    m_axis_tuser[0]
    T20                                                               r  m_axis_tuser[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.933ns  (logic 1.297ns (67.095%)  route 0.636ns (32.905%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.553     1.480    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X29Y21         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[29]/Q
                         net (fo=1, routed)           0.636     2.257    m_axis_tdata_OBUF[15]
    Y19                                                               r  m_axis_tdata_OBUF[15]_inst/I
    Y19                  OBUF (Prop_obuf_I_O)         1.156     3.413 r  m_axis_tdata_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.413    m_axis_tdata[15]
    Y19                                                               r  m_axis_tdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.944ns  (logic 1.264ns (64.996%)  route 0.680ns (35.004%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.553     1.480    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X33Y22         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[24]/Q
                         net (fo=1, routed)           0.680     2.301    m_axis_tdata_OBUF[10]
    T17                                                               r  m_axis_tdata_OBUF[10]_inst/I
    T17                  OBUF (Prop_obuf_I_O)         1.123     3.424 r  m_axis_tdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.424    m_axis_tdata[10]
    T17                                                               r  m_axis_tdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tdata[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.949ns  (logic 1.278ns (65.576%)  route 0.671ns (34.424%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.553     1.480    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X33Y22         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/Q
                         net (fo=1, routed)           0.671     2.292    m_axis_tdata_OBUF[7]
    V18                                                               r  m_axis_tdata_OBUF[7]_inst/I
    V18                  OBUF (Prop_obuf_I_O)         1.137     3.429 r  m_axis_tdata_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.429    m_axis_tdata[7]
    V18                                                               r  m_axis_tdata[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.959ns  (logic 1.282ns (65.432%)  route 0.677ns (34.568%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.550     1.477    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X31Y24         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[27]/Q
                         net (fo=1, routed)           0.677     2.295    m_axis_tdata_OBUF[13]
    W16                                                               r  m_axis_tdata_OBUF[13]_inst/I
    W16                  OBUF (Prop_obuf_I_O)         1.141     3.436 r  m_axis_tdata_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.436    m_axis_tdata[13]
    W16                                                               r  m_axis_tdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.965ns  (logic 1.253ns (63.772%)  route 0.712ns (36.228%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.553     1.480    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X33Y22         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[25]/Q
                         net (fo=1, routed)           0.712     2.332    m_axis_tdata_OBUF[11]
    R17                                                               r  m_axis_tdata_OBUF[11]_inst/I
    R17                  OBUF (Prop_obuf_I_O)         1.112     3.444 r  m_axis_tdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.444    m_axis_tdata[11]
    R17                                                               r  m_axis_tdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tdata[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.977ns  (logic 1.304ns (65.959%)  route 0.673ns (34.041%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.550     1.477    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X31Y24         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[30]/Q
                         net (fo=1, routed)           0.673     2.291    m_axis_tdata_OBUF[16]
    Y18                                                               r  m_axis_tdata_OBUF[16]_inst/I
    Y18                  OBUF (Prop_obuf_I_O)         1.163     3.453 r  m_axis_tdata_OBUF[16]_inst/O
                         net (fo=0)                   0.000     3.453    m_axis_tdata[16]
    Y18                                                               r  m_axis_tdata[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tdata[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.983ns  (logic 1.335ns (67.352%)  route 0.647ns (32.648%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.553     1.480    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X31Y22         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.128     1.608 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[32]/Q
                         net (fo=1, routed)           0.647     2.255    m_axis_tdata_OBUF[18]
    V20                                                               r  m_axis_tdata_OBUF[18]_inst/I
    V20                  OBUF (Prop_obuf_I_O)         1.207     3.462 r  m_axis_tdata_OBUF[18]_inst/O
                         net (fo=0)                   0.000     3.462    m_axis_tdata[18]
    V20                                                               r  m_axis_tdata[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tdata[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.985ns  (logic 1.337ns (67.382%)  route 0.647ns (32.617%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.553     1.480    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X31Y22         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.128     1.608 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[31]/Q
                         net (fo=1, routed)           0.647     2.255    m_axis_tdata_OBUF[17]
    W20                                                               r  m_axis_tdata_OBUF[17]_inst/I
    W20                  OBUF (Prop_obuf_I_O)         1.209     3.464 r  m_axis_tdata_OBUF[17]_inst/O
                         net (fo=0)                   0.000     3.464    m_axis_tdata[17]
    W20                                                               r  m_axis_tdata[17] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            72 Endpoints
Min Delay            72 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m_axis_tready[0]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.666ns  (logic 1.261ns (27.031%)  route 3.405ns (72.969%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  m_axis_tready[0] (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready[0]
    T16                                                               f  m_axis_tready_IBUF[0]_inst/I
    T16                  IBUF (Prop_ibuf_I_O)         1.013     1.013 f  m_axis_tready_IBUF[0]_inst/O
                         net (fo=8, routed)           2.097     3.110    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X31Y26                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/I1
    SLICE_X31Y26         LUT4 (Prop_lut4_I1_O)        0.124     3.234 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=10, routed)          0.594     3.828    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X29Y26                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_fb_i_i_1/I2
    SLICE_X29Y26         LUT6 (Prop_lut6_I2_O)        0.124     3.952 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.714     4.666    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb
    SLICE_X29Y26         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.484     4.367    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X29Y26         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C

Slack:                    inf
  Source:                 m_axis_tready[0]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.492ns  (logic 1.261ns (28.075%)  route 3.231ns (71.925%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  m_axis_tready[0] (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready[0]
    T16                                                               r  m_axis_tready_IBUF[0]_inst/I
    T16                  IBUF (Prop_ibuf_I_O)         1.013     1.013 r  m_axis_tready_IBUF[0]_inst/O
                         net (fo=8, routed)           2.097     3.110    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X31Y26                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/I1
    SLICE_X31Y26         LUT4 (Prop_lut4_I1_O)        0.124     3.234 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=10, routed)          0.614     3.848    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X29Y26                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_1/I0
    SLICE_X29Y26         LUT6 (Prop_lut6_I0_O)        0.124     3.972 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.520     4.492    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_full_fb_i_reg
    SLICE_X29Y27         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.485     4.368    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/s_aclk
    SLICE_X29Y27         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C

Slack:                    inf
  Source:                 m_axis_tready[0]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.303ns  (logic 1.261ns (29.310%)  route 3.042ns (70.690%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  m_axis_tready[0] (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready[0]
    T16                                                               r  m_axis_tready_IBUF[0]_inst/I
    T16                  IBUF (Prop_ibuf_I_O)         1.013     1.013 r  m_axis_tready_IBUF[0]_inst/O
                         net (fo=8, routed)           2.097     3.110    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X31Y26                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/I1
    SLICE_X31Y26         LUT4 (Prop_lut4_I1_O)        0.124     3.234 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=10, routed)          0.614     3.848    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X29Y26                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_1/I0
    SLICE_X29Y26         LUT6 (Prop_lut6_I0_O)        0.124     3.972 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.331     4.303    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_full_fb_i_reg
    SLICE_X29Y27         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.485     4.368    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/s_aclk
    SLICE_X29Y27         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C

Slack:                    inf
  Source:                 m_axis_tready[0]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.198ns  (logic 1.137ns (27.091%)  route 3.060ns (72.909%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.370ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  m_axis_tready[0] (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready[0]
    T16                                                               f  m_axis_tready_IBUF[0]_inst/I
    T16                  IBUF (Prop_ibuf_I_O)         1.013     1.013 f  m_axis_tready_IBUF[0]_inst/O
                         net (fo=8, routed)           2.322     3.336    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X30Y29                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1/I1
    SLICE_X30Y29         LUT3 (Prop_lut3_I1_O)        0.124     3.460 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1/O
                         net (fo=2, routed)           0.738     4.198    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/next_fwft_state[0]
    SLICE_X31Y28         FDCE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.487     4.370    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X31Y28         FDCE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C

Slack:                    inf
  Source:                 m_axis_tready[0]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.072ns  (logic 1.137ns (27.928%)  route 2.935ns (72.072%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  m_axis_tready[0] (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready[0]
    T16                                                               r  m_axis_tready_IBUF[0]_inst/I
    T16                  IBUF (Prop_ibuf_I_O)         1.013     1.013 r  m_axis_tready_IBUF[0]_inst/O
                         net (fo=8, routed)           2.095     3.108    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X31Y26                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[45]_i_1/I2
    SLICE_X31Y26         LUT4 (Prop_lut4_I2_O)        0.124     3.232 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[45]_i_1/O
                         net (fo=21, routed)          0.840     4.072    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpregsm1.curr_fwft_state_reg[0][0]
    SLICE_X31Y26         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.484     4.367    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/s_aclk
    SLICE_X31Y26         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C

Slack:                    inf
  Source:                 m_axis_tready[0]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.072ns  (logic 1.137ns (27.928%)  route 2.935ns (72.072%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  m_axis_tready[0] (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready[0]
    T16                                                               r  m_axis_tready_IBUF[0]_inst/I
    T16                  IBUF (Prop_ibuf_I_O)         1.013     1.013 r  m_axis_tready_IBUF[0]_inst/O
                         net (fo=8, routed)           2.095     3.108    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X31Y26                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[45]_i_1/I2
    SLICE_X31Y26         LUT4 (Prop_lut4_I2_O)        0.124     3.232 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[45]_i_1/O
                         net (fo=21, routed)          0.840     4.072    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpregsm1.curr_fwft_state_reg[0][0]
    SLICE_X31Y26         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.484     4.367    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/s_aclk
    SLICE_X31Y26         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[18]/C

Slack:                    inf
  Source:                 m_axis_tready[0]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.072ns  (logic 1.137ns (27.928%)  route 2.935ns (72.072%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  m_axis_tready[0] (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready[0]
    T16                                                               r  m_axis_tready_IBUF[0]_inst/I
    T16                  IBUF (Prop_ibuf_I_O)         1.013     1.013 r  m_axis_tready_IBUF[0]_inst/O
                         net (fo=8, routed)           2.095     3.108    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X31Y26                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[45]_i_1/I2
    SLICE_X31Y26         LUT4 (Prop_lut4_I2_O)        0.124     3.232 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[45]_i_1/O
                         net (fo=21, routed)          0.840     4.072    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpregsm1.curr_fwft_state_reg[0][0]
    SLICE_X31Y26         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.484     4.367    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/s_aclk
    SLICE_X31Y26         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]/C

Slack:                    inf
  Source:                 m_axis_tready[0]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.072ns  (logic 1.137ns (27.928%)  route 2.935ns (72.072%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  m_axis_tready[0] (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready[0]
    T16                                                               r  m_axis_tready_IBUF[0]_inst/I
    T16                  IBUF (Prop_ibuf_I_O)         1.013     1.013 r  m_axis_tready_IBUF[0]_inst/O
                         net (fo=8, routed)           2.095     3.108    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X31Y26                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[45]_i_1/I2
    SLICE_X31Y26         LUT4 (Prop_lut4_I2_O)        0.124     3.232 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[45]_i_1/O
                         net (fo=21, routed)          0.840     4.072    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpregsm1.curr_fwft_state_reg[0][0]
    SLICE_X31Y26         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.484     4.367    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/s_aclk
    SLICE_X31Y26         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C

Slack:                    inf
  Source:                 m_axis_tready[0]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.072ns  (logic 1.137ns (27.928%)  route 2.935ns (72.072%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  m_axis_tready[0] (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready[0]
    T16                                                               r  m_axis_tready_IBUF[0]_inst/I
    T16                  IBUF (Prop_ibuf_I_O)         1.013     1.013 r  m_axis_tready_IBUF[0]_inst/O
                         net (fo=8, routed)           2.095     3.108    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X31Y26                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[45]_i_1/I2
    SLICE_X31Y26         LUT4 (Prop_lut4_I2_O)        0.124     3.232 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[45]_i_1/O
                         net (fo=21, routed)          0.840     4.072    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpregsm1.curr_fwft_state_reg[0][0]
    SLICE_X31Y26         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.484     4.367    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/s_aclk
    SLICE_X31Y26         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]/C

Slack:                    inf
  Source:                 m_axis_tready[0]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.072ns  (logic 1.137ns (27.928%)  route 2.935ns (72.072%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  m_axis_tready[0] (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready[0]
    T16                                                               r  m_axis_tready_IBUF[0]_inst/I
    T16                  IBUF (Prop_ibuf_I_O)         1.013     1.013 r  m_axis_tready_IBUF[0]_inst/O
                         net (fo=8, routed)           2.095     3.108    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X31Y26                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[45]_i_1/I2
    SLICE_X31Y26         LUT4 (Prop_lut4_I2_O)        0.124     3.232 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[45]_i_1/O
                         net (fo=21, routed)          0.840     4.072    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpregsm1.curr_fwft_state_reg[0][0]
    SLICE_X31Y26         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.484     4.367    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/s_aclk
    SLICE_X31Y26         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[25]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axis_tdata[7]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.579ns  (logic 0.238ns (41.181%)  route 0.340ns (58.819%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  s_axis_tdata[7] (IN)
                         net (fo=0)                   0.000     0.000    s_axis_tdata[7]
    U17                                                               r  s_axis_tdata_IBUF[7]_inst/I
    U17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  s_axis_tdata_IBUF[7]_inst/O
                         net (fo=1, routed)           0.340     0.579    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/tdata_in[7]
    SLICE_X42Y30         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.851     2.027    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X42Y30         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp/C

Slack:                    inf
  Source:                 s_axis_tdata[0]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.611ns  (logic 0.208ns (34.046%)  route 0.403ns (65.954%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  s_axis_tdata[0] (IN)
                         net (fo=0)                   0.000     0.000    s_axis_tdata[0]
    P19                                                               r  s_axis_tdata_IBUF[0]_inst/I
    P19                  IBUF (Prop_ibuf_I_O)         0.208     0.208 r  s_axis_tdata_IBUF[0]_inst/O
                         net (fo=1, routed)           0.403     0.611    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/tdata_in[0]
    SLICE_X42Y23         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.846     2.022    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X42Y23         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C

Slack:                    inf
  Source:                 s_axis_tdata[2]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.627ns  (logic 0.242ns (38.554%)  route 0.385ns (61.446%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  s_axis_tdata[2] (IN)
                         net (fo=0)                   0.000     0.000    s_axis_tdata[2]
    U19                                                               r  s_axis_tdata_IBUF[2]_inst/I
    U19                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  s_axis_tdata_IBUF[2]_inst/O
                         net (fo=1, routed)           0.385     0.627    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/tdata_in[2]
    SLICE_X42Y27         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.848     2.024    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X42Y27         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/C

Slack:                    inf
  Source:                 s_axis_tvalid[0]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.635ns  (logic 0.296ns (46.565%)  route 0.339ns (53.435%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  s_axis_tvalid[0] (IN)
                         net (fo=0)                   0.000     0.000    s_axis_tvalid[0]
    W14                                                               r  s_axis_tvalid_IBUF[0]_inst/I
    W14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  s_axis_tvalid_IBUF[0]_inst/O
                         net (fo=1, routed)           0.339     0.635    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/tvalid_in[0]
    SLICE_X41Y33         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.854     2.030    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X41Y33         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C

Slack:                    inf
  Source:                 s_axis_tdata[4]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.641ns  (logic 0.270ns (42.159%)  route 0.371ns (57.841%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U15                                               0.000     0.000 r  s_axis_tdata[4] (IN)
                         net (fo=0)                   0.000     0.000    s_axis_tdata[4]
    U15                                                               r  s_axis_tdata_IBUF[4]_inst/I
    U15                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  s_axis_tdata_IBUF[4]_inst/O
                         net (fo=1, routed)           0.371     0.641    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/tdata_in[4]
    SLICE_X42Y30         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.851     2.027    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X42Y30         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp/C

Slack:                    inf
  Source:                 s_axis_tdata[5]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.680ns  (logic 0.276ns (40.569%)  route 0.404ns (59.431%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  s_axis_tdata[5] (IN)
                         net (fo=0)                   0.000     0.000    s_axis_tdata[5]
    W15                                                               r  s_axis_tdata_IBUF[5]_inst/I
    W15                  IBUF (Prop_ibuf_I_O)         0.276     0.276 r  s_axis_tdata_IBUF[5]_inst/O
                         net (fo=1, routed)           0.404     0.680    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/tdata_in[5]
    SLICE_X42Y30         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.851     2.027    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X42Y30         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp/C

Slack:                    inf
  Source:                 s_axis_tuser[0]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.681ns  (logic 0.298ns (43.808%)  route 0.382ns (56.192%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y14                                               0.000     0.000 r  s_axis_tuser[0] (IN)
                         net (fo=0)                   0.000     0.000    s_axis_tuser[0]
    Y14                                                               r  s_axis_tuser_IBUF[0]_inst/I
    Y14                  IBUF (Prop_ibuf_I_O)         0.298     0.298 r  s_axis_tuser_IBUF[0]_inst/O
                         net (fo=1, routed)           0.382     0.681    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/tuser_in[0]
    SLICE_X40Y32         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.853     2.029    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X40Y32         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C

Slack:                    inf
  Source:                 s_axis_tdata[6]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.688ns  (logic 0.282ns (40.999%)  route 0.406ns (59.001%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  s_axis_tdata[6] (IN)
                         net (fo=0)                   0.000     0.000    s_axis_tdata[6]
    V15                                                               r  s_axis_tdata_IBUF[6]_inst/I
    V15                  IBUF (Prop_ibuf_I_O)         0.282     0.282 r  s_axis_tdata_IBUF[6]_inst/O
                         net (fo=1, routed)           0.406     0.688    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/tdata_in[6]
    SLICE_X43Y28         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.849     2.025    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X43Y28         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp/C

Slack:                    inf
  Source:                 s_axis_tdata[1]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.693ns  (logic 0.206ns (29.698%)  route 0.487ns (70.302%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  s_axis_tdata[1] (IN)
                         net (fo=0)                   0.000     0.000    s_axis_tdata[1]
    N18                                                               r  s_axis_tdata_IBUF[1]_inst/I
    N18                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  s_axis_tdata_IBUF[1]_inst/O
                         net (fo=1, routed)           0.487     0.693    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/tdata_in[1]
    SLICE_X43Y27         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.848     2.024    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X43Y27         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp/C

Slack:                    inf
  Source:                 s_axis_tdata[3]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.749ns  (logic 0.243ns (32.492%)  route 0.506ns (67.508%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  s_axis_tdata[3] (IN)
                         net (fo=0)                   0.000     0.000    s_axis_tdata[3]
    U18                                                               r  s_axis_tdata_IBUF[3]_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  s_axis_tdata_IBUF[3]_inst/O
                         net (fo=1, routed)           0.506     0.749    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/tdata_in[3]
    SLICE_X43Y27         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.848     2.024    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X43Y27         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp/C





