// Seed: 3392293176
module module_0 ();
  wire  id_1;
  logic id_2;
  assign id_2 = -1;
endmodule
module module_0 (
    output wire  id_0,
    output wor   id_1,
    output tri1  id_2,
    output wand  module_1,
    input  uwire id_4,
    input  tri0  id_5,
    input  wor   id_6,
    input  tri1  id_7
);
  assign id_2 = 1;
  wire id_9;
  nand primCall (id_0, id_4, id_5, id_6, id_7, id_9);
  assign id_2 = 1'b0 || -1 | -1'h0;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input supply1 id_0,
    output supply1 id_1,
    input wire id_2,
    output logic id_3
    , id_19,
    output wire id_4,
    input supply1 id_5,
    output supply0 id_6,
    output tri id_7,
    input supply0 id_8,
    input supply0 id_9,
    input wand id_10,
    output tri1 id_11,
    input supply1 id_12,
    input uwire id_13,
    output tri1 id_14,
    output wire id_15,
    input tri id_16,
    output supply0 id_17
);
  integer id_20;
  for (id_21 = id_10; -1; id_3 = 1) wire id_22 = id_16;
  logic [1 : -1] id_23;
  xor primCall (
      id_1,
      id_10,
      id_12,
      id_13,
      id_16,
      id_19,
      id_2,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_5,
      id_8,
      id_9
  );
  wire id_24;
  ;
  module_0 modCall_1 ();
endmodule
