# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Guia_6_First_Example.srcs/sources_1/new/myAnd2.vhd" \
"../../../../Guia_6_First_Example.srcs/sim_1/imports/Test_Bench_Files/myAnd2_tb.vhd" \

# Do not sort compile order
nosort
