

#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 26 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 9 clock pin(s) of sequential element(s)
0 instances converted, 9 sequential instances remain driven by gated/generated clocks

===================================== Non-Gated/Non-Generated Clocks =====================================
Clock Tree ID     Driving Element     Drive Element Type                Fanout     Sample Instance        
----------------------------------------------------------------------------------------------------------
@K:CKID0002       led_blink_MSS_0     clock definition on hierarchy     26         clk_div_25M_0.count[25]
==========================================================================================================
========================================================== Gated/Generated Clocks ===========================================================
Clock Tree ID     Driving Element                      Drive Element Type     Fanout     Sample Instance            Explanation              
---------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       clk_div_25M_0.count_RNIHO9P4[10]     NOR3C                  9          led_control_0.state[7]     No clocks found on inputs
=============================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

