# MIPS-Processor-8bit
8-bit processor in Verilog Hardware Definition Language. The architecture is MIPS (Microprocessor without Interlocked Pipeline Stages). 

Individual module implementations for:

* Instruction Fetch
* Instruction Decode
* Execution Block
* Data Memory Block
* Write Back Block
* Dependency Check Block
* Jump Control Block
* Stall Control Block
* Register Bank Block
