module top(

	input	 [3:0]SW,
	input	 [3:0]KEY,
	input  CLOCK_50,
	output [7:0]LED
	
	

);
	
	reg [3:0] address;
	reg [3:0] datain;
	always @(posedge clock)
	begin
		if (KEY[2] == 1b'0)
		begin
			address	<= 4b'0000;
			datain 	<=	4b'0000;
		end
		else if(KEY[0] == 1b'0)
		begin
			address <= SW; //same width
		end
		else if(KEY[1] == 1b'0)
		begin
			datain <= SW; //same width
		end
	end
	
	
	ram
		
				