Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c782591582f6440186abd9274d4ca852 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot adder_wrapper_behav xil_defaultlib.adder_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] adder_dff_0_0 remains a black-box since it has no binding entity [C:/Users/kvetinac97/adder/adder.srcs/sources_1/bd/adder/sim/adder.vhd:103]
WARNING: [VRFC 10-122] adder_dff_1_0 remains a black-box since it has no binding entity [C:/Users/kvetinac97/adder/adder.srcs/sources_1/bd/adder/sim/adder.vhd:111]
WARNING: [VRFC 10-122] adder_dff_2_0 remains a black-box since it has no binding entity [C:/Users/kvetinac97/adder/adder.srcs/sources_1/bd/adder/sim/adder.vhd:119]
WARNING: [VRFC 10-122] adder_next_state_logic_0_0 remains a black-box since it has no binding entity [C:/Users/kvetinac97/adder/adder.srcs/sources_1/bd/adder/sim/adder.vhd:127]
WARNING: [VRFC 10-122] adder_output_logic_0_0 remains a black-box since it has no binding entity [C:/Users/kvetinac97/adder/adder.srcs/sources_1/bd/adder/sim/adder.vhd:138]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
