===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 32.4459 seconds

  ----Wall Time----  ----Name----
    3.7376 ( 11.5%)  FIR Parser
   15.3678 ( 47.4%)  'firrtl.circuit' Pipeline
    0.5288 (  1.6%)    CreateSiFiveMetadata
    1.3882 (  4.3%)    'firrtl.module' Pipeline
    1.2590 (  3.9%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1292 (  0.4%)      LowerCHIRRTL
    0.0957 (  0.3%)    InferWidths
    0.6737 (  2.1%)    InferResets
    0.0201 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0400 (  0.1%)    PrefixModules
    0.0199 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.6571 (  2.0%)    LowerFIRRTLTypes
    6.2877 ( 19.4%)    'firrtl.module' Pipeline
    0.8184 (  2.5%)      ExpandWhens
    5.4692 ( 16.9%)      Canonicalizer
    0.3917 (  1.2%)    Inliner
    1.1033 (  3.4%)    IMConstProp
    0.0342 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    BlackBoxReader
    4.2015 ( 12.9%)    'firrtl.module' Pipeline
    4.2015 ( 12.9%)      Canonicalizer
    2.4200 (  7.5%)  LowerFIRRTLToHW
    0.0000 (  0.0%)  HWMemSimImpl
    7.5565 ( 23.3%)  'hw.module' Pipeline
    0.0895 (  0.3%)    HWCleanup
    1.0952 (  3.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    6.2868 ( 19.4%)    Canonicalizer
    0.0849 (  0.3%)    HWLegalizeModules
    0.4057 (  1.3%)  HWLegalizeNames
    0.9099 (  2.8%)  'hw.module' Pipeline
    0.9099 (  2.8%)    PrettifyVerilog
    2.0466 (  6.3%)  ExportVerilog emission
    0.0017 (  0.0%)  Rest
   32.4459 (100.0%)  Total

{
  totalTime: 32.469,
  maxMemory: 598941696
}
