{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1432502272558 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1432502272577 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 24 17:17:52 2015 " "Processing started: Sun May 24 17:17:52 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1432502272577 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1432502272577 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1432502272577 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1432502274884 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "lab2q.qsys " "Elaborating Qsys system entity \"lab2q.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432502298434 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.24.17:18:32 Progress: Loading Quartus_part/lab2q.qsys " "2015.05.24.17:18:32 Progress: Loading Quartus_part/lab2q.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502312226 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.24.17:18:33 Progress: Reading input file " "2015.05.24.17:18:33 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502313358 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.24.17:18:33 Progress: Adding blender \[altera_up_avalon_video_alpha_blender 14.0\] " "2015.05.24.17:18:33 Progress: Adding blender \[altera_up_avalon_video_alpha_blender 14.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502313628 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.24.17:18:36 Progress: Parameterizing module blender " "2015.05.24.17:18:36 Progress: Parameterizing module blender" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502316683 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.24.17:18:36 Progress: Adding character_buffer \[altera_up_avalon_video_character_buffer_with_dma 14.0\] " "2015.05.24.17:18:36 Progress: Adding character_buffer \[altera_up_avalon_video_character_buffer_with_dma 14.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502316698 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.24.17:18:37 Progress: Parameterizing module character_buffer " "2015.05.24.17:18:37 Progress: Parameterizing module character_buffer" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502317460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.24.17:18:37 Progress: Adding clk0 \[clock_source 14.1\] " "2015.05.24.17:18:37 Progress: Adding clk0 \[clock_source 14.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502317461 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.24.17:18:37 Progress: Parameterizing module clk0 " "2015.05.24.17:18:37 Progress: Parameterizing module clk0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502317753 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.24.17:18:37 Progress: Adding cpu \[altera_nios2_qsys 14.1\] " "2015.05.24.17:18:37 Progress: Adding cpu \[altera_nios2_qsys 14.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502317754 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.24.17:18:37 Progress: Parameterizing module cpu " "2015.05.24.17:18:37 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502317999 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.24.17:18:38 Progress: Adding fifo \[altera_up_avalon_video_dual_clock_buffer 14.0\] " "2015.05.24.17:18:38 Progress: Adding fifo \[altera_up_avalon_video_dual_clock_buffer 14.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502318015 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.24.17:18:38 Progress: Parameterizing module fifo " "2015.05.24.17:18:38 Progress: Parameterizing module fifo" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502318064 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.24.17:18:38 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 14.1\] " "2015.05.24.17:18:38 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 14.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502318065 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.24.17:18:38 Progress: Parameterizing module jtag_uart " "2015.05.24.17:18:38 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502318100 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.24.17:18:38 Progress: Adding mouse_0 \[altera_up_avalon_ps2 14.0\] " "2015.05.24.17:18:38 Progress: Adding mouse_0 \[altera_up_avalon_ps2 14.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502318249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.24.17:18:38 Progress: Parameterizing module mouse_0 " "2015.05.24.17:18:38 Progress: Parameterizing module mouse_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502318275 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.24.17:18:38 Progress: Adding onchip_mem \[altera_avalon_onchip_memory2 14.1\] " "2015.05.24.17:18:38 Progress: Adding onchip_mem \[altera_avalon_onchip_memory2 14.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502318276 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.24.17:18:38 Progress: Parameterizing module onchip_mem " "2015.05.24.17:18:38 Progress: Parameterizing module onchip_mem" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502318347 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.24.17:18:38 Progress: Adding pixel_buffer \[altera_up_avalon_video_pixel_buffer_dma 14.0\] " "2015.05.24.17:18:38 Progress: Adding pixel_buffer \[altera_up_avalon_video_pixel_buffer_dma 14.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502318354 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.24.17:18:38 Progress: Parameterizing module pixel_buffer " "2015.05.24.17:18:38 Progress: Parameterizing module pixel_buffer" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502318389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.24.17:18:38 Progress: Adding resampler \[altera_up_avalon_video_rgb_resampler 14.0\] " "2015.05.24.17:18:38 Progress: Adding resampler \[altera_up_avalon_video_rgb_resampler 14.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502318389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.24.17:18:38 Progress: Parameterizing module resampler " "2015.05.24.17:18:38 Progress: Parameterizing module resampler" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502318421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.24.17:18:38 Progress: Adding scaler \[altera_up_avalon_video_scaler 14.0\] " "2015.05.24.17:18:38 Progress: Adding scaler \[altera_up_avalon_video_scaler 14.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502318422 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.24.17:18:38 Progress: Parameterizing module scaler " "2015.05.24.17:18:38 Progress: Parameterizing module scaler" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502318455 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.24.17:18:38 Progress: Adding sdram_controller \[altera_avalon_new_sdram_controller 14.1\] " "2015.05.24.17:18:38 Progress: Adding sdram_controller \[altera_avalon_new_sdram_controller 14.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502318456 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.24.17:18:38 Progress: Parameterizing module sdram_controller " "2015.05.24.17:18:38 Progress: Parameterizing module sdram_controller" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502318475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.24.17:18:38 Progress: Adding sys_sdram_pll \[altera_up_avalon_sys_sdram_pll 14.0\] " "2015.05.24.17:18:38 Progress: Adding sys_sdram_pll \[altera_up_avalon_sys_sdram_pll 14.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502318477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.24.17:18:38 Progress: Parameterizing module sys_sdram_pll " "2015.05.24.17:18:38 Progress: Parameterizing module sys_sdram_pll" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502318577 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.24.17:18:38 Progress: Adding sysid \[altera_avalon_sysid_qsys 14.1\] " "2015.05.24.17:18:38 Progress: Adding sysid \[altera_avalon_sysid_qsys 14.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502318578 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.24.17:18:38 Progress: Parameterizing module sysid " "2015.05.24.17:18:38 Progress: Parameterizing module sysid" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502318601 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.24.17:18:38 Progress: Adding vga_controller \[altera_up_avalon_video_vga_controller 14.0\] " "2015.05.24.17:18:38 Progress: Adding vga_controller \[altera_up_avalon_video_vga_controller 14.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502318602 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.24.17:18:38 Progress: Parameterizing module vga_controller " "2015.05.24.17:18:38 Progress: Parameterizing module vga_controller" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502318647 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.24.17:18:38 Progress: Adding video_clk \[altera_up_avalon_video_pll 14.0\] " "2015.05.24.17:18:38 Progress: Adding video_clk \[altera_up_avalon_video_pll 14.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502318650 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.24.17:18:38 Progress: Parameterizing module video_clk " "2015.05.24.17:18:38 Progress: Parameterizing module video_clk" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502318779 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.24.17:18:38 Progress: Building connections " "2015.05.24.17:18:38 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502318780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.24.17:18:38 Progress: Parameterizing connections " "2015.05.24.17:18:38 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502318848 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.24.17:18:38 Progress: Validating " "2015.05.24.17:18:38 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502318849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.24.17:18:47 Progress: Done reading input file " "2015.05.24.17:18:47 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502327153 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab2q.character_buffer: Character Resolution: 80 x 60 " "Lab2q.character_buffer: Character Resolution: 80 x 60" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502328547 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Lab2q.cpu: Nios II Classic cores are now superseded by improved Gen 2 cores. " "Lab2q.cpu: Nios II Classic cores are now superseded by improved Gen 2 cores." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1432502328548 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab2q.resampler: RGB Resampling: 16 (bits) x 1 (planes) -> 10 (bits) x 3 (planes) " "Lab2q.resampler: RGB Resampling: 16 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502328549 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab2q.scaler: Change in Resolution: 640 x 480 -> 320 x 480 " "Lab2q.scaler: Change in Resolution: 640 x 480 -> 320 x 480" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502328549 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab2q.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Lab2q.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502328549 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab2q.sysid: Time stamp will be automatically updated when this component is generated. " "Lab2q.sysid: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502328549 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab2q.vga_controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane " "Lab2q.vga_controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502328549 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab2q: Generating lab2q \"lab2q\" for QUARTUS_SYNTH " "Lab2q: Generating lab2q \"lab2q\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502332161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master pixel_buffer.avalon_pixel_dma_master and slave onchip_mem.s1 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master pixel_buffer.avalon_pixel_dma_master and slave onchip_mem.s1 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502335090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master pixel_buffer.avalon_pixel_dma_master and slave onchip_mem.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master pixel_buffer.avalon_pixel_dma_master and slave onchip_mem.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502335090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master pixel_buffer.avalon_pixel_dma_master and slave onchip_mem.s1 because the master has address signal 32 bit wide, but the slave is 16 bit wide. " "Interconnect is inserted between master pixel_buffer.avalon_pixel_dma_master and slave onchip_mem.s1 because the master has address signal 32 bit wide, but the slave is 16 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502335090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master pixel_buffer.avalon_pixel_dma_master and slave onchip_mem.s1 because the master has lock signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master pixel_buffer.avalon_pixel_dma_master and slave onchip_mem.s1 because the master has lock signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502335091 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master pixel_buffer.avalon_pixel_dma_master and slave onchip_mem.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master pixel_buffer.avalon_pixel_dma_master and slave onchip_mem.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502335091 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master pixel_buffer.avalon_pixel_dma_master and slave onchip_mem.s1 because the master has readdata signal 16 bit wide, but the slave is 32 bit wide. " "Interconnect is inserted between master pixel_buffer.avalon_pixel_dma_master and slave onchip_mem.s1 because the master has readdata signal 16 bit wide, but the slave is 32 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502335092 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Blender: Starting Generation of the Alpha Blender " "Blender: Starting Generation of the Alpha Blender" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502343954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Blender: \"lab2q\" instantiated altera_up_avalon_video_alpha_blender \"blender\" " "Blender: \"lab2q\" instantiated altera_up_avalon_video_alpha_blender \"blender\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502344021 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Character_buffer: Starting Generation of Character Buffer " "Character_buffer: Starting Generation of Character Buffer" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502344053 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Character_buffer: \"lab2q\" instantiated altera_up_avalon_video_character_buffer_with_dma \"character_buffer\" " "Character_buffer: \"lab2q\" instantiated altera_up_avalon_video_character_buffer_with_dma \"character_buffer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502344178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'lab2q_cpu' " "Cpu: Starting RTL generation for module 'lab2q_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502344245 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec D:/altera/14.1/quartus/bin64/eperlcmd.exe -I D:/altera/14.1/quartus/bin64/perl/lib -I D:/altera/14.1/quartus/sopc_builder/bin/europa -I D:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/14.1/quartus/sopc_builder/bin -I D:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I D:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I D:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I D:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- D:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=lab2q_cpu --dir=C:/Users/Kevin/AppData/Local/Temp/alt6579_7544725612946461204.dir/0003_cpu_gen/ --quartus_bindir=D:/altera/14.1/quartus/bin64 --verilog --config=C:/Users/Kevin/AppData/Local/Temp/alt6579_7544725612946461204.dir/0003_cpu_gen//lab2q_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec D:/altera/14.1/quartus/bin64/eperlcmd.exe -I D:/altera/14.1/quartus/bin64/perl/lib -I D:/altera/14.1/quartus/sopc_builder/bin/europa -I D:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/14.1/quartus/sopc_builder/bin -I D:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I D:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I D:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I D:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- D:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=lab2q_cpu --dir=C:/Users/Kevin/AppData/Local/Temp/alt6579_7544725612946461204.dir/0003_cpu_gen/ --quartus_bindir=D:/altera/14.1/quartus/bin64 --verilog --config=C:/Users/Kevin/AppData/Local/Temp/alt6579_7544725612946461204.dir/0003_cpu_gen//lab2q_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502344247 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2015.05.24 17:19:06 (*) Starting Nios II generation " "Cpu: # 2015.05.24 17:19:06 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502353764 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2015.05.24 17:19:06 (*)   Checking for plaintext license. " "Cpu: # 2015.05.24 17:19:06 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502353764 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2015.05.24 17:19:08 (*)   Couldn't query license setup in Quartus directory D:/altera/14.1/quartus/bin64 " "Cpu: # 2015.05.24 17:19:08 (*)   Couldn't query license setup in Quartus directory D:/altera/14.1/quartus/bin64" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502353764 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2015.05.24 17:19:08 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2015.05.24 17:19:08 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502353764 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2015.05.24 17:19:08 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2015.05.24 17:19:08 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502353765 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2015.05.24 17:19:08 (*)   Plaintext license not found. " "Cpu: # 2015.05.24 17:19:08 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502353765 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2015.05.24 17:19:08 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2015.05.24 17:19:08 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502353765 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2015.05.24 17:19:08 (*)   Elaborating CPU configuration settings " "Cpu: # 2015.05.24 17:19:08 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502353765 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2015.05.24 17:19:08 (*)   Creating all objects for CPU " "Cpu: # 2015.05.24 17:19:08 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502353765 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2015.05.24 17:19:10 (*)   Generating RTL from CPU objects " "Cpu: # 2015.05.24 17:19:10 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502353765 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2015.05.24 17:19:10 (*)   Creating plain-text RTL " "Cpu: # 2015.05.24 17:19:10 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502353766 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2015.05.24 17:19:13 (*) Done Nios II generation " "Cpu: # 2015.05.24 17:19:13 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502353770 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'lab2q_cpu' " "Cpu: Done RTL generation for module 'lab2q_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502353770 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"lab2q\" instantiated altera_nios2_qsys \"cpu\" " "Cpu: \"lab2q\" instantiated altera_nios2_qsys \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502353822 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo: Starting Generation of the Dual Clock Buffer " "Fifo: Starting Generation of the Dual Clock Buffer" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502353845 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo: \"lab2q\" instantiated altera_up_avalon_video_dual_clock_buffer \"fifo\" " "Fifo: \"lab2q\" instantiated altera_up_avalon_video_dual_clock_buffer \"fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502353895 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'lab2q_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'lab2q_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502353908 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec D:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I D:/altera/14.1/quartus/bin64/perl/lib -I D:/altera/14.1/quartus/sopc_builder/bin/europa -I D:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/14.1/quartus/sopc_builder/bin -I D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab2q_jtag_uart --dir=C:/Users/Kevin/AppData/Local/Temp/alt6579_7544725612946461204.dir/0005_jtag_uart_gen/ --quartus_dir=D:/altera/14.1/quartus --verilog --config=C:/Users/Kevin/AppData/Local/Temp/alt6579_7544725612946461204.dir/0005_jtag_uart_gen//lab2q_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec D:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I D:/altera/14.1/quartus/bin64/perl/lib -I D:/altera/14.1/quartus/sopc_builder/bin/europa -I D:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/14.1/quartus/sopc_builder/bin -I D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab2q_jtag_uart --dir=C:/Users/Kevin/AppData/Local/Temp/alt6579_7544725612946461204.dir/0005_jtag_uart_gen/ --quartus_dir=D:/altera/14.1/quartus --verilog --config=C:/Users/Kevin/AppData/Local/Temp/alt6579_7544725612946461204.dir/0005_jtag_uart_gen//lab2q_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502353908 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'lab2q_jtag_uart' " "Jtag_uart: Done RTL generation for module 'lab2q_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502354707 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"lab2q\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"lab2q\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502354727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mouse_0: Starting Generation of PS2 Controller " "Mouse_0: Starting Generation of PS2 Controller" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502354737 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mouse_0: \"lab2q\" instantiated altera_up_avalon_ps2 \"mouse_0\" " "Mouse_0: \"lab2q\" instantiated altera_up_avalon_ps2 \"mouse_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502354788 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem: Starting RTL generation for module 'lab2q_onchip_mem' " "Onchip_mem: Starting RTL generation for module 'lab2q_onchip_mem'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502354807 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem:   Generation command is \[exec D:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I D:/altera/14.1/quartus/bin64/perl/lib -I D:/altera/14.1/quartus/sopc_builder/bin/europa -I D:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/14.1/quartus/sopc_builder/bin -I D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab2q_onchip_mem --dir=C:/Users/Kevin/AppData/Local/Temp/alt6579_7544725612946461204.dir/0007_onchip_mem_gen/ --quartus_dir=D:/altera/14.1/quartus --verilog --config=C:/Users/Kevin/AppData/Local/Temp/alt6579_7544725612946461204.dir/0007_onchip_mem_gen//lab2q_onchip_mem_component_configuration.pl  --do_build_sim=0  \] " "Onchip_mem:   Generation command is \[exec D:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I D:/altera/14.1/quartus/bin64/perl/lib -I D:/altera/14.1/quartus/sopc_builder/bin/europa -I D:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/14.1/quartus/sopc_builder/bin -I D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab2q_onchip_mem --dir=C:/Users/Kevin/AppData/Local/Temp/alt6579_7544725612946461204.dir/0007_onchip_mem_gen/ --quartus_dir=D:/altera/14.1/quartus --verilog --config=C:/Users/Kevin/AppData/Local/Temp/alt6579_7544725612946461204.dir/0007_onchip_mem_gen//lab2q_onchip_mem_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502354807 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem: Done RTL generation for module 'lab2q_onchip_mem' " "Onchip_mem: Done RTL generation for module 'lab2q_onchip_mem'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502357235 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem: \"lab2q\" instantiated altera_avalon_onchip_memory2 \"onchip_mem\" " "Onchip_mem: \"lab2q\" instantiated altera_avalon_onchip_memory2 \"onchip_mem\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502357291 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pixel_buffer: Starting Generation of VGA Pixel Buffer " "Pixel_buffer: Starting Generation of VGA Pixel Buffer" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502357306 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pixel_buffer: \"lab2q\" instantiated altera_up_avalon_video_pixel_buffer_dma \"pixel_buffer\" " "Pixel_buffer: \"lab2q\" instantiated altera_up_avalon_video_pixel_buffer_dma \"pixel_buffer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502357386 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Resampler: Starting Generation of Video RGB Resampler " "Resampler: Starting Generation of Video RGB Resampler" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502357400 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Resampler: \"lab2q\" instantiated altera_up_avalon_video_rgb_resampler \"resampler\" " "Resampler: \"lab2q\" instantiated altera_up_avalon_video_rgb_resampler \"resampler\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502357458 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Scaler: Starting Generation of Video Scaler " "Scaler: Starting Generation of Video Scaler" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502357488 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Scaler: \"lab2q\" instantiated altera_up_avalon_video_scaler \"scaler\" " "Scaler: \"lab2q\" instantiated altera_up_avalon_video_scaler \"scaler\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502357534 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller: Starting RTL generation for module 'lab2q_sdram_controller' " "Sdram_controller: Starting RTL generation for module 'lab2q_sdram_controller'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502357557 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller:   Generation command is \[exec D:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I D:/altera/14.1/quartus/bin64/perl/lib -I D:/altera/14.1/quartus/sopc_builder/bin/europa -I D:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/14.1/quartus/sopc_builder/bin -I D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=lab2q_sdram_controller --dir=C:/Users/Kevin/AppData/Local/Temp/alt6579_7544725612946461204.dir/0011_sdram_controller_gen/ --quartus_dir=D:/altera/14.1/quartus --verilog --config=C:/Users/Kevin/AppData/Local/Temp/alt6579_7544725612946461204.dir/0011_sdram_controller_gen//lab2q_sdram_controller_component_configuration.pl  --do_build_sim=0  \] " "Sdram_controller:   Generation command is \[exec D:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I D:/altera/14.1/quartus/bin64/perl/lib -I D:/altera/14.1/quartus/sopc_builder/bin/europa -I D:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/14.1/quartus/sopc_builder/bin -I D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=lab2q_sdram_controller --dir=C:/Users/Kevin/AppData/Local/Temp/alt6579_7544725612946461204.dir/0011_sdram_controller_gen/ --quartus_dir=D:/altera/14.1/quartus --verilog --config=C:/Users/Kevin/AppData/Local/Temp/alt6579_7544725612946461204.dir/0011_sdram_controller_gen//lab2q_sdram_controller_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502357565 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller: Done RTL generation for module 'lab2q_sdram_controller' " "Sdram_controller: Done RTL generation for module 'lab2q_sdram_controller'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502358638 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller: \"lab2q\" instantiated altera_avalon_new_sdram_controller \"sdram_controller\" " "Sdram_controller: \"lab2q\" instantiated altera_avalon_new_sdram_controller \"sdram_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502358651 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_sdram_pll: \"lab2q\" instantiated altera_up_avalon_sys_sdram_pll \"sys_sdram_pll\" " "Sys_sdram_pll: \"lab2q\" instantiated altera_up_avalon_sys_sdram_pll \"sys_sdram_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502359477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid: \"lab2q\" instantiated altera_avalon_sysid_qsys \"sysid\" " "Sysid: \"lab2q\" instantiated altera_avalon_sysid_qsys \"sysid\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502359510 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Vga_controller: Starting Generation of VGA Controller " "Vga_controller: Starting Generation of VGA Controller" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502359523 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Vga_controller: \"lab2q\" instantiated altera_up_avalon_video_vga_controller \"vga_controller\" " "Vga_controller: \"lab2q\" instantiated altera_up_avalon_video_vga_controller \"vga_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502359644 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_clk: \"lab2q\" instantiated altera_up_avalon_video_pll \"video_clk\" " "Video_clk: \"lab2q\" instantiated altera_up_avalon_video_pll \"video_clk\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502360409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"lab2q\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"lab2q\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502361948 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"lab2q\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"lab2q\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502365948 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"lab2q\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"lab2q\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502365973 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"lab2q\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"lab2q\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502366018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_pll: \"sys_sdram_pll\" instantiated altera_pll \"sys_pll\" " "Sys_pll: \"sys_sdram_pll\" instantiated altera_pll \"sys_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502366096 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_from_locked: \"sys_sdram_pll\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\" " "Reset_from_locked: \"sys_sdram_pll\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502366106 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_pll: \"video_clk\" instantiated altera_pll \"video_pll\" " "Video_pll: \"video_clk\" instantiated altera_pll \"video_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502366176 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pixel_buffer_avalon_pixel_dma_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"pixel_buffer_avalon_pixel_dma_master_translator\" " "Pixel_buffer_avalon_pixel_dma_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"pixel_buffer_avalon_pixel_dma_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502366189 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_mem_s1_translator\" " "Onchip_mem_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_mem_s1_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502366199 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pixel_buffer_avalon_pixel_dma_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"pixel_buffer_avalon_pixel_dma_master_agent\" " "Pixel_buffer_avalon_pixel_dma_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"pixel_buffer_avalon_pixel_dma_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502366210 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_mem_s1_agent\" " "Onchip_mem_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_mem_s1_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502366221 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"onchip_mem_s1_agent_rsp_fifo\" " "Onchip_mem_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"onchip_mem_s1_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502366229 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502366263 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502366296 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502366329 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502366388 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502366465 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502366468 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"onchip_mem_s1_cmd_width_adapter\" " "Onchip_mem_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"onchip_mem_s1_cmd_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502366481 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502366486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502366520 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502366554 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502366583 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502366611 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_008: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_008\" " "Router_008: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_008\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502366644 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_009: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_009\" " "Router_009: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_009\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502366672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Character_buffer_avalon_char_buffer_slave_burst_adapter: \"mm_interconnect_1\" instantiated altera_merlin_burst_adapter \"character_buffer_avalon_char_buffer_slave_burst_adapter\" " "Character_buffer_avalon_char_buffer_slave_burst_adapter: \"mm_interconnect_1\" instantiated altera_merlin_burst_adapter \"character_buffer_avalon_char_buffer_slave_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502366691 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502366701 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502366739 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502366808 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502366835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502366839 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_006: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_006\" " "Cmd_mux_006: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502366914 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502366917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502366947 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502367049 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502367052 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502367117 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502367137 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab2q: Done \"lab2q\" with 48 modules, 88 files " "Lab2q: Done \"lab2q\" with 48 modules, 88 files" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432502367137 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "lab2q.qsys " "Finished elaborating Qsys system entity \"lab2q.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432502368822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2q/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab2q/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-structural " "Found design unit 1: top-structural" {  } { { "lab2q/top.vhd" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/lab2q/top.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370104 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "lab2q/top.vhd" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/lab2q/top.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502370104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/lab2q.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/lab2q/lab2q.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab2q-rtl " "Found design unit 1: lab2q-rtl" {  } { { "db/ip/lab2q/lab2q.vhd" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/lab2q.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370118 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab2q " "Found entity 1: lab2q" {  } { { "db/ip/lab2q/lab2q.vhd" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/lab2q.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502370118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/lab2q_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/lab2q/lab2q_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab2q_rst_controller-rtl " "Found design unit 1: lab2q_rst_controller-rtl" {  } { { "db/ip/lab2q/lab2q_rst_controller.vhd" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/lab2q_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370131 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab2q_rst_controller " "Found entity 1: lab2q_rst_controller" {  } { { "db/ip/lab2q/lab2q_rst_controller.vhd" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/lab2q_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502370131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/lab2q_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/lab2q/lab2q_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab2q_rst_controller_001-rtl " "Found design unit 1: lab2q_rst_controller_001-rtl" {  } { { "db/ip/lab2q/lab2q_rst_controller_001.vhd" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/lab2q_rst_controller_001.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370146 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab2q_rst_controller_001 " "Found entity 1: lab2q_rst_controller_001" {  } { { "db/ip/lab2q/lab2q_rst_controller_001.vhd" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/lab2q_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502370146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab2q/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/lab2q/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502370164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab2q/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/lab2q/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502370175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab2q/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/lab2q/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502370188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab2q/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/lab2q/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502370203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab2q/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/lab2q/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502370218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab2q/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/lab2q/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502370229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab2q/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/lab2q/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370244 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/lab2q/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502370244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab2q/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/lab2q/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502370256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/lab2q/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/lab2q/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370275 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/lab2q/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370275 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/lab2q/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370275 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/lab2q/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370275 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/lab2q/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502370275 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/lab2q/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432502370289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab2q/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/lab2q/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502370293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab2q/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/lab2q/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502370303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab2q/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/lab2q/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502370314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab2q/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/lab2q/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502370326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab2q/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/lab2q/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502370338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab2q/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/lab2q/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502370355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab2q/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/lab2q/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502370371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab2q/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/lab2q/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502370392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab2q/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/lab2q/submodules/altera_reset_controller.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502370410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab2q/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/lab2q/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502370427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab2q/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "db/ip/lab2q/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_up_avalon_reset_from_locked_signal.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502370438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab2q/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "db/ip/lab2q/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_up_avalon_video_vga_timing.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502370453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/altera_up_ps2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab2q/submodules/altera_up_ps2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_ps2 " "Found entity 1: altera_up_ps2" {  } { { "db/ip/lab2q/submodules/altera_up_ps2.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_up_ps2.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502370467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab2q/submodules/altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_ps2_command_out " "Found entity 1: altera_up_ps2_command_out" {  } { { "db/ip/lab2q/submodules/altera_up_ps2_command_out.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_up_ps2_command_out.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502370479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab2q/submodules/altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_ps2_data_in " "Found entity 1: altera_up_ps2_data_in" {  } { { "db/ip/lab2q/submodules/altera_up_ps2_data_in.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_up_ps2_data_in.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502370493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/altera_up_video_128_character_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab2q/submodules/altera_up_video_128_character_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_128_character_rom " "Found entity 1: altera_up_video_128_character_rom" {  } { { "db/ip/lab2q/submodules/altera_up_video_128_character_rom.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_up_video_128_character_rom.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502370505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/altera_up_video_alpha_blender_normal.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab2q/submodules/altera_up_video_alpha_blender_normal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_alpha_blender_normal " "Found entity 1: altera_up_video_alpha_blender_normal" {  } { { "db/ip/lab2q/submodules/altera_up_video_alpha_blender_normal.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_up_video_alpha_blender_normal.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502370518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/altera_up_video_alpha_blender_simple.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab2q/submodules/altera_up_video_alpha_blender_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_alpha_blender_simple " "Found entity 1: altera_up_video_alpha_blender_simple" {  } { { "db/ip/lab2q/submodules/altera_up_video_alpha_blender_simple.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_up_video_alpha_blender_simple.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502370529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/altera_up_video_fb_color_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab2q/submodules/altera_up_video_fb_color_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_fb_color_rom " "Found entity 1: altera_up_video_fb_color_rom" {  } { { "db/ip/lab2q/submodules/altera_up_video_fb_color_rom.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_up_video_fb_color_rom.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502370544 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_video_scaler_multiply_height.v(307) " "Verilog HDL Module Instantiation warning at altera_up_video_scaler_multiply_height.v(307): ignored dangling comma in List of Port Connections" {  } { { "db/ip/lab2q/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1432502370554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/altera_up_video_scaler_multiply_height.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab2q/submodules/altera_up_video_scaler_multiply_height.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_height " "Found entity 1: altera_up_video_scaler_multiply_height" {  } { { "db/ip/lab2q/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_up_video_scaler_multiply_height.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502370557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/altera_up_video_scaler_multiply_width.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab2q/submodules/altera_up_video_scaler_multiply_width.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_width " "Found entity 1: altera_up_video_scaler_multiply_width" {  } { { "db/ip/lab2q/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_up_video_scaler_multiply_width.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502370569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/altera_up_video_scaler_shrink.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab2q/submodules/altera_up_video_scaler_shrink.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_shrink " "Found entity 1: altera_up_video_scaler_shrink" {  } { { "db/ip/lab2q/submodules/altera_up_video_scaler_shrink.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_up_video_scaler_shrink.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502370586 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/lab2q/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432502370599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab2q/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/lab2q/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502370602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/lab2q_blender.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab2q/submodules/lab2q_blender.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab2q_blender " "Found entity 1: lab2q_blender" {  } { { "db/ip/lab2q/submodules/lab2q_blender.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_blender.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502370613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/lab2q_character_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab2q/submodules/lab2q_character_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab2q_character_buffer " "Found entity 1: lab2q_character_buffer" {  } { { "db/ip/lab2q/submodules/lab2q_character_buffer.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_character_buffer.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502370626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/lab2q_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/lab2q/submodules/lab2q_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab2q_cpu_register_bank_a_module " "Found entity 1: lab2q_cpu_register_bank_a_module" {  } { { "db/ip/lab2q/submodules/lab2q_cpu.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370691 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab2q_cpu_register_bank_b_module " "Found entity 2: lab2q_cpu_register_bank_b_module" {  } { { "db/ip/lab2q/submodules/lab2q_cpu.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370691 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab2q_cpu_nios2_oci_debug " "Found entity 3: lab2q_cpu_nios2_oci_debug" {  } { { "db/ip/lab2q/submodules/lab2q_cpu.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370691 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab2q_cpu_ociram_sp_ram_module " "Found entity 4: lab2q_cpu_ociram_sp_ram_module" {  } { { "db/ip/lab2q/submodules/lab2q_cpu.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370691 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab2q_cpu_nios2_ocimem " "Found entity 5: lab2q_cpu_nios2_ocimem" {  } { { "db/ip/lab2q/submodules/lab2q_cpu.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_cpu.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370691 ""} { "Info" "ISGN_ENTITY_NAME" "6 lab2q_cpu_nios2_avalon_reg " "Found entity 6: lab2q_cpu_nios2_avalon_reg" {  } { { "db/ip/lab2q/submodules/lab2q_cpu.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_cpu.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370691 ""} { "Info" "ISGN_ENTITY_NAME" "7 lab2q_cpu_nios2_oci_break " "Found entity 7: lab2q_cpu_nios2_oci_break" {  } { { "db/ip/lab2q/submodules/lab2q_cpu.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_cpu.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370691 ""} { "Info" "ISGN_ENTITY_NAME" "8 lab2q_cpu_nios2_oci_xbrk " "Found entity 8: lab2q_cpu_nios2_oci_xbrk" {  } { { "db/ip/lab2q/submodules/lab2q_cpu.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_cpu.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370691 ""} { "Info" "ISGN_ENTITY_NAME" "9 lab2q_cpu_nios2_oci_dbrk " "Found entity 9: lab2q_cpu_nios2_oci_dbrk" {  } { { "db/ip/lab2q/submodules/lab2q_cpu.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_cpu.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370691 ""} { "Info" "ISGN_ENTITY_NAME" "10 lab2q_cpu_nios2_oci_itrace " "Found entity 10: lab2q_cpu_nios2_oci_itrace" {  } { { "db/ip/lab2q/submodules/lab2q_cpu.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_cpu.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370691 ""} { "Info" "ISGN_ENTITY_NAME" "11 lab2q_cpu_nios2_oci_td_mode " "Found entity 11: lab2q_cpu_nios2_oci_td_mode" {  } { { "db/ip/lab2q/submodules/lab2q_cpu.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_cpu.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370691 ""} { "Info" "ISGN_ENTITY_NAME" "12 lab2q_cpu_nios2_oci_dtrace " "Found entity 12: lab2q_cpu_nios2_oci_dtrace" {  } { { "db/ip/lab2q/submodules/lab2q_cpu.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_cpu.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370691 ""} { "Info" "ISGN_ENTITY_NAME" "13 lab2q_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 13: lab2q_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/lab2q/submodules/lab2q_cpu.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_cpu.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370691 ""} { "Info" "ISGN_ENTITY_NAME" "14 lab2q_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 14: lab2q_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/lab2q/submodules/lab2q_cpu.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_cpu.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370691 ""} { "Info" "ISGN_ENTITY_NAME" "15 lab2q_cpu_nios2_oci_fifo_cnt_inc " "Found entity 15: lab2q_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/lab2q/submodules/lab2q_cpu.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_cpu.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370691 ""} { "Info" "ISGN_ENTITY_NAME" "16 lab2q_cpu_nios2_oci_fifo " "Found entity 16: lab2q_cpu_nios2_oci_fifo" {  } { { "db/ip/lab2q/submodules/lab2q_cpu.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_cpu.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370691 ""} { "Info" "ISGN_ENTITY_NAME" "17 lab2q_cpu_nios2_oci_pib " "Found entity 17: lab2q_cpu_nios2_oci_pib" {  } { { "db/ip/lab2q/submodules/lab2q_cpu.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_cpu.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370691 ""} { "Info" "ISGN_ENTITY_NAME" "18 lab2q_cpu_nios2_oci_im " "Found entity 18: lab2q_cpu_nios2_oci_im" {  } { { "db/ip/lab2q/submodules/lab2q_cpu.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_cpu.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370691 ""} { "Info" "ISGN_ENTITY_NAME" "19 lab2q_cpu_nios2_performance_monitors " "Found entity 19: lab2q_cpu_nios2_performance_monitors" {  } { { "db/ip/lab2q/submodules/lab2q_cpu.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_cpu.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370691 ""} { "Info" "ISGN_ENTITY_NAME" "20 lab2q_cpu_nios2_oci " "Found entity 20: lab2q_cpu_nios2_oci" {  } { { "db/ip/lab2q/submodules/lab2q_cpu.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_cpu.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370691 ""} { "Info" "ISGN_ENTITY_NAME" "21 lab2q_cpu " "Found entity 21: lab2q_cpu" {  } { { "db/ip/lab2q/submodules/lab2q_cpu.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_cpu.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502370691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/lab2q_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab2q/submodules/lab2q_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab2q_cpu_jtag_debug_module_sysclk " "Found entity 1: lab2q_cpu_jtag_debug_module_sysclk" {  } { { "db/ip/lab2q/submodules/lab2q_cpu_jtag_debug_module_sysclk.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502370710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/lab2q_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab2q/submodules/lab2q_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab2q_cpu_jtag_debug_module_tck " "Found entity 1: lab2q_cpu_jtag_debug_module_tck" {  } { { "db/ip/lab2q/submodules/lab2q_cpu_jtag_debug_module_tck.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502370724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/lab2q_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab2q/submodules/lab2q_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab2q_cpu_jtag_debug_module_wrapper " "Found entity 1: lab2q_cpu_jtag_debug_module_wrapper" {  } { { "db/ip/lab2q/submodules/lab2q_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502370738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/lab2q_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab2q/submodules/lab2q_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab2q_cpu_oci_test_bench " "Found entity 1: lab2q_cpu_oci_test_bench" {  } { { "db/ip/lab2q/submodules/lab2q_cpu_oci_test_bench.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502370754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/lab2q_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab2q/submodules/lab2q_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab2q_cpu_test_bench " "Found entity 1: lab2q_cpu_test_bench" {  } { { "db/ip/lab2q/submodules/lab2q_cpu_test_bench.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502370767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/lab2q_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab2q/submodules/lab2q_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab2q_fifo " "Found entity 1: lab2q_fifo" {  } { { "db/ip/lab2q/submodules/lab2q_fifo.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_fifo.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502370778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/lab2q_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab2q/submodules/lab2q_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab2q_irq_mapper " "Found entity 1: lab2q_irq_mapper" {  } { { "db/ip/lab2q/submodules/lab2q_irq_mapper.sv" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502370790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/lab2q_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/lab2q/submodules/lab2q_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab2q_jtag_uart_sim_scfifo_w " "Found entity 1: lab2q_jtag_uart_sim_scfifo_w" {  } { { "db/ip/lab2q/submodules/lab2q_jtag_uart.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370809 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab2q_jtag_uart_scfifo_w " "Found entity 2: lab2q_jtag_uart_scfifo_w" {  } { { "db/ip/lab2q/submodules/lab2q_jtag_uart.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370809 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab2q_jtag_uart_sim_scfifo_r " "Found entity 3: lab2q_jtag_uart_sim_scfifo_r" {  } { { "db/ip/lab2q/submodules/lab2q_jtag_uart.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370809 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab2q_jtag_uart_scfifo_r " "Found entity 4: lab2q_jtag_uart_scfifo_r" {  } { { "db/ip/lab2q/submodules/lab2q_jtag_uart.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370809 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab2q_jtag_uart " "Found entity 5: lab2q_jtag_uart" {  } { { "db/ip/lab2q/submodules/lab2q_jtag_uart.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502370809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/lab2q_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab2q/submodules/lab2q_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab2q_mm_interconnect_0 " "Found entity 1: lab2q_mm_interconnect_0" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_0.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502370824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/lab2q_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab2q/submodules/lab2q_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab2q_mm_interconnect_0_cmd_demux " "Found entity 1: lab2q_mm_interconnect_0_cmd_demux" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502370839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/lab2q_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab2q/submodules/lab2q_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab2q_mm_interconnect_0_cmd_mux " "Found entity 1: lab2q_mm_interconnect_0_cmd_mux" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_0_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502370853 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab2q_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab2q_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_0_router.sv" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432502370861 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab2q_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab2q_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_0_router.sv" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432502370862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/lab2q_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab2q/submodules/lab2q_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab2q_mm_interconnect_0_router_default_decode " "Found entity 1: lab2q_mm_interconnect_0_router_default_decode" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_0_router.sv" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370866 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab2q_mm_interconnect_0_router " "Found entity 2: lab2q_mm_interconnect_0_router" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_0_router.sv" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502370866 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab2q_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at lab2q_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432502370873 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab2q_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at lab2q_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432502370874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/lab2q_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab2q/submodules/lab2q_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab2q_mm_interconnect_0_router_001_default_decode " "Found entity 1: lab2q_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370880 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab2q_mm_interconnect_0_router_001 " "Found entity 2: lab2q_mm_interconnect_0_router_001" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502370880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/lab2q_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab2q/submodules/lab2q_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab2q_mm_interconnect_0_rsp_mux " "Found entity 1: lab2q_mm_interconnect_0_rsp_mux" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_0_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502370890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab2q_mm_interconnect_1 " "Found entity 1: lab2q_mm_interconnect_1" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502370923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/lab2q_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab2q/submodules/lab2q_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab2q_mm_interconnect_1_cmd_demux " "Found entity 1: lab2q_mm_interconnect_1_cmd_demux" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502370937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/lab2q_mm_interconnect_1_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab2q/submodules/lab2q_mm_interconnect_1_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab2q_mm_interconnect_1_cmd_demux_001 " "Found entity 1: lab2q_mm_interconnect_1_cmd_demux_001" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1_cmd_demux_001.sv" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502370948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/lab2q_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab2q/submodules/lab2q_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab2q_mm_interconnect_1_cmd_mux " "Found entity 1: lab2q_mm_interconnect_1_cmd_mux" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502370959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/lab2q_mm_interconnect_1_cmd_mux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab2q/submodules/lab2q_mm_interconnect_1_cmd_mux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab2q_mm_interconnect_1_cmd_mux_006 " "Found entity 1: lab2q_mm_interconnect_1_cmd_mux_006" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1_cmd_mux_006.sv" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1_cmd_mux_006.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502370970 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab2q_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at lab2q_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1_router.sv" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432502370978 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab2q_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at lab2q_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1_router.sv" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432502370979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/lab2q_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab2q/submodules/lab2q_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab2q_mm_interconnect_1_router_default_decode " "Found entity 1: lab2q_mm_interconnect_1_router_default_decode" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1_router.sv" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370984 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab2q_mm_interconnect_1_router " "Found entity 2: lab2q_mm_interconnect_1_router" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1_router.sv" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502370984 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab2q_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at lab2q_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432502370992 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab2q_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at lab2q_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432502370992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/lab2q_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab2q/submodules/lab2q_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab2q_mm_interconnect_1_router_001_default_decode " "Found entity 1: lab2q_mm_interconnect_1_router_001_default_decode" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370997 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab2q_mm_interconnect_1_router_001 " "Found entity 2: lab2q_mm_interconnect_1_router_001" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502370997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502370997 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab2q_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at lab2q_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432502371006 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab2q_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at lab2q_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432502371007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/lab2q_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab2q/submodules/lab2q_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab2q_mm_interconnect_1_router_002_default_decode " "Found entity 1: lab2q_mm_interconnect_1_router_002_default_decode" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502371013 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab2q_mm_interconnect_1_router_002 " "Found entity 2: lab2q_mm_interconnect_1_router_002" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502371013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502371013 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab2q_mm_interconnect_1_router_003.sv(48) " "Verilog HDL Declaration information at lab2q_mm_interconnect_1_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1_router_003.sv" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432502371024 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab2q_mm_interconnect_1_router_003.sv(49) " "Verilog HDL Declaration information at lab2q_mm_interconnect_1_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1_router_003.sv" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432502371025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/lab2q_mm_interconnect_1_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab2q/submodules/lab2q_mm_interconnect_1_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab2q_mm_interconnect_1_router_003_default_decode " "Found entity 1: lab2q_mm_interconnect_1_router_003_default_decode" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1_router_003.sv" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502371031 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab2q_mm_interconnect_1_router_003 " "Found entity 2: lab2q_mm_interconnect_1_router_003" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1_router_003.sv" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502371031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502371031 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab2q_mm_interconnect_1_router_008.sv(48) " "Verilog HDL Declaration information at lab2q_mm_interconnect_1_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1_router_008.sv" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432502371043 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab2q_mm_interconnect_1_router_008.sv(49) " "Verilog HDL Declaration information at lab2q_mm_interconnect_1_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1_router_008.sv" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432502371044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/lab2q_mm_interconnect_1_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab2q/submodules/lab2q_mm_interconnect_1_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab2q_mm_interconnect_1_router_008_default_decode " "Found entity 1: lab2q_mm_interconnect_1_router_008_default_decode" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1_router_008.sv" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502371049 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab2q_mm_interconnect_1_router_008 " "Found entity 2: lab2q_mm_interconnect_1_router_008" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1_router_008.sv" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502371049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502371049 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab2q_mm_interconnect_1_router_009.sv(48) " "Verilog HDL Declaration information at lab2q_mm_interconnect_1_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1_router_009.sv" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432502371057 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab2q_mm_interconnect_1_router_009.sv(49) " "Verilog HDL Declaration information at lab2q_mm_interconnect_1_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1_router_009.sv" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432502371058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/lab2q_mm_interconnect_1_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab2q/submodules/lab2q_mm_interconnect_1_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab2q_mm_interconnect_1_router_009_default_decode " "Found entity 1: lab2q_mm_interconnect_1_router_009_default_decode" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1_router_009.sv" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502371062 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab2q_mm_interconnect_1_router_009 " "Found entity 2: lab2q_mm_interconnect_1_router_009" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1_router_009.sv" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502371062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502371062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/lab2q_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab2q/submodules/lab2q_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab2q_mm_interconnect_1_rsp_demux " "Found entity 1: lab2q_mm_interconnect_1_rsp_demux" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502371073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502371073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/lab2q_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab2q/submodules/lab2q_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab2q_mm_interconnect_1_rsp_mux " "Found entity 1: lab2q_mm_interconnect_1_rsp_mux" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502371089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502371089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/lab2q_mm_interconnect_1_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab2q/submodules/lab2q_mm_interconnect_1_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab2q_mm_interconnect_1_rsp_mux_001 " "Found entity 1: lab2q_mm_interconnect_1_rsp_mux_001" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1_rsp_mux_001.sv" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1_rsp_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502371103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502371103 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "lab2q_mouse_0.v(258) " "Verilog HDL Module Instantiation warning at lab2q_mouse_0.v(258): ignored dangling comma in List of Port Connections" {  } { { "db/ip/lab2q/submodules/lab2q_mouse_0.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mouse_0.v" 258 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1432502371112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/lab2q_mouse_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab2q/submodules/lab2q_mouse_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab2q_mouse_0 " "Found entity 1: lab2q_mouse_0" {  } { { "db/ip/lab2q/submodules/lab2q_mouse_0.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mouse_0.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502371117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502371117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/lab2q_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab2q/submodules/lab2q_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab2q_onchip_mem " "Found entity 1: lab2q_onchip_mem" {  } { { "db/ip/lab2q/submodules/lab2q_onchip_mem.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502371129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502371129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/lab2q_pixel_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab2q/submodules/lab2q_pixel_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab2q_pixel_buffer " "Found entity 1: lab2q_pixel_buffer" {  } { { "db/ip/lab2q/submodules/lab2q_pixel_buffer.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_pixel_buffer.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502371144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502371144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/lab2q_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab2q/submodules/lab2q_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab2q_resampler " "Found entity 1: lab2q_resampler" {  } { { "db/ip/lab2q/submodules/lab2q_resampler.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_resampler.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502371159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502371159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/lab2q_scaler.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab2q/submodules/lab2q_scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab2q_scaler " "Found entity 1: lab2q_scaler" {  } { { "db/ip/lab2q/submodules/lab2q_scaler.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_scaler.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502371171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502371171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/lab2q_sdram_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab2q/submodules/lab2q_sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab2q_sdram_controller_input_efifo_module " "Found entity 1: lab2q_sdram_controller_input_efifo_module" {  } { { "db/ip/lab2q/submodules/lab2q_sdram_controller.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_sdram_controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502371186 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab2q_sdram_controller " "Found entity 2: lab2q_sdram_controller" {  } { { "db/ip/lab2q/submodules/lab2q_sdram_controller.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_sdram_controller.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502371186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502371186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/lab2q_sys_sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab2q/submodules/lab2q_sys_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab2q_sys_sdram_pll " "Found entity 1: lab2q_sys_sdram_pll" {  } { { "db/ip/lab2q/submodules/lab2q_sys_sdram_pll.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_sys_sdram_pll.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502371199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502371199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/lab2q_sys_sdram_pll_sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab2q/submodules/lab2q_sys_sdram_pll_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab2q_sys_sdram_pll_sys_pll " "Found entity 1: lab2q_sys_sdram_pll_sys_pll" {  } { { "db/ip/lab2q/submodules/lab2q_sys_sdram_pll_sys_pll.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_sys_sdram_pll_sys_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502371211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502371211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/lab2q_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab2q/submodules/lab2q_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab2q_sysid " "Found entity 1: lab2q_sysid" {  } { { "db/ip/lab2q/submodules/lab2q_sysid.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502371224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502371224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/lab2q_vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab2q/submodules/lab2q_vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab2q_vga_controller " "Found entity 1: lab2q_vga_controller" {  } { { "db/ip/lab2q/submodules/lab2q_vga_controller.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_vga_controller.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502371239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502371239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/lab2q_video_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab2q/submodules/lab2q_video_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab2q_video_clk " "Found entity 1: lab2q_video_clk" {  } { { "db/ip/lab2q/submodules/lab2q_video_clk.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_video_clk.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502371255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502371255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab2q/submodules/lab2q_video_clk_video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab2q/submodules/lab2q_video_clk_video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab2q_video_clk_video_pll " "Found entity 1: lab2q_video_clk_video_pll" {  } { { "db/ip/lab2q/submodules/lab2q_video_clk_video_pll.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_video_clk_video_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502371267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502371267 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab2q_cpu.v(1605) " "Verilog HDL or VHDL warning at lab2q_cpu.v(1605): conditional expression evaluates to a constant" {  } { { "db/ip/lab2q/submodules/lab2q_cpu.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_cpu.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1432502371327 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab2q_cpu.v(1607) " "Verilog HDL or VHDL warning at lab2q_cpu.v(1607): conditional expression evaluates to a constant" {  } { { "db/ip/lab2q/submodules/lab2q_cpu.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_cpu.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1432502371327 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab2q_cpu.v(1763) " "Verilog HDL or VHDL warning at lab2q_cpu.v(1763): conditional expression evaluates to a constant" {  } { { "db/ip/lab2q/submodules/lab2q_cpu.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_cpu.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1432502371328 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab2q_cpu.v(2587) " "Verilog HDL or VHDL warning at lab2q_cpu.v(2587): conditional expression evaluates to a constant" {  } { { "db/ip/lab2q/submodules/lab2q_cpu.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_cpu.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1432502371335 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab2q_sdram_controller.v(316) " "Verilog HDL or VHDL warning at lab2q_sdram_controller.v(316): conditional expression evaluates to a constant" {  } { { "db/ip/lab2q/submodules/lab2q_sdram_controller.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_sdram_controller.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1432502371377 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab2q_sdram_controller.v(326) " "Verilog HDL or VHDL warning at lab2q_sdram_controller.v(326): conditional expression evaluates to a constant" {  } { { "db/ip/lab2q/submodules/lab2q_sdram_controller.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_sdram_controller.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1432502371377 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab2q_sdram_controller.v(336) " "Verilog HDL or VHDL warning at lab2q_sdram_controller.v(336): conditional expression evaluates to a constant" {  } { { "db/ip/lab2q/submodules/lab2q_sdram_controller.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_sdram_controller.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1432502371377 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab2q_sdram_controller.v(680) " "Verilog HDL or VHDL warning at lab2q_sdram_controller.v(680): conditional expression evaluates to a constant" {  } { { "db/ip/lab2q/submodules/lab2q_sdram_controller.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_sdram_controller.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1432502371379 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1432502372024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q lab2q:nios_system " "Elaborating entity \"lab2q\" for hierarchy \"lab2q:nios_system\"" {  } { { "lab2q/top.vhd" "nios_system" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/lab2q/top.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502372060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_blender lab2q:nios_system\|lab2q_blender:blender " "Elaborating entity \"lab2q_blender\" for hierarchy \"lab2q:nios_system\|lab2q_blender:blender\"" {  } { { "db/ip/lab2q/lab2q.vhd" "blender" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/lab2q.vhd" 685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502372159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_alpha_blender_simple lab2q:nios_system\|lab2q_blender:blender\|altera_up_video_alpha_blender_simple:alpha_blender " "Elaborating entity \"altera_up_video_alpha_blender_simple\" for hierarchy \"lab2q:nios_system\|lab2q_blender:blender\|altera_up_video_alpha_blender_simple:alpha_blender\"" {  } { { "db/ip/lab2q/submodules/lab2q_blender.v" "alpha_blender" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_blender.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502372184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_character_buffer lab2q:nios_system\|lab2q_character_buffer:character_buffer " "Elaborating entity \"lab2q_character_buffer\" for hierarchy \"lab2q:nios_system\|lab2q_character_buffer:character_buffer\"" {  } { { "db/ip/lab2q/lab2q.vhd" "character_buffer" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/lab2q.vhd" 706 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502372210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab2q:nios_system\|lab2q_character_buffer:character_buffer\|altsyncram:Char_Buffer_Memory " "Elaborating entity \"altsyncram\" for hierarchy \"lab2q:nios_system\|lab2q_character_buffer:character_buffer\|altsyncram:Char_Buffer_Memory\"" {  } { { "db/ip/lab2q/submodules/lab2q_character_buffer.v" "Char_Buffer_Memory" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_character_buffer.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502372591 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab2q:nios_system\|lab2q_character_buffer:character_buffer\|altsyncram:Char_Buffer_Memory " "Elaborated megafunction instantiation \"lab2q:nios_system\|lab2q_character_buffer:character_buffer\|altsyncram:Char_Buffer_Memory\"" {  } { { "db/ip/lab2q/submodules/lab2q_character_buffer.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_character_buffer.v" 379 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432502372618 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab2q:nios_system\|lab2q_character_buffer:character_buffer\|altsyncram:Char_Buffer_Memory " "Instantiated megafunction \"lab2q:nios_system\|lab2q_character_buffer:character_buffer\|altsyncram:Char_Buffer_Memory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502372628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502372628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502372628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502372628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502372628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502372628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502372628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502372628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502372628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502372628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502372628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502372628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502372628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502372628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8192 " "Parameter \"numwords_b\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502372628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502372628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502372628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502372628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502372628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502372628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Parameter \"widthad_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502372628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502372628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502372628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502372628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502372628 ""}  } { { "db/ip/lab2q/submodules/lab2q_character_buffer.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_character_buffer.v" 379 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1432502372628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6dd2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6dd2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6dd2 " "Found entity 1: altsyncram_6dd2" {  } { { "db/altsyncram_6dd2.tdf" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/altsyncram_6dd2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502372810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502372810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6dd2 lab2q:nios_system\|lab2q_character_buffer:character_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_6dd2:auto_generated " "Elaborating entity \"altsyncram_6dd2\" for hierarchy \"lab2q:nios_system\|lab2q_character_buffer:character_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_6dd2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502372815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_128_character_rom lab2q:nios_system\|lab2q_character_buffer:character_buffer\|altera_up_video_128_character_rom:Character_Rom " "Elaborating entity \"altera_up_video_128_character_rom\" for hierarchy \"lab2q:nios_system\|lab2q_character_buffer:character_buffer\|altera_up_video_128_character_rom:Character_Rom\"" {  } { { "db/ip/lab2q/submodules/lab2q_character_buffer.v" "Character_Rom" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_character_buffer.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502372864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab2q:nios_system\|lab2q_character_buffer:character_buffer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom " "Elaborating entity \"altsyncram\" for hierarchy \"lab2q:nios_system\|lab2q_character_buffer:character_buffer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\"" {  } { { "db/ip/lab2q/submodules/altera_up_video_128_character_rom.v" "character_data_rom" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_up_video_128_character_rom.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502372908 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab2q:nios_system\|lab2q_character_buffer:character_buffer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom " "Elaborated megafunction instantiation \"lab2q:nios_system\|lab2q_character_buffer:character_buffer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\"" {  } { { "db/ip/lab2q/submodules/altera_up_video_128_character_rom.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_up_video_128_character_rom.v" 146 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432502372937 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab2q:nios_system\|lab2q_character_buffer:character_buffer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom " "Instantiated megafunction \"lab2q:nios_system\|lab2q_character_buffer:character_buffer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502372941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502372941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file altera_up_video_char_mode_rom_128.mif " "Parameter \"init_file\" = \"altera_up_video_char_mode_rom_128.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502372941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502372941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502372941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502372941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502372941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502372941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502372941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502372941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502372941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502372941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502372941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502372941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502372941 ""}  } { { "db/ip/lab2q/submodules/altera_up_video_128_character_rom.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_up_video_128_character_rom.v" 146 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1432502372941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ggo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ggo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ggo1 " "Found entity 1: altsyncram_ggo1" {  } { { "db/altsyncram_ggo1.tdf" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/altsyncram_ggo1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502373125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502373125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ggo1 lab2q:nios_system\|lab2q_character_buffer:character_buffer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_ggo1:auto_generated " "Elaborating entity \"altsyncram_ggo1\" for hierarchy \"lab2q:nios_system\|lab2q_character_buffer:character_buffer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_ggo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502373129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_cpu lab2q:nios_system\|lab2q_cpu:cpu " "Elaborating entity \"lab2q_cpu\" for hierarchy \"lab2q:nios_system\|lab2q_cpu:cpu\"" {  } { { "db/ip/lab2q/lab2q.vhd" "cpu" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/lab2q.vhd" 732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502373192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_cpu_test_bench lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_test_bench:the_lab2q_cpu_test_bench " "Elaborating entity \"lab2q_cpu_test_bench\" for hierarchy \"lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_test_bench:the_lab2q_cpu_test_bench\"" {  } { { "db/ip/lab2q/submodules/lab2q_cpu.v" "the_lab2q_cpu_test_bench" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_cpu.v" 3833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502373436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_cpu_register_bank_a_module lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_register_bank_a_module:lab2q_cpu_register_bank_a " "Elaborating entity \"lab2q_cpu_register_bank_a_module\" for hierarchy \"lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_register_bank_a_module:lab2q_cpu_register_bank_a\"" {  } { { "db/ip/lab2q/submodules/lab2q_cpu.v" "lab2q_cpu_register_bank_a" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_cpu.v" 4318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502373487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_register_bank_a_module:lab2q_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_register_bank_a_module:lab2q_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab2q/submodules/lab2q_cpu.v" "the_altsyncram" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_cpu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502373603 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_register_bank_a_module:lab2q_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_register_bank_a_module:lab2q_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab2q/submodules/lab2q_cpu.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_cpu.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432502373630 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_register_bank_a_module:lab2q_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_register_bank_a_module:lab2q_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502373636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab2q_cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"lab2q_cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502373636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502373636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502373636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502373636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502373636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502373636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502373636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502373636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502373636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502373636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502373636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502373636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502373636 ""}  } { { "db/ip/lab2q/submodules/lab2q_cpu.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_cpu.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1432502373636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_33m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_33m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_33m1 " "Found entity 1: altsyncram_33m1" {  } { { "db/altsyncram_33m1.tdf" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/altsyncram_33m1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502373819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502373819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_33m1 lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_register_bank_a_module:lab2q_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_33m1:auto_generated " "Elaborating entity \"altsyncram_33m1\" for hierarchy \"lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_register_bank_a_module:lab2q_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_33m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502373822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_cpu_register_bank_b_module lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_register_bank_b_module:lab2q_cpu_register_bank_b " "Elaborating entity \"lab2q_cpu_register_bank_b_module\" for hierarchy \"lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_register_bank_b_module:lab2q_cpu_register_bank_b\"" {  } { { "db/ip/lab2q/submodules/lab2q_cpu.v" "lab2q_cpu_register_bank_b" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_cpu.v" 4339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502374181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_register_bank_b_module:lab2q_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_register_bank_b_module:lab2q_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab2q/submodules/lab2q_cpu.v" "the_altsyncram" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_cpu.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502374270 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_register_bank_b_module:lab2q_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_register_bank_b_module:lab2q_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab2q/submodules/lab2q_cpu.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_cpu.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432502374305 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_register_bank_b_module:lab2q_cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_register_bank_b_module:lab2q_cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502374309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab2q_cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"lab2q_cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502374309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502374309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502374309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502374309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502374309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502374309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502374309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502374309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502374309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502374309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502374309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502374309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502374309 ""}  } { { "db/ip/lab2q/submodules/lab2q_cpu.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_cpu.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1432502374309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_43m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_43m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_43m1 " "Found entity 1: altsyncram_43m1" {  } { { "db/altsyncram_43m1.tdf" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/altsyncram_43m1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502374507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502374507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_43m1 lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_register_bank_b_module:lab2q_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_43m1:auto_generated " "Elaborating entity \"altsyncram_43m1\" for hierarchy \"lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_register_bank_b_module:lab2q_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_43m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502374511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_cpu_nios2_oci lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_nios2_oci:the_lab2q_cpu_nios2_oci " "Elaborating entity \"lab2q_cpu_nios2_oci\" for hierarchy \"lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_nios2_oci:the_lab2q_cpu_nios2_oci\"" {  } { { "db/ip/lab2q/submodules/lab2q_cpu.v" "the_lab2q_cpu_nios2_oci" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_cpu.v" 4808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502374821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_cpu_nios2_oci_debug lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_nios2_oci:the_lab2q_cpu_nios2_oci\|lab2q_cpu_nios2_oci_debug:the_lab2q_cpu_nios2_oci_debug " "Elaborating entity \"lab2q_cpu_nios2_oci_debug\" for hierarchy \"lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_nios2_oci:the_lab2q_cpu_nios2_oci\|lab2q_cpu_nios2_oci_debug:the_lab2q_cpu_nios2_oci_debug\"" {  } { { "db/ip/lab2q/submodules/lab2q_cpu.v" "the_lab2q_cpu_nios2_oci_debug" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_cpu.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502374894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_nios2_oci:the_lab2q_cpu_nios2_oci\|lab2q_cpu_nios2_oci_debug:the_lab2q_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_nios2_oci:the_lab2q_cpu_nios2_oci\|lab2q_cpu_nios2_oci_debug:the_lab2q_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/lab2q/submodules/lab2q_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_cpu.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502375025 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_nios2_oci:the_lab2q_cpu_nios2_oci\|lab2q_cpu_nios2_oci_debug:the_lab2q_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_nios2_oci:the_lab2q_cpu_nios2_oci\|lab2q_cpu_nios2_oci_debug:the_lab2q_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/lab2q/submodules/lab2q_cpu.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_cpu.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432502375040 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_nios2_oci:the_lab2q_cpu_nios2_oci\|lab2q_cpu_nios2_oci_debug:the_lab2q_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_nios2_oci:the_lab2q_cpu_nios2_oci\|lab2q_cpu_nios2_oci_debug:the_lab2q_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502375040 ""}  } { { "db/ip/lab2q/submodules/lab2q_cpu.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_cpu.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1432502375040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_cpu_nios2_ocimem lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_nios2_oci:the_lab2q_cpu_nios2_oci\|lab2q_cpu_nios2_ocimem:the_lab2q_cpu_nios2_ocimem " "Elaborating entity \"lab2q_cpu_nios2_ocimem\" for hierarchy \"lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_nios2_oci:the_lab2q_cpu_nios2_oci\|lab2q_cpu_nios2_ocimem:the_lab2q_cpu_nios2_ocimem\"" {  } { { "db/ip/lab2q/submodules/lab2q_cpu.v" "the_lab2q_cpu_nios2_ocimem" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_cpu.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502375053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_cpu_ociram_sp_ram_module lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_nios2_oci:the_lab2q_cpu_nios2_oci\|lab2q_cpu_nios2_ocimem:the_lab2q_cpu_nios2_ocimem\|lab2q_cpu_ociram_sp_ram_module:lab2q_cpu_ociram_sp_ram " "Elaborating entity \"lab2q_cpu_ociram_sp_ram_module\" for hierarchy \"lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_nios2_oci:the_lab2q_cpu_nios2_oci\|lab2q_cpu_nios2_ocimem:the_lab2q_cpu_nios2_ocimem\|lab2q_cpu_ociram_sp_ram_module:lab2q_cpu_ociram_sp_ram\"" {  } { { "db/ip/lab2q/submodules/lab2q_cpu.v" "lab2q_cpu_ociram_sp_ram" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_cpu.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502375107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_nios2_oci:the_lab2q_cpu_nios2_oci\|lab2q_cpu_nios2_ocimem:the_lab2q_cpu_nios2_ocimem\|lab2q_cpu_ociram_sp_ram_module:lab2q_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_nios2_oci:the_lab2q_cpu_nios2_oci\|lab2q_cpu_nios2_ocimem:the_lab2q_cpu_nios2_ocimem\|lab2q_cpu_ociram_sp_ram_module:lab2q_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab2q/submodules/lab2q_cpu.v" "the_altsyncram" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_cpu.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502375150 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_nios2_oci:the_lab2q_cpu_nios2_oci\|lab2q_cpu_nios2_ocimem:the_lab2q_cpu_nios2_ocimem\|lab2q_cpu_ociram_sp_ram_module:lab2q_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_nios2_oci:the_lab2q_cpu_nios2_oci\|lab2q_cpu_nios2_ocimem:the_lab2q_cpu_nios2_ocimem\|lab2q_cpu_ociram_sp_ram_module:lab2q_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab2q/submodules/lab2q_cpu.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_cpu.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432502375186 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_nios2_oci:the_lab2q_cpu_nios2_oci\|lab2q_cpu_nios2_ocimem:the_lab2q_cpu_nios2_ocimem\|lab2q_cpu_ociram_sp_ram_module:lab2q_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_nios2_oci:the_lab2q_cpu_nios2_oci\|lab2q_cpu_nios2_ocimem:the_lab2q_cpu_nios2_ocimem\|lab2q_cpu_ociram_sp_ram_module:lab2q_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab2q_cpu_ociram_default_contents.mif " "Parameter \"init_file\" = \"lab2q_cpu_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502375192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502375192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502375192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502375192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502375192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502375192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502375192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502375192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502375192 ""}  } { { "db/ip/lab2q/submodules/lab2q_cpu.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_cpu.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1432502375192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m9e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m9e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m9e1 " "Found entity 1: altsyncram_m9e1" {  } { { "db/altsyncram_m9e1.tdf" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/altsyncram_m9e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502375362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502375362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m9e1 lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_nios2_oci:the_lab2q_cpu_nios2_oci\|lab2q_cpu_nios2_ocimem:the_lab2q_cpu_nios2_ocimem\|lab2q_cpu_ociram_sp_ram_module:lab2q_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_m9e1:auto_generated " "Elaborating entity \"altsyncram_m9e1\" for hierarchy \"lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_nios2_oci:the_lab2q_cpu_nios2_oci\|lab2q_cpu_nios2_ocimem:the_lab2q_cpu_nios2_ocimem\|lab2q_cpu_ociram_sp_ram_module:lab2q_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_m9e1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502375365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_cpu_nios2_avalon_reg lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_nios2_oci:the_lab2q_cpu_nios2_oci\|lab2q_cpu_nios2_avalon_reg:the_lab2q_cpu_nios2_avalon_reg " "Elaborating entity \"lab2q_cpu_nios2_avalon_reg\" for hierarchy \"lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_nios2_oci:the_lab2q_cpu_nios2_oci\|lab2q_cpu_nios2_avalon_reg:the_lab2q_cpu_nios2_avalon_reg\"" {  } { { "db/ip/lab2q/submodules/lab2q_cpu.v" "the_lab2q_cpu_nios2_avalon_reg" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_cpu.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502375683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_cpu_nios2_oci_break lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_nios2_oci:the_lab2q_cpu_nios2_oci\|lab2q_cpu_nios2_oci_break:the_lab2q_cpu_nios2_oci_break " "Elaborating entity \"lab2q_cpu_nios2_oci_break\" for hierarchy \"lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_nios2_oci:the_lab2q_cpu_nios2_oci\|lab2q_cpu_nios2_oci_break:the_lab2q_cpu_nios2_oci_break\"" {  } { { "db/ip/lab2q/submodules/lab2q_cpu.v" "the_lab2q_cpu_nios2_oci_break" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_cpu.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502375709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_cpu_nios2_oci_xbrk lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_nios2_oci:the_lab2q_cpu_nios2_oci\|lab2q_cpu_nios2_oci_xbrk:the_lab2q_cpu_nios2_oci_xbrk " "Elaborating entity \"lab2q_cpu_nios2_oci_xbrk\" for hierarchy \"lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_nios2_oci:the_lab2q_cpu_nios2_oci\|lab2q_cpu_nios2_oci_xbrk:the_lab2q_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/lab2q/submodules/lab2q_cpu.v" "the_lab2q_cpu_nios2_oci_xbrk" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_cpu.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502375761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_cpu_nios2_oci_dbrk lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_nios2_oci:the_lab2q_cpu_nios2_oci\|lab2q_cpu_nios2_oci_dbrk:the_lab2q_cpu_nios2_oci_dbrk " "Elaborating entity \"lab2q_cpu_nios2_oci_dbrk\" for hierarchy \"lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_nios2_oci:the_lab2q_cpu_nios2_oci\|lab2q_cpu_nios2_oci_dbrk:the_lab2q_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/lab2q/submodules/lab2q_cpu.v" "the_lab2q_cpu_nios2_oci_dbrk" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_cpu.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502375784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_cpu_nios2_oci_itrace lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_nios2_oci:the_lab2q_cpu_nios2_oci\|lab2q_cpu_nios2_oci_itrace:the_lab2q_cpu_nios2_oci_itrace " "Elaborating entity \"lab2q_cpu_nios2_oci_itrace\" for hierarchy \"lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_nios2_oci:the_lab2q_cpu_nios2_oci\|lab2q_cpu_nios2_oci_itrace:the_lab2q_cpu_nios2_oci_itrace\"" {  } { { "db/ip/lab2q/submodules/lab2q_cpu.v" "the_lab2q_cpu_nios2_oci_itrace" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_cpu.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502375806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_cpu_nios2_oci_dtrace lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_nios2_oci:the_lab2q_cpu_nios2_oci\|lab2q_cpu_nios2_oci_dtrace:the_lab2q_cpu_nios2_oci_dtrace " "Elaborating entity \"lab2q_cpu_nios2_oci_dtrace\" for hierarchy \"lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_nios2_oci:the_lab2q_cpu_nios2_oci\|lab2q_cpu_nios2_oci_dtrace:the_lab2q_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/lab2q/submodules/lab2q_cpu.v" "the_lab2q_cpu_nios2_oci_dtrace" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_cpu.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502375847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_cpu_nios2_oci_td_mode lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_nios2_oci:the_lab2q_cpu_nios2_oci\|lab2q_cpu_nios2_oci_dtrace:the_lab2q_cpu_nios2_oci_dtrace\|lab2q_cpu_nios2_oci_td_mode:lab2q_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"lab2q_cpu_nios2_oci_td_mode\" for hierarchy \"lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_nios2_oci:the_lab2q_cpu_nios2_oci\|lab2q_cpu_nios2_oci_dtrace:the_lab2q_cpu_nios2_oci_dtrace\|lab2q_cpu_nios2_oci_td_mode:lab2q_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/lab2q/submodules/lab2q_cpu.v" "lab2q_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502375876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_cpu_nios2_oci_fifo lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_nios2_oci:the_lab2q_cpu_nios2_oci\|lab2q_cpu_nios2_oci_fifo:the_lab2q_cpu_nios2_oci_fifo " "Elaborating entity \"lab2q_cpu_nios2_oci_fifo\" for hierarchy \"lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_nios2_oci:the_lab2q_cpu_nios2_oci\|lab2q_cpu_nios2_oci_fifo:the_lab2q_cpu_nios2_oci_fifo\"" {  } { { "db/ip/lab2q/submodules/lab2q_cpu.v" "the_lab2q_cpu_nios2_oci_fifo" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_cpu.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502375894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_cpu_nios2_oci_compute_input_tm_cnt lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_nios2_oci:the_lab2q_cpu_nios2_oci\|lab2q_cpu_nios2_oci_fifo:the_lab2q_cpu_nios2_oci_fifo\|lab2q_cpu_nios2_oci_compute_input_tm_cnt:the_lab2q_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"lab2q_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_nios2_oci:the_lab2q_cpu_nios2_oci\|lab2q_cpu_nios2_oci_fifo:the_lab2q_cpu_nios2_oci_fifo\|lab2q_cpu_nios2_oci_compute_input_tm_cnt:the_lab2q_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/lab2q/submodules/lab2q_cpu.v" "the_lab2q_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502375972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_cpu_nios2_oci_fifo_wrptr_inc lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_nios2_oci:the_lab2q_cpu_nios2_oci\|lab2q_cpu_nios2_oci_fifo:the_lab2q_cpu_nios2_oci_fifo\|lab2q_cpu_nios2_oci_fifo_wrptr_inc:the_lab2q_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"lab2q_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_nios2_oci:the_lab2q_cpu_nios2_oci\|lab2q_cpu_nios2_oci_fifo:the_lab2q_cpu_nios2_oci_fifo\|lab2q_cpu_nios2_oci_fifo_wrptr_inc:the_lab2q_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/lab2q/submodules/lab2q_cpu.v" "the_lab2q_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_cpu.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502375991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_cpu_nios2_oci_fifo_cnt_inc lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_nios2_oci:the_lab2q_cpu_nios2_oci\|lab2q_cpu_nios2_oci_fifo:the_lab2q_cpu_nios2_oci_fifo\|lab2q_cpu_nios2_oci_fifo_cnt_inc:the_lab2q_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"lab2q_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_nios2_oci:the_lab2q_cpu_nios2_oci\|lab2q_cpu_nios2_oci_fifo:the_lab2q_cpu_nios2_oci_fifo\|lab2q_cpu_nios2_oci_fifo_cnt_inc:the_lab2q_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/lab2q/submodules/lab2q_cpu.v" "the_lab2q_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_cpu.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502376007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_cpu_oci_test_bench lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_nios2_oci:the_lab2q_cpu_nios2_oci\|lab2q_cpu_nios2_oci_fifo:the_lab2q_cpu_nios2_oci_fifo\|lab2q_cpu_oci_test_bench:the_lab2q_cpu_oci_test_bench " "Elaborating entity \"lab2q_cpu_oci_test_bench\" for hierarchy \"lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_nios2_oci:the_lab2q_cpu_nios2_oci\|lab2q_cpu_nios2_oci_fifo:the_lab2q_cpu_nios2_oci_fifo\|lab2q_cpu_oci_test_bench:the_lab2q_cpu_oci_test_bench\"" {  } { { "db/ip/lab2q/submodules/lab2q_cpu.v" "the_lab2q_cpu_oci_test_bench" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_cpu.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502376026 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "lab2q_cpu_oci_test_bench " "Entity \"lab2q_cpu_oci_test_bench\" contains only dangling pins" {  } { { "db/ip/lab2q/submodules/lab2q_cpu.v" "the_lab2q_cpu_oci_test_bench" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_cpu.v" 2109 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1432502376031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_cpu_nios2_oci_pib lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_nios2_oci:the_lab2q_cpu_nios2_oci\|lab2q_cpu_nios2_oci_pib:the_lab2q_cpu_nios2_oci_pib " "Elaborating entity \"lab2q_cpu_nios2_oci_pib\" for hierarchy \"lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_nios2_oci:the_lab2q_cpu_nios2_oci\|lab2q_cpu_nios2_oci_pib:the_lab2q_cpu_nios2_oci_pib\"" {  } { { "db/ip/lab2q/submodules/lab2q_cpu.v" "the_lab2q_cpu_nios2_oci_pib" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_cpu.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502376052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_cpu_nios2_oci_im lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_nios2_oci:the_lab2q_cpu_nios2_oci\|lab2q_cpu_nios2_oci_im:the_lab2q_cpu_nios2_oci_im " "Elaborating entity \"lab2q_cpu_nios2_oci_im\" for hierarchy \"lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_nios2_oci:the_lab2q_cpu_nios2_oci\|lab2q_cpu_nios2_oci_im:the_lab2q_cpu_nios2_oci_im\"" {  } { { "db/ip/lab2q/submodules/lab2q_cpu.v" "the_lab2q_cpu_nios2_oci_im" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_cpu.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502376075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_cpu_jtag_debug_module_wrapper lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_nios2_oci:the_lab2q_cpu_nios2_oci\|lab2q_cpu_jtag_debug_module_wrapper:the_lab2q_cpu_jtag_debug_module_wrapper " "Elaborating entity \"lab2q_cpu_jtag_debug_module_wrapper\" for hierarchy \"lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_nios2_oci:the_lab2q_cpu_nios2_oci\|lab2q_cpu_jtag_debug_module_wrapper:the_lab2q_cpu_jtag_debug_module_wrapper\"" {  } { { "db/ip/lab2q/submodules/lab2q_cpu.v" "the_lab2q_cpu_jtag_debug_module_wrapper" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_cpu.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502376098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_cpu_jtag_debug_module_tck lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_nios2_oci:the_lab2q_cpu_nios2_oci\|lab2q_cpu_jtag_debug_module_wrapper:the_lab2q_cpu_jtag_debug_module_wrapper\|lab2q_cpu_jtag_debug_module_tck:the_lab2q_cpu_jtag_debug_module_tck " "Elaborating entity \"lab2q_cpu_jtag_debug_module_tck\" for hierarchy \"lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_nios2_oci:the_lab2q_cpu_nios2_oci\|lab2q_cpu_jtag_debug_module_wrapper:the_lab2q_cpu_jtag_debug_module_wrapper\|lab2q_cpu_jtag_debug_module_tck:the_lab2q_cpu_jtag_debug_module_tck\"" {  } { { "db/ip/lab2q/submodules/lab2q_cpu_jtag_debug_module_wrapper.v" "the_lab2q_cpu_jtag_debug_module_tck" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502376127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_cpu_jtag_debug_module_sysclk lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_nios2_oci:the_lab2q_cpu_nios2_oci\|lab2q_cpu_jtag_debug_module_wrapper:the_lab2q_cpu_jtag_debug_module_wrapper\|lab2q_cpu_jtag_debug_module_sysclk:the_lab2q_cpu_jtag_debug_module_sysclk " "Elaborating entity \"lab2q_cpu_jtag_debug_module_sysclk\" for hierarchy \"lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_nios2_oci:the_lab2q_cpu_nios2_oci\|lab2q_cpu_jtag_debug_module_wrapper:the_lab2q_cpu_jtag_debug_module_wrapper\|lab2q_cpu_jtag_debug_module_sysclk:the_lab2q_cpu_jtag_debug_module_sysclk\"" {  } { { "db/ip/lab2q/submodules/lab2q_cpu_jtag_debug_module_wrapper.v" "the_lab2q_cpu_jtag_debug_module_sysclk" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502376184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_nios2_oci:the_lab2q_cpu_nios2_oci\|lab2q_cpu_jtag_debug_module_wrapper:the_lab2q_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab2q_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_nios2_oci:the_lab2q_cpu_nios2_oci\|lab2q_cpu_jtag_debug_module_wrapper:the_lab2q_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab2q_cpu_jtag_debug_module_phy\"" {  } { { "db/ip/lab2q/submodules/lab2q_cpu_jtag_debug_module_wrapper.v" "lab2q_cpu_jtag_debug_module_phy" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502376345 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_nios2_oci:the_lab2q_cpu_nios2_oci\|lab2q_cpu_jtag_debug_module_wrapper:the_lab2q_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab2q_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_nios2_oci:the_lab2q_cpu_nios2_oci\|lab2q_cpu_jtag_debug_module_wrapper:the_lab2q_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab2q_cpu_jtag_debug_module_phy\"" {  } { { "db/ip/lab2q/submodules/lab2q_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432502376361 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_nios2_oci:the_lab2q_cpu_nios2_oci\|lab2q_cpu_jtag_debug_module_wrapper:the_lab2q_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab2q_cpu_jtag_debug_module_phy " "Instantiated megafunction \"lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_nios2_oci:the_lab2q_cpu_nios2_oci\|lab2q_cpu_jtag_debug_module_wrapper:the_lab2q_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab2q_cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502376376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502376376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502376376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502376376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502376376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502376376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502376376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502376376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502376376 ""}  } { { "db/ip/lab2q/submodules/lab2q_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1432502376376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_nios2_oci:the_lab2q_cpu_nios2_oci\|lab2q_cpu_jtag_debug_module_wrapper:the_lab2q_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab2q_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_nios2_oci:the_lab2q_cpu_nios2_oci\|lab2q_cpu_jtag_debug_module_wrapper:the_lab2q_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab2q_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/altera/14.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502376386 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_nios2_oci:the_lab2q_cpu_nios2_oci\|lab2q_cpu_jtag_debug_module_wrapper:the_lab2q_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab2q_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_nios2_oci:the_lab2q_cpu_nios2_oci\|lab2q_cpu_jtag_debug_module_wrapper:the_lab2q_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab2q_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_nios2_oci:the_lab2q_cpu_nios2_oci\|lab2q_cpu_jtag_debug_module_wrapper:the_lab2q_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab2q_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_nios2_oci:the_lab2q_cpu_nios2_oci\|lab2q_cpu_jtag_debug_module_wrapper:the_lab2q_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab2q_cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/altera/14.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "db/ip/lab2q/submodules/lab2q_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502376414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_nios2_oci:the_lab2q_cpu_nios2_oci\|lab2q_cpu_jtag_debug_module_wrapper:the_lab2q_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab2q_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab2q:nios_system\|lab2q_cpu:cpu\|lab2q_cpu_nios2_oci:the_lab2q_cpu_nios2_oci\|lab2q_cpu_jtag_debug_module_wrapper:the_lab2q_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab2q_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/altera/14.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502376581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_fifo lab2q:nios_system\|lab2q_fifo:fifo " "Elaborating entity \"lab2q_fifo\" for hierarchy \"lab2q:nios_system\|lab2q_fifo:fifo\"" {  } { { "db/ip/lab2q/lab2q.vhd" "fifo" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/lab2q.vhd" 762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502376620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo lab2q:nios_system\|lab2q_fifo:fifo\|dcfifo:Data_FIFO " "Elaborating entity \"dcfifo\" for hierarchy \"lab2q:nios_system\|lab2q_fifo:fifo\|dcfifo:Data_FIFO\"" {  } { { "db/ip/lab2q/submodules/lab2q_fifo.v" "Data_FIFO" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_fifo.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502376966 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab2q:nios_system\|lab2q_fifo:fifo\|dcfifo:Data_FIFO " "Elaborated megafunction instantiation \"lab2q:nios_system\|lab2q_fifo:fifo\|dcfifo:Data_FIFO\"" {  } { { "db/ip/lab2q/submodules/lab2q_fifo.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_fifo.v" 174 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432502376984 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab2q:nios_system\|lab2q_fifo:fifo\|dcfifo:Data_FIFO " "Instantiated megafunction \"lab2q:nios_system\|lab2q_fifo:fifo\|dcfifo:Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502376986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502376986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502376986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502376986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502376986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502376986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502376986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502376986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502376986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502376986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502376986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502376986 ""}  } { { "db/ip/lab2q/submodules/lab2q_fifo.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_fifo.v" 174 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1432502376986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_73q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_73q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_73q1 " "Found entity 1: dcfifo_73q1" {  } { { "db/dcfifo_73q1.tdf" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/dcfifo_73q1.tdf" 43 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502377162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502377162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_73q1 lab2q:nios_system\|lab2q_fifo:fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated " "Elaborating entity \"dcfifo_73q1\" for hierarchy \"lab2q:nios_system\|lab2q_fifo:fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/altera/14.1/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502377168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_f9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_f9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_f9b " "Found entity 1: a_gray2bin_f9b" {  } { { "db/a_gray2bin_f9b.tdf" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/a_gray2bin_f9b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502377293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502377293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_f9b lab2q:nios_system\|lab2q_fifo:fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_gray2bin_f9b:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_f9b\" for hierarchy \"lab2q:nios_system\|lab2q_fifo:fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_gray2bin_f9b:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_73q1.tdf" "wrptr_g_gray2bin" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/dcfifo_73q1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502377297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_cg6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_cg6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_cg6 " "Found entity 1: a_graycounter_cg6" {  } { { "db/a_graycounter_cg6.tdf" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/a_graycounter_cg6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502377478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502377478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_cg6 lab2q:nios_system\|lab2q_fifo:fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_graycounter_cg6:rdptr_g1p " "Elaborating entity \"a_graycounter_cg6\" for hierarchy \"lab2q:nios_system\|lab2q_fifo:fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_graycounter_cg6:rdptr_g1p\"" {  } { { "db/dcfifo_73q1.tdf" "rdptr_g1p" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/dcfifo_73q1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502377484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_8ub.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_8ub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_8ub " "Found entity 1: a_graycounter_8ub" {  } { { "db/a_graycounter_8ub.tdf" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/a_graycounter_8ub.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502377659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502377659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_8ub lab2q:nios_system\|lab2q_fifo:fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_graycounter_8ub:wrptr_g1p " "Elaborating entity \"a_graycounter_8ub\" for hierarchy \"lab2q:nios_system\|lab2q_fifo:fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_graycounter_8ub:wrptr_g1p\"" {  } { { "db/dcfifo_73q1.tdf" "wrptr_g1p" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/dcfifo_73q1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502377663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9v41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9v41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9v41 " "Found entity 1: altsyncram_9v41" {  } { { "db/altsyncram_9v41.tdf" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/altsyncram_9v41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502377844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502377844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9v41 lab2q:nios_system\|lab2q_fifo:fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_9v41:fifo_ram " "Elaborating entity \"altsyncram_9v41\" for hierarchy \"lab2q:nios_system\|lab2q_fifo:fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_9v41:fifo_ram\"" {  } { { "db/dcfifo_73q1.tdf" "fifo_ram" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/dcfifo_73q1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502377848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_7u7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_7u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_7u7 " "Found entity 1: alt_synch_pipe_7u7" {  } { { "db/alt_synch_pipe_7u7.tdf" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/alt_synch_pipe_7u7.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502378002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502378002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_7u7 lab2q:nios_system\|lab2q_fifo:fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp " "Elaborating entity \"alt_synch_pipe_7u7\" for hierarchy \"lab2q:nios_system\|lab2q_fifo:fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp\"" {  } { { "db/dcfifo_73q1.tdf" "rs_dgwp" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/dcfifo_73q1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502378006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/dffpipe_1v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502378113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502378113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 lab2q:nios_system\|lab2q_fifo:fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp\|dffpipe_1v8:dffpipe12 " "Elaborating entity \"dffpipe_1v8\" for hierarchy \"lab2q:nios_system\|lab2q_fifo:fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp\|dffpipe_1v8:dffpipe12\"" {  } { { "db/alt_synch_pipe_7u7.tdf" "dffpipe12" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/alt_synch_pipe_7u7.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502378118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/dffpipe_0v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502378244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502378244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 lab2q:nios_system\|lab2q_fifo:fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|dffpipe_0v8:ws_brp " "Elaborating entity \"dffpipe_0v8\" for hierarchy \"lab2q:nios_system\|lab2q_fifo:fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|dffpipe_0v8:ws_brp\"" {  } { { "db/dcfifo_73q1.tdf" "ws_brp" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/dcfifo_73q1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502378249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_8u7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_8u7 " "Found entity 1: alt_synch_pipe_8u7" {  } { { "db/alt_synch_pipe_8u7.tdf" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/alt_synch_pipe_8u7.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502378371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502378371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_8u7 lab2q:nios_system\|lab2q_fifo:fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp " "Elaborating entity \"alt_synch_pipe_8u7\" for hierarchy \"lab2q:nios_system\|lab2q_fifo:fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp\"" {  } { { "db/dcfifo_73q1.tdf" "ws_dgrp" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/dcfifo_73q1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502378376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/dffpipe_2v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502378490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502378490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 lab2q:nios_system\|lab2q_fifo:fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp\|dffpipe_2v8:dffpipe16 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"lab2q:nios_system\|lab2q_fifo:fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp\|dffpipe_2v8:dffpipe16\"" {  } { { "db/alt_synch_pipe_8u7.tdf" "dffpipe16" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/alt_synch_pipe_8u7.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502378494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_su5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_su5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_su5 " "Found entity 1: cmpr_su5" {  } { { "db/cmpr_su5.tdf" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/cmpr_su5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502378678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502378678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_su5 lab2q:nios_system\|lab2q_fifo:fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|cmpr_su5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_su5\" for hierarchy \"lab2q:nios_system\|lab2q_fifo:fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|cmpr_su5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_73q1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/dcfifo_73q1.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502378681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5r7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5r7 " "Found entity 1: mux_5r7" {  } { { "db/mux_5r7.tdf" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/mux_5r7.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502378883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502378883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5r7 lab2q:nios_system\|lab2q_fifo:fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_5r7\" for hierarchy \"lab2q:nios_system\|lab2q_fifo:fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_73q1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/dcfifo_73q1.tdf" 93 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502378886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_jtag_uart lab2q:nios_system\|lab2q_jtag_uart:jtag_uart " "Elaborating entity \"lab2q_jtag_uart\" for hierarchy \"lab2q:nios_system\|lab2q_jtag_uart:jtag_uart\"" {  } { { "db/ip/lab2q/lab2q.vhd" "jtag_uart" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/lab2q.vhd" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502378919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_jtag_uart_scfifo_w lab2q:nios_system\|lab2q_jtag_uart:jtag_uart\|lab2q_jtag_uart_scfifo_w:the_lab2q_jtag_uart_scfifo_w " "Elaborating entity \"lab2q_jtag_uart_scfifo_w\" for hierarchy \"lab2q:nios_system\|lab2q_jtag_uart:jtag_uart\|lab2q_jtag_uart_scfifo_w:the_lab2q_jtag_uart_scfifo_w\"" {  } { { "db/ip/lab2q/submodules/lab2q_jtag_uart.v" "the_lab2q_jtag_uart_scfifo_w" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502378946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo lab2q:nios_system\|lab2q_jtag_uart:jtag_uart\|lab2q_jtag_uart_scfifo_w:the_lab2q_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"lab2q:nios_system\|lab2q_jtag_uart:jtag_uart\|lab2q_jtag_uart_scfifo_w:the_lab2q_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/lab2q/submodules/lab2q_jtag_uart.v" "wfifo" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502379122 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab2q:nios_system\|lab2q_jtag_uart:jtag_uart\|lab2q_jtag_uart_scfifo_w:the_lab2q_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"lab2q:nios_system\|lab2q_jtag_uart:jtag_uart\|lab2q_jtag_uart_scfifo_w:the_lab2q_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/lab2q/submodules/lab2q_jtag_uart.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432502379139 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab2q:nios_system\|lab2q_jtag_uart:jtag_uart\|lab2q_jtag_uart_scfifo_w:the_lab2q_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"lab2q:nios_system\|lab2q_jtag_uart:jtag_uart\|lab2q_jtag_uart_scfifo_w:the_lab2q_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502379143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502379143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502379143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502379143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502379143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502379143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502379143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502379143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502379143 ""}  } { { "db/ip/lab2q/submodules/lab2q_jtag_uart.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1432502379143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502379287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502379287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 lab2q:nios_system\|lab2q_jtag_uart:jtag_uart\|lab2q_jtag_uart_scfifo_w:the_lab2q_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"lab2q:nios_system\|lab2q_jtag_uart:jtag_uart\|lab2q_jtag_uart_scfifo_w:the_lab2q_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502379290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_a891.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_a891.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_a891 " "Found entity 1: a_dpfifo_a891" {  } { { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/a_dpfifo_a891.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502379369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502379369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_a891 lab2q:nios_system\|lab2q_jtag_uart:jtag_uart\|lab2q_jtag_uart_scfifo_w:the_lab2q_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo " "Elaborating entity \"a_dpfifo_a891\" for hierarchy \"lab2q:nios_system\|lab2q_jtag_uart:jtag_uart\|lab2q_jtag_uart_scfifo_w:the_lab2q_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502379374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502379459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502379459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf lab2q:nios_system\|lab2q_jtag_uart:jtag_uart\|lab2q_jtag_uart_scfifo_w:the_lab2q_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"lab2q:nios_system\|lab2q_jtag_uart:jtag_uart\|lab2q_jtag_uart_scfifo_w:the_lab2q_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_a891.tdf" "fifo_state" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/a_dpfifo_a891.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502379464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502379645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502379645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 lab2q:nios_system\|lab2q_jtag_uart:jtag_uart\|lab2q_jtag_uart_scfifo_w:the_lab2q_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"lab2q:nios_system\|lab2q_jtag_uart:jtag_uart\|lab2q_jtag_uart_scfifo_w:the_lab2q_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502379651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_7s81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_7s81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_7s81 " "Found entity 1: dpram_7s81" {  } { { "db/dpram_7s81.tdf" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/dpram_7s81.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502379832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502379832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_7s81 lab2q:nios_system\|lab2q_jtag_uart:jtag_uart\|lab2q_jtag_uart_scfifo_w:the_lab2q_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram " "Elaborating entity \"dpram_7s81\" for hierarchy \"lab2q:nios_system\|lab2q_jtag_uart:jtag_uart\|lab2q_jtag_uart_scfifo_w:the_lab2q_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\"" {  } { { "db/a_dpfifo_a891.tdf" "FIFOram" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/a_dpfifo_a891.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502379840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b8s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b8s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b8s1 " "Found entity 1: altsyncram_b8s1" {  } { { "db/altsyncram_b8s1.tdf" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/altsyncram_b8s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502380074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502380074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b8s1 lab2q:nios_system\|lab2q_jtag_uart:jtag_uart\|lab2q_jtag_uart_scfifo_w:the_lab2q_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1 " "Elaborating entity \"altsyncram_b8s1\" for hierarchy \"lab2q:nios_system\|lab2q_jtag_uart:jtag_uart\|lab2q_jtag_uart_scfifo_w:the_lab2q_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1\"" {  } { { "db/dpram_7s81.tdf" "altsyncram1" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/dpram_7s81.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502380077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502380247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502380247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb lab2q:nios_system\|lab2q_jtag_uart:jtag_uart\|lab2q_jtag_uart_scfifo_w:the_lab2q_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"lab2q:nios_system\|lab2q_jtag_uart:jtag_uart\|lab2q_jtag_uart_scfifo_w:the_lab2q_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_a891.tdf" "rd_ptr_count" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/a_dpfifo_a891.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502380252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_jtag_uart_scfifo_r lab2q:nios_system\|lab2q_jtag_uart:jtag_uart\|lab2q_jtag_uart_scfifo_r:the_lab2q_jtag_uart_scfifo_r " "Elaborating entity \"lab2q_jtag_uart_scfifo_r\" for hierarchy \"lab2q:nios_system\|lab2q_jtag_uart:jtag_uart\|lab2q_jtag_uart_scfifo_r:the_lab2q_jtag_uart_scfifo_r\"" {  } { { "db/ip/lab2q/submodules/lab2q_jtag_uart.v" "the_lab2q_jtag_uart_scfifo_r" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502380285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic lab2q:nios_system\|lab2q_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab2q_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"lab2q:nios_system\|lab2q_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab2q_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/lab2q/submodules/lab2q_jtag_uart.v" "lab2q_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502380597 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab2q:nios_system\|lab2q_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab2q_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"lab2q:nios_system\|lab2q_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab2q_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/lab2q/submodules/lab2q_jtag_uart.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432502380636 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab2q:nios_system\|lab2q_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab2q_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"lab2q:nios_system\|lab2q_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab2q_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502380639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502380639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502380639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502380639 ""}  } { { "db/ip/lab2q/submodules/lab2q_jtag_uart.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1432502380639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint lab2q:nios_system\|lab2q_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab2q_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"lab2q:nios_system\|lab2q_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab2q_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/altera/14.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502380747 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab2q:nios_system\|lab2q_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab2q_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst lab2q:nios_system\|lab2q_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab2q_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"lab2q:nios_system\|lab2q_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab2q_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"lab2q:nios_system\|lab2q_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab2q_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "d:/altera/14.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "db/ip/lab2q/submodules/lab2q_jtag_uart.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502380767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint lab2q:nios_system\|lab2q_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab2q_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"lab2q:nios_system\|lab2q_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab2q_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "d:/altera/14.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502380863 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab2q:nios_system\|lab2q_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab2q_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep lab2q:nios_system\|lab2q_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab2q_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"lab2q:nios_system\|lab2q_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab2q_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"lab2q:nios_system\|lab2q_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab2q_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "d:/altera/14.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "db/ip/lab2q/submodules/lab2q_jtag_uart.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502380888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_mouse_0 lab2q:nios_system\|lab2q_mouse_0:mouse_0 " "Elaborating entity \"lab2q_mouse_0\" for hierarchy \"lab2q:nios_system\|lab2q_mouse_0:mouse_0\"" {  } { { "db/ip/lab2q/lab2q.vhd" "mouse_0" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/lab2q.vhd" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502380899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_ps2 lab2q:nios_system\|lab2q_mouse_0:mouse_0\|altera_up_ps2:PS2_Serial_Port " "Elaborating entity \"altera_up_ps2\" for hierarchy \"lab2q:nios_system\|lab2q_mouse_0:mouse_0\|altera_up_ps2:PS2_Serial_Port\"" {  } { { "db/ip/lab2q/submodules/lab2q_mouse_0.v" "PS2_Serial_Port" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mouse_0.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502380935 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altera_up_ps2.v(228) " "Verilog HDL assignment warning at altera_up_ps2.v(228): truncated value with size 32 to match size of target (8)" {  } { { "db/ip/lab2q/submodules/altera_up_ps2.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_up_ps2.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1432502380942 "|top|lab2q:nios_system|lab2q_mouse_0:mouse_0|altera_up_ps2:PS2_Serial_Port"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_ps2_data_in lab2q:nios_system\|lab2q_mouse_0:mouse_0\|altera_up_ps2:PS2_Serial_Port\|altera_up_ps2_data_in:PS2_Data_In " "Elaborating entity \"altera_up_ps2_data_in\" for hierarchy \"lab2q:nios_system\|lab2q_mouse_0:mouse_0\|altera_up_ps2:PS2_Serial_Port\|altera_up_ps2_data_in:PS2_Data_In\"" {  } { { "db/ip/lab2q/submodules/altera_up_ps2.v" "PS2_Data_In" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_up_ps2.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502380989 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altera_up_ps2_data_in.v(192) " "Verilog HDL assignment warning at altera_up_ps2_data_in.v(192): truncated value with size 32 to match size of target (4)" {  } { { "db/ip/lab2q/submodules/altera_up_ps2_data_in.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_up_ps2_data_in.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1432502380992 "|top|lab2q:nios_system|lab2q_mouse_0:mouse_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_ps2_command_out lab2q:nios_system\|lab2q_mouse_0:mouse_0\|altera_up_ps2:PS2_Serial_Port\|altera_up_ps2_command_out:PS2_Command_Out " "Elaborating entity \"altera_up_ps2_command_out\" for hierarchy \"lab2q:nios_system\|lab2q_mouse_0:mouse_0\|altera_up_ps2:PS2_Serial_Port\|altera_up_ps2_command_out:PS2_Command_Out\"" {  } { { "db/ip/lab2q/submodules/altera_up_ps2.v" "PS2_Command_Out" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_up_ps2.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502381023 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 altera_up_ps2_command_out.v(246) " "Verilog HDL assignment warning at altera_up_ps2_command_out.v(246): truncated value with size 32 to match size of target (13)" {  } { { "db/ip/lab2q/submodules/altera_up_ps2_command_out.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_up_ps2_command_out.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1432502381028 "|top|lab2q:nios_system|lab2q_mouse_0:mouse_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 altera_up_ps2_command_out.v(257) " "Verilog HDL assignment warning at altera_up_ps2_command_out.v(257): truncated value with size 32 to match size of target (20)" {  } { { "db/ip/lab2q/submodules/altera_up_ps2_command_out.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_up_ps2_command_out.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1432502381029 "|top|lab2q:nios_system|lab2q_mouse_0:mouse_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 altera_up_ps2_command_out.v(273) " "Verilog HDL assignment warning at altera_up_ps2_command_out.v(273): truncated value with size 32 to match size of target (17)" {  } { { "db/ip/lab2q/submodules/altera_up_ps2_command_out.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_up_ps2_command_out.v" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1432502381030 "|top|lab2q:nios_system|lab2q_mouse_0:mouse_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo lab2q:nios_system\|lab2q_mouse_0:mouse_0\|scfifo:Incoming_Data_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"lab2q:nios_system\|lab2q_mouse_0:mouse_0\|scfifo:Incoming_Data_FIFO\"" {  } { { "db/ip/lab2q/submodules/lab2q_mouse_0.v" "Incoming_Data_FIFO" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mouse_0.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502381124 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab2q:nios_system\|lab2q_mouse_0:mouse_0\|scfifo:Incoming_Data_FIFO " "Elaborated megafunction instantiation \"lab2q:nios_system\|lab2q_mouse_0:mouse_0\|scfifo:Incoming_Data_FIFO\"" {  } { { "db/ip/lab2q/submodules/lab2q_mouse_0.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mouse_0.v" 258 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432502381143 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab2q:nios_system\|lab2q_mouse_0:mouse_0\|scfifo:Incoming_Data_FIFO " "Instantiated megafunction \"lab2q:nios_system\|lab2q_mouse_0:mouse_0\|scfifo:Incoming_Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502381145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502381145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502381145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502381145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502381145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502381145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502381145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502381145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502381145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502381145 ""}  } { { "db/ip/lab2q/submodules/lab2q_mouse_0.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mouse_0.v" 258 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1432502381145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_v6a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_v6a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_v6a1 " "Found entity 1: scfifo_v6a1" {  } { { "db/scfifo_v6a1.tdf" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/scfifo_v6a1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502381298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502381298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_v6a1 lab2q:nios_system\|lab2q_mouse_0:mouse_0\|scfifo:Incoming_Data_FIFO\|scfifo_v6a1:auto_generated " "Elaborating entity \"scfifo_v6a1\" for hierarchy \"lab2q:nios_system\|lab2q_mouse_0:mouse_0\|scfifo:Incoming_Data_FIFO\|scfifo_v6a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502381301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_iu91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_iu91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_iu91 " "Found entity 1: a_dpfifo_iu91" {  } { { "db/a_dpfifo_iu91.tdf" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/a_dpfifo_iu91.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502381400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502381400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_iu91 lab2q:nios_system\|lab2q_mouse_0:mouse_0\|scfifo:Incoming_Data_FIFO\|scfifo_v6a1:auto_generated\|a_dpfifo_iu91:dpfifo " "Elaborating entity \"a_dpfifo_iu91\" for hierarchy \"lab2q:nios_system\|lab2q_mouse_0:mouse_0\|scfifo:Incoming_Data_FIFO\|scfifo_v6a1:auto_generated\|a_dpfifo_iu91:dpfifo\"" {  } { { "db/scfifo_v6a1.tdf" "dpfifo" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/scfifo_v6a1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502381404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t5k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t5k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t5k1 " "Found entity 1: altsyncram_t5k1" {  } { { "db/altsyncram_t5k1.tdf" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/altsyncram_t5k1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502381601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502381601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t5k1 lab2q:nios_system\|lab2q_mouse_0:mouse_0\|scfifo:Incoming_Data_FIFO\|scfifo_v6a1:auto_generated\|a_dpfifo_iu91:dpfifo\|altsyncram_t5k1:FIFOram " "Elaborating entity \"altsyncram_t5k1\" for hierarchy \"lab2q:nios_system\|lab2q_mouse_0:mouse_0\|scfifo:Incoming_Data_FIFO\|scfifo_v6a1:auto_generated\|a_dpfifo_iu91:dpfifo\|altsyncram_t5k1:FIFOram\"" {  } { { "db/a_dpfifo_iu91.tdf" "FIFOram" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/a_dpfifo_iu91.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502381605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7l8 " "Found entity 1: cmpr_7l8" {  } { { "db/cmpr_7l8.tdf" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/cmpr_7l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502381797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502381797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7l8 lab2q:nios_system\|lab2q_mouse_0:mouse_0\|scfifo:Incoming_Data_FIFO\|scfifo_v6a1:auto_generated\|a_dpfifo_iu91:dpfifo\|cmpr_7l8:almost_full_comparer " "Elaborating entity \"cmpr_7l8\" for hierarchy \"lab2q:nios_system\|lab2q_mouse_0:mouse_0\|scfifo:Incoming_Data_FIFO\|scfifo_v6a1:auto_generated\|a_dpfifo_iu91:dpfifo\|cmpr_7l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_iu91.tdf" "almost_full_comparer" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/a_dpfifo_iu91.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502381803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7l8 lab2q:nios_system\|lab2q_mouse_0:mouse_0\|scfifo:Incoming_Data_FIFO\|scfifo_v6a1:auto_generated\|a_dpfifo_iu91:dpfifo\|cmpr_7l8:three_comparison " "Elaborating entity \"cmpr_7l8\" for hierarchy \"lab2q:nios_system\|lab2q_mouse_0:mouse_0\|scfifo:Incoming_Data_FIFO\|scfifo_v6a1:auto_generated\|a_dpfifo_iu91:dpfifo\|cmpr_7l8:three_comparison\"" {  } { { "db/a_dpfifo_iu91.tdf" "three_comparison" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/a_dpfifo_iu91.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502381823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/cntr_i2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502382021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502382021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b lab2q:nios_system\|lab2q_mouse_0:mouse_0\|scfifo:Incoming_Data_FIFO\|scfifo_v6a1:auto_generated\|a_dpfifo_iu91:dpfifo\|cntr_i2b:rd_ptr_msb " "Elaborating entity \"cntr_i2b\" for hierarchy \"lab2q:nios_system\|lab2q_mouse_0:mouse_0\|scfifo:Incoming_Data_FIFO\|scfifo_v6a1:auto_generated\|a_dpfifo_iu91:dpfifo\|cntr_i2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_iu91.tdf" "rd_ptr_msb" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/a_dpfifo_iu91.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502382027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v27 " "Found entity 1: cntr_v27" {  } { { "db/cntr_v27.tdf" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/cntr_v27.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502382223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502382223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v27 lab2q:nios_system\|lab2q_mouse_0:mouse_0\|scfifo:Incoming_Data_FIFO\|scfifo_v6a1:auto_generated\|a_dpfifo_iu91:dpfifo\|cntr_v27:usedw_counter " "Elaborating entity \"cntr_v27\" for hierarchy \"lab2q:nios_system\|lab2q_mouse_0:mouse_0\|scfifo:Incoming_Data_FIFO\|scfifo_v6a1:auto_generated\|a_dpfifo_iu91:dpfifo\|cntr_v27:usedw_counter\"" {  } { { "db/a_dpfifo_iu91.tdf" "usedw_counter" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/a_dpfifo_iu91.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502382228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_j2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_j2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_j2b " "Found entity 1: cntr_j2b" {  } { { "db/cntr_j2b.tdf" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/cntr_j2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502382423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502382423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_j2b lab2q:nios_system\|lab2q_mouse_0:mouse_0\|scfifo:Incoming_Data_FIFO\|scfifo_v6a1:auto_generated\|a_dpfifo_iu91:dpfifo\|cntr_j2b:wr_ptr " "Elaborating entity \"cntr_j2b\" for hierarchy \"lab2q:nios_system\|lab2q_mouse_0:mouse_0\|scfifo:Incoming_Data_FIFO\|scfifo_v6a1:auto_generated\|a_dpfifo_iu91:dpfifo\|cntr_j2b:wr_ptr\"" {  } { { "db/a_dpfifo_iu91.tdf" "wr_ptr" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/a_dpfifo_iu91.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502382428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_onchip_mem lab2q:nios_system\|lab2q_onchip_mem:onchip_mem " "Elaborating entity \"lab2q_onchip_mem\" for hierarchy \"lab2q:nios_system\|lab2q_onchip_mem:onchip_mem\"" {  } { { "db/ip/lab2q/lab2q.vhd" "onchip_mem" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/lab2q.vhd" 811 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502382455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab2q:nios_system\|lab2q_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab2q:nios_system\|lab2q_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab2q/submodules/lab2q_onchip_mem.v" "the_altsyncram" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_onchip_mem.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502382501 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab2q:nios_system\|lab2q_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab2q:nios_system\|lab2q_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab2q/submodules/lab2q_onchip_mem.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_onchip_mem.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432502382536 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab2q:nios_system\|lab2q_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab2q:nios_system\|lab2q_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502382538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab2q_onchip_mem.hex " "Parameter \"init_file\" = \"lab2q_onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502382538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502382538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 64000 " "Parameter \"maximum_depth\" = \"64000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502382538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64000 " "Parameter \"numwords_a\" = \"64000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502382538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502382538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502382538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502382538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502382538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502382538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502382538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502382538 ""}  } { { "db/ip/lab2q/submodules/lab2q_onchip_mem.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_onchip_mem.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1432502382538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jii1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jii1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jii1 " "Found entity 1: altsyncram_jii1" {  } { { "db/altsyncram_jii1.tdf" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/altsyncram_jii1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502382791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502382791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jii1 lab2q:nios_system\|lab2q_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_jii1:auto_generated " "Elaborating entity \"altsyncram_jii1\" for hierarchy \"lab2q:nios_system\|lab2q_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_jii1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502382794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/decode_dla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502386727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502386727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla lab2q:nios_system\|lab2q_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_jii1:auto_generated\|decode_dla:decode3 " "Elaborating entity \"decode_dla\" for hierarchy \"lab2q:nios_system\|lab2q_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_jii1:auto_generated\|decode_dla:decode3\"" {  } { { "db/altsyncram_jii1.tdf" "decode3" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/altsyncram_jii1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502386732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ahb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ahb " "Found entity 1: mux_ahb" {  } { { "db/mux_ahb.tdf" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/mux_ahb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502386893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502386893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ahb lab2q:nios_system\|lab2q_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_jii1:auto_generated\|mux_ahb:mux2 " "Elaborating entity \"mux_ahb\" for hierarchy \"lab2q:nios_system\|lab2q_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_jii1:auto_generated\|mux_ahb:mux2\"" {  } { { "db/altsyncram_jii1.tdf" "mux2" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/altsyncram_jii1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502386896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_pixel_buffer lab2q:nios_system\|lab2q_pixel_buffer:pixel_buffer " "Elaborating entity \"lab2q_pixel_buffer\" for hierarchy \"lab2q:nios_system\|lab2q_pixel_buffer:pixel_buffer\"" {  } { { "db/ip/lab2q/lab2q.vhd" "pixel_buffer" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/lab2q.vhd" 825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502387499 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lab2q_pixel_buffer.v(256) " "Verilog HDL assignment warning at lab2q_pixel_buffer.v(256): truncated value with size 32 to match size of target (16)" {  } { { "db/ip/lab2q/submodules/lab2q_pixel_buffer.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_pixel_buffer.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1432502387501 "|top|lab2q:nios_system|lab2q_pixel_buffer:pixel_buffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lab2q_pixel_buffer.v(257) " "Verilog HDL assignment warning at lab2q_pixel_buffer.v(257): truncated value with size 32 to match size of target (16)" {  } { { "db/ip/lab2q/submodules/lab2q_pixel_buffer.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_pixel_buffer.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1432502387501 "|top|lab2q:nios_system|lab2q_pixel_buffer:pixel_buffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lab2q_pixel_buffer.v(262) " "Verilog HDL assignment warning at lab2q_pixel_buffer.v(262): truncated value with size 32 to match size of target (8)" {  } { { "db/ip/lab2q/submodules/lab2q_pixel_buffer.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_pixel_buffer.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1432502387501 "|top|lab2q:nios_system|lab2q_pixel_buffer:pixel_buffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lab2q_pixel_buffer.v(263) " "Verilog HDL assignment warning at lab2q_pixel_buffer.v(263): truncated value with size 32 to match size of target (8)" {  } { { "db/ip/lab2q/submodules/lab2q_pixel_buffer.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_pixel_buffer.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1432502387501 "|top|lab2q:nios_system|lab2q_pixel_buffer:pixel_buffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 lab2q_pixel_buffer.v(343) " "Verilog HDL assignment warning at lab2q_pixel_buffer.v(343): truncated value with size 32 to match size of target (10)" {  } { { "db/ip/lab2q/submodules/lab2q_pixel_buffer.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_pixel_buffer.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1432502387504 "|top|lab2q:nios_system|lab2q_pixel_buffer:pixel_buffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 lab2q_pixel_buffer.v(357) " "Verilog HDL assignment warning at lab2q_pixel_buffer.v(357): truncated value with size 32 to match size of target (9)" {  } { { "db/ip/lab2q/submodules/lab2q_pixel_buffer.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_pixel_buffer.v" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1432502387504 "|top|lab2q:nios_system|lab2q_pixel_buffer:pixel_buffer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo lab2q:nios_system\|lab2q_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer " "Elaborating entity \"scfifo\" for hierarchy \"lab2q:nios_system\|lab2q_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\"" {  } { { "db/ip/lab2q/submodules/lab2q_pixel_buffer.v" "Image_Buffer" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_pixel_buffer.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502387593 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab2q:nios_system\|lab2q_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer " "Elaborated megafunction instantiation \"lab2q:nios_system\|lab2q_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\"" {  } { { "db/ip/lab2q/submodules/lab2q_pixel_buffer.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_pixel_buffer.v" 415 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432502387613 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab2q:nios_system\|lab2q_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer " "Instantiated megafunction \"lab2q:nios_system\|lab2q_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502387617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 32 " "Parameter \"almost_empty_value\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502387617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 96 " "Parameter \"almost_full_value\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502387617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502387617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502387617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502387617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502387617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502387617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502387617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502387617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502387617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502387617 ""}  } { { "db/ip/lab2q/submodules/lab2q_pixel_buffer.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_pixel_buffer.v" 415 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1432502387617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9bg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9bg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9bg1 " "Found entity 1: scfifo_9bg1" {  } { { "db/scfifo_9bg1.tdf" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/scfifo_9bg1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502387800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502387800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9bg1 lab2q:nios_system\|lab2q_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated " "Elaborating entity \"scfifo_9bg1\" for hierarchy \"lab2q:nios_system\|lab2q_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502387803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_u2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_u2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_u2a1 " "Found entity 1: a_dpfifo_u2a1" {  } { { "db/a_dpfifo_u2a1.tdf" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/a_dpfifo_u2a1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502387926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502387926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_u2a1 lab2q:nios_system\|lab2q_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo " "Elaborating entity \"a_dpfifo_u2a1\" for hierarchy \"lab2q:nios_system\|lab2q_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\"" {  } { { "db/scfifo_9bg1.tdf" "dpfifo" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/scfifo_9bg1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502387931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5oe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5oe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5oe1 " "Found entity 1: altsyncram_5oe1" {  } { { "db/altsyncram_5oe1.tdf" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/altsyncram_5oe1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502388132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502388132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5oe1 lab2q:nios_system\|lab2q_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|altsyncram_5oe1:FIFOram " "Elaborating entity \"altsyncram_5oe1\" for hierarchy \"lab2q:nios_system\|lab2q_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|altsyncram_5oe1:FIFOram\"" {  } { { "db/a_dpfifo_u2a1.tdf" "FIFOram" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/a_dpfifo_u2a1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502388137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/cmpr_6l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502388351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502388351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 lab2q:nios_system\|lab2q_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"lab2q:nios_system\|lab2q_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_u2a1.tdf" "almost_full_comparer" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/a_dpfifo_u2a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502388357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 lab2q:nios_system\|lab2q_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"lab2q:nios_system\|lab2q_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "db/a_dpfifo_u2a1.tdf" "three_comparison" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/a_dpfifo_u2a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502388378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "db/cntr_h2b.tdf" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/cntr_h2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502388572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502388572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b lab2q:nios_system\|lab2q_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|cntr_h2b:rd_ptr_msb " "Elaborating entity \"cntr_h2b\" for hierarchy \"lab2q:nios_system\|lab2q_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|cntr_h2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_u2a1.tdf" "rd_ptr_msb" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/a_dpfifo_u2a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502388576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u27 " "Found entity 1: cntr_u27" {  } { { "db/cntr_u27.tdf" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/cntr_u27.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502388772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502388772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u27 lab2q:nios_system\|lab2q_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|cntr_u27:usedw_counter " "Elaborating entity \"cntr_u27\" for hierarchy \"lab2q:nios_system\|lab2q_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|cntr_u27:usedw_counter\"" {  } { { "db/a_dpfifo_u2a1.tdf" "usedw_counter" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/a_dpfifo_u2a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502388778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_resampler lab2q:nios_system\|lab2q_resampler:resampler " "Elaborating entity \"lab2q_resampler\" for hierarchy \"lab2q:nios_system\|lab2q_resampler:resampler\"" {  } { { "db/ip/lab2q/lab2q.vhd" "resampler" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/lab2q.vhd" 848 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502388813 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a lab2q_resampler.v(125) " "Verilog HDL or VHDL warning at lab2q_resampler.v(125): object \"a\" assigned a value but never read" {  } { { "db/ip/lab2q/submodules/lab2q_resampler.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_resampler.v" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1432502388814 "|top|lab2q:nios_system|lab2q_resampler:resampler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_scaler lab2q:nios_system\|lab2q_scaler:scaler " "Elaborating entity \"lab2q_scaler\" for hierarchy \"lab2q:nios_system\|lab2q_scaler:scaler\"" {  } { { "db/ip/lab2q/lab2q.vhd" "scaler" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/lab2q.vhd" 864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502388847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_shrink lab2q:nios_system\|lab2q_scaler:scaler\|altera_up_video_scaler_shrink:Shrink_Frame " "Elaborating entity \"altera_up_video_scaler_shrink\" for hierarchy \"lab2q:nios_system\|lab2q_scaler:scaler\|altera_up_video_scaler_shrink:Shrink_Frame\"" {  } { { "db/ip/lab2q/submodules/lab2q_scaler.v" "Shrink_Frame" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_scaler.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502388875 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_video_scaler_shrink.v(215) " "Verilog HDL assignment warning at altera_up_video_scaler_shrink.v(215): truncated value with size 32 to match size of target (10)" {  } { { "db/ip/lab2q/submodules/altera_up_video_scaler_shrink.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_up_video_scaler_shrink.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1432502388879 "|top|lab2q:nios_system|lab2q_scaler:scaler|altera_up_video_scaler_shrink:Shrink_Frame"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_scaler_shrink.v(228) " "Verilog HDL assignment warning at altera_up_video_scaler_shrink.v(228): truncated value with size 32 to match size of target (9)" {  } { { "db/ip/lab2q/submodules/altera_up_video_scaler_shrink.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_up_video_scaler_shrink.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1432502388880 "|top|lab2q:nios_system|lab2q_scaler:scaler|altera_up_video_scaler_shrink:Shrink_Frame"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_sdram_controller lab2q:nios_system\|lab2q_sdram_controller:sdram_controller " "Elaborating entity \"lab2q_sdram_controller\" for hierarchy \"lab2q:nios_system\|lab2q_sdram_controller:sdram_controller\"" {  } { { "db/ip/lab2q/lab2q.vhd" "sdram_controller" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/lab2q.vhd" 880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502388923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_sdram_controller_input_efifo_module lab2q:nios_system\|lab2q_sdram_controller:sdram_controller\|lab2q_sdram_controller_input_efifo_module:the_lab2q_sdram_controller_input_efifo_module " "Elaborating entity \"lab2q_sdram_controller_input_efifo_module\" for hierarchy \"lab2q:nios_system\|lab2q_sdram_controller:sdram_controller\|lab2q_sdram_controller_input_efifo_module:the_lab2q_sdram_controller_input_efifo_module\"" {  } { { "db/ip/lab2q/submodules/lab2q_sdram_controller.v" "the_lab2q_sdram_controller_input_efifo_module" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_sdram_controller.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_sys_sdram_pll lab2q:nios_system\|lab2q_sys_sdram_pll:sys_sdram_pll " "Elaborating entity \"lab2q_sys_sdram_pll\" for hierarchy \"lab2q:nios_system\|lab2q_sys_sdram_pll:sys_sdram_pll\"" {  } { { "db/ip/lab2q/lab2q.vhd" "sys_sdram_pll" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/lab2q.vhd" 904 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_sys_sdram_pll_sys_pll lab2q:nios_system\|lab2q_sys_sdram_pll:sys_sdram_pll\|lab2q_sys_sdram_pll_sys_pll:sys_pll " "Elaborating entity \"lab2q_sys_sdram_pll_sys_pll\" for hierarchy \"lab2q:nios_system\|lab2q_sys_sdram_pll:sys_sdram_pll\|lab2q_sys_sdram_pll_sys_pll:sys_pll\"" {  } { { "db/ip/lab2q/submodules/lab2q_sys_sdram_pll.v" "sys_pll" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_sys_sdram_pll.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll lab2q:nios_system\|lab2q_sys_sdram_pll:sys_sdram_pll\|lab2q_sys_sdram_pll_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"lab2q:nios_system\|lab2q_sys_sdram_pll:sys_sdram_pll\|lab2q_sys_sdram_pll_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "db/ip/lab2q/submodules/lab2q_sys_sdram_pll_sys_pll.v" "altera_pll_i" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_sys_sdram_pll_sys_pll.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389330 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1432502389378 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab2q:nios_system\|lab2q_sys_sdram_pll:sys_sdram_pll\|lab2q_sys_sdram_pll_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"lab2q:nios_system\|lab2q_sys_sdram_pll:sys_sdram_pll\|lab2q_sys_sdram_pll_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "db/ip/lab2q/submodules/lab2q_sys_sdram_pll_sys_pll.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_sys_sdram_pll_sys_pll.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432502389405 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab2q:nios_system\|lab2q_sys_sdram_pll:sys_sdram_pll\|lab2q_sys_sdram_pll_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"lab2q:nios_system\|lab2q_sys_sdram_pll:sys_sdram_pll\|lab2q_sys_sdram_pll_sys_pll:sys_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 50.000000 MHz " "Parameter \"output_clock_frequency0\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 50.000000 MHz " "Parameter \"output_clock_frequency1\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -3000 ps " "Parameter \"phase_shift1\" = \"-3000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389413 ""}  } { { "db/ip/lab2q/submodules/lab2q_sys_sdram_pll_sys_pll.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_sys_sdram_pll_sys_pll.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1432502389413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal lab2q:nios_system\|lab2q_sys_sdram_pll:sys_sdram_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"lab2q:nios_system\|lab2q_sys_sdram_pll:sys_sdram_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "db/ip/lab2q/submodules/lab2q_sys_sdram_pll.v" "reset_from_locked" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_sys_sdram_pll.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_sysid lab2q:nios_system\|lab2q_sysid:sysid " "Elaborating entity \"lab2q_sysid\" for hierarchy \"lab2q:nios_system\|lab2q_sysid:sysid\"" {  } { { "db/ip/lab2q/lab2q.vhd" "sysid" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/lab2q.vhd" 913 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_vga_controller lab2q:nios_system\|lab2q_vga_controller:vga_controller " "Elaborating entity \"lab2q_vga_controller\" for hierarchy \"lab2q:nios_system\|lab2q_vga_controller:vga_controller\"" {  } { { "db/ip/lab2q/lab2q.vhd" "vga_controller" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/lab2q.vhd" 921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing lab2q:nios_system\|lab2q_vga_controller:vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"lab2q:nios_system\|lab2q_vga_controller:vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing\"" {  } { { "db/ip/lab2q/submodules/lab2q_vga_controller.v" "VGA_Timing" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_vga_controller.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389503 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(218) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(218): truncated value with size 32 to match size of target (10)" {  } { { "db/ip/lab2q/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_up_avalon_video_vga_timing.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1432502389507 "|top|lab2q:nios_system|lab2q_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(219) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(219): truncated value with size 32 to match size of target (10)" {  } { { "db/ip/lab2q/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_up_avalon_video_vga_timing.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1432502389507 "|top|lab2q:nios_system|lab2q_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_video_clk lab2q:nios_system\|lab2q_video_clk:video_clk " "Elaborating entity \"lab2q_video_clk\" for hierarchy \"lab2q:nios_system\|lab2q_video_clk:video_clk\"" {  } { { "db/ip/lab2q/lab2q.vhd" "video_clk" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/lab2q.vhd" 940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_video_clk_video_pll lab2q:nios_system\|lab2q_video_clk:video_clk\|lab2q_video_clk_video_pll:video_pll " "Elaborating entity \"lab2q_video_clk_video_pll\" for hierarchy \"lab2q:nios_system\|lab2q_video_clk:video_clk\|lab2q_video_clk_video_pll:video_pll\"" {  } { { "db/ip/lab2q/submodules/lab2q_video_clk.v" "video_pll" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_video_clk.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll lab2q:nios_system\|lab2q_video_clk:video_clk\|lab2q_video_clk_video_pll:video_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"lab2q:nios_system\|lab2q_video_clk:video_clk\|lab2q_video_clk_video_pll:video_pll\|altera_pll:altera_pll_i\"" {  } { { "db/ip/lab2q/submodules/lab2q_video_clk_video_pll.v" "altera_pll_i" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_video_clk_video_pll.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389603 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1432502389651 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab2q:nios_system\|lab2q_video_clk:video_clk\|lab2q_video_clk_video_pll:video_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"lab2q:nios_system\|lab2q_video_clk:video_clk\|lab2q_video_clk_video_pll:video_pll\|altera_pll:altera_pll_i\"" {  } { { "db/ip/lab2q/submodules/lab2q_video_clk_video_pll.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_video_clk_video_pll.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432502389683 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab2q:nios_system\|lab2q_video_clk:video_clk\|lab2q_video_clk_video_pll:video_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"lab2q:nios_system\|lab2q_video_clk:video_clk\|lab2q_video_clk_video_pll:video_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 25.000000 MHz " "Parameter \"output_clock_frequency1\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 33.000000 MHz " "Parameter \"output_clock_frequency2\" = \"33.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389698 ""}  } { { "db/ip/lab2q/submodules/lab2q_video_clk_video_pll.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_video_clk_video_pll.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1432502389698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_mm_interconnect_0 lab2q:nios_system\|lab2q_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"lab2q_mm_interconnect_0\" for hierarchy \"lab2q:nios_system\|lab2q_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/lab2q/lab2q.vhd" "mm_interconnect_0" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/lab2q.vhd" 949 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab2q:nios_system\|lab2q_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:pixel_buffer_avalon_pixel_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab2q:nios_system\|lab2q_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:pixel_buffer_avalon_pixel_dma_master_translator\"" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_0.v" "pixel_buffer_avalon_pixel_dma_master_translator" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_0.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab2q:nios_system\|lab2q_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab2q:nios_system\|lab2q_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator\"" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_0.v" "onchip_mem_s1_translator" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_0.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab2q:nios_system\|lab2q_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:pixel_buffer_avalon_pixel_dma_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab2q:nios_system\|lab2q_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:pixel_buffer_avalon_pixel_dma_master_agent\"" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_0.v" "pixel_buffer_avalon_pixel_dma_master_agent" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_0.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab2q:nios_system\|lab2q_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_mem_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab2q:nios_system\|lab2q_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_mem_s1_agent\"" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_0.v" "onchip_mem_s1_agent" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_0.v" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502389964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab2q:nios_system\|lab2q_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_mem_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab2q:nios_system\|lab2q_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_mem_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/lab2q/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_merlin_slave_agent.sv" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502390008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab2q:nios_system\|lab2q_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab2q:nios_system\|lab2q_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo\"" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_0.v" "onchip_mem_s1_agent_rsp_fifo" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_0.v" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502390067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_mm_interconnect_0_router lab2q:nios_system\|lab2q_mm_interconnect_0:mm_interconnect_0\|lab2q_mm_interconnect_0_router:router " "Elaborating entity \"lab2q_mm_interconnect_0_router\" for hierarchy \"lab2q:nios_system\|lab2q_mm_interconnect_0:mm_interconnect_0\|lab2q_mm_interconnect_0_router:router\"" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_0.v" "router" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_0.v" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502390162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_mm_interconnect_0_router_default_decode lab2q:nios_system\|lab2q_mm_interconnect_0:mm_interconnect_0\|lab2q_mm_interconnect_0_router:router\|lab2q_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"lab2q_mm_interconnect_0_router_default_decode\" for hierarchy \"lab2q:nios_system\|lab2q_mm_interconnect_0:mm_interconnect_0\|lab2q_mm_interconnect_0_router:router\|lab2q_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502390217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_mm_interconnect_0_router_001 lab2q:nios_system\|lab2q_mm_interconnect_0:mm_interconnect_0\|lab2q_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"lab2q_mm_interconnect_0_router_001\" for hierarchy \"lab2q:nios_system\|lab2q_mm_interconnect_0:mm_interconnect_0\|lab2q_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_0.v" "router_001" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_0.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502390239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_mm_interconnect_0_router_001_default_decode lab2q:nios_system\|lab2q_mm_interconnect_0:mm_interconnect_0\|lab2q_mm_interconnect_0_router_001:router_001\|lab2q_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"lab2q_mm_interconnect_0_router_001_default_decode\" for hierarchy \"lab2q:nios_system\|lab2q_mm_interconnect_0:mm_interconnect_0\|lab2q_mm_interconnect_0_router_001:router_001\|lab2q_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_0_router_001.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502390270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_mm_interconnect_0_cmd_demux lab2q:nios_system\|lab2q_mm_interconnect_0:mm_interconnect_0\|lab2q_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"lab2q_mm_interconnect_0_cmd_demux\" for hierarchy \"lab2q:nios_system\|lab2q_mm_interconnect_0:mm_interconnect_0\|lab2q_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_0.v" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502390293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_mm_interconnect_0_cmd_mux lab2q:nios_system\|lab2q_mm_interconnect_0:mm_interconnect_0\|lab2q_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"lab2q_mm_interconnect_0_cmd_mux\" for hierarchy \"lab2q:nios_system\|lab2q_mm_interconnect_0:mm_interconnect_0\|lab2q_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_0.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502390321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_mm_interconnect_0_rsp_mux lab2q:nios_system\|lab2q_mm_interconnect_0:mm_interconnect_0\|lab2q_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"lab2q_mm_interconnect_0_rsp_mux\" for hierarchy \"lab2q:nios_system\|lab2q_mm_interconnect_0:mm_interconnect_0\|lab2q_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_0.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502390353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter lab2q:nios_system\|lab2q_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_mem_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"lab2q:nios_system\|lab2q_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_mem_s1_cmd_width_adapter\"" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_0.v" "onchip_mem_s1_cmd_width_adapter" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_0.v" 612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502390380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab2q:nios_system\|lab2q_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_mem_s1_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab2q:nios_system\|lab2q_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_mem_s1_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/lab2q/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_merlin_width_adapter.sv" 943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502390509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter lab2q:nios_system\|lab2q_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_mem_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"lab2q:nios_system\|lab2q_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_mem_s1_rsp_width_adapter\"" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_0.v" "onchip_mem_s1_rsp_width_adapter" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_0.v" 677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502390558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_mm_interconnect_1 lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"lab2q_mm_interconnect_1\" for hierarchy \"lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\"" {  } { { "db/ip/lab2q/lab2q.vhd" "mm_interconnect_1" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/lab2q.vhd" 968 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502390642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" "cpu_data_master_translator" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" 684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502391449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" "cpu_instruction_master_translator" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" 744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502391484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:character_buffer_avalon_char_buffer_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:character_buffer_avalon_char_buffer_slave_translator\"" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" "character_buffer_avalon_char_buffer_slave_translator" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" 808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502391517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:character_buffer_avalon_char_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:character_buffer_avalon_char_control_slave_translator\"" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" "character_buffer_avalon_char_control_slave_translator" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" 872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502391547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:pixel_buffer_avalon_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:pixel_buffer_avalon_control_slave_translator\"" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" "pixel_buffer_avalon_control_slave_translator" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" 936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502391581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" 1000 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502391616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:mouse_0_avalon_ps2_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:mouse_0_avalon_ps2_slave_translator\"" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" "mouse_0_avalon_ps2_slave_translator" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" 1064 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502391651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" "sysid_control_slave_translator" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502391686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" "cpu_jtag_debug_module_translator" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" 1192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502391735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sdram_controller_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sdram_controller_s1_translator\"" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" "sdram_controller_s1_translator" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" 1256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502391774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" "cpu_data_master_agent" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" 1337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502391813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" "cpu_instruction_master_agent" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" 1418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502391848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:character_buffer_avalon_char_buffer_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:character_buffer_avalon_char_buffer_slave_agent\"" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" "character_buffer_avalon_char_buffer_slave_agent" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" 1500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502391881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:character_buffer_avalon_char_buffer_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:character_buffer_avalon_char_buffer_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/lab2q/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_merlin_slave_agent.sv" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502391926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:character_buffer_avalon_char_buffer_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:character_buffer_avalon_char_buffer_slave_agent_rsp_fifo\"" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" "character_buffer_avalon_char_buffer_slave_agent_rsp_fifo" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" 1541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502391970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:character_buffer_avalon_char_control_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:character_buffer_avalon_char_control_slave_agent\"" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" "character_buffer_avalon_char_control_slave_agent" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" 1623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502392048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:character_buffer_avalon_char_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:character_buffer_avalon_char_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/lab2q/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_merlin_slave_agent.sv" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502392102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:character_buffer_avalon_char_control_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:character_buffer_avalon_char_control_slave_agent_rsp_fifo\"" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" "character_buffer_avalon_char_control_slave_agent_rsp_fifo" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" 1664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502392154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sdram_controller_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sdram_controller_s1_agent\"" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" "sdram_controller_s1_agent" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" 2361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502392320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sdram_controller_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sdram_controller_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/lab2q/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_merlin_slave_agent.sv" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502392358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo\"" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" "sdram_controller_s1_agent_rsp_fifo" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" 2402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502392408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\"" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" "sdram_controller_s1_agent_rdata_fifo" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" 2443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502392606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_mm_interconnect_1_router lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|lab2q_mm_interconnect_1_router:router " "Elaborating entity \"lab2q_mm_interconnect_1_router\" for hierarchy \"lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|lab2q_mm_interconnect_1_router:router\"" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" "router" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" 2459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502392665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_mm_interconnect_1_router_default_decode lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|lab2q_mm_interconnect_1_router:router\|lab2q_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"lab2q_mm_interconnect_1_router_default_decode\" for hierarchy \"lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|lab2q_mm_interconnect_1_router:router\|lab2q_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1_router.sv" "the_default_decode" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1_router.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502392754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_mm_interconnect_1_router_001 lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|lab2q_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"lab2q_mm_interconnect_1_router_001\" for hierarchy \"lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|lab2q_mm_interconnect_1_router_001:router_001\"" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" "router_001" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" 2475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502392784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_mm_interconnect_1_router_001_default_decode lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|lab2q_mm_interconnect_1_router_001:router_001\|lab2q_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"lab2q_mm_interconnect_1_router_001_default_decode\" for hierarchy \"lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|lab2q_mm_interconnect_1_router_001:router_001\|lab2q_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502392856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_mm_interconnect_1_router_002 lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|lab2q_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"lab2q_mm_interconnect_1_router_002\" for hierarchy \"lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|lab2q_mm_interconnect_1_router_002:router_002\"" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" "router_002" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" 2491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502392876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_mm_interconnect_1_router_002_default_decode lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|lab2q_mm_interconnect_1_router_002:router_002\|lab2q_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"lab2q_mm_interconnect_1_router_002_default_decode\" for hierarchy \"lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|lab2q_mm_interconnect_1_router_002:router_002\|lab2q_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502392910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_mm_interconnect_1_router_003 lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|lab2q_mm_interconnect_1_router_003:router_003 " "Elaborating entity \"lab2q_mm_interconnect_1_router_003\" for hierarchy \"lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|lab2q_mm_interconnect_1_router_003:router_003\"" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" "router_003" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" 2507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502392932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_mm_interconnect_1_router_003_default_decode lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|lab2q_mm_interconnect_1_router_003:router_003\|lab2q_mm_interconnect_1_router_003_default_decode:the_default_decode " "Elaborating entity \"lab2q_mm_interconnect_1_router_003_default_decode\" for hierarchy \"lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|lab2q_mm_interconnect_1_router_003:router_003\|lab2q_mm_interconnect_1_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1_router_003.sv" "the_default_decode" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502392966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_mm_interconnect_1_router_008 lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|lab2q_mm_interconnect_1_router_008:router_008 " "Elaborating entity \"lab2q_mm_interconnect_1_router_008\" for hierarchy \"lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|lab2q_mm_interconnect_1_router_008:router_008\"" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" "router_008" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" 2587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502393030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_mm_interconnect_1_router_008_default_decode lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|lab2q_mm_interconnect_1_router_008:router_008\|lab2q_mm_interconnect_1_router_008_default_decode:the_default_decode " "Elaborating entity \"lab2q_mm_interconnect_1_router_008_default_decode\" for hierarchy \"lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|lab2q_mm_interconnect_1_router_008:router_008\|lab2q_mm_interconnect_1_router_008_default_decode:the_default_decode\"" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1_router_008.sv" "the_default_decode" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1_router_008.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502393070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_mm_interconnect_1_router_009 lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|lab2q_mm_interconnect_1_router_009:router_009 " "Elaborating entity \"lab2q_mm_interconnect_1_router_009\" for hierarchy \"lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|lab2q_mm_interconnect_1_router_009:router_009\"" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" "router_009" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" 2603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502393094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_mm_interconnect_1_router_009_default_decode lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|lab2q_mm_interconnect_1_router_009:router_009\|lab2q_mm_interconnect_1_router_009_default_decode:the_default_decode " "Elaborating entity \"lab2q_mm_interconnect_1_router_009_default_decode\" for hierarchy \"lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|lab2q_mm_interconnect_1_router_009:router_009\|lab2q_mm_interconnect_1_router_009_default_decode:the_default_decode\"" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1_router_009.sv" "the_default_decode" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1_router_009.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502393130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:character_buffer_avalon_char_buffer_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:character_buffer_avalon_char_buffer_slave_burst_adapter\"" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" "character_buffer_avalon_char_buffer_slave_burst_adapter" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" 2653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502393151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:character_buffer_avalon_char_buffer_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:character_buffer_avalon_char_buffer_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/lab2q/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502393198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter\"" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" "sdram_controller_s1_burst_adapter" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" 2703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502393232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/lab2q/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502393263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_mm_interconnect_1_cmd_demux lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|lab2q_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"lab2q_mm_interconnect_1_cmd_demux\" for hierarchy \"lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|lab2q_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" "cmd_demux" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" 2762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502393292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_mm_interconnect_1_cmd_demux_001 lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|lab2q_mm_interconnect_1_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"lab2q_mm_interconnect_1_cmd_demux_001\" for hierarchy \"lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|lab2q_mm_interconnect_1_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" "cmd_demux_001" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" 2785 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502393348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_mm_interconnect_1_cmd_mux lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|lab2q_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"lab2q_mm_interconnect_1_cmd_mux\" for hierarchy \"lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|lab2q_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" "cmd_mux" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502393389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_mm_interconnect_1_cmd_mux_006 lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|lab2q_mm_interconnect_1_cmd_mux_006:cmd_mux_006 " "Elaborating entity \"lab2q_mm_interconnect_1_cmd_mux_006\" for hierarchy \"lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|lab2q_mm_interconnect_1_cmd_mux_006:cmd_mux_006\"" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" "cmd_mux_006" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" 2910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502393442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|lab2q_mm_interconnect_1_cmd_mux_006:cmd_mux_006\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|lab2q_mm_interconnect_1_cmd_mux_006:cmd_mux_006\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1_cmd_mux_006.sv" "arb" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1_cmd_mux_006.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502393498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|lab2q_mm_interconnect_1_cmd_mux_006:cmd_mux_006\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|lab2q_mm_interconnect_1_cmd_mux_006:cmd_mux_006\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/lab2q/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502393525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_mm_interconnect_1_rsp_demux lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|lab2q_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"lab2q_mm_interconnect_1_rsp_demux\" for hierarchy \"lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|lab2q_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" "rsp_demux" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" 2950 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502393558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_mm_interconnect_1_rsp_mux lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|lab2q_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"lab2q_mm_interconnect_1_rsp_mux\" for hierarchy \"lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|lab2q_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" "rsp_mux" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" 3140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502393614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|lab2q_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|lab2q_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1_rsp_mux.sv" "arb" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1_rsp_mux.sv" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502393707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|lab2q_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|lab2q_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/lab2q/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502393745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_mm_interconnect_1_rsp_mux_001 lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|lab2q_mm_interconnect_1_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"lab2q_mm_interconnect_1_rsp_mux_001\" for hierarchy \"lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|lab2q_mm_interconnect_1_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" "rsp_mux_001" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" 3163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502393768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|lab2q_mm_interconnect_1_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|lab2q_mm_interconnect_1_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1_rsp_mux_001.sv" "arb" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1_rsp_mux_001.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502393816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:character_buffer_avalon_char_buffer_slave_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:character_buffer_avalon_char_buffer_slave_rsp_width_adapter\"" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" "character_buffer_avalon_char_buffer_slave_rsp_width_adapter" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" 3228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502393843 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(731) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(731): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/lab2q/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_merlin_width_adapter.sv" 731 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1432502393874 "|top|lab2q:nios_system|lab2q_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:character_buffer_avalon_char_buffer_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(732) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(732): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/lab2q/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_merlin_width_adapter.sv" 732 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1432502393874 "|top|lab2q:nios_system|lab2q_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:character_buffer_avalon_char_buffer_slave_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter\"" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" "sdram_controller_s1_rsp_width_adapter" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" 3293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502393987 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(731) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(731): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/lab2q/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_merlin_width_adapter.sv" 731 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1432502394017 "|top|lab2q:nios_system|lab2q_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(732) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(732): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/lab2q/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_merlin_width_adapter.sv" 732 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1432502394018 "|top|lab2q:nios_system|lab2q_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:character_buffer_avalon_char_buffer_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:character_buffer_avalon_char_buffer_slave_cmd_width_adapter\"" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" "character_buffer_avalon_char_buffer_slave_cmd_width_adapter" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" 3358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502394124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter\"" {  } { { "db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" "sdram_controller_s1_cmd_width_adapter" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_mm_interconnect_1.v" 3423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502394223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_irq_mapper lab2q:nios_system\|lab2q_irq_mapper:irq_mapper " "Elaborating entity \"lab2q_irq_mapper\" for hierarchy \"lab2q:nios_system\|lab2q_irq_mapper:irq_mapper\"" {  } { { "db/ip/lab2q/lab2q.vhd" "irq_mapper" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/lab2q.vhd" 1042 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502394307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_rst_controller lab2q:nios_system\|lab2q_rst_controller:rst_controller " "Elaborating entity \"lab2q_rst_controller\" for hierarchy \"lab2q:nios_system\|lab2q_rst_controller:rst_controller\"" {  } { { "db/ip/lab2q/lab2q.vhd" "rst_controller" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/lab2q.vhd" 1051 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502394337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab2q:nios_system\|lab2q_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab2q:nios_system\|lab2q_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/lab2q/lab2q_rst_controller.vhd" "rst_controller" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/lab2q_rst_controller.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502394366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab2q:nios_system\|lab2q_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab2q:nios_system\|lab2q_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/lab2q/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502394401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab2q:nios_system\|lab2q_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab2q:nios_system\|lab2q_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/lab2q/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502394424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2q_rst_controller_001 lab2q:nios_system\|lab2q_rst_controller_001:rst_controller_001 " "Elaborating entity \"lab2q_rst_controller_001\" for hierarchy \"lab2q:nios_system\|lab2q_rst_controller_001:rst_controller_001\"" {  } { { "db/ip/lab2q/lab2q.vhd" "rst_controller_001" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/lab2q.vhd" 1116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502394454 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req lab2q_rst_controller_001.vhd(55) " "VHDL Signal Declaration warning at lab2q_rst_controller_001.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "db/ip/lab2q/lab2q_rst_controller_001.vhd" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/lab2q_rst_controller_001.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1432502394456 "|top|lab2q:nios_system|lab2q_rst_controller_001:rst_controller_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab2q:nios_system\|lab2q_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab2q:nios_system\|lab2q_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/lab2q/lab2q_rst_controller_001.vhd" "rst_controller_001" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/lab2q_rst_controller_001.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502394488 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q_b Char_Buffer_Memory 16 8 " "Port \"q_b\" on the entity instantiation of \"Char_Buffer_Memory\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "db/ip/lab2q/submodules/lab2q_character_buffer.v" "Char_Buffer_Memory" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_character_buffer.v" 379 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1432502397370 "|top|lab2q:nios_system|lab2q_character_buffer:character_buffer|altsyncram:Char_Buffer_Memory"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1432502398080 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1432502415207 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1432502415513 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1432502417077 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1432502417125 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1432502417211 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1432502417295 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 5 modules, 5 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 5 modules, 5 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1432502417300 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1432502418098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld2dead247/alt_sld_fab.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/sld2dead247/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502418424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502418424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_ident " "Found entity 1: alt_sld_fab_ident" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_ident.sv" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/sld2dead247/submodules/alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502418436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502418436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_presplit" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_presplit.sv" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/sld2dead247/submodules/alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502418455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502418455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/sld2dead247/submodules/alt_sld_fab_sldfabric.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502418509 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_sldfabric" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/sld2dead247/submodules/alt_sld_fab_sldfabric.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502418509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502418509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_splitter" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_splitter.sv" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/sld2dead247/submodules/alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502418544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502418544 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab2q:nios_system\|lab2q_fifo:fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_9v41:fifo_ram\|q_b\[1\] " "Synthesized away node \"lab2q:nios_system\|lab2q_fifo:fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_9v41:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_9v41.tdf" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/altsyncram_9v41.tdf" 70 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/dcfifo_73q1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "d:/altera/14.1/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "db/ip/lab2q/submodules/lab2q_fifo.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_fifo.v" 174 0 0 } } { "db/ip/lab2q/lab2q.vhd" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/lab2q.vhd" 762 0 0 } } { "lab2q/top.vhd" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/lab2q/top.vhd" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432502420511 "|top|lab2q:nios_system|lab2q_fifo:fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_9v41:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab2q:nios_system\|lab2q_fifo:fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_9v41:fifo_ram\|q_b\[2\] " "Synthesized away node \"lab2q:nios_system\|lab2q_fifo:fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_9v41:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_9v41.tdf" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/altsyncram_9v41.tdf" 100 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/dcfifo_73q1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "d:/altera/14.1/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "db/ip/lab2q/submodules/lab2q_fifo.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_fifo.v" 174 0 0 } } { "db/ip/lab2q/lab2q.vhd" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/lab2q.vhd" 762 0 0 } } { "lab2q/top.vhd" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/lab2q/top.vhd" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432502420511 "|top|lab2q:nios_system|lab2q_fifo:fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_9v41:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab2q:nios_system\|lab2q_fifo:fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_9v41:fifo_ram\|q_b\[3\] " "Synthesized away node \"lab2q:nios_system\|lab2q_fifo:fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_9v41:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_9v41.tdf" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/altsyncram_9v41.tdf" 130 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/dcfifo_73q1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "d:/altera/14.1/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "db/ip/lab2q/submodules/lab2q_fifo.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_fifo.v" 174 0 0 } } { "db/ip/lab2q/lab2q.vhd" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/lab2q.vhd" 762 0 0 } } { "lab2q/top.vhd" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/lab2q/top.vhd" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432502420511 "|top|lab2q:nios_system|lab2q_fifo:fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_9v41:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab2q:nios_system\|lab2q_fifo:fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_9v41:fifo_ram\|q_b\[12\] " "Synthesized away node \"lab2q:nios_system\|lab2q_fifo:fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_9v41:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_9v41.tdf" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/altsyncram_9v41.tdf" 400 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/dcfifo_73q1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "d:/altera/14.1/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "db/ip/lab2q/submodules/lab2q_fifo.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_fifo.v" 174 0 0 } } { "db/ip/lab2q/lab2q.vhd" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/lab2q.vhd" 762 0 0 } } { "lab2q/top.vhd" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/lab2q/top.vhd" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432502420511 "|top|lab2q:nios_system|lab2q_fifo:fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_9v41:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab2q:nios_system\|lab2q_fifo:fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_9v41:fifo_ram\|q_b\[13\] " "Synthesized away node \"lab2q:nios_system\|lab2q_fifo:fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_9v41:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_9v41.tdf" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/altsyncram_9v41.tdf" 430 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/dcfifo_73q1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "d:/altera/14.1/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "db/ip/lab2q/submodules/lab2q_fifo.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_fifo.v" 174 0 0 } } { "db/ip/lab2q/lab2q.vhd" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/lab2q.vhd" 762 0 0 } } { "lab2q/top.vhd" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/lab2q/top.vhd" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432502420511 "|top|lab2q:nios_system|lab2q_fifo:fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_9v41:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab2q:nios_system\|lab2q_fifo:fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_9v41:fifo_ram\|q_b\[22\] " "Synthesized away node \"lab2q:nios_system\|lab2q_fifo:fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_9v41:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_9v41.tdf" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/altsyncram_9v41.tdf" 700 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/dcfifo_73q1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "d:/altera/14.1/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "db/ip/lab2q/submodules/lab2q_fifo.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_fifo.v" 174 0 0 } } { "db/ip/lab2q/lab2q.vhd" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/lab2q.vhd" 762 0 0 } } { "lab2q/top.vhd" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/lab2q/top.vhd" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432502420511 "|top|lab2q:nios_system|lab2q_fifo:fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_9v41:fifo_ram|ram_block11a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab2q:nios_system\|lab2q_fifo:fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_9v41:fifo_ram\|q_b\[23\] " "Synthesized away node \"lab2q:nios_system\|lab2q_fifo:fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_9v41:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_9v41.tdf" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/altsyncram_9v41.tdf" 730 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/dcfifo_73q1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "d:/altera/14.1/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "db/ip/lab2q/submodules/lab2q_fifo.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_fifo.v" 174 0 0 } } { "db/ip/lab2q/lab2q.vhd" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/lab2q.vhd" 762 0 0 } } { "lab2q/top.vhd" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/lab2q/top.vhd" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432502420511 "|top|lab2q:nios_system|lab2q_fifo:fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_9v41:fifo_ram|ram_block11a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab2q:nios_system\|lab2q_character_buffer:character_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_6dd2:auto_generated\|q_a\[7\] " "Synthesized away node \"lab2q:nios_system\|lab2q_character_buffer:character_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_6dd2:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_6dd2.tdf" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/altsyncram_6dd2.tdf" 316 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/lab2q/submodules/lab2q_character_buffer.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_character_buffer.v" 379 0 0 } } { "db/ip/lab2q/lab2q.vhd" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/lab2q.vhd" 706 0 0 } } { "lab2q/top.vhd" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/lab2q/top.vhd" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432502420511 "|top|lab2q:nios_system|lab2q_character_buffer:character_buffer|altsyncram:Char_Buffer_Memory|altsyncram_6dd2:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1432502420511 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab2q:nios_system\|lab2q_video_clk:video_clk\|lab2q_video_clk_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[2\] " "Synthesized away node \"lab2q:nios_system\|lab2q_video_clk:video_clk\|lab2q_video_clk_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[2\]\"" {  } { { "altera_pll.v" "" { Text "d:/altera/14.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "db/ip/lab2q/submodules/lab2q_video_clk_video_pll.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_video_clk_video_pll.v" 91 0 0 } } { "db/ip/lab2q/submodules/lab2q_video_clk.v" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/submodules/lab2q_video_clk.v" 26 0 0 } } { "db/ip/lab2q/lab2q.vhd" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/ip/lab2q/lab2q.vhd" 940 0 0 } } { "lab2q/top.vhd" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/lab2q/top.vhd" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432502420511 "|top|lab2q:nios_system|lab2q_video_clk:video_clk|lab2q_video_clk_video_pll:video_pll|altera_pll:altera_pll_i|general[2].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1432502420511 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1432502420511 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432502426580 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432502426580 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432502426580 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432502426580 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432502426580 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432502426580 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432502426580 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432502426580 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432502426580 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432502426580 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432502426580 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432502426580 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432502426580 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432502426580 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432502426580 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1432502426580 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1432502426580 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432502426665 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"lab2q:nios_system\|lab2q_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502426668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502426668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502426668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502426668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502426668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502426668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502426668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502426668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502426668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502426668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502426668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502426668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502426668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502426668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432502426668 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1432502426668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/db/altsyncram_40n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432502426856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432502426856 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "12 " "12 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1432502428250 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vga_sync_n GND " "Pin \"vga_sync_n\" is stuck at GND" {  } { { "lab2q/top.vhd" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/lab2q/top.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432502432096 "|top|vga_sync_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_cke VCC " "Pin \"dram_cke\" is stuck at VCC" {  } { { "lab2q/top.vhd" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/lab2q/top.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432502432096 "|top|dram_cke"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1432502432096 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432502432676 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "542 " "542 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1432502436118 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432502436911 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/output_files/lab2.map.smsg " "Generated suppressed messages file C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/output_files/lab2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1432502437917 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "21 0 4 0 0 " "Adding 21 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1432502440166 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432502440166 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_OUTCLK" "OUTCLK lab2q:nios_system\|lab2q_video_clk:video_clk\|lab2q_video_clk_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "OUTCLK port on the PLL is not properly connected on instance lab2q:nios_system\|lab2q_video_clk:video_clk\|lab2q_video_clk_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The output clock port on the PLL must be connected." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1432502440895 ""}  } { { "altera_pll.v" "" { Text "d:/altera/14.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The output clock port on the PLL must be connected." 0 0 "Quartus II" 0 -1 1432502440895 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "lab2q/top.vhd" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/lab2q/top.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432502441637 "|top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "lab2q/top.vhd" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/lab2q/top.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432502441637 "|top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "lab2q/top.vhd" "" { Text "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/lab2q/top.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432502441637 "|top|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1432502441637 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3896 " "Implemented 3896 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1432502441698 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1432502441698 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "18 " "Implemented 18 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1432502441698 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3369 " "Implemented 3369 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1432502441698 ""} { "Info" "ICUT_CUT_TM_RAMS" "443 " "Implemented 443 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1432502441698 ""} { "Info" "ICUT_CUT_TM_PLLS" "4 " "Implemented 4 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1432502441698 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1432502441698 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "879 " "Peak virtual memory: 879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1432502442127 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 24 17:20:42 2015 " "Processing ended: Sun May 24 17:20:42 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1432502442127 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:50 " "Elapsed time: 00:02:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1432502442127 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:27 " "Total CPU time (on all processors): 00:04:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1432502442127 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1432502442127 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1432502446440 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1432502446471 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 24 17:20:44 2015 " "Processing started: Sun May 24 17:20:44 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1432502446471 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1432502446471 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab2 -c lab2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1432502446472 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1432502446975 ""}
{ "Info" "0" "" "Project  = lab2" {  } {  } 0 0 "Project  = lab2" 0 0 "Fitter" 0 0 1432502446975 ""}
{ "Info" "0" "" "Revision = lab2" {  } {  } 0 0 "Revision = lab2" 0 0 "Fitter" 0 0 1432502446976 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1432502447705 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab2 5CSEMA6F31C6 " "Selected device 5CSEMA6F31C6 for design \"lab2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1432502447841 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1432502447925 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1432502447925 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances in design that are actually implemented as ROM because the write logic is always disabled. One such instance is listed below for example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lab2q:nios_system\|lab2q_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_jii1:auto_generated\|ram_block1a141 " "Atom \"lab2q:nios_system\|lab2q_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_jii1:auto_generated\|ram_block1a141\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1432502448227 "|top|lab2q:nios_system|lab2q_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jii1:auto_generated|ram_block1a141"}  } {  } 0 119042 "Found RAM instances in design that are actually implemented as ROM because the write logic is always disabled. One such instance is listed below for example." 0 0 "Fitter" 0 -1 1432502448227 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1432502449020 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1432502449058 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1432502450323 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1432502450594 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1432502469295 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "3 s (3 global) " "Promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "lab2q:nios_system\|lab2q_video_clk:video_clk\|lab2q_video_clk_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 149 global CLKCTRL_G4 " "lab2q:nios_system\|lab2q_video_clk:video_clk\|lab2q_video_clk_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 149 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1432502470295 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "lab2q:nios_system\|lab2q_sys_sdram_pll:sys_sdram_pll\|lab2q_sys_sdram_pll_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 2383 global CLKCTRL_G6 " "lab2q:nios_system\|lab2q_sys_sdram_pll:sys_sdram_pll\|lab2q_sys_sdram_pll_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 2383 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1432502470295 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "lab2q:nios_system\|lab2q_sys_sdram_pll:sys_sdram_pll\|lab2q_sys_sdram_pll_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 1 global CLKCTRL_G7 " "lab2q:nios_system\|lab2q_sys_sdram_pll:sys_sdram_pll\|lab2q_sys_sdram_pll_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1432502470295 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1432502470295 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1432502471080 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432502473565 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432502473565 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432502473565 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432502473565 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432502473565 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432502473565 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432502473565 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432502473565 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432502473565 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432502473565 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432502473565 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432502473565 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432502473565 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432502473565 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432502473565 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432502473565 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432502473565 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432502473565 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432502473565 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432502473565 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432502473565 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432502473565 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432502473565 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432502473565 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432502473565 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432502473565 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1432502473565 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432502473565 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1432502473565 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_73q1 " "Entity dcfifo_73q1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432502473565 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432502473565 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1432502473565 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432502473565 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432502473565 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432502473565 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1432502473565 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1432502473565 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/kevin/documents/hdl48/lab2/quartus_part/db/ip/lab2q/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/kevin/documents/hdl48/lab2/quartus_part/db/ip/lab2q/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1432502473698 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/kevin/documents/hdl48/lab2/quartus_part/db/ip/lab2q/submodules/lab2q_cpu.sdc " "Reading SDC File: 'c:/users/kevin/documents/hdl48/lab2/quartus_part/db/ip/lab2q/submodules/lab2q_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1432502473721 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_50 " "Node: clock_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lab2q:nios_system\|lab2q_sdram_controller:sdram_controller\|m_addr\[0\] clock_50 " "Register lab2q:nios_system\|lab2q_sdram_controller:sdram_controller\|m_addr\[0\] is being clocked by clock_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1432502473798 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1432502473798 "|top|clock_50"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1432502473937 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1432502473939 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|video_clk\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|video_clk\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1432502473966 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|sys_sdram_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|sys_sdram_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1432502473966 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1432502473966 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1432502473968 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1432502473969 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1432502473969 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1432502473969 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1432502473969 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1432502474181 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1432502474195 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1432502474312 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1432502474316 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1432502474316 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1432502474316 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1432502474316 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1432502474316 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1432502474316 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1432502474316 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1432502474316 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1432502474316 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1432502474316 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1432502474316 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1432502474316 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1432502474316 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1432502474316 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1432502474316 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1432502474316 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1432502474316 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1432502474316 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1432502474316 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1432502474316 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1432502474316 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1432502474318 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1432502474352 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1432502474353 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1432502474373 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1432502475575 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "24 EC " "Packed 24 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1432502475591 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O input buffer " "Packed 16 registers into blocks of type I/O input buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1432502475591 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O output buffer " "Packed 53 registers into blocks of type I/O output buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1432502475591 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "34 " "Created 34 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1432502475591 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1432502475591 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_n " "Node \"ADC_CS_n\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SCLK " "Node \"FPGA_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SDAT " "Node \"FPGA_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_A\[0\] " "Node \"GPIO_A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_A\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_A\[10\] " "Node \"GPIO_A\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_A\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_A\[11\] " "Node \"GPIO_A\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_A\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_A\[12\] " "Node \"GPIO_A\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_A\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_A\[13\] " "Node \"GPIO_A\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_A\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_A\[14\] " "Node \"GPIO_A\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_A\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_A\[15\] " "Node \"GPIO_A\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_A\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_A\[16\] " "Node \"GPIO_A\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_A\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_A\[17\] " "Node \"GPIO_A\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_A\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_A\[18\] " "Node \"GPIO_A\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_A\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_A\[19\] " "Node \"GPIO_A\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_A\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_A\[1\] " "Node \"GPIO_A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_A\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_A\[20\] " "Node \"GPIO_A\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_A\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_A\[21\] " "Node \"GPIO_A\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_A\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_A\[22\] " "Node \"GPIO_A\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_A\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_A\[23\] " "Node \"GPIO_A\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_A\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_A\[24\] " "Node \"GPIO_A\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_A\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_A\[25\] " "Node \"GPIO_A\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_A\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_A\[26\] " "Node \"GPIO_A\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_A\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_A\[27\] " "Node \"GPIO_A\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_A\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_A\[28\] " "Node \"GPIO_A\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_A\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_A\[29\] " "Node \"GPIO_A\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_A\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_A\[2\] " "Node \"GPIO_A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_A\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_A\[30\] " "Node \"GPIO_A\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_A\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_A\[31\] " "Node \"GPIO_A\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_A\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_A\[32\] " "Node \"GPIO_A\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_A\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_A\[33\] " "Node \"GPIO_A\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_A\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_A\[34\] " "Node \"GPIO_A\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_A\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_A\[35\] " "Node \"GPIO_A\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_A\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_A\[3\] " "Node \"GPIO_A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_A\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_A\[4\] " "Node \"GPIO_A\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_A\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_A\[5\] " "Node \"GPIO_A\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_A\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_A\[6\] " "Node \"GPIO_A\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_A\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_A\[7\] " "Node \"GPIO_A\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_A\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_A\[8\] " "Node \"GPIO_A\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_A\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_A\[9\] " "Node \"GPIO_A\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_A\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_B\[0\] " "Node \"GPIO_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_B\[10\] " "Node \"GPIO_B\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_B\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_B\[11\] " "Node \"GPIO_B\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_B\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_B\[12\] " "Node \"GPIO_B\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_B\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_B\[13\] " "Node \"GPIO_B\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_B\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_B\[14\] " "Node \"GPIO_B\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_B\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_B\[15\] " "Node \"GPIO_B\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_B\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_B\[16\] " "Node \"GPIO_B\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_B\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_B\[17\] " "Node \"GPIO_B\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_B\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_B\[18\] " "Node \"GPIO_B\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_B\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_B\[19\] " "Node \"GPIO_B\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_B\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_B\[1\] " "Node \"GPIO_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_B\[20\] " "Node \"GPIO_B\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_B\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_B\[21\] " "Node \"GPIO_B\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_B\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_B\[22\] " "Node \"GPIO_B\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_B\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_B\[23\] " "Node \"GPIO_B\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_B\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_B\[24\] " "Node \"GPIO_B\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_B\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_B\[25\] " "Node \"GPIO_B\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_B\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_B\[26\] " "Node \"GPIO_B\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_B\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_B\[27\] " "Node \"GPIO_B\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_B\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_B\[28\] " "Node \"GPIO_B\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_B\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_B\[29\] " "Node \"GPIO_B\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_B\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_B\[2\] " "Node \"GPIO_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_B\[30\] " "Node \"GPIO_B\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_B\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_B\[31\] " "Node \"GPIO_B\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_B\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_B\[32\] " "Node \"GPIO_B\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_B\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_B\[33\] " "Node \"GPIO_B\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_B\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_B\[34\] " "Node \"GPIO_B\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_B\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_B\[35\] " "Node \"GPIO_B\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_B\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_B\[3\] " "Node \"GPIO_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_B\[4\] " "Node \"GPIO_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_B\[5\] " "Node \"GPIO_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_B\[6\] " "Node \"GPIO_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_B\[7\] " "Node \"GPIO_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_B\[8\] " "Node \"GPIO_B\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_B\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_B\[9\] " "Node \"GPIO_B\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_B\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432502477003 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1432502477003 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:27 " "Fitter preparation operations ending: elapsed time is 00:00:27" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1432502477013 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1432502496632 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1432502502136 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1432502503311 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1432502520048 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:18 " "Fitter placement operations ending: elapsed time is 00:00:18" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1432502520049 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1432502529391 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1432502553370 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1432502553370 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:20 " "Fitter routing operations ending: elapsed time is 00:00:20" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1432502563552 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1432502563559 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1432502563559 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "5.14 " "Total time spent on timing analysis during the Fitter is 5.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1432502570406 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1432502570812 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1432502582955 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1432502583144 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1432502594615 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:44 " "Fitter post-fit operations ending: elapsed time is 00:00:44" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1432502614925 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1432502615749 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/output_files/lab2.fit.smsg " "Generated suppressed messages file C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part/output_files/lab2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1432502616592 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 177 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 177 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2163 " "Peak virtual memory: 2163 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1432502620829 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 24 17:23:40 2015 " "Processing ended: Sun May 24 17:23:40 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1432502620829 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:56 " "Elapsed time: 00:02:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1432502620829 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:55 " "Total CPU time (on all processors): 00:02:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1432502620829 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1432502620829 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1432502626838 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1432502626862 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 24 17:23:46 2015 " "Processing started: Sun May 24 17:23:46 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1432502626862 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1432502626862 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab2 -c lab2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1432502626862 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1432502645141 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "758 " "Peak virtual memory: 758 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1432502649918 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 24 17:24:09 2015 " "Processing ended: Sun May 24 17:24:09 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1432502649918 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1432502649918 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1432502649918 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1432502649918 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1432502650731 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1432502653967 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1432502653994 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 24 17:24:12 2015 " "Processing started: Sun May 24 17:24:12 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1432502653994 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1432502653994 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab2 -c lab2 " "Command: quartus_sta lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1432502653995 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "Quartus II" 0 0 1432502654539 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1432502656528 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1432502656642 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1432502656642 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432502659524 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432502659524 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432502659524 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432502659524 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432502659524 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432502659524 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432502659524 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432502659524 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432502659524 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432502659524 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432502659524 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432502659524 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432502659524 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432502659524 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432502659524 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432502659524 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432502659524 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432502659524 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432502659524 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432502659524 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432502659524 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432502659524 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432502659524 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432502659524 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432502659524 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432502659524 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1432502659524 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432502659524 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1432502659524 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_73q1 " "Entity dcfifo_73q1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432502659524 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432502659524 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1432502659524 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432502659524 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432502659524 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432502659524 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1432502659524 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1432502659524 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/kevin/documents/hdl48/lab2/quartus_part/db/ip/lab2q/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/kevin/documents/hdl48/lab2/quartus_part/db/ip/lab2q/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1432502659778 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/kevin/documents/hdl48/lab2/quartus_part/db/ip/lab2q/submodules/lab2q_cpu.sdc " "Reading SDC File: 'c:/users/kevin/documents/hdl48/lab2/quartus_part/db/ip/lab2q/submodules/lab2q_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1432502659804 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_50 " "Node: clock_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lab2q:nios_system\|lab2q_sdram_controller:sdram_controller\|m_addr\[0\] clock_50 " "Register lab2q:nios_system\|lab2q_sdram_controller:sdram_controller\|m_addr\[0\] is being clocked by clock_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1432502659958 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1432502659958 "|top|clock_50"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1432502660074 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1432502660340 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|video_clk\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|video_clk\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1432502660432 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|sys_sdram_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|sys_sdram_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1432502660432 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1432502660432 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1432502660438 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1432502660507 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.472 " "Worst-case setup slack is 12.472" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432502660636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432502660636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.472               0.000 altera_reserved_tck  " "   12.472               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432502660636 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1432502660636 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.272 " "Worst-case hold slack is 0.272" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432502660655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432502660655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.272               0.000 altera_reserved_tck  " "    0.272               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432502660655 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1432502660655 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.259 " "Worst-case recovery slack is 14.259" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432502660667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432502660667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.259               0.000 altera_reserved_tck  " "   14.259               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432502660667 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1432502660667 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.846 " "Worst-case removal slack is 0.846" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432502660681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432502660681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.846               0.000 altera_reserved_tck  " "    0.846               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432502660681 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1432502660681 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.536 " "Worst-case minimum pulse width slack is 15.536" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432502660688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432502660688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.536               0.000 altera_reserved_tck  " "   15.536               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432502660688 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1432502660688 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432502660875 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432502660875 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432502660875 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432502660875 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432502660875 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.068 ns " "Worst Case Available Settling Time: 63.068 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432502660875 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432502660875 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432502660875 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432502660875 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432502660875 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432502660875 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432502660875 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1432502660888 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1432502661001 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1432502675897 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_50 " "Node: clock_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lab2q:nios_system\|lab2q_sdram_controller:sdram_controller\|m_addr\[0\] clock_50 " "Register lab2q:nios_system\|lab2q_sdram_controller:sdram_controller\|m_addr\[0\] is being clocked by clock_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1432502676485 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1432502676485 "|top|clock_50"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1432502676713 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|video_clk\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|video_clk\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1432502676760 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|sys_sdram_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|sys_sdram_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1432502676760 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1432502676760 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.681 " "Worst-case setup slack is 12.681" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432502676802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432502676802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.681               0.000 altera_reserved_tck  " "   12.681               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432502676802 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1432502676802 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.248 " "Worst-case hold slack is 0.248" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432502676825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432502676825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.248               0.000 altera_reserved_tck  " "    0.248               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432502676825 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1432502676825 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.401 " "Worst-case recovery slack is 14.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432502676838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432502676838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.401               0.000 altera_reserved_tck  " "   14.401               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432502676838 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1432502676838 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.778 " "Worst-case removal slack is 0.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432502676850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432502676850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.778               0.000 altera_reserved_tck  " "    0.778               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432502676850 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1432502676850 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.531 " "Worst-case minimum pulse width slack is 15.531" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432502676859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432502676859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.531               0.000 altera_reserved_tck  " "   15.531               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432502676859 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1432502676859 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432502676959 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432502676959 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432502676959 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432502676959 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432502676959 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.070 ns " "Worst Case Available Settling Time: 63.070 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432502676959 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432502676959 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432502676959 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432502676959 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432502676959 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432502676959 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432502676959 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1432502676971 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1432502677438 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1432502692371 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_50 " "Node: clock_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lab2q:nios_system\|lab2q_sdram_controller:sdram_controller\|m_addr\[0\] clock_50 " "Register lab2q:nios_system\|lab2q_sdram_controller:sdram_controller\|m_addr\[0\] is being clocked by clock_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1432502692961 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1432502692961 "|top|clock_50"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1432502693180 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|video_clk\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|video_clk\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1432502693226 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|sys_sdram_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|sys_sdram_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1432502693226 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1432502693226 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.457 " "Worst-case setup slack is 14.457" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432502693241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432502693241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.457               0.000 altera_reserved_tck  " "   14.457               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432502693241 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1432502693241 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.094 " "Worst-case hold slack is 0.094" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432502693257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432502693257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.094               0.000 altera_reserved_tck  " "    0.094               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432502693257 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1432502693257 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.526 " "Worst-case recovery slack is 15.526" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432502693267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432502693267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.526               0.000 altera_reserved_tck  " "   15.526               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432502693267 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1432502693267 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.399 " "Worst-case removal slack is 0.399" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432502693279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432502693279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399               0.000 altera_reserved_tck  " "    0.399               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432502693279 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1432502693279 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.445 " "Worst-case minimum pulse width slack is 15.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432502693288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432502693288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.445               0.000 altera_reserved_tck  " "   15.445               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432502693288 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1432502693288 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432502693371 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432502693371 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432502693371 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432502693371 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432502693371 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 64.340 ns " "Worst Case Available Settling Time: 64.340 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432502693371 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432502693371 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432502693371 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432502693371 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432502693371 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432502693371 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432502693371 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1432502693385 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_50 " "Node: clock_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lab2q:nios_system\|lab2q_sdram_controller:sdram_controller\|m_addr\[0\] clock_50 " "Register lab2q:nios_system\|lab2q_sdram_controller:sdram_controller\|m_addr\[0\] is being clocked by clock_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1432502695258 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1432502695258 "|top|clock_50"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1432502695489 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|video_clk\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|video_clk\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1432502695538 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|sys_sdram_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|sys_sdram_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1432502695538 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1432502695538 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.810 " "Worst-case setup slack is 14.810" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432502695556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432502695556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.810               0.000 altera_reserved_tck  " "   14.810               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432502695556 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1432502695556 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.074 " "Worst-case hold slack is 0.074" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432502695576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432502695576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.074               0.000 altera_reserved_tck  " "    0.074               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432502695576 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1432502695576 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.755 " "Worst-case recovery slack is 15.755" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432502695590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432502695590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.755               0.000 altera_reserved_tck  " "   15.755               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432502695590 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1432502695590 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.352 " "Worst-case removal slack is 0.352" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432502695602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432502695602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352               0.000 altera_reserved_tck  " "    0.352               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432502695602 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1432502695602 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.434 " "Worst-case minimum pulse width slack is 15.434" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432502695612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432502695612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.434               0.000 altera_reserved_tck  " "   15.434               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432502695612 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1432502695612 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432502695698 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432502695698 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432502695698 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432502695698 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432502695698 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 64.442 ns " "Worst Case Available Settling Time: 64.442 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432502695698 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432502695698 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432502695698 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432502695698 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432502695698 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432502695698 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432502695698 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1432502699152 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1432502699153 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1229 " "Peak virtual memory: 1229 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1432502699457 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 24 17:24:59 2015 " "Processing ended: Sun May 24 17:24:59 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1432502699457 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1432502699457 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1432502699457 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1432502699457 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 250 s " "Quartus II Full Compilation was successful. 0 errors, 250 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1432502700521 ""}
