// Seed: 2811493267
module module_0 (
    output wire id_0,
    input wor id_1,
    output tri id_2,
    input wand id_3,
    input supply1 id_4,
    input wor id_5,
    output tri1 id_6
    , id_24,
    output wor id_7,
    input wire id_8,
    input wor id_9,
    output wire id_10,
    output wor id_11,
    input supply0 id_12,
    output wire id_13,
    input wor id_14,
    output wand id_15,
    output wire id_16,
    output wor id_17,
    input tri0 id_18,
    input supply1 id_19,
    input supply1 id_20,
    output wor id_21,
    output supply0 id_22
);
  logic [7:0] id_25;
  assign id_2 = id_9 + id_18;
  assign id_25[1] = -1;
  logic id_26, id_27;
  assign module_1.id_20 = 0;
endmodule
module module_1 #(
    parameter id_13 = 32'd10,
    parameter id_2  = 32'd32,
    parameter id_8  = 32'd94,
    parameter id_9  = 32'd17
) (
    input supply0 id_0,
    input tri0 id_1,
    input tri0 _id_2,
    input wire id_3,
    input wand id_4,
    output wor id_5,
    output supply1 id_6,
    input wor id_7,
    input tri1 _id_8,
    input wire _id_9,
    input tri1 id_10,
    input supply0 id_11,
    output tri1 id_12,
    input uwire _id_13,
    input wor id_14,
    output wire id_15,
    input tri0 id_16,
    input wand id_17,
    input tri1 id_18,
    input tri0 id_19,
    output wand id_20,
    input tri0 id_21,
    input tri id_22,
    input wire id_23,
    input tri id_24,
    input tri0 id_25,
    output uwire id_26
);
  assign id_26 = 1;
  wire [id_2 : -1 'b0 &  id_8  #  (  .  id_2  (  -1  )  )  !=  1] id_28;
  wire id_29, id_30;
  logic [id_13 : id_9] id_31;
  module_0 modCall_1 (
      id_20,
      id_11,
      id_15,
      id_11,
      id_18,
      id_18,
      id_6,
      id_15,
      id_10,
      id_22,
      id_5,
      id_26,
      id_18,
      id_26,
      id_21,
      id_26,
      id_12,
      id_20,
      id_22,
      id_19,
      id_0,
      id_12,
      id_20
  );
endmodule
