JDF B
// Created by Version 7.2 
PROJECT mico8uart_xo
DESIGN mico8uart_xo Normal
DEVKIT LCMXO2280C-5T144C
ENTRY Pure Verilog HDL
TESTFIXTURE ..\..\testbench\uart_tb.v
MODULE ..\..\source\modem.v
MODSTYLE modem Normal
MODULE ..\..\source\uart_core.v
MODSTYLE intface Normal
MODSTYLE txmitt Normal
MODSTYLE uart_core Normal
MODSTYLE rxcver Normal
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ActiveHDL
AUTO_READ_DESIGN TRUE
TOPMODULE uart_core
