$date
	Thu Sep 28 21:02:59 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 2 $ dly [1:0] $end
$var integer 32 % i [31:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
bx $
x#
0"
x!
$end
#10
1#
b1 $
b1 %
1"
#20
0"
#30
b10 %
1!
1"
#40
0"
#50
b11 %
1"
#60
0"
#70
0#
b100 %
1"
#80
0"
#90
1#
b10 $
b101 %
0!
1"
#100
0"
#110
1!
1"
#120
0"
#130
b1 $
b110 %
1"
#140
0"
#150
0#
b111 %
1"
#160
0"
#170
b1000 %
0!
1"
#180
0"
#190
b1001 %
1"
#200
0"
#210
1#
b1010 %
1"
#220
0"
#230
1!
1"
