<root><simulation><result_generated_time />2023-05-12 16:55:17<layer><layer_spec />{'B': 1, 'K': 1280, 'C': 320, 'OY': 7, 'OX': 7, 'IY': 7, 'IX': 7, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />20070400<total_data_size_element />{'W': 409600, 'I': 15680, 'O': 62720}<total_data_reuse />{'W': 49, 'I': 1280.0, 'O': 320}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />28/30</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1024, 1, 1], 'I': [16, 1, 1], 'O': [64, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('K', 32)], [('C', 16), ('K', 2)]], [], []]<I />[[[('K', 32)], [('K', 2)]], [[], [('C', 16)]], [], []]<O />[[[], [('C', 16)]], [[('K', 32)], [('K', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OY', 7), ('OX', 7)], [('C', 20), ('K', 20)], []]<I />[[], [('OY', 7), ('OX', 7), ('C', 20), ('K', 20)], []]<O />[[], [('OY', 7), ('OX', 7), ('C', 20), ('K', 20)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 49, 1, 1], 'I': [64.0, 1.0, 20.0, 1.0], 'O': [16.0, 1, 20, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [8, 3276800, 3276800], 'I': [8, 125440, 125440], 'O': [8, 501760, 501760], 'O_partial': [8, 501760, 0], 'O_final': [0, 0, 501760]}<actual_mem_utilization_individual />{'W': [0.02, 0.1, 0.0], 'I': [0.02, 0.0, 0.0], 'O': [0.02, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.12, 0.0], 'I': [0.02, 0.12, 0.0], 'O': [0.02, 0.12, 0.0]}<effective_mem_size_bit />{'W': [8, 163840, 3276800], 'I': [8, 125440, 125440], 'O': [8, 25088, 501760], 'O_partial': [8, 25088, 0], 'O_final': [0, 0, 501760]}<total_unit_count />{'W': [1024, 1024, 1, 1], 'I': [1024, 16, 1, 1], 'O': [1024, 64, 1, 1]}<unique_unit_count />{'W': [1024, 1024, 1, 1], 'I': [16, 16, 1, 1], 'O': [64, 64, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [64.0, 1.0, 1.0, 1.0], 'O': [16.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[409600, 409600], [409600, 409600], [409600, 0]]<I />[[313600, 313600], [313600, 15680], [15680, 0]]<O />[[(1191680, 1254400), (1254400, 1191680)], [(1191680, 1254400), (62720, 0)], [(0, 62720), (0, 0)]]<O_partial />[[(1191680, 1254400), (1254400, 1191680)], [(1191680, 1254400), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (62720, 0)], [(0, 62720), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[51200, 51200], [6400, 6400], [1600, 0]]<I />[[39200, 39200], [4900, 245], [61, 0]]<O />[[(148960, 156800), (156800, 148960)], [(18620, 19600), (980, 0)], [(0, 245), (0, 0)]]<O_partial />[([148960, 156800], [156800, 148960]), ([18620, 19600], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [980, 0]), ([0, 245], [0, 0])]</mem_access_count_word><mac_count><active />20070400<idle />0</mac_count></basic_info><energy><total_energy />43882402.3<mem_energy_breakdown><W />[35.9, 1268.4, 2131.0]<I />[27.5, 538.6, 81.6]<O />[214.2, 3884.5, 326.3]</mem_energy_breakdown><MAC_energy><active_MAC />43873894.4<idle_MAC />0.0<total />43873894.4</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.6007<utilization_without_data_loading />0.7543<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.6007<mac_utilize_temporal_without_data_loading />0.7543</mac_array_utilization><latency><latency_cycle_with_data_loading />32630<latency_cycle_without_data_loading />25984<ideal_computing_cycle />19600<data_loading><load_cycle_total />6646<load_cycle_individual />{'W': [16, 6400, 0], 'I': [1, 245, 0]}<load_cycle_combined />{'W': 6400, 'I': 245}</data_loading><mem_stalling><mem_stall_cycle_total />6384<mem_stall_cycle_individual />{'W': [[-19599], [-19551, -13167], [-19600, -19600]], 'I': [[-19599], [-19599, -19599], [-19600, -19600]], 'O': [[-19600], [-19600, 0], [-18620, -19355]]}<mem_stall_cycle_shared />{'W': [[-19599], [-19551, 6384], [0, 0]], 'I': [[-19599], [-19599, 6384], [0, 0]], 'O': [[-19600], [-19600, 0], [-18620, -19355]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 3276800, 3276800], 'I': [8, 125440, 125440], 'O': [8, 501760, 501760], 'O_partial': [8, 501760, 0], 'O_final': [0, 0, 501760]}<data_size_each_level_total />{'W': [8192, 3276800, 3276800], 'I': [128, 125440, 125440], 'O': [512, 501760, 501760]}<loop_cycles_each_level />{'W': [49, 19600, 19600], 'I': [1, 19600, 19600], 'O': [1, 19600, 19600]}<top_ir_loop_size />{'W': [49, 1, 1], 'I': [1, 20, 1], 'O': [1, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.2], [167.2, 167.2], [167.2, 167.2]], 'I': [[8.0, 8.0], [128.0, 6.4], [6.4, 6.4]], 'O': [[8.0, 8.0], [512.0, 25.6], [25.6, 25.6]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8192.0, 167.2], [167.2, 167.2]], 'I': [[8.0, 8.0], [128.0, 128.0], [128.0, 6.4]], 'O': [[8.0, 8.0], [512.0, 25.6], [25.6, 25.6]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.2], [167.2, 167.2], [167.2, 0]], 'I': [[8.0, 8.0], [128.0, 6.4], [6.4, 0]], 'O': [[8.0, 8.0], [512.0, 25.6], [25.6, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.2], [832.8, 685.6], [173.6, 25.6]], 'I': [[8.0, 8.0], [832.8, 685.6], [173.6, 25.6]], 'O': [[8.0, 8.0], [832.8, 685.6], [173.6, 25.6]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 19600], [49, 49, 400], [19600, 19600, 1]], 'I': [[1, 1, 19600], [1, 1, 19600], [19600, 19600, 1]], 'O': [[1, 1, 19600], [1, 1, 19600], [19600, 19600, 1]]}<trans_time_real />{'W': [[0, 1, 19600], [[0, 49, 400], [16, 49, 400]], [[6400, 19600, 1], [1600, 19600, 1]]], 'I': [[0, 1, 19600], [[0, 1, 19600], [0, 1, 19600]], [[245, 19600, 1], [61, 19600, 1]]], 'O': [[0, 1, 19600], [[0, 1, 19600], [1, 1, 19600]], [[980, 19600, 1], [245, 19600, 1]]]}<single_stall_cycle />{'W': [[-1], [-49, -33], [-13200, -18000]], 'I': [[-1], [-1, -1], [-19355, -19539]], 'O': [[-1], [-1, 0], [-18620, -19355]]}<single_stall_count />{'W': [19599, 399, 0], 'I': [19599, 19599, 0], 'O': [19600, 19600, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [6384, 0], 'I': [0, 0], 'O': [19600, 980]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [980, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[6384, -19600], [0, -18620]], 1: [[-19600, -19600], [-18620, -19600]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />121.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />1</simulation></root>