// Seed: 1769574227
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  assign module_1.id_7 = 0;
  inout wire id_2;
  inout wire id_1;
  wire [1 : -1 'b0] id_7;
endmodule
module module_1 #(
    parameter id_7 = 32'd87
) (
    input supply1 id_0,
    output supply0 id_1,
    input tri id_2,
    output wand id_3
    , id_22,
    output tri0 id_4,
    output wire id_5,
    output tri0 id_6,
    input tri1 _id_7,
    input wand id_8,
    output uwire id_9,
    input wand id_10,
    input uwire id_11,
    output tri id_12,
    input tri1 id_13,
    output uwire id_14,
    input wand id_15,
    output supply0 id_16,
    input uwire id_17,
    output wire id_18,
    output wor id_19,
    output uwire id_20
);
  assign id_22 = -1;
  always @(posedge 1'b0 <-> -1) @(posedge id_13);
  logic [id_7 : 1] id_23;
  module_0 modCall_1 (
      id_23,
      id_22,
      id_22,
      id_22,
      id_23,
      id_22
  );
endmodule
