
/home/cribace/gap_sdk/dot_test/BUILD/GAP8_V3/GCC_RISCV/test:     file format elf32-littleriscv

Sections:
Idx Name          Size      VMA       LMA       File off  Algn  Flags
  0 .data_tiny_fc 00000390  00000004  1b000004  00001004  2**2  CONTENTS, ALLOC, LOAD, DATA
  1 .stack        00001038  1b000398  1b000398  00001398  2**3  CONTENTS, ALLOC, LOAD, DATA
  2 .vectors      000000a0  1c000000  1c000000  00003000  2**0  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .text         00005658  1c0000a0  1c0000a0  000030a0  2**1  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .init_array   0000003c  1c0056f8  1c0056f8  000086f8  2**2  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   0000000c  1c005734  1c005734  00008734  2**2  CONTENTS, ALLOC, LOAD, DATA
  6 .init         00000000  1c005740  1c005740  00009020  2**0  CONTENTS, ALLOC, LOAD, CODE
  7 .fini         00000000  1c005740  1c005740  00009020  2**0  CONTENTS, ALLOC, LOAD, CODE
  8 .preinit_array 00000000  1c005740  1c005740  00009020  2**0  CONTENTS, ALLOC, LOAD, DATA
  9 .boot         00000000  1c005740  1c005740  00009020  2**0  CONTENTS
 10 .got          00000000  1c005740  1c005740  00009020  2**0  CONTENTS, ALLOC, LOAD, DATA
 11 .shbss        00000000  1c005740  1c005740  00009020  2**0  CONTENTS
 12 .gnu.offload_funcs 00000000  1c005740  1c005740  00009020  2**0  CONTENTS
 13 .gnu.offload_vars 00000000  1c005740  1c005740  00009020  2**0  CONTENTS
 14 .rodata       00000518  1c005740  1c005740  00008740  2**3  CONTENTS, ALLOC, LOAD, READONLY, DATA
 15 .data         000001c8  1c005c58  1c005c58  00008c58  2**2  CONTENTS, ALLOC, LOAD, DATA
 16 .bss          0000034c  1c005e20  1c005e20  00008e20  2**2  ALLOC
 17 .data_tiny_l1 00000018  00000004  1c00616c  00009004  2**2  CONTENTS, ALLOC, LOAD, DATA
 18 .l1cluster_g  00000004  1000001c  1c006184  0000901c  2**2  CONTENTS, ALLOC, LOAD, DATA
 19 .bss_l1       00000000  10000020  10000020  00009020  2**0  CONTENTS
 20 .debug_frame  00003f28  00000000  00000000  00009020  2**2  CONTENTS, READONLY, DEBUGGING
 21 .debug_info   00055d55  00000000  00000000  0000cf48  2**0  CONTENTS, READONLY, DEBUGGING
 22 .debug_abbrev 00009985  00000000  00000000  00062c9d  2**0  CONTENTS, READONLY, DEBUGGING
 23 .debug_loc    000181c9  00000000  00000000  0006c622  2**0  CONTENTS, READONLY, DEBUGGING
 24 .debug_aranges 00001090  00000000  00000000  000847f0  2**3  CONTENTS, READONLY, DEBUGGING
 25 .debug_ranges 00003670  00000000  00000000  00085880  2**3  CONTENTS, READONLY, DEBUGGING
 26 .debug_macro  0000c8f2  00000000  00000000  00088ef0  2**0  CONTENTS, READONLY, DEBUGGING
 27 .debug_line   0001c77d  00000000  00000000  000957e2  2**0  CONTENTS, READONLY, DEBUGGING
 28 .debug_str    000511fa  00000000  00000000  000b1f5f  2**0  CONTENTS, READONLY, DEBUGGING
 29 .comment      0000001a  00000000  00000000  00103159  2**0  CONTENTS, READONLY
 30 .Pulp_Chip.Info 0000004e  00000000  00000000  00103173  2**0  CONTENTS, READONLY
SYMBOL TABLE:
00000004 l    d  .data_tiny_fc	00000000 .data_tiny_fc
1b000398 l    d  .stack	00000000 .stack
1c000000 l    d  .vectors	00000000 .vectors
1c0000a0 l    d  .text	00000000 .text
1c0056f8 l    d  .init_array	00000000 .init_array
1c005734 l    d  .fini_array	00000000 .fini_array
1c005740 l    d  .init	00000000 .init
1c005740 l    d  .fini	00000000 .fini
1c005740 l    d  .preinit_array	00000000 .preinit_array
1c005740 l    d  .boot	00000000 .boot
1c005740 l    d  .got	00000000 .got
1c005740 l    d  .shbss	00000000 .shbss
1c005740 l    d  .gnu.offload_funcs	00000000 .gnu.offload_funcs
1c005740 l    d  .gnu.offload_vars	00000000 .gnu.offload_vars
1c005740 l    d  .rodata	00000000 .rodata
1c005c58 l    d  .data	00000000 .data
1c005e20 l    d  .bss	00000000 .bss
00000004 l    d  .data_tiny_l1	00000000 .data_tiny_l1
1000001c l    d  .l1cluster_g	00000000 .l1cluster_g
10000020 l    d  .bss_l1	00000000 .bss_l1
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .Pulp_Chip.Info	00000000 .Pulp_Chip.Info
00000000 l    df *ABS*	00000000 bridge.c
1c002f1c l     F .text	0000001c __rt_event_enqueue
1c002f38 l     F .text	00000020 __rt_bridge_check_bridge_req.part.5
1c002f58 l     F .text	00000044 __rt_bridge_wait
00000004 l     O .data_tiny_fc	00000004 __rt_bridge_flash_handle
00000008 l     O .data_tiny_fc	00000004 __rt_bridge_flash_type
0000000c l     O .data_tiny_fc	00000004 __rt_bridge_flash_itf
00000010 l     O .data_tiny_fc	00000004 __rt_bridge_flash_cs
00000014 l     O .data_tiny_fc	00000004 __rt_bridge_eeprom_handle
00000000 l    df *ABS*	00000000 events.c
00000000 l    df *ABS*	00000000 periph-v2.c
00000000 l    df *ABS*	00000000 hyperram-v1.c
1c003a24 l     F .text	00000014 l2_memcpy
1c003a38 l     F .text	00000024 rt_event_enqueue
1c003ab4 l     F .text	00000044 __pi_hyper_copy_exec
1c003b48 l     F .text	00000282 __pi_hyper_copy_misaligned
1c003af8 l     F .text	00000050 exec_pending_task
1c003dd2 l     F .text	00000050 __rt_hyper_init
1c005e4c l     O .bss	00000080 __pi_hyper_temp_buffer
1c006000 l     O .bss	00000004 __pi_hyper_cluster_reqs_first
1c006004 l     O .bss	00000004 __rt_hyper_open_count
00000000 l    df *ABS*	00000000 pwm.c
00000000 l    df *ABS*	00000000 rtc.c
00000000 l    df *ABS*	00000000 conf.c
00000000 l    df *ABS*	00000000 debug.c
00000000 l    df *ABS*	00000000 utils.c
1c002d3a l     F .text	0000007c __rt_fc_cluster_lock_req
1b000ba0 l     O .stack	00000018 cbsys_first
00000000 l    df *ABS*	00000000 himax.c
00000000 l    df *ABS*	00000000 io.c
1c003fae l     F .text	0000000e __rt_io_end_of_flush
1c003fbc l     F .text	00000050 __rt_io_uart_wait_req
1c00400c l     F .text	00000040 __rt_do_putc_host
1c00404c l     F .text	0000005a __rt_io_start
1c0040a6 l     F .text	00000020 rt_event_execute.isra.4.constprop.12
1c0040c6 l     F .text	00000070 __rt_io_lock
1c004136 l     F .text	00000032 __rt_putc_host_cluster_req
1c004168 l     F .text	00000070 __rt_io_unlock
1c0041d8 l     F .text	000000ce __rt_io_uart_flush.constprop.11
1c0042a6 l     F .text	0000008c __rt_io_uart_wait_pending
1c004332 l     F .text	00000026 __rt_io_stop
1c004418 l     F .text	000000a8 tfp_putc.isra.9
1c005f64 l     O .bss	00000080 __rt_io_event
1b000bbc l     O .stack	00000010 __rt_io_fc_lock
1c005da0 l     O .data	00000080 __rt_putc_host_buffer
1c006014 l     O .bss	00000004 __rt_io_event_current
1c006018 l     O .bss	00000004 __rt_io_pending_flush
1c00601c l     O .bss	00000004 __rt_putc_host_buffer_index
1c006020 l     O .bss	00000004 _rt_io_uart
00000000 l    df *ABS*	00000000 crt0.o
1c000094 l       .vectors	00000000 __rt_no_irq_handler
00000000 l    df *ABS*	00000000 sched.o
1c000132 l       .text	00000000 __rt_handle_special_event
1c00012c l       .text	00000000 __rt_no_first
1c00012e l       .text	00000000 __rt_common
1c000130 l       .text	00000000 enqueue_end
1c000192 l       .text	00000000 __rt_remote_enqueue_event_loop_cluster
1c0001ce l       .text	00000000 __rt_remote_enqueue_event_loop_cluster_continue
1c0001b8 l       .text	00000000 __rt_cluster_pool_update_end
1c0001a0 l       .text	00000000 __rt_cluster_pool_update_loop
1c0001a8 l       .text	00000000 __rt_cluster_pool_update_loop_end
1c0001b0 l       .text	00000000 __rt_cluster_pool_update_no_current
1c0001ec l       .text	00000000 __rt_remote_enqueue_event_loop_next_cluster
00000000 l    df *ABS*	00000000 vectors.o
1c000266 l       .text	00000000 __rt_call_c_function
00000000 l    df *ABS*	00000000 udma-v2.o
1c000356 l       .text	00000000 __rt_udma_no_copy
1c00031e l       .text	00000000 repeat_transfer
1c00036e l       .text	00000000 handle_special_end
1c0002ca l       .text	00000000 resume_after_special_end
1c000308 l       .text	00000000 checkTask
1c0002de l       .text	00000000 __rt_udma_call_enqueue_callback_resume
1c000304 l       .text	00000000 transfer_resume
1c0002fc l       .text	00000000 hyper
1c0002fc l       .text	00000000 fc_tcdm
1c0002fc l       .text	00000000 dual
1c00031e l       .text	00000000 dmaCmd
1c000346 l       .text	00000000 not_last
1c0003b6 l       .text	00000000 i2c_step1
1c0003d2 l       .text	00000000 i2c_step2
1c000378 l       .text	00000000 spim_step3
1c000394 l       .text	00000000 spim_step2
00000000 l    df *ABS*	00000000 soc_event_eu.o
1c000426 l       .text	00000000 __rt_fc_socevents_not_hyper_rx
1c00042c l       .text	00000000 __rt_fc_socevents_not_hyper_tx
1c000446 l       .text	00000000 __rt_soc_evt_no_udma_channel
1c0004b4 l       .text	00000000 rtc_event_handler
1c000472 l       .text	00000000 __rt_soc_evt_pwm
1c000486 l       .text	00000000 __rt_soc_evt_store
1c00049a l       .text	00000000 socevents_set
00000000 l    df *ABS*	00000000 gpio.o
1c000502 l       .text	00000000 __rt_gpio_handler_end
00000000 l    df *ABS*	00000000 hyperram-v1_asm.o
1c000552 l       .text	00000000 __rt_hyper_handle_copy_end
1c000512 l       .text	00000000 __rt_hyper_repeat_copy
1c000540 l       .text	00000000 __rt_hyper_repeat_copy_not_last
1c000564 l       .text	00000000 __rt_hyper_handle_emu_task
1c00057e l       .text	00000000 __rt_hyper_handle_pending_tasks
1c000614 l       .text	00000000 __rt_hyper_repeat_copy_last3
1c0005f0 l       .text	00000000 __rt_hyper_repeat_copy_not_last3
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 divdf3.c
00000000 l    df *ABS*	00000000 muldf3.c
00000000 l    df *ABS*	00000000 divsf3.c
00000000 l    df *ABS*	00000000 subsf3.c
00000000 l    df *ABS*	00000000 floatunsisf.c
00000000 l    df *ABS*	00000000 extendsfdf2.c
00000000 l    df *ABS*	00000000 truncdfsf2.c
00000000 l    df *ABS*	00000000 dot_test.c
00000000 l    df *ABS*	00000000 alloc.c
00000000 l    df *ABS*	00000000 time.c
1c002074 l     F .text	00000018 __rt_time_poweroff
1c00208c l     F .text	00000018 __rt_time_poweron
1c005ff8 l     O .bss	00000004 timer_count
00000000 l    df *ABS*	00000000 time_irq.c
00000000 l    df *ABS*	00000000 cluster.c
1c0022e4 l     F .text	00000062 __rt_init_cluster_data
1c002346 l     F .text	00000064 __rt_cluster_init
1c0023aa l     F .text	00000126 __rt_cluster_mount_step
00000000 l    df *ABS*	00000000 pulpos_emu.c
1c002688 l     F .text	0000003c __rt_cluster_pulpos_emu_init
1c005e20 l     O .bss	0000002c __rt_pulpos_emu_global_cluster_task
1c005ffc l     O .bss	00000004 __rt_fc_cluster_device
00000000 l    df *ABS*	00000000 cluster_call.c
00000000 l    df *ABS*	00000000 perf.c
1c0028a2 l     F .text	00000154 cpu_perf_get
00000000 l    df *ABS*	00000000 init.c
1c002a98 l     F .text	00000026 cluster_start
1c0056fc l     O .init_array	00000004 ctor_list
1c005738 l     O .fini_array	00000004 dtor_list
00000000 l    df *ABS*	00000000 irq.c
00000000 l    df *ABS*	00000000 freq.c
00000000 l    df *ABS*	00000000 pmu_driver.c
1c0035cc l     F .text	0000002c SetFllMultDivFactors
1c0035f8 l     F .text	00000026 soc_eu_fcEventMask_setEvent
1c005d74 l     O .data	00000007 SystemStateToSCUFastSeq
1c005d8c l     O .data	00000003 ToHWDCDC_Pos
1c005d9c l     O .data	00000004 RetPMUStateToPMUState
00000000 l    df *ABS*	00000000 pads-v1.c
00000000 l    df *ABS*	00000000 gpio-v2.c
1c005ecc l     O .bss	00000098 __rt_gpio
00000000 l    df *ABS*	00000000 i2s-v1.c
1c003ea8 l     F .text	00000034 __rt_i2s_resume
1c003edc l     F .text	00000028 __rt_i2s_setfreq_after
1c003f04 l     F .text	0000002c __rt_i2s_setfreq_before
1c006008 l     O .bss	00000004 __rt_i2s_first
00000000 l    df *ABS*	00000000 spim-v2.c
1c00600c l     O .bss	00000008 __rt_spim_open_count
00000000 l    df *ABS*	00000000 semihost.c
1c004616 l     F .text	0000000e __internal_semihost
00000000 l    df *ABS*	00000000 fprintf.c
00000000 l    df *ABS*	00000000 prf.c
1c00465a l     F .text	00000092 _to_x
1c0046ec l     F .text	00000020 _rlrshift
1c00470c l     F .text	00000044 _ldiv5
1c004750 l     F .text	00000034 _get_digit
00000000 l    df *ABS*	00000000 uart.c
1c005260 l     F .text	00000024 __rt_uart_setup.isra.5
1c005284 l     F .text	00000020 __rt_uart_setfreq_after
1c0052a4 l     F .text	00000042 __rt_uart_wait_tx_done.isra.6
1c0052e6 l     F .text	0000002a __rt_uart_setfreq_before
1c005310 l     F .text	00000042 __rt_uart_cluster_req
1c005352 l     F .text	00000026 soc_eu_fcEventMask_setEvent
1c005fe4 l     O .bss	00000010 __rt_uart
00000000 l    df *ABS*	00000000 pe-eu-v3.o
1c005606 l       .text	00000000 __rt_slave_start
1c00555c l       .text	00000000 __rt_master_event
1c005570 l       .text	00000000 __rt_master_loop
1c005560 l       .text	00000000 __rt_push_event_to_fc_retry
1c0055f8 l       .text	00000000 __rt_push_event_to_fc_wait
1c0055ea l       .text	00000000 __rt_master_sleep
1c005578 l       .text	00000000 __rt_master_loop_update_next
1c0055cc l       .text	00000000 __rt_no_stack_check
1c0055d8 l       .text	00000000 __rt_master_no_slave_barrier
1c0055e8 l       .text	00000000 __rt_master_loop_no_slave
1c005624 l       .text	00000000 __rt_fork_return
1c005628 l       .text	00000000 __rt_wait_for_dispatch
1c00563e l       .text	00000000 __rt_other_entry
1c005638 l       .text	00000000 __rt_fork_entry
1c005666 l       .text	00000000 __rt_no_stack_check_end
1c0056d8 l       .text	00000000 __rt_dma_2d_done
1c005696 l       .text	00000000 __rt_dma_2d_redo
1c00569e l       .text	00000000 __rt_dma_2d_not_last
1c0056c0 l       .text	00000000 __rt_dma_2d_exit
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 g       *ABS*	00000000 __rt_debug_init_config_trace
00000350 g     O .data_tiny_fc	00000004 __rt_hyper_pending_emu_stride
1c000598 g       .text	00000000 udma_event_handler_end_hyper
1c002eae g     F .text	00000038 __rt_fc_cluster_lock
1c003788 g     F .text	000000a2 InitOneFll
00000000 g       *ABS*	00000000 __RT_DEBUG_CONFIG
1c006134 g     O .bss	00000004 __rt_cluster_tasks
1c003076 g     F .text	00000020 __rt_bridge_send_notif
1c0031d2 g     F .text	00000076 rt_event_alloc
00000338 g     O .data_tiny_fc	00000001 __rt_hyper_pending_emu_do_memcpy
1c0032a8 g     F .text	00000064 __rt_event_execute
1c002ce8 g     F .text	00000052 __rt_irq_init
1c001efe g     F .text	00000048 rt_user_alloc
00000310 g     O .data_tiny_fc	00000004 __rt_hyper_pending_hyper_addr
1c0024d6 g     F .text	000000d4 pi_cluster_open
1c004630 g     F .text	0000002a printf
ffffffff g       *ABS*	00000000 pulp__L2
1c00200a g     F .text	0000006a __rt_allocs_init
1c006124 g     O .bss	00000004 __rt_alloc_l1
1c0024d0 g     F .text	00000006 pi_cluster_conf_init
ffffffff g       *ABS*	00000000 pulp__PE
1c002c4a g     F .text	0000004c rt_irq_set_handler
00000314 g     O .data_tiny_fc	00000004 __rt_hyper_pending_addr
00000308 g     O .data_tiny_fc	00000004 __rt_hyper_udma_handle
1c0038ec g     F .text	00000040 InitFlls
00000018 g     O .data_tiny_fc	00000004 __rt_first_free
00000001 g       *ABS*	00000000 __ACTIVE_FC
1c0015a6 g     F .text	000001fe .hidden __divsf3
00000400 g       *ABS*	00000000 __rt_cl_slave_stack_size
1c00358e g     F .text	0000003e __rt_freq_init
1c002abe g     F .text	00000160 __rt_init
00000001 g       *ABS*	00000000 __FC
1c0039d8 g     F .text	00000012 __rt_fll_init
1b0013d0 g       .stack	00000000 __fc_tcdm_end
1c00315c g     F .text	00000034 __rt_bridge_init
00000018 g     O .data_tiny_l1	00000004 __rt_cluster_nb_active_pe
0000032c g     O .data_tiny_fc	00000004 __rt_hyper_pending_emu_hyper_addr
1c0056f8 g       .text	00000000 _etext
0000030c g     O .data_tiny_fc	00000004 __rt_hyper_pending_base
1c005c58 g       .data	00000000 sdata
1c0017a4 g     F .text	00000304 .hidden __subsf3
00000001 g       *ABS*	00000000 __rt_nb_cluster
00000390 g     O .data_tiny_fc	00000004 __rtc_handler
1c001f92 g     F .text	0000002e rt_alloc
1c00523a g     F .text	00000026 __rt_uart_cluster_req_done
1c002c1e g     F .text	00000028 __rt_deinit
1b000bb8 g     O .stack	00000001 camera_isAwaked
1c00010e g       .text	00000000 __rt_event_enqueue
1c002144 g     F .text	00000022 rt_time_wait_us
1c0004ec g       .text	00000000 __rt_gpio_handler
1c000246 g       .text	00000000 __rt_illegal_instr
1c001fe2 g     F .text	00000028 __rt_alloc_init_l1_for_fc
1c003a1a g     F .text	0000000a __rt_padframe_init
1c005740 g       .fini_array	00000000 __DTOR_END__
0000020c g       *ABS*	00000000 __cluster_text_size
1c000506 g       .text	00000000 __rt_hyper_handle_copy
1c0044c0 g     F .text	00000028 puts
1c005c88  w    O .data	00000018 __rt_padframe_profiles
00000330 g     O .data_tiny_fc	00000004 __rt_hyper_pending_emu_addr
1c005d60 g     O .data	00000004 GOLDEN_VALUE
00000344 g     O .data_tiny_fc	00000004 __rt_hyper_pending_tasks_last
1c003262 g     F .text	00000022 rt_event_get_blocking
1c005e20 g       .bss	00000000 _bss_start
1c005e20 g       .data	00000000 edata
1c001fc0 g     F .text	00000022 __rt_alloc_init_l1
1c005d6c  w    O .data	00000004 __rt_iodev_uart_baudrate
1c000174 g       .text	00000000 __rt_remote_enqueue_event
1c005d7c g     O .data	00000010 PMUState
1c0020a4 g     F .text	00000026 rt_time_get_us
1c005c58 g       .data	00000000 _sdata
10000020 g       .l1cluster_g	00000000 __l1_end
1c0005c8 g       .text	00000000 __rt_hyper_handle_burst
1c003360 g     F .text	00000130 rt_periph_copy
1c0043e0 g     F .text	00000038 __rt_putc_uart
1b000398 g     O .stack	00000800 __rt_fc_stack
00000010 g     O .data_tiny_l1	00000004 __rt_dma_last_pending
1c001cd4 g     F .text	00000178 dotproduct_simd
1c00013c g       .text	00000000 __rt_bridge_enqueue_event
1c001b38 g     F .text	00000088 .hidden __extendsfdf2
1c004784 g     F .text	00000ab6 _prf
10000020 g       .l1cluster_g	00000000 _libgomp_start
1c00096c g     F .text	0000032e .hidden __umoddi3
1c0021f2 g     F .text	000000f2 __rt_timer_handler
1c006128 g     O .bss	00000004 __rt_alloc_l2
1b0013d0 g       .stack	00000000 stack
1c000630 g     F .text	0000033c .hidden __udivdi3
1c00459c g     F .text	00000008 abort
1c003248 g     F .text	0000001a rt_event_get
1c006160 g     O .bss	00000008 __rt_freq_domains
0000001c g       *ABS*	00000000 _l1_preload_size
1c00010c g       .text	00000000 _init
1c00616c g       .bss	00000000 _bss_end
1c005c68  w    O .data	00000010 __rt_padframe_hyper
1c003058 g     F .text	0000001e __rt_bridge_set_available
1c006024 g     O .bss	00000080 vecB
1c005668 g       .text	00000000 __rt_dma_2d
1c0054ec g       .text	00000000 __rt_pe_start
1c006130 g     O .bss	00000004 first_delayed
0000038c g     O .data_tiny_fc	00000004 __rt_rtc_init_done
00000008 g       *ABS*	00000000 __NB_ACTIVE_PE
1c00382a g     F .text	000000c2 __rt_pmu_cluster_power_up
1b000bd0 g       .stack	00000000 stack_start
00000004 g     O .data_tiny_l1	0000000c __rt_cluster_pool
00010000 g       *ABS*	00000000 __L1Cl
1c005388 g     F .text	00000088 __rt_uart_open
1c002e26 g     F .text	00000022 __rt_utils_init
1c0027a8 g     F .text	000000fa pi_cluster_send_task_to_cl_async
1c005c58  w    O .data	00000010 __rt_padframe_default
1c0044e8 g     F .text	00000018 fputc_locked
1c005410 g     F .text	0000004c rt_uart_close
1c001f46 g     F .text	0000004c rt_user_free
1c0056f8 g       .init_array	00000000 __CTOR_LIST__
1c003490 g     F .text	00000056 __rt_periph_wait_event
1c003544 g     F .text	0000004a rt_freq_set_and_get
1c004624 g     F .text	00000006 semihost_write0
1c002c96  w    F .text	00000002 illegal_insn_handler_c
0000033c g     O .data_tiny_fc	00000004 __rt_hyper_pending_emu_task
1c0025dc g     F .text	00000070 __rt_cluster_push_fc_event
00000320 g     O .data_tiny_fc	00000004 __rt_hyper_end_task
1c0054ec g       .text	00000000 __cluster_text_start
1c000080 g       .vectors	00000000 _start
1c001ede g     F .text	00000020 rt_user_alloc_init
00000000 g       *ABS*	00000000 __rt_config
00000334 g     O .data_tiny_fc	00000004 __rt_hyper_pending_emu_size
1c00616c g       .bss	00000000 _l1_preload_start_inL2
1c002a04 g     F .text	00000008 rt_perf_conf
1c002e48 g     F .text	00000032 __rt_fc_lock
10000020 g       .l1cluster_g	00000000 __l1_heap_start
1c0031ba g     F .text	00000018 __rt_wait_event_prepare_blocking
1c002f9c g     F .text	00000072 __rt_bridge_handle_notif
1c00045e g       .text	00000000 __rt_soc_evt_no_udma
1000001c g     O .l1cluster_g	00000004 __rt_cluster_fc_task_lock
00000340 g     O .data_tiny_fc	00000004 __rt_hyper_pending_tasks
1c003284 g     F .text	00000024 rt_event_push
1c003096 g     F .text	0000001e __rt_bridge_clear_notif
00000014 g     O .data_tiny_l1	00000004 __rt_dma_first_pending
1c005ca0 g     O .data	000000c0 __hal_debug_struct
1c002166 g     F .text	0000008c __rt_time_init
00080000 g       *ABS*	00000000 __L2
00000008 g       *ABS*	00000000 __rt_nb_pe
1c000c9a g     F .text	000004d2 .hidden __divdf3
1c0000a0 g       .text	00000000 _entry
1c00330c g     F .text	0000002a __rt_wait_event
1c00116c g     F .text	0000043a .hidden __muldf3
1c00392c g     F .text	000000ac __rt_pmu_init
1c002c98 g     F .text	00000050 __rt_handle_illegal_instr
1c004358 g     F .text	00000010 memset
1c003a5c g     F .text	00000058 __pi_hyper_copy_aligned
1c001e4c g     F .text	00000092 main
1c0039ea g     F .text	00000002 __rt_fll_deinit
1c0004a4 g       .text	00000000 udma_event_handler_end
1c00612c g     O .bss	00000004 __rt_alloc_fc_tcdm
1c003f80 g     F .text	0000000a __rt_himax_init
1c002ee6 g     F .text	00000036 __rt_fc_cluster_unlock
00000318 g     O .data_tiny_fc	00000004 __rt_hyper_pending_repeat
1c0045a4 g     F .text	00000072 __rt_io_init
1c001bc0 g     F .text	00000114 .hidden __truncdfsf2
1c005c78  w    O .data	00000010 __rt_padframe_hyper_gpio
00000000 g       *ABS*	00000000 __FETCH_ALL
1c0005b2 g       .text	00000000 __rt_hyper_handler
1c005d70  w    O .data	00000004 __rt_platform
1c005734 g       .init_array	00000000 __CTOR_END__
1c00462a g     F .text	00000006 semihost_exit
1c005734 g       .fini_array	00000000 __DTOR_LIST__
1c003190 g     F .text	0000002a __rt_event_init
000002e0 g     O .data_tiny_fc	00000028 __rt_udma_extra_callback_arg
1c0004c8 g       .text	00000000 pwm_event_handler
00000348 g     O .data_tiny_fc	00000004 __rt_hyper_pending_emu_size_2d
1c004500 g     F .text	00000028 _prf_locked
00000000 g       *ABS*	00000000 __USE_UART
1c003dca g     F .text	00000006 __rt_hyper_resume_emu_task
1c0036aa g     F .text	000000de SetFllFrequency
1c0039ec g     F .text	00000002 __rt_flls_constructor
1c0020ca g     F .text	0000007a rt_event_push_delayed
1c00010c g       .text	00000000 _fini
1c003336 g     F .text	00000018 rt_event_wait
1c000090 g       .vectors	00000000 __rt_debug_struct_ptr
1c0057f4 g     O .rodata	00000100 .hidden __clz_tab
1c0029f6 g     F .text	0000000e rt_perf_init
00000328 g     O .data_tiny_fc	00000004 __rt_hyper_pending_emu_channel
1c005644 g       .text	00000000 __rt_set_slave_stack
1c005d64  w    O .data	00000004 __rt_fc_stack_size
1c0003f4 g       .text	00000000 __rt_fc_socevents_handler
000002b8 g     O .data_tiny_fc	00000028 __rt_udma_extra_callback
00000358 g     O .data_tiny_fc	00000034 dev_rtc
1c000200 g       .text	00000000 __rt_call_external_c_function
1c002e7a g     F .text	00000034 __rt_fc_unlock
00000004 g       .data_tiny_l1	00000000 _l1_preload_start
1c003e22 g     F .text	00000086 __pi_gpio_handler
000002b0 g     O .data_tiny_fc	00000008 __rt_socevents_status
1c0030b4 g     F .text	0000003a __rt_bridge_printf_flush
1c005d68  w    O .data	00000004 __rt_iodev
0000001c g     O .data_tiny_fc	00000014 __rt_sched
1c000000 g       .vectors	00000000 __irq_vector_base
1c005e20 g       .data	00000000 _edata
00000000 g       *ABS*	00000000 __ZERO
1c0034e6 g     F .text	0000005e __rt_periph_init
1c003f9c g     F .text	00000012 __rt_spim_init
1c00300e g     F .text	0000004a __rt_bridge_check_connection
1c0026c4 g     F .text	00000090 rt_cluster_call
00000800 g       *ABS*	00000000 __rt_stack_size
1c0060a4 g     O .bss	00000080 vecA
1c002c46 g     F .text	00000004 pi_open_from_conf
ffffffff g       *ABS*	00000000 pulp__FC
1c003f30 g     F .text	00000050 __rt_i2s_init
00000003 g       *ABS*	00000000 __rt_debug_init_config
1c006138 g     O .bss	00000028 __rt_fc_cluster_data
1c004528 g     F .text	00000074 exit
1c00334e g     F .text	00000012 __rt_event_sched_init
1c001aa8 g     F .text	00000090 .hidden __floatunsisf
0000034c g     O .data_tiny_fc	00000004 __rt_hyper_pending_emu_length
1c0002b4 g       .text	00000000 udma_event_handler
1c0025aa g     F .text	00000032 pi_cluster_close
1c003dd0 g     F .text	00000002 __rt_hyper_resume_copy
00000354 g     O .data_tiny_fc	00000004 pwmEventsStatus
1c002df6 g     F .text	00000030 __rt_cbsys_exec
0000ffe0 g       .l1cluster_g	00000000 __l1_heap_size
1c00361e g     F .text	0000008c __rt_pmu_cluster_power_down
0000031c g     O .data_tiny_fc	00000004 __rt_hyper_pending_repeat_size
1b000b98 g     O .stack	00000004 __rt_debug_config_trace
1c005ff4  w    O .bss	00000004 __rt_iodev_uart_channel
1c0000a0 g       .text	00000000 _stext
1c005d90 g     O .data	00000004 PMURetentionState
ffffffff g       *ABS*	00000000 pulp__L1CL
1c0039f2 g     F .text	00000028 rt_padframe_set
1c006168 g     O .bss	00000004 __rt_wakeup_use_fast
00000400 g       *ABS*	00000000 __rt_cl_master_stack_size
1c004368 g     F .text	0000001a strchr
1c0030ee g     F .text	0000006e __rt_bridge_req_shutdown
1c002a0c g     F .text	0000008c rt_perf_save
1c005378 g     F .text	00000010 rt_uart_conf_init
1c0056f8 g       .text	00000000 __cluster_text_end
1c005490 g     F .text	0000005c __rt_uart_init
1c006188 g       *ABS*	00000000 __l2_end
1c002754 g     F .text	00000054 rt_cluster_mount
1c003f8a g     F .text	00000012 __rt_rtc_init
1c00545c g     F .text	00000034 rt_uart_cluster_write
1c000098 g       .vectors	00000000 __rt_semihosting_call
1b000b9c g     O .stack	00000004 __rt_debug_config
1c0039ee g     F .text	00000004 __rt_fll_set_freq
1c002db6 g     F .text	00000040 __rt_cbsys_add
1c00264c g     F .text	0000003c __rt_cluster_new
1c004382 g     F .text	0000005e __rt_putc_debug_bridge
1c0056f8 g       .text	00000000 _endtext
00000324 g     O .data_tiny_fc	00000004 __rt_hyper_current_task
ffffffff g       *ABS*	00000000 pulp__L1FC
1c005d94 g     O .data	00000008 FllsFrequency
00000030 g     O .data_tiny_fc	00000280 periph_channels



Disassembly of section .vectors:

1c000000 <__irq_vector_base>:


#ifdef ARCHI_CORE_HAS_1_10
  j __rt_illegal_instr
#else
  j __rt_no_irq_handler
1c000000:	0940006f          	j	1c000094 <__rt_no_irq_handler>
#endif

  j __rt_no_irq_handler
1c000004:	0900006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000008:	08c0006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c00000c:	0880006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000010:	0840006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000014:	0800006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000018:	07c0006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c00001c:	0780006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000020:	0740006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000024:	0700006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000028:	06c0006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c00002c:	0680006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000030:	0640006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000034:	0600006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000038:	05c0006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c00003c:	0580006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000040:	0540006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000044:	0500006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000048:	04c0006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c00004c:	0480006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000050:	0440006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000054:	0400006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000058:	03c0006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c00005c:	0380006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000060:	0340006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000064:	0300006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000068:	02c0006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c00006c:	0280006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000070:	0240006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000074:	0200006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000078:	01c0006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c00007c:	0180006f          	j	1c000094 <__rt_no_irq_handler>

1c000080 <_start>:


  .org 0x80
  .global _start
_start:
  jal x0, _entry
1c000080:	0200006f          	j	1c0000a0 <_entry>


#ifndef __RT_MODE_BARE

  jal x0, __rt_illegal_instr
1c000084:	1c20006f          	j	1c000246 <__rt_illegal_instr>
	...

1c000090 <__rt_debug_struct_ptr>:
1c000090:	5ca0                	lw	s0,120(s1)
1c000092:	1c00                	addi	s0,sp,560

1c000094 <__rt_no_irq_handler>:
  .word __hal_debug_struct

#endif

__rt_no_irq_handler:
  j __rt_no_irq_handler
1c000094:	0000006f          	j	1c000094 <__rt_no_irq_handler>

1c000098 <__rt_semihosting_call>:

#endif

  .global __rt_semihosting_call
__rt_semihosting_call:
  ebreak
1c000098:	00100073          	ebreak
  jr          ra
1c00009c:	00008067          	ret

Disassembly of section .text:

1c0000a0 <_entry>:
  csrw    0x7A1, x0
1c0000a0:	7a101073          	csrw	pcmr,zero
  csrr    a0, 0xF14
1c0000a4:	f1402573          	csrr	a0,mhartid
  andi    a1, a0, 0x1f
1c0000a8:	01f57593          	andi	a1,a0,31
  srli    a0, a0, 5
1c0000ac:	8115                	srli	a0,a0,0x5
  li      a2, ARCHI_FC_CID
1c0000ae:	02000613          	li	a2,32
  bne     a0, a2, __rt_pe_start
1c0000b2:	00c50463          	beq	a0,a2,1c0000ba <_entry+0x1a>
1c0000b6:	4360506f          	j	1c0054ec <__cluster_text_start>
  la      t0, _bss_start
1c0000ba:	00006297          	auipc	t0,0x6
1c0000be:	d6628293          	addi	t0,t0,-666 # 1c005e20 <_edata>
  la      t1, _bss_end
1c0000c2:	00006317          	auipc	t1,0x6
1c0000c6:	0aa30313          	addi	t1,t1,170 # 1c00616c <_bss_end>
  sw      zero,0(t0)
1c0000ca:	0002a023          	sw	zero,0(t0)
  addi    t0, t0, 4
1c0000ce:	0291                	addi	t0,t0,4
  bltu    t0, t1, 1b
1c0000d0:	fe62ede3          	bltu	t0,t1,1c0000ca <_entry+0x2a>
  la   a0, __rt_fc_stack_size
1c0000d4:	00006517          	auipc	a0,0x6
1c0000d8:	c9050513          	addi	a0,a0,-880 # 1c005d64 <__rt_fc_stack_size>
  lw   a0, 0(a0)
1c0000dc:	4108                	lw	a0,0(a0)
  la   x2, __rt_fc_stack
1c0000de:	ff000117          	auipc	sp,0xff000
1c0000e2:	2ba10113          	addi	sp,sp,698 # 1b000398 <__rt_fc_stack>
  add  x2, x2, a0
1c0000e6:	912a                	add	sp,sp,a0
  jal  x1, __rt_init
1c0000e8:	1d7020ef          	jal	ra,1c002abe <__rt_init>
  addi  a0, x0, 0
1c0000ec:	00000513          	li	a0,0
  addi  a1, x0, 0
1c0000f0:	00000593          	li	a1,0
  la    t2, main
1c0000f4:	00002397          	auipc	t2,0x2
1c0000f8:	d5838393          	addi	t2,t2,-680 # 1c001e4c <main>
  jalr  x1, t2
1c0000fc:	000380e7          	jalr	t2
  mv    s0, a0
1c000100:	842a                	mv	s0,a0
  jal  x1, __rt_deinit
1c000102:	31d020ef          	jal	ra,1c002c1e <__rt_deinit>
  mv   a0, s0
1c000106:	8522                	mv	a0,s0
  jal  x1, exit
1c000108:	420040ef          	jal	ra,1c004528 <exit>

1c00010c <_fini>:
  ret
1c00010c:	8082                	ret

1c00010e <__rt_event_enqueue>:
  //   x10/a0: temporary register
  //   x11/a1: the event
  //   x12/a2: temporary register

  // First check if it is a normal event
  andi    x10, x11, 0x3
1c00010e:	0035f513          	andi	a0,a1,3
  bne     x10, x0, __rt_handle_special_event
1c000112:	02051063          	bnez	a0,1c000132 <__rt_handle_special_event>

  // Enqueue normal event
  la      x10, __rt_sched
1c000116:	e4000517          	auipc	a0,0xe4000
1c00011a:	f0650513          	addi	a0,a0,-250 # 1c <_l1_preload_size>
  sw      x0, RT_EVENT_T_NEXT(x11)
1c00011e:	0005a023          	sw	zero,0(a1)
  lw      x12, RT_SCHED_T_FIRST(x10)
1c000122:	4110                	lw	a2,0(a0)
  beqz    x12, __rt_no_first
1c000124:	c601                	beqz	a2,1c00012c <__rt_no_first>
  lw      x12, RT_SCHED_T_LAST(x10)
1c000126:	4150                	lw	a2,4(a0)
  sw      x11, RT_EVENT_T_NEXT(x12)
1c000128:	c20c                	sw	a1,0(a2)
  j       __rt_common
1c00012a:	a011                	j	1c00012e <__rt_common>

1c00012c <__rt_no_first>:

__rt_no_first:
  sw      x11, RT_SCHED_T_FIRST(x10)
1c00012c:	c10c                	sw	a1,0(a0)

1c00012e <__rt_common>:

__rt_common:
  sw      x11, RT_SCHED_T_LAST(x10)
1c00012e:	c14c                	sw	a1,4(a0)

1c000130 <enqueue_end>:

enqueue_end:
  jr          x9
1c000130:	8482                	jr	s1

1c000132 <__rt_handle_special_event>:

__rt_handle_special_event:
  li      x10, ~0x3
1c000132:	5571                	li	a0,-4
  and     x11, x11, x10
1c000134:	8de9                	and	a1,a1,a0
  lw      x12, PI_CALLBACK_T_ENTRY(x11)
1c000136:	41d0                	lw	a2,4(a1)
  lw      x10, PI_CALLBACK_T_ARG(x11)
1c000138:	4588                	lw	a0,8(a1)
  j       __rt_call_external_c_function
1c00013a:	a0d9                	j	1c000200 <__rt_call_external_c_function>

1c00013c <__rt_bridge_enqueue_event>:
    // to enqueue an event to the FC scheduler.

    .global __rt_bridge_enqueue_event
__rt_bridge_enqueue_event:

    sw  x8, -4(sp)
1c00013c:	fe812e23          	sw	s0,-4(sp)
    sw  x9, -8(sp)
1c000140:	fe912c23          	sw	s1,-8(sp)
    sw  a0, -12(sp)
1c000144:	fea12a23          	sw	a0,-12(sp)
    sw  a1, -16(sp)
1c000148:	feb12823          	sw	a1,-16(sp)
    sw  a2, -20(sp)
1c00014c:	fec12623          	sw	a2,-20(sp)

    // Everything is done from C code
    la      x12, __rt_bridge_handle_notif
1c000150:	00003617          	auipc	a2,0x3
1c000154:	e4c60613          	addi	a2,a2,-436 # 1c002f9c <__rt_bridge_handle_notif>
    jal     x9, __rt_call_external_c_function
1c000158:	0a8004ef          	jal	s1,1c000200 <__rt_call_external_c_function>

    lw  x8, -4(sp)
1c00015c:	ffc12403          	lw	s0,-4(sp)
    lw  x9, -8(sp)
1c000160:	ff812483          	lw	s1,-8(sp)
    lw  a0, -12(sp)
1c000164:	ff412503          	lw	a0,-12(sp)
    lw  a1, -16(sp)
1c000168:	ff012583          	lw	a1,-16(sp)
    lw  a2, -20(sp)
1c00016c:	fec12603          	lw	a2,-20(sp)

    mret
1c000170:	30200073          	mret

1c000174 <__rt_remote_enqueue_event>:
    // The FC must get it and push it to the scheduler

    .global __rt_remote_enqueue_event
__rt_remote_enqueue_event:

    sw  x8, -4(sp)
1c000174:	fe812e23          	sw	s0,-4(sp)
    sw  x9, -8(sp)
1c000178:	fe912c23          	sw	s1,-8(sp)
    sw  a0, -12(sp)
1c00017c:	fea12a23          	sw	a0,-12(sp)
    sw  a1, -16(sp)
1c000180:	feb12823          	sw	a1,-16(sp)
    sw  a2, -20(sp)
1c000184:	fec12623          	sw	a2,-20(sp)

#ifndef ARCHI_NB_CLUSTER
    li   x8, 1
1c000188:	4405                	li	s0,1
#else
    li   x8, ARCHI_NB_CLUSTER
#endif
    la   x9, __rt_fc_cluster_data
1c00018a:	00006497          	auipc	s1,0x6
1c00018e:	fae48493          	addi	s1,s1,-82 # 1c006138 <__rt_fc_cluster_data>

1c000192 <__rt_remote_enqueue_event_loop_cluster>:

    // Loop over the clusters to see if there is an event to push
__rt_remote_enqueue_event_loop_cluster:
    lw   a1, RT_FC_CLUSTER_DATA_T_EVENTS(x9)
1c000192:	40cc                	lw	a1,4(s1)
    beq  a1, x0, __rt_remote_enqueue_event_loop_cluster_continue
1c000194:	02058d63          	beqz	a1,1c0001ce <__rt_remote_enqueue_event_loop_cluster_continue>

    // Everytime a task is finished, first check if we can update the queue head
    // as it is not updated by cluster side to avoid race conditions.
    // At least this task won t be there anymore after we update, and maybe even
    // more tasks, which is not an issue, as we compare against the head.
    lw   a1, RT_FC_CLUSTER_DATA_T_CLUSTER_POOL(x9)
1c000198:	48cc                	lw	a1,20(s1)
    lw   a0, RT_CLUSTER_CALL_POOL_T_FIRST_CALL_FC(a1)
1c00019a:	41c8                	lw	a0,4(a1)

    beq  a0, x0, __rt_cluster_pool_update_end
1c00019c:	00050e63          	beqz	a0,1c0001b8 <__rt_cluster_pool_update_end>

1c0001a0 <__rt_cluster_pool_update_loop>:

__rt_cluster_pool_update_loop:
    lw    a2, RT_CLUSTER_TASK_PENDING(a0)
1c0001a0:	5150                	lw	a2,36(a0)
    bnez  a2, __rt_cluster_pool_update_loop_end
1c0001a2:	e219                	bnez	a2,1c0001a8 <__rt_cluster_pool_update_loop_end>

    lw   a0, RT_CLUSTER_TASK_NEXT(a0)
1c0001a4:	5108                	lw	a0,32(a0)
    bnez a0, __rt_cluster_pool_update_loop
1c0001a6:	fd6d                	bnez	a0,1c0001a0 <__rt_cluster_pool_update_loop>

1c0001a8 <__rt_cluster_pool_update_loop_end>:


__rt_cluster_pool_update_loop_end:
    
    beqz a0, __rt_cluster_pool_update_no_current
1c0001a8:	c501                	beqz	a0,1c0001b0 <__rt_cluster_pool_update_no_current>

    lw   a0, RT_CLUSTER_TASK_NEXT(a0)
1c0001aa:	5108                	lw	a0,32(a0)
    sw   a0, RT_CLUSTER_CALL_POOL_T_FIRST_CALL_FC(a1)
1c0001ac:	c1c8                	sw	a0,4(a1)

    j    __rt_cluster_pool_update_end
1c0001ae:	a029                	j	1c0001b8 <__rt_cluster_pool_update_end>

1c0001b0 <__rt_cluster_pool_update_no_current>:

__rt_cluster_pool_update_no_current:

    sw   x0, RT_CLUSTER_CALL_POOL_T_FIRST_CALL_FC(a1)
1c0001b0:	0005a223          	sw	zero,4(a1)
    sw   x0, RT_CLUSTER_CALL_POOL_T_FIRST_LAST_FC(a1)
1c0001b4:	0005a423          	sw	zero,8(a1)

1c0001b8 <__rt_cluster_pool_update_end>:




__rt_cluster_pool_update_end:
    lw   a1, RT_FC_CLUSTER_DATA_T_EVENTS(x9)
1c0001b8:	40cc                	lw	a1,4(s1)

    lw   a2, RT_FC_CLUSTER_DATA_T_TRIG_ADDR(x9)
1c0001ba:	4890                	lw	a2,16(s1)
    sw   x0, RT_FC_CLUSTER_DATA_T_EVENTS(x9)
1c0001bc:	0004a223          	sw	zero,4(s1)

    sw   x0, 0(a2)
1c0001c0:	00062023          	sw	zero,0(a2)

    la   x9, __rt_remote_enqueue_event_loop_cluster_continue
1c0001c4:	00000497          	auipc	s1,0x0
1c0001c8:	00a48493          	addi	s1,s1,10 # 1c0001ce <__rt_remote_enqueue_event_loop_cluster_continue>
    j    __rt_event_enqueue
1c0001cc:	b789                	j	1c00010e <__rt_event_enqueue>

1c0001ce <__rt_remote_enqueue_event_loop_cluster_continue>:

__rt_remote_enqueue_event_loop_cluster_continue:
    addi x8, x8, -1
1c0001ce:	147d                	addi	s0,s0,-1
    bgt  x8, x0, __rt_remote_enqueue_event_loop_next_cluster
1c0001d0:	00804e63          	bgtz	s0,1c0001ec <__rt_remote_enqueue_event_loop_next_cluster>



    lw  x8, -4(sp)
1c0001d4:	ffc12403          	lw	s0,-4(sp)
    lw  x9, -8(sp)
1c0001d8:	ff812483          	lw	s1,-8(sp)
    lw  a0, -12(sp)
1c0001dc:	ff412503          	lw	a0,-12(sp)
    lw  a1, -16(sp)
1c0001e0:	ff012583          	lw	a1,-16(sp)
    lw  a2, -20(sp)
1c0001e4:	fec12603          	lw	a2,-20(sp)

    mret
1c0001e8:	30200073          	mret

1c0001ec <__rt_remote_enqueue_event_loop_next_cluster>:

__rt_remote_enqueue_event_loop_next_cluster:
    la   x9, __rt_fc_cluster_data
1c0001ec:	00006497          	auipc	s1,0x6
1c0001f0:	f4c48493          	addi	s1,s1,-180 # 1c006138 <__rt_fc_cluster_data>
    li   a1, RT_FC_CLUSTER_DATA_T_SIZEOF
1c0001f4:	02800593          	li	a1,40
    mul  a1, x8, a1
1c0001f8:	02b405b3          	mul	a1,s0,a1
    add  x9, x9, a1
1c0001fc:	94ae                	add	s1,s1,a1
    j __rt_remote_enqueue_event_loop_cluster
1c0001fe:	bf51                	j	1c000192 <__rt_remote_enqueue_event_loop_cluster>

1c000200 <__rt_call_external_c_function>:
#endif

  .global __rt_call_external_c_function
__rt_call_external_c_function:

    add  sp, sp, -128
1c000200:	7119                	addi	sp,sp,-128

    sw   ra, 0x00(sp)
1c000202:	c006                	sw	ra,0(sp)
    sw   gp, 0x04(sp)
1c000204:	c20e                	sw	gp,4(sp)
    sw   tp, 0x08(sp)
1c000206:	c412                	sw	tp,8(sp)
    sw   t0, 0x0C(sp)
1c000208:	c616                	sw	t0,12(sp)
    sw   t1, 0x10(sp)
1c00020a:	c81a                	sw	t1,16(sp)
    sw   t2, 0x14(sp)
1c00020c:	ca1e                	sw	t2,20(sp)
    sw   a3, 0x24(sp)
1c00020e:	d236                	sw	a3,36(sp)
    sw   a4, 0x28(sp)
1c000210:	d43a                	sw	a4,40(sp)
    sw   a5, 0x2C(sp)
1c000212:	d63e                	sw	a5,44(sp)
    sw   a6, 0x30(sp)
1c000214:	d842                	sw	a6,48(sp)
    sw   a7, 0x34(sp)
1c000216:	da46                	sw	a7,52(sp)
    sw   t3, 0x38(sp)
1c000218:	dc72                	sw	t3,56(sp)
    sw   t4, 0x3C(sp)
1c00021a:	de76                	sw	t4,60(sp)
    sw   t5, 0x40(sp)
1c00021c:	c0fa                	sw	t5,64(sp)
    sw   t6, 0x4C(sp)
1c00021e:	c6fe                	sw	t6,76(sp)

    jalr ra, a2
1c000220:	000600e7          	jalr	a2

    lw   ra, 0x00(sp)
1c000224:	4082                	lw	ra,0(sp)
    lw   gp, 0x04(sp)
1c000226:	4192                	lw	gp,4(sp)
    lw   tp, 0x08(sp)
1c000228:	4222                	lw	tp,8(sp)
    lw   t0, 0x0C(sp)
1c00022a:	42b2                	lw	t0,12(sp)
    lw   t1, 0x10(sp)
1c00022c:	4342                	lw	t1,16(sp)
    lw   t2, 0x14(sp)
1c00022e:	43d2                	lw	t2,20(sp)
    lw   a3, 0x24(sp)
1c000230:	5692                	lw	a3,36(sp)
    lw   a4, 0x28(sp)
1c000232:	5722                	lw	a4,40(sp)
    lw   a5, 0x2C(sp)
1c000234:	57b2                	lw	a5,44(sp)
    lw   a6, 0x30(sp)
1c000236:	5842                	lw	a6,48(sp)
    lw   a7, 0x34(sp)
1c000238:	58d2                	lw	a7,52(sp)
    lw   t3, 0x38(sp)
1c00023a:	5e62                	lw	t3,56(sp)
    lw   t4, 0x3C(sp)
1c00023c:	5ef2                	lw	t4,60(sp)
    lw   t5, 0x40(sp)
1c00023e:	4f06                	lw	t5,64(sp)
    lw   t6, 0x4C(sp)
1c000240:	4fb6                	lw	t6,76(sp)

    add  sp, sp, 128
1c000242:	6109                	addi	sp,sp,128

    jr   x9
1c000244:	8482                	jr	s1

1c000246 <__rt_illegal_instr>:

  .section .text
  
    .global __rt_illegal_instr
__rt_illegal_instr:
    sw   ra, -4(sp)
1c000246:	fe112e23          	sw	ra,-4(sp)
    sw   a0, -8(sp)
1c00024a:	fea12c23          	sw	a0,-8(sp)
    la   a0, __rt_handle_illegal_instr
1c00024e:	00003517          	auipc	a0,0x3
1c000252:	a4a50513          	addi	a0,a0,-1462 # 1c002c98 <__rt_handle_illegal_instr>
    jal  ra, __rt_call_c_function
1c000256:	010000ef          	jal	ra,1c000266 <__rt_call_c_function>
    lw   ra, -4(sp)
1c00025a:	ffc12083          	lw	ra,-4(sp)
    lw   a0, -8(sp)
1c00025e:	ff812503          	lw	a0,-8(sp)
#if PULP_CORE == CORE_RISCV_V4
    mret
1c000262:	30200073          	mret

1c000266 <__rt_call_c_function>:
#endif


__rt_call_c_function:

    add  sp, sp, -128
1c000266:	7119                	addi	sp,sp,-128

    sw   ra, 0x00(sp)
1c000268:	c006                	sw	ra,0(sp)
    sw   gp, 0x04(sp)
1c00026a:	c20e                	sw	gp,4(sp)
    sw   tp, 0x08(sp)
1c00026c:	c412                	sw	tp,8(sp)
    sw   t0, 0x0C(sp)
1c00026e:	c616                	sw	t0,12(sp)
    sw   t1, 0x10(sp)
1c000270:	c81a                	sw	t1,16(sp)
    sw   t2, 0x14(sp)
1c000272:	ca1e                	sw	t2,20(sp)
    sw   a1, 0x1C(sp)
1c000274:	ce2e                	sw	a1,28(sp)
    sw   a2, 0x20(sp)
1c000276:	d032                	sw	a2,32(sp)
    sw   a3, 0x24(sp)
1c000278:	d236                	sw	a3,36(sp)
    sw   a4, 0x28(sp)
1c00027a:	d43a                	sw	a4,40(sp)
    sw   a5, 0x2C(sp)
1c00027c:	d63e                	sw	a5,44(sp)
    sw   a6, 0x30(sp)
1c00027e:	d842                	sw	a6,48(sp)
    sw   a7, 0x34(sp)
1c000280:	da46                	sw	a7,52(sp)
    sw   t3, 0x38(sp)
1c000282:	dc72                	sw	t3,56(sp)
    sw   t4, 0x3C(sp)
1c000284:	de76                	sw	t4,60(sp)
    sw   t5, 0x40(sp)
1c000286:	c0fa                	sw	t5,64(sp)
    sw   t6, 0x4C(sp)
1c000288:	c6fe                	sw	t6,76(sp)

    jalr ra, a0
1c00028a:	000500e7          	jalr	a0

    lw   ra, 0x00(sp)
1c00028e:	4082                	lw	ra,0(sp)
    lw   gp, 0x04(sp)
1c000290:	4192                	lw	gp,4(sp)
    lw   tp, 0x08(sp)
1c000292:	4222                	lw	tp,8(sp)
    lw   t0, 0x0C(sp)
1c000294:	42b2                	lw	t0,12(sp)
    lw   t1, 0x10(sp)
1c000296:	4342                	lw	t1,16(sp)
    lw   t2, 0x14(sp)
1c000298:	43d2                	lw	t2,20(sp)
    lw   a1, 0x1C(sp)
1c00029a:	45f2                	lw	a1,28(sp)
    lw   a2, 0x20(sp)
1c00029c:	5602                	lw	a2,32(sp)
    lw   a3, 0x24(sp)
1c00029e:	5692                	lw	a3,36(sp)
    lw   a4, 0x28(sp)
1c0002a0:	5722                	lw	a4,40(sp)
    lw   a5, 0x2C(sp)
1c0002a2:	57b2                	lw	a5,44(sp)
    lw   a6, 0x30(sp)
1c0002a4:	5842                	lw	a6,48(sp)
    lw   a7, 0x34(sp)
1c0002a6:	58d2                	lw	a7,52(sp)
    lw   t3, 0x38(sp)
1c0002a8:	5e62                	lw	t3,56(sp)
    lw   t4, 0x3C(sp)
1c0002aa:	5ef2                	lw	t4,60(sp)
    lw   t5, 0x40(sp)
1c0002ac:	4f06                	lw	t5,64(sp)
    lw   t6, 0x4C(sp)
1c0002ae:	4fb6                	lw	t6,76(sp)

    add  sp, sp, 128
1c0002b0:	6109                	addi	sp,sp,128

    jr   ra
1c0002b2:	8082                	ret

1c0002b4 <udma_event_handler>:

  .global udma_event_handler
udma_event_handler:

  // Dequeue the transfer which have just finished and mark it as done
  lw   x8, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c0002b4:	4080                	lw	s0,0(s1)
  lw   x11, RT_PERIPH_CHANNEL_T_FIRST_TO_ENQUEUE(x9)   // This is used later on, just put here to fill the slot
1c0002b6:	448c                	lw	a1,8(s1)
  beq  x8, x0, __rt_udma_no_copy                       // Special case where there is no copy, just register the event in the bitfield
1c0002b8:	08040f63          	beqz	s0,1c000356 <__rt_udma_no_copy>
  lw   x12, RT_PERIPH_COPY_T_REPEAT(x8)
1c0002bc:	4c50                	lw	a2,28(s0)
  lw   x10, RT_PERIPH_COPY_T_NEXT(x8)
1c0002be:	4848                	lw	a0,20(s0)
  bne  x12, x0, repeat_transfer
1c0002c0:	04061f63          	bnez	a2,1c00031e <dmaCmd>
  sw   x10, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c0002c4:	c088                	sw	a0,0(s1)
  
  // Handle any special end-of-transfer control
  lw       x10, RT_PERIPH_COPY_T_CTRL(x8)
1c0002c6:	4448                	lw	a0,12(s0)
  bnez     x10, handle_special_end
1c0002c8:	e15d                	bnez	a0,1c00036e <handle_special_end>

1c0002ca <resume_after_special_end>:
resume_after_special_end:


  // Now check if there are some transfers enqueued in the SW FIFO to be enqueued to the UDMA
  beq x11, x0, checkTask
1c0002ca:	02058f63          	beqz	a1,1c000308 <checkTask>

  // x9 contains the pointer to the channel and x11 the first copy

  // Update the FIFO pointers and just copy from node to UDMA
  lw  x12, RT_PERIPH_COPY_T_ENQUEUE_CALLBACK(x11)
1c0002ce:	4990                	lw	a2,16(a1)
  lw  x10, RT_PERIPH_COPY_T_NEXT(x11)
1c0002d0:	49c8                	lw	a0,20(a1)
  beqz x12, __rt_udma_call_enqueue_callback_resume
1c0002d2:	c611                	beqz	a2,1c0002de <__rt_udma_call_enqueue_callback_resume>

  la  x9, __rt_udma_call_enqueue_callback_resume
1c0002d4:	00000497          	auipc	s1,0x0
1c0002d8:	00a48493          	addi	s1,s1,10 # 1c0002de <__rt_udma_call_enqueue_callback_resume>
  jr  x12
1c0002dc:	8602                	jr	a2

1c0002de <__rt_udma_call_enqueue_callback_resume>:

__rt_udma_call_enqueue_callback_resume:
  lw  x12, RT_PERIPH_CHANNEL_T_BASE(x9)
1c0002de:	44d0                	lw	a2,12(s1)
  sw  x10, RT_PERIPH_CHANNEL_T_FIRST_TO_ENQUEUE(x9)
1c0002e0:	c488                	sw	a0,8(s1)
  lw  x10, RT_PERIPH_COPY_T_ADDR(x11)
1c0002e2:	4188                	lw	a0,0(a1)
  lw  x9, RT_PERIPH_COPY_T_SIZE(x11)
1c0002e4:	41c4                	lw	s1,4(a1)
  sw  x10, UDMA_CHANNEL_SADDR_OFFSET(x12)
1c0002e6:	c208                	sw	a0,0(a2)
  sw  x9, UDMA_CHANNEL_SIZE_OFFSET(x12)
1c0002e8:	c244                	sw	s1,4(a2)

  lw  x9, RT_PERIPH_COPY_T_CTRL(x11)
1c0002ea:	45c4                	lw	s1,12(a1)
  andi x9, x9, (1<<RT_PERIPH_COPY_CTRL_TYPE_WIDTH)-1
1c0002ec:	88bd                	andi	s1,s1,15
  li  x10, RT_PERIPH_COPY_SPECIAL_ENQUEUE_THRESHOLD
1c0002ee:	4515                	li	a0,5
  blt x9, x10, transfer_resume
1c0002f0:	00a4ca63          	blt	s1,a0,1c000304 <transfer_resume>
  li          x10, RT_PERIPH_COPY_HYPER
  beq         x9, x10, hyper
  li          x10, RT_PERIPH_COPY_FC_TCDM
  beq         x9, x10, fc_tcdm
#else
  p.beqimm      x9, RT_PERIPH_COPY_HYPER, hyper
1c0002f4:	0064a463          	p.beqimm	s1,6,1c0002fc <dual>
  p.beqimm      x9, RT_PERIPH_COPY_FC_TCDM, fc_tcdm
1c0002f8:	0074a263          	p.beqimm	s1,7,1c0002fc <dual>

1c0002fc <dual>:
#ifdef RV_ISA_RV32
  li    x10, ~(1<<UDMA_CHANNEL_SIZE_LOG2)
  and   x9, x12, x10
  lw    x10, RT_PERIPH_COPY_T_HYPER_ADDR(x11)
#else
  lw    x10, RT_PERIPH_COPY_T_HYPER_ADDR(x11)
1c0002fc:	51c8                	lw	a0,36(a1)
  p.bclr  x9, x12, 0, UDMA_CHANNEL_SIZE_LOG2
1c0002fe:	c04634b3          	p.bclr	s1,a2,0,4
#endif
  sw    x10, HYPER_EXT_ADDR_CHANNEL_CUSTOM_OFFSET(x9)
1c000302:	d088                	sw	a0,32(s1)

1c000304 <transfer_resume>:
#endif

transfer_resume:
  lw  x10, RT_PERIPH_COPY_T_CFG(x11)
1c000304:	4588                	lw	a0,8(a1)
  sw  x10, UDMA_CHANNEL_CFG_OFFSET(x12)
1c000306:	c608                	sw	a0,8(a2)

1c000308 <checkTask>:

checkTask:

  // Check if we have a DMA transfer from L2 to L1   
  //lw          x10, RT_PERIPH_COPY_T_DMACMD(x8)           // Not null if we must transfer
  lw          x11, RT_PERIPH_COPY_T_EVENT(x8)             // Read this in advance to fill the slot, it is used later on in case there is no DMA command
1c000308:	4c0c                	lw	a1,24(s0)

  //bne         x10, zero, dmaCmd
  la          x9, udma_event_handler_end
1c00030a:	00000497          	auipc	s1,0x0
1c00030e:	19a48493          	addi	s1,s1,410 # 1c0004a4 <udma_event_handler_end>
  bne         x11, zero, __rt_event_enqueue
1c000312:	00058463          	beqz	a1,1c00031a <checkTask+0x12>
1c000316:	df9ff06f          	j	1c00010e <__rt_event_enqueue>

  // Loop again in case there are still events in the FIFO
  j udma_event_handler_end
1c00031a:	18a0006f          	j	1c0004a4 <udma_event_handler_end>

1c00031e <dmaCmd>:
//   x12 : number of bytes to repeat
repeat_transfer:

#ifdef ARCHI_UDMA_HAS_HYPER

  lw      x11, RT_PERIPH_CHANNEL_T_BASE(x9)
1c00031e:	44cc                	lw	a1,12(s1)
#ifdef RV_ISA_RV32
  li      x10, ~(1<<UDMA_CHANNEL_SIZE_LOG2)
  and     x9, x11, x10
  lw      x10, RT_PERIPH_COPY_T_HYPER_ADDR(x8)
#else
  lw      x10, RT_PERIPH_COPY_T_HYPER_ADDR(x8)
1c000320:	5048                	lw	a0,36(s0)
  p.bclr  x9, x11, 0, UDMA_CHANNEL_SIZE_LOG2
1c000322:	c045b4b3          	p.bclr	s1,a1,0,4
#endif
  add     x10, x10, x12
1c000326:	9532                	add	a0,a0,a2
  sw      x10, HYPER_EXT_ADDR_CHANNEL_CUSTOM_OFFSET(x9)
1c000328:	d088                	sw	a0,32(s1)
  sw      x10, RT_PERIPH_COPY_T_HYPER_ADDR(x8)
1c00032a:	d048                	sw	a0,36(s0)

  lw      x10, RT_PERIPH_COPY_T_ADDR(x8)
1c00032c:	4008                	lw	a0,0(s0)
  lw      x9, RT_PERIPH_COPY_T_REPEAT_SIZE(x8)
1c00032e:	5004                	lw	s1,32(s0)
  add     x10, x10, x12
1c000330:	9532                	add	a0,a0,a2
  sub     x9, x9, x12
1c000332:	8c91                	sub	s1,s1,a2
  blt     x12, x9, not_last
1c000334:	00964963          	blt	a2,s1,1c000346 <not_last>
  mv      x12, x9
1c000338:	8626                	mv	a2,s1
  sw      x0, RT_PERIPH_COPY_T_REPEAT(x8)
1c00033a:	00042e23          	sw	zero,28(s0)
  beq     x12, x0, udma_event_handler_end
1c00033e:	00061463          	bnez	a2,1c000346 <not_last>
1c000342:	1620006f          	j	1c0004a4 <udma_event_handler_end>

1c000346 <not_last>:

not_last:
  sw      x10, RT_PERIPH_COPY_T_ADDR(x8)
1c000346:	c008                	sw	a0,0(s0)
  sw      x9, RT_PERIPH_COPY_T_REPEAT_SIZE(x8)
1c000348:	d004                	sw	s1,32(s0)
  sw      x10, UDMA_CHANNEL_SADDR_OFFSET(x11)
1c00034a:	c188                	sw	a0,0(a1)
  sw      x12, UDMA_CHANNEL_SIZE_OFFSET(x11)
1c00034c:	c1d0                	sw	a2,4(a1)

  li      x10, UDMA_CHANNEL_CFG_EN
1c00034e:	4541                	li	a0,16
  sw      x10, UDMA_CHANNEL_CFG_OFFSET(x11)
1c000350:	c588                	sw	a0,8(a1)

#endif

  j           udma_event_handler_end
1c000352:	1520006f          	j	1c0004a4 <udma_event_handler_end>

1c000356 <__rt_udma_no_copy>:




__rt_udma_no_copy:
  la      x9, __rt_socevents_status
1c000356:	e4000497          	auipc	s1,0xe4000
1c00035a:	f5a48493          	addi	s1,s1,-166 # 2b0 <__rt_socevents_status>
  lw      x8, 0(x9)
1c00035e:	4080                	lw	s0,0(s1)
  li      x11, 1
1c000360:	4585                	li	a1,1
  sll     x10, x11, x10
1c000362:	00a59533          	sll	a0,a1,a0
  or      x8, x8, x10
1c000366:	8c49                	or	s0,s0,a0
  sw      x8, 0(x9)
1c000368:	c080                	sw	s0,0(s1)
  j udma_event_handler_end
1c00036a:	13a0006f          	j	1c0004a4 <udma_event_handler_end>

1c00036e <handle_special_end>:
  li          x12, RT_PERIPH_COPY_I2C_STEP1
  beq         x10, x12, i2c_step1
  li          x12, RT_PERIPH_COPY_I2C_STEP2
  beq         x10, x12, i2c_step2
#else
  p.beqimm    x10, RT_PERIPH_COPY_I2C_STEP1, i2c_step1  
1c00036e:	04352463          	p.beqimm	a0,3,1c0003b6 <i2c_step1>
  p.beqimm    x10, RT_PERIPH_COPY_I2C_STEP2, i2c_step2
1c000372:	06452063          	p.beqimm	a0,4,1c0003d2 <i2c_step2>
#endif

  j           resume_after_special_end
1c000376:	bf91                	j	1c0002ca <resume_after_special_end>

1c000378 <spim_step3>:


spim_step3:
  // The current copy was enqueued to configure spi, cs and send command
  // now we need to reenqueue the same copy with the user buffer.
  lw          x10, RT_PERIPH_COPY_T_RAW_VAL1(x8)
1c000378:	5408                	lw	a0,40(s0)
  sw          x10, RT_PERIPH_COPY_T_CTRL(x8)
1c00037a:	c448                	sw	a0,12(s0)

  // Reenqueue the same copy to the list of pending copies as it has been removed
  lw          x10, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c00037c:	4088                	lw	a0,0(s1)
  sw          x10, RT_PERIPH_COPY_T_NEXT(x8)
1c00037e:	c848                	sw	a0,20(s0)
  sw          x8, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c000380:	c080                	sw	s0,0(s1)

  // And rearm the transfer in the udma
  lw          x12, RT_PERIPH_CHANNEL_T_BASE(x9)
1c000382:	44d0                	lw	a2,12(s1)
  lw          x10, RT_PERIPH_COPY_T_RAW_VAL2(x8)
1c000384:	5448                	lw	a0,44(s0)
  sw          x10, UDMA_CHANNEL_SADDR_OFFSET(x12)
1c000386:	c208                	sw	a0,0(a2)
  lw          x10, RT_PERIPH_COPY_T_RAW_VAL0(x8)
1c000388:	5048                	lw	a0,36(s0)
  sw          x10, UDMA_CHANNEL_SIZE_OFFSET(x12)
1c00038a:	c248                	sw	a0,4(a2)
  lw          x10, RT_PERIPH_COPY_T_CFG(x8)
1c00038c:	4408                	lw	a0,8(s0)
  sw          x10, UDMA_CHANNEL_CFG_OFFSET(x12)
1c00038e:	c608                	sw	a0,8(a2)

  j           udma_event_handler_end
1c000390:	1140006f          	j	1c0004a4 <udma_event_handler_end>

1c000394 <spim_step2>:

spim_step2:
  // Now that the user data has been pushed, we must push an EOT command
  sw          x0, RT_PERIPH_COPY_T_CTRL(x8)
1c000394:	00042623          	sw	zero,12(s0)
  
  // Reenqueue the same copy to the list of pending copies as it has been removed
  lw          x10, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c000398:	4088                	lw	a0,0(s1)
  sw          x10, RT_PERIPH_COPY_T_NEXT(x8)
1c00039a:	c848                	sw	a0,20(s0)
  sw          x8, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c00039c:	c080                	sw	s0,0(s1)

  // And rearm the transfer in the udma
  #if PULP_CHIP_FAMILY == CHIP_GAP

  lw          x8, RT_PERIPH_COPY_T_PERIPH_DATA(x8)
1c00039e:	4060                	lw	s0,68(s0)
  li          x12, SPI_CMD_EOT(0)
1c0003a0:	90000637          	lui	a2,0x90000
  sw          x12, 0(x8)
1c0003a4:	c010                	sw	a2,0(s0)
  lw          x12, RT_PERIPH_CHANNEL_T_BASE(x9)
1c0003a6:	44d0                	lw	a2,12(s1)
  sw          x8, UDMA_CHANNEL_SADDR_OFFSET(x12)
1c0003a8:	c200                	sw	s0,0(a2)
  addi        x10, x8, RT_PERIPH_COPY_T_PERIPH_DATA
  sw          x10, UDMA_CHANNEL_SADDR_OFFSET(x12)

  #endif

  li          x10, 4
1c0003aa:	4511                	li	a0,4
  sw          x10, UDMA_CHANNEL_SIZE_OFFSET(x12)
1c0003ac:	c248                	sw	a0,4(a2)
  li          x10, UDMA_CHANNEL_CFG_EN
1c0003ae:	4541                	li	a0,16
  sw          x10, UDMA_CHANNEL_CFG_OFFSET(x12)
1c0003b0:	c608                	sw	a0,8(a2)

  j           udma_event_handler_end
1c0003b2:	0f20006f          	j	1c0004a4 <udma_event_handler_end>

1c0003b6 <i2c_step1>:
 */

i2c_step1:
  // The current copy was enqueued to configure i2c, cs and send command
  // now we need to reenqueue the same copy with the user buffer.
  lw          x10, RT_PERIPH_COPY_T_RAW_VAL1(x8)
1c0003b6:	5408                	lw	a0,40(s0)
  sw          x10, RT_PERIPH_COPY_T_CTRL(x8)
1c0003b8:	c448                	sw	a0,12(s0)

  // Reenqueue the same copy to the list of pending copies as it has been removed
  lw          x10, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c0003ba:	4088                	lw	a0,0(s1)
  sw          x10, RT_PERIPH_COPY_T_NEXT(x8)
1c0003bc:	c848                	sw	a0,20(s0)
  sw          x8, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c0003be:	c080                	sw	s0,0(s1)

  // And rearm the transfer in the udma
  lw          x12, RT_PERIPH_CHANNEL_T_BASE(x9)
1c0003c0:	44d0                	lw	a2,12(s1)
  lw          x10, RT_PERIPH_COPY_T_ADDR(x8)
1c0003c2:	4008                	lw	a0,0(s0)
  sw          x10, UDMA_CHANNEL_SADDR_OFFSET(x12)
1c0003c4:	c208                	sw	a0,0(a2)
  lw          x10, RT_PERIPH_COPY_T_RAW_VAL0(x8)
1c0003c6:	5048                	lw	a0,36(s0)
  sw          x10, UDMA_CHANNEL_SIZE_OFFSET(x12)
1c0003c8:	c248                	sw	a0,4(a2)
  lw          x10, RT_PERIPH_COPY_T_CFG(x8)
1c0003ca:	4408                	lw	a0,8(s0)
  sw          x10, UDMA_CHANNEL_CFG_OFFSET(x12)
1c0003cc:	c608                	sw	a0,8(a2)

  j           udma_event_handler_end
1c0003ce:	0d60006f          	j	1c0004a4 <udma_event_handler_end>

1c0003d2 <i2c_step2>:

i2c_step2:
  // Now that the user data has been pushed, we must push a STOP command
  sw          x0, RT_PERIPH_COPY_T_CTRL(x8)
1c0003d2:	00042623          	sw	zero,12(s0)
  
  // Reenqueue the same copy to the list of pending copies as it has been removed
  lw          x10, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c0003d6:	4088                	lw	a0,0(s1)
  sw          x10, RT_PERIPH_COPY_T_NEXT(x8)
1c0003d8:	c848                	sw	a0,20(s0)
  sw          x8, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c0003da:	c080                	sw	s0,0(s1)

  // And rearm the transfer in the udma
  #if PULP_CHIP_FAMILY == CHIP_GAP

  lw          x8, RT_PERIPH_COPY_T_PERIPH_DATA(x8)
1c0003dc:	4060                	lw	s0,68(s0)
  li          x12, I2C_CMD_STOP
1c0003de:	02000613          	li	a2,32
  sw          x12, 0(x8)
1c0003e2:	c010                	sw	a2,0(s0)
  lw          x12, RT_PERIPH_CHANNEL_T_BASE(x9)
1c0003e4:	44d0                	lw	a2,12(s1)
  sw          x8, UDMA_CHANNEL_SADDR_OFFSET(x12)
1c0003e6:	c200                	sw	s0,0(a2)
  addi        x10, x8, RT_PERIPH_COPY_T_PERIPH_DATA
  sw          x10, UDMA_CHANNEL_SADDR_OFFSET(x12)

  #endif

  li          x10, 1
1c0003e8:	4505                	li	a0,1
  sw          x10, UDMA_CHANNEL_SIZE_OFFSET(x12)
1c0003ea:	c248                	sw	a0,4(a2)
  li          x10, UDMA_CHANNEL_CFG_EN
1c0003ec:	4541                	li	a0,16
  sw          x10, UDMA_CHANNEL_CFG_OFFSET(x12)
1c0003ee:	c608                	sw	a0,8(a2)

  j           udma_event_handler_end
1c0003f0:	0b40006f          	j	1c0004a4 <udma_event_handler_end>

1c0003f4 <__rt_fc_socevents_handler>:

  .global __rt_fc_socevents_handler
  .extern pwm_event_handler
__rt_fc_socevents_handler:
// The stack is first adjusted to have stack-based load/store compressed
  add sp, sp, -128
1c0003f4:	7119                	addi	sp,sp,-128
  sw  x8, 0(sp)
1c0003f6:	c022                	sw	s0,0(sp)
  sw  x9, 4(sp)
1c0003f8:	c226                	sw	s1,4(sp)
  sw  x10, 8(sp)
1c0003fa:	c42a                	sw	a0,8(sp)
  sw  x11, 12(sp)
1c0003fc:	c62e                	sw	a1,12(sp)
  sw  x12, 16(sp)
1c0003fe:	c832                	sw	a2,16(sp)


  // Pop one element from the FIFO
  li  x8, ARCHI_EU_ADDR + EU_SOC_EVENTS_AREA_OFFSET + EU_SOC_EVENTS_CURRENT_EVENT
1c000400:	00201437          	lui	s0,0x201
1c000404:	f0040413          	addi	s0,s0,-256 # 200f00 <__L2+0x180f00>
  lw  x8, 0(x8)
1c000408:	4000                	lw	s0,0(s0)

  // Now that we popped the element, we can clear the soc event FIFO event as the FIFO is generating
  // an event as soon as the FIFO is not empty
  li  x9, 1<<PULP_SOC_EVENTS_EVENT
1c00040a:	080004b7          	lui	s1,0x8000
  li  x10, ARCHI_EU_DEMUX_ADDR + EU_CORE_BUFFER_CLEAR
1c00040e:	00204537          	lui	a0,0x204
1c000412:	02850513          	addi	a0,a0,40 # 204028 <__L2+0x184028>
  sw  x9, 0(x10)
1c000416:	c104                	sw	s1,0(a0)
  // Due to a HW bug in the core on Gap, we have to load this value early
#ifdef CONFIG_NO_FC_TINY
  la    x12, __rt_hyper_udma_handle
  lw    x12, 0(x12)
#else
  lw    x12, %tiny(__rt_hyper_udma_handle)(x0)
1c000418:	30802603          	lw	a2,776(zero) # 308 <__rt_hyper_udma_handle>
#endif
#endif

  // Extract ID part
  p.extractu x10, x8, EU_SOC_EVENTS_EVENT_MASK_BITS-1, EU_SOC_EVENTS_EVENT_MASK_OFFSET
1c00041c:	ce041533          	p.extractu	a0,s0,7,0

#ifdef ARCHI_UDMA_HAS_HYPER
  p.bneimm x10, UDMA_EVENT_ID(ARCHI_UDMA_HYPER_ID(0)), __rt_fc_socevents_not_hyper_rx
1c000420:	00653363          	p.bneimm	a0,6,1c000426 <__rt_fc_socevents_not_hyper_rx>
  jr x12
1c000424:	8602                	jr	a2

1c000426 <__rt_fc_socevents_not_hyper_rx>:

__rt_fc_socevents_not_hyper_rx:
  p.bneimm x10, UDMA_EVENT_ID(ARCHI_UDMA_HYPER_ID(0))+1, __rt_fc_socevents_not_hyper_tx
1c000426:	00753363          	p.bneimm	a0,7,1c00042c <__rt_fc_socevents_not_hyper_tx>
  jr x12
1c00042a:	8602                	jr	a2

1c00042c <__rt_fc_socevents_not_hyper_tx>:
#endif

__rt_fc_socevents_not_hyper_tx:

  // UDMA CHANNEL EVENTS
  li x9, ARCHI_SOC_EVENT_UDMA_NB_EVT
1c00042c:	44cd                	li	s1,19
  bge x10, x9, __rt_soc_evt_no_udma_channel
1c00042e:	00955c63          	ble	s1,a0,1c000446 <__rt_soc_evt_no_udma_channel>
  andi   x8, x10, 1
  srli   x10, x10, 1
  or     x10, x10, x8
#endif

  la     x8, periph_channels
1c000432:	e4000417          	auipc	s0,0xe4000
1c000436:	bfe40413          	addi	s0,s0,-1026 # 30 <periph_channels>
  slli   x9, x10, RT_PERIPH_CHANNEL_T_SIZEOF_LOG2
1c00043a:	00551493          	slli	s1,a0,0x5
  add    x9, x9, x8
1c00043e:	94a2                	add	s1,s1,s0

  lw   x11, RT_PERIPH_CHANNEL_T_CALLBACK(x9)
1c000440:	4ccc                	lw	a1,28(s1)
  lw   x8, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c000442:	4080                	lw	s0,0(s1)

  jr   x11
1c000444:	8582                	jr	a1

1c000446 <__rt_soc_evt_no_udma_channel>:


__rt_soc_evt_no_udma_channel:

  li x9, ARCHI_SOC_EVENT_UDMA_FIRST_EXTRA_EVT + ARCHI_SOC_EVENT_UDMA_NB_EXTRA_EVT
1c000446:	44f9                	li	s1,30
  bge x10, x9, __rt_soc_evt_no_udma
1c000448:	00955b63          	ble	s1,a0,1c00045e <__rt_soc_evt_no_udma>

  addi x8, x10, -ARCHI_SOC_EVENT_UDMA_FIRST_EXTRA_EVT
1c00044c:	fec50413          	addi	s0,a0,-20
  slli x11, x8, 2
1c000450:	00241593          	slli	a1,s0,0x2
  la   x12, __rt_udma_extra_callback
  p.lw x12, x12(x11)
  la   x9, __rt_udma_extra_callback_arg
  p.lw x11, x9(x11)
#else
  lw   x12, %tiny(__rt_udma_extra_callback)(x11)
1c000454:	2b85a603          	lw	a2,696(a1)
  lw   x11, %tiny(__rt_udma_extra_callback_arg)(x11)
1c000458:	2e05a583          	lw	a1,736(a1)
#endif

  jr   x12
1c00045c:	8602                	jr	a2

1c00045e <__rt_soc_evt_no_udma>:

  .global __rt_soc_evt_no_udma
__rt_soc_evt_no_udma:
#ifdef RT_CONFIG_GPIO_ENABLED
  // GPIO EVENT
  li      x9, ARCHI_SOC_EVENT_GPIO
1c00045e:	02a00493          	li	s1,42
  beq     x10, x9, __rt_gpio_handler
1c000462:	00951463          	bne	a0,s1,1c00046a <__rt_soc_evt_no_udma+0xc>
1c000466:	0860006f          	j	1c0004ec <__rt_gpio_handler>
#endif

  li      x9, ARCHI_SOC_EVENT_RTC_IRQ
1c00046a:	02c00493          	li	s1,44
  beq     x9, x10, rtc_event_handler
1c00046e:	04a48363          	beq	s1,a0,1c0004b4 <rtc_event_handler>

1c000472 <__rt_soc_evt_pwm>:


// pwm event handler
//x9 : nb of event that will be used by handler
__rt_soc_evt_pwm:
  li x11, ARCHI_SOC_EVENT_ADV_TIMER_NB_EVT-1 // 3
1c000472:	458d                	li	a1,3
  addi x9, x11, ARCHI_SOC_EVENT_ADV_TIMER_FIRST_EVT //3+38=41
1c000474:	02658493          	addi	s1,a1,38
  sub x9, x9, x10 // 41 - 56
1c000478:	8c89                	sub	s1,s1,a0
  bgt x9, x11, __rt_soc_evt_store // if > 3 not for pwm
1c00047a:	0095c663          	blt	a1,s1,1c000486 <__rt_soc_evt_store>
  blt x9, x0,  __rt_soc_evt_store // if > 3 not for pwm
1c00047e:	0004c463          	bltz	s1,1c000486 <__rt_soc_evt_store>
  j pwm_event_handler
1c000482:	0460006f          	j	1c0004c8 <pwm_event_handler>

1c000486 <__rt_soc_evt_store>:


__rt_soc_evt_store:
  // If the event is not handled, store it in the soc event status mask
  la      x9, __rt_socevents_status
1c000486:	e4000497          	auipc	s1,0xe4000
1c00048a:	e2a48493          	addi	s1,s1,-470 # 2b0 <__rt_socevents_status>
  li      x11, 32
1c00048e:	02000593          	li	a1,32
  blt     x10, x11, socevents_set
1c000492:	00b54463          	blt	a0,a1,1c00049a <socevents_set>
  addi    x9, x9, 4
1c000496:	0491                	addi	s1,s1,4
  addi    x10, x10, -32
1c000498:	1501                	addi	a0,a0,-32

1c00049a <socevents_set>:

socevents_set:
  lw      x11, 0(x9)
1c00049a:	408c                	lw	a1,0(s1)
  p.bsetr x12, x11, x10
1c00049c:	80a5c633          	p.bsetr	a2,a1,a0
  sw      x12, 0(x9)
1c0004a0:	c090                	sw	a2,0(s1)
  j       udma_event_handler_end
1c0004a2:	a009                	j	1c0004a4 <udma_event_handler_end>

1c0004a4 <udma_event_handler_end>:

  .global udma_event_handler_end
udma_event_handler_end:
  lw  x8, 0(sp)
1c0004a4:	4402                	lw	s0,0(sp)
  lw  x9, 4(sp)
1c0004a6:	4492                	lw	s1,4(sp)
  lw  x10, 8(sp)
1c0004a8:	4522                	lw	a0,8(sp)
  lw  x11, 12(sp)
1c0004aa:	45b2                	lw	a1,12(sp)
  lw  x12, 16(sp)
1c0004ac:	4642                	lw	a2,16(sp)
  add sp, sp, 128
1c0004ae:	6109                	addi	sp,sp,128
  mret
1c0004b0:	30200073          	mret

1c0004b4 <rtc_event_handler>:


rtc_event_handler:
  lw    x11, __rtc_handler
1c0004b4:	e4000597          	auipc	a1,0xe4000
1c0004b8:	edc5a583          	lw	a1,-292(a1) # 390 <__rtc_handler>
  la    x9, udma_event_handler_end
1c0004bc:	00000497          	auipc	s1,0x0
1c0004c0:	fe848493          	addi	s1,s1,-24 # 1c0004a4 <udma_event_handler_end>
  j   __rt_event_enqueue
1c0004c4:	c4bff06f          	j	1c00010e <__rt_event_enqueue>

1c0004c8 <pwm_event_handler>:
#include "archi/eu/eu_v3.h"

  .global pwm_event_handler
  .extern pwmEventsStatus
pwm_event_handler:
  la   x10, pwmEventsStatus
1c0004c8:	e4000517          	auipc	a0,0xe4000
1c0004cc:	e8c50513          	addi	a0,a0,-372 # 354 <pwmEventsStatus>
  addi  x11, x0, 1
1c0004d0:	00100593          	li	a1,1
  lw   x8, 0(x10)
1c0004d4:	4100                	lw	s0,0(a0)
  p.insertr x8, x11, x9
1c0004d6:	8095a433          	p.insertr	s0,a1,s1
  sw   x8, 0(x10)
1c0004da:	c100                	sw	s0,0(a0)

  // continue with sw event raising
  li   x9, ARCHI_EU_DEMUX_ADDR + EU_SW_EVENTS_DEMUX_OFFSET + EU_CORE_TRIGG_SW_EVENT + (PLP_RT_NOTIF_EVENT << 2)
1c0004dc:	002044b7          	lui	s1,0x204
1c0004e0:	10c48493          	addi	s1,s1,268 # 20410c <__L2+0x18410c>
  li   x10, -1
1c0004e4:	557d                	li	a0,-1
  sw   x10, 0(x9)
1c0004e6:	c088                	sw	a0,0(s1)

  j udma_event_handler_end
1c0004e8:	fbdff06f          	j	1c0004a4 <udma_event_handler_end>

1c0004ec <__rt_gpio_handler>:
  bnez     x8, __rt_gpio_ff1_loop
#endif

#else
  .extern __pi_gpio_handler
  mv        x11, x8
1c0004ec:	85a2                	mv	a1,s0
  la        x12, __pi_gpio_handler
1c0004ee:	00004617          	auipc	a2,0x4
1c0004f2:	93460613          	addi	a2,a2,-1740 # 1c003e22 <__pi_gpio_handler>
  la        x9, __rt_gpio_handler_end
1c0004f6:	00000497          	auipc	s1,0x0
1c0004fa:	00c48493          	addi	s1,s1,12 # 1c000502 <__rt_gpio_handler_end>
  j         __rt_call_external_c_function
1c0004fe:	d03ff06f          	j	1c000200 <__rt_call_external_c_function>

1c000502 <__rt_gpio_handler_end>:

  mret

#else

  j udma_event_handler_end
1c000502:	fa3ff06f          	j	1c0004a4 <udma_event_handler_end>

1c000506 <__rt_hyper_handle_copy>:
#if PULP_CHIP == CHIP_GAP8_REVC

  // x9: channel, x10: event, x8,x11,x12:temp
  .global __rt_hyper_handle_copy
__rt_hyper_handle_copy:
  sw  x8, -4(sp)
1c000506:	fe812e23          	sw	s0,-4(sp)
  add sp, sp, -128
1c00050a:	7119                	addi	sp,sp,-128

#ifdef CONFIG_NO_FC_TINY
  la    x12, __rt_hyper_pending_repeat
  lw    x12, 0(x12)
#else
  lw    x12, %tiny(__rt_hyper_pending_repeat)(x0)
1c00050c:	31802603          	lw	a2,792(zero) # 318 <__rt_hyper_pending_repeat>
#endif
  beqz      x12, __rt_hyper_handle_copy_end
1c000510:	c229                	beqz	a2,1c000552 <__rt_hyper_handle_copy_end>

1c000512 <__rt_hyper_repeat_copy>:

#ifdef CONFIG_NO_FC_TINY
  la        x11, __rt_hyper_pending_base
  lw        x11, 0(x11)
#else
  lw        x11, %tiny(__rt_hyper_pending_base)(x0)
1c000512:	30c02583          	lw	a1,780(zero) # 30c <__rt_hyper_pending_base>
#else
#ifdef CONFIG_NO_FC_TINY
  la        x10, __rt_hyper_pending_hyper_addr
  lw        x10, 0(x10)
#else
  lw        x10, %tiny(__rt_hyper_pending_hyper_addr)(x0)
1c000516:	31002503          	lw	a0,784(zero) # 310 <__rt_hyper_pending_hyper_addr>
#endif
  p.bclr    x9, x11, 0, UDMA_CHANNEL_SIZE_LOG2
1c00051a:	c045b4b3          	p.bclr	s1,a1,0,4
#endif
  add       x10, x10, x12
1c00051e:	9532                	add	a0,a0,a2
  sw        x10, HYPER_EXT_ADDR_CHANNEL_CUSTOM_OFFSET(x9)
1c000520:	d088                	sw	a0,32(s1)
#ifdef CONFIG_NO_FC_TINY
  la        x10, __rt_hyper_pending_hyper_addr
  sw        x10, 0(x10)
#else
  sw        x10, %tiny(__rt_hyper_pending_hyper_addr)(x0)
1c000522:	30a02823          	sw	a0,784(zero) # 310 <__rt_hyper_pending_hyper_addr>
  la        x10, __rt_hyper_pending_addr
  lw        x10, 0(x10)
  la        x9, __rt_hyper_pending_repeat_size
  lw        x9, 0(x9)
#else
  lw        x10, %tiny(__rt_hyper_pending_addr)(x0)
1c000526:	31402503          	lw	a0,788(zero) # 314 <__rt_hyper_pending_addr>
  lw        x9, %tiny(__rt_hyper_pending_repeat_size)(x0)
1c00052a:	31c02483          	lw	s1,796(zero) # 31c <__rt_hyper_pending_repeat_size>
#endif
  add       x10, x10, x12
1c00052e:	9532                	add	a0,a0,a2
  sub       x9, x9, x12
1c000530:	8c91                	sub	s1,s1,a2
  blt       x12, x9, __rt_hyper_repeat_copy_not_last
1c000532:	00964763          	blt	a2,s1,1c000540 <__rt_hyper_repeat_copy_not_last>
  mv        x12, x9
1c000536:	8626                	mv	a2,s1
#ifdef CONFIG_NO_FC_TINY
  la        x8, __rt_hyper_pending_repeat
  sw        x0, 0(x8)
#else
  sw        x0, %tiny(__rt_hyper_pending_repeat)(x0)
1c000538:	30002c23          	sw	zero,792(zero) # 318 <__rt_hyper_pending_repeat>
#endif
  beq       x12, x0, udma_event_handler_end_hyper
1c00053c:	04060e63          	beqz	a2,1c000598 <udma_event_handler_end_hyper>

1c000540 <__rt_hyper_repeat_copy_not_last>:
  la        x8, __rt_hyper_pending_addr
  sw        x10, 0(x8)
  la        x8, __rt_hyper_pending_repeat_size
  sw        x9, 0(x8)
#else
  sw        x10, %tiny(__rt_hyper_pending_addr)(x0)
1c000540:	30a02a23          	sw	a0,788(zero) # 314 <__rt_hyper_pending_addr>
  sw        x9, %tiny(__rt_hyper_pending_repeat_size)(x0)
1c000544:	30902e23          	sw	s1,796(zero) # 31c <__rt_hyper_pending_repeat_size>
#endif
  sw        x10, UDMA_CHANNEL_SADDR_OFFSET(x11)
1c000548:	c188                	sw	a0,0(a1)
  sw        x12, UDMA_CHANNEL_SIZE_OFFSET(x11)
1c00054a:	c1d0                	sw	a2,4(a1)

  li        x10, UDMA_CHANNEL_CFG_EN
1c00054c:	4541                	li	a0,16
  sw        x10, UDMA_CHANNEL_CFG_OFFSET(x11)
1c00054e:	c588                	sw	a0,8(a1)

  j         udma_event_handler_end_hyper
1c000550:	a0a1                	j	1c000598 <udma_event_handler_end_hyper>

1c000552 <__rt_hyper_handle_copy_end>:
#ifdef CONFIG_NO_FC_TINY
  la        x8, __rt_hyper_end_task
  lw        x11, 0(x8)
  sw        x0, 0(x8)
#else
  lw        x11, %tiny(__rt_hyper_end_task)(x0)
1c000552:	32002583          	lw	a1,800(zero) # 320 <__rt_hyper_end_task>
  sw        x0, %tiny(__rt_hyper_end_task)(x0)
1c000556:	32002023          	sw	zero,800(zero) # 320 <__rt_hyper_end_task>
#endif
  beqz      x11, __rt_hyper_handle_emu_task
1c00055a:	c589                	beqz	a1,1c000564 <__rt_hyper_handle_emu_task>
#ifdef CONFIG_NO_FC_TINY
  la        x8, __rt_hyper_current_task
  sw        x0, 0(x8)
#else
  sw        x0, %tiny(__rt_hyper_current_task)(x0)
1c00055c:	32002223          	sw	zero,804(zero) # 324 <__rt_hyper_current_task>
#endif
  jal       x9, __rt_event_enqueue
1c000560:	bafff4ef          	jal	s1,1c00010e <__rt_event_enqueue>

1c000564 <__rt_hyper_handle_emu_task>:
__rt_hyper_handle_emu_task:
#ifdef CONFIG_NO_FC_TINY
  la        x8, __rt_hyper_pending_emu_task
  lw        x10, 0(x8)
#else
  lw        x10, %tiny(__rt_hyper_pending_emu_task)(x0)
1c000564:	33c02503          	lw	a0,828(zero) # 33c <__rt_hyper_pending_emu_task>
#endif
  beqz      x10, __rt_hyper_handle_pending_tasks
1c000568:	c919                	beqz	a0,1c00057e <__rt_hyper_handle_pending_tasks>

  la      x12, __rt_hyper_resume_emu_task
1c00056a:	00004617          	auipc	a2,0x4
1c00056e:	86060613          	addi	a2,a2,-1952 # 1c003dca <__rt_hyper_resume_emu_task>
  la        x9, udma_event_handler_end_hyper
1c000572:	00000497          	auipc	s1,0x0
1c000576:	02648493          	addi	s1,s1,38 # 1c000598 <udma_event_handler_end_hyper>
  j         __rt_call_external_c_function
1c00057a:	c87ff06f          	j	1c000200 <__rt_call_external_c_function>

1c00057e <__rt_hyper_handle_pending_tasks>:
__rt_hyper_handle_pending_tasks:
#ifdef CONFIG_NO_FC_TINY
  la        x8, __rt_hyper_pending_tasks
  lw        x10, 0(x8)
#else
  lw        x10, %tiny(__rt_hyper_pending_tasks)(x0)
1c00057e:	34002503          	lw	a0,832(zero) # 340 <__rt_hyper_pending_tasks>
#endif
  beqz      x10, udma_event_handler_end_hyper
1c000582:	c919                	beqz	a0,1c000598 <udma_event_handler_end_hyper>

  la      x12, __rt_hyper_resume_copy
1c000584:	00004617          	auipc	a2,0x4
1c000588:	84c60613          	addi	a2,a2,-1972 # 1c003dd0 <__rt_hyper_resume_copy>
  la        x9, udma_event_handler_end_hyper
1c00058c:	00000497          	auipc	s1,0x0
1c000590:	00c48493          	addi	s1,s1,12 # 1c000598 <udma_event_handler_end_hyper>
  j         __rt_call_external_c_function
1c000594:	c6dff06f          	j	1c000200 <__rt_call_external_c_function>

1c000598 <udma_event_handler_end_hyper>:

  .global udma_event_handler_end_hyper
udma_event_handler_end_hyper:
  add sp, sp, 128
1c000598:	6109                	addi	sp,sp,128
  lw  x8, -4(sp)
1c00059a:	ffc12403          	lw	s0,-4(sp)
  lw  x9, -8(sp)
1c00059e:	ff812483          	lw	s1,-8(sp)
  lw  x10, -12(sp)
1c0005a2:	ff412503          	lw	a0,-12(sp)
  lw  x11, -16(sp)
1c0005a6:	ff012583          	lw	a1,-16(sp)
  lw  x12, -20(sp)
1c0005aa:	fec12603          	lw	a2,-20(sp)
  mret
1c0005ae:	30200073          	mret

1c0005b2 <__rt_hyper_handler>:



  .global __rt_hyper_handler
__rt_hyper_handler:
  sw  x9, -8(sp)
1c0005b2:	fe912c23          	sw	s1,-8(sp)
  sw  x10, -12(sp)
1c0005b6:	fea12a23          	sw	a0,-12(sp)
  sw  x12, -20(sp)
1c0005ba:	fec12623          	sw	a2,-20(sp)
#ifdef CONFIG_NO_FC_TINY
  la        x8, __rt_hyper_udma_handle
  lw        x12, 0(x8)
#else
  lw        x12, %tiny(__rt_hyper_udma_handle)(x0)
1c0005be:	30802603          	lw	a2,776(zero) # 308 <__rt_hyper_udma_handle>
#endif
  sw  x11, -16(sp)
1c0005c2:	feb12823          	sw	a1,-16(sp)
  jr        x12
1c0005c6:	8602                	jr	a2

1c0005c8 <__rt_hyper_handle_burst>:
  la        x8, __rt_hyper_pending_repeat
  lw        x12, 0(x8)
  la        x8, __rt_hyper_pending_base
  lw        x11, 0(x8)
#else
  lw        x12, %tiny(__rt_hyper_pending_repeat)(x0)
1c0005c8:	31802603          	lw	a2,792(zero) # 318 <__rt_hyper_pending_repeat>

  lw        x11, %tiny(__rt_hyper_pending_base)(x0)
1c0005cc:	30c02583          	lw	a1,780(zero) # 30c <__rt_hyper_pending_base>
#else
#ifdef CONFIG_NO_FC_TINY
  la        x8, __rt_hyper_pending_hyper_addr
  lw        x10, 0(x8)
#else
  lw        x10, %tiny(__rt_hyper_pending_hyper_addr)(x0)
1c0005d0:	31002503          	lw	a0,784(zero) # 310 <__rt_hyper_pending_hyper_addr>
#endif
  p.bclr    x9, x11, 0, UDMA_CHANNEL_SIZE_LOG2
1c0005d4:	c045b4b3          	p.bclr	s1,a1,0,4
#endif
  add       x10, x10, x12
1c0005d8:	9532                	add	a0,a0,a2
  sw        x10, HYPER_EXT_ADDR_CHANNEL_CUSTOM_OFFSET(x9)
1c0005da:	d088                	sw	a0,32(s1)
  la        x8, __rt_hyper_pending_addr
  lw        x10, 0(x8)
  la        x8, __rt_hyper_pending_repeat_size
  lw        x9, 0(x8)
#else
  sw        x10, %tiny(__rt_hyper_pending_hyper_addr)(x0)
1c0005dc:	30a02823          	sw	a0,784(zero) # 310 <__rt_hyper_pending_hyper_addr>

  lw        x10, %tiny(__rt_hyper_pending_addr)(x0)
1c0005e0:	31402503          	lw	a0,788(zero) # 314 <__rt_hyper_pending_addr>
  lw        x9, %tiny(__rt_hyper_pending_repeat_size)(x0)
1c0005e4:	31c02483          	lw	s1,796(zero) # 31c <__rt_hyper_pending_repeat_size>
#endif
  add       x10, x10, x12
1c0005e8:	9532                	add	a0,a0,a2
  sub       x9, x9, x12
1c0005ea:	8c91                	sub	s1,s1,a2
  bge       x12, x9, __rt_hyper_repeat_copy_last3
1c0005ec:	02965463          	ble	s1,a2,1c000614 <__rt_hyper_repeat_copy_last3>

1c0005f0 <__rt_hyper_repeat_copy_not_last3>:
  la        x8, __rt_hyper_pending_addr
  sw        x10, 0(x8)
  la        x8, __rt_hyper_pending_repeat_size
  sw        x9, 0(x8)
#else
  sw        x10, %tiny(__rt_hyper_pending_addr)(x0)
1c0005f0:	30a02a23          	sw	a0,788(zero) # 314 <__rt_hyper_pending_addr>
  sw        x9, %tiny(__rt_hyper_pending_repeat_size)(x0)
1c0005f4:	30902e23          	sw	s1,796(zero) # 31c <__rt_hyper_pending_repeat_size>
#endif
  sw        x10, UDMA_CHANNEL_SADDR_OFFSET(x11)
1c0005f8:	c188                	sw	a0,0(a1)
  sw        x12, UDMA_CHANNEL_SIZE_OFFSET(x11)
1c0005fa:	c1d0                	sw	a2,4(a1)

  li        x10, UDMA_CHANNEL_CFG_EN
1c0005fc:	4541                	li	a0,16
  sw        x10, UDMA_CHANNEL_CFG_OFFSET(x11)
1c0005fe:	c588                	sw	a0,8(a1)

  lw  x9, -8(sp)
1c000600:	ff812483          	lw	s1,-8(sp)
  lw  x10, -12(sp)
1c000604:	ff412503          	lw	a0,-12(sp)
  lw  x11, -16(sp)
1c000608:	ff012583          	lw	a1,-16(sp)
  lw  x12, -20(sp)
1c00060c:	fec12603          	lw	a2,-20(sp)
  mret
1c000610:	30200073          	mret

1c000614 <__rt_hyper_repeat_copy_last3>:

__rt_hyper_repeat_copy_last3:
  la        x12, __rt_hyper_handle_copy
1c000614:	00000617          	auipc	a2,0x0
1c000618:	ef260613          	addi	a2,a2,-270 # 1c000506 <__rt_hyper_handle_copy>
#ifdef CONFIG_NO_FC_TINY
  la        x8, __rt_hyper_udma_handle
  sw        x12, 0(x8)
#else
  sw        x12, %tiny(__rt_hyper_udma_handle)(x0)
1c00061c:	30c02423          	sw	a2,776(zero) # 308 <__rt_hyper_udma_handle>
#endif

  mv        x12, x9
1c000620:	8626                	mv	a2,s1
#ifdef CONFIG_NO_FC_TINY
  la        x8, __rt_hyper_pending_repeat
  sw        x0, 0(x8)
#else
  sw        x0, %tiny(__rt_hyper_pending_repeat)(x0)
1c000622:	30002c23          	sw	zero,792(zero) # 318 <__rt_hyper_pending_repeat>
#endif
  beq       x12, x0, udma_event_handler_end
1c000626:	00061463          	bnez	a2,1c00062e <__rt_hyper_repeat_copy_last3+0x1a>
1c00062a:	e7bff06f          	j	1c0004a4 <udma_event_handler_end>

  j         __rt_hyper_repeat_copy_not_last3
1c00062e:	b7c9                	j	1c0005f0 <__rt_hyper_repeat_copy_not_last3>

1c000630 <__udivdi3>:
1c000630:	87b2                	mv	a5,a2
1c000632:	8736                	mv	a4,a3
1c000634:	88aa                	mv	a7,a0
1c000636:	882e                	mv	a6,a1
1c000638:	1e069d63          	bnez	a3,1c000832 <__udivdi3+0x202>
1c00063c:	1c005337          	lui	t1,0x1c005
1c000640:	7f430313          	addi	t1,t1,2036 # 1c0057f4 <__clz_tab>
1c000644:	0ac5fd63          	bleu	a2,a1,1c0006fe <__udivdi3+0xce>
1c000648:	6741                	lui	a4,0x10
1c00064a:	0ae67363          	bleu	a4,a2,1c0006f0 <__udivdi3+0xc0>
1c00064e:	0ff00693          	li	a3,255
1c000652:	00c6b6b3          	sltu	a3,a3,a2
1c000656:	068e                	slli	a3,a3,0x3
1c000658:	00d65733          	srl	a4,a2,a3
1c00065c:	933a                	add	t1,t1,a4
1c00065e:	00034703          	lbu	a4,0(t1)
1c000662:	02000313          	li	t1,32
1c000666:	96ba                	add	a3,a3,a4
1c000668:	40d30333          	sub	t1,t1,a3
1c00066c:	00030c63          	beqz	t1,1c000684 <__udivdi3+0x54>
1c000670:	00659733          	sll	a4,a1,t1
1c000674:	00d556b3          	srl	a3,a0,a3
1c000678:	006617b3          	sll	a5,a2,t1
1c00067c:	00e6e833          	or	a6,a3,a4
1c000680:	006518b3          	sll	a7,a0,t1
1c000684:	0107d513          	srli	a0,a5,0x10
1c000688:	02a85733          	divu	a4,a6,a0
1c00068c:	1007d5b3          	p.exthz	a1,a5
1c000690:	0108d693          	srli	a3,a7,0x10
1c000694:	02a87633          	remu	a2,a6,a0
1c000698:	02e58833          	mul	a6,a1,a4
1c00069c:	0642                	slli	a2,a2,0x10
1c00069e:	8ed1                	or	a3,a3,a2
1c0006a0:	863a                	mv	a2,a4
1c0006a2:	0106fc63          	bleu	a6,a3,1c0006ba <__udivdi3+0x8a>
1c0006a6:	96be                	add	a3,a3,a5
1c0006a8:	fff70613          	addi	a2,a4,-1 # ffff <__l1_heap_size+0x1f>
1c0006ac:	00f6e763          	bltu	a3,a5,1c0006ba <__udivdi3+0x8a>
1c0006b0:	0106f563          	bleu	a6,a3,1c0006ba <__udivdi3+0x8a>
1c0006b4:	ffe70613          	addi	a2,a4,-2
1c0006b8:	96be                	add	a3,a3,a5
1c0006ba:	410686b3          	sub	a3,a3,a6
1c0006be:	02a6f833          	remu	a6,a3,a0
1c0006c2:	02a6d6b3          	divu	a3,a3,a0
1c0006c6:	df0828b3          	p.insert	a7,a6,15,16
1c0006ca:	02d58733          	mul	a4,a1,a3
1c0006ce:	8536                	mv	a0,a3
1c0006d0:	00e8fb63          	bleu	a4,a7,1c0006e6 <__udivdi3+0xb6>
1c0006d4:	98be                	add	a7,a7,a5
1c0006d6:	fff68513          	addi	a0,a3,-1
1c0006da:	00f8e663          	bltu	a7,a5,1c0006e6 <__udivdi3+0xb6>
1c0006de:	00e8f463          	bleu	a4,a7,1c0006e6 <__udivdi3+0xb6>
1c0006e2:	ffe68513          	addi	a0,a3,-2
1c0006e6:	01061793          	slli	a5,a2,0x10
1c0006ea:	8fc9                	or	a5,a5,a0
1c0006ec:	4801                	li	a6,0
1c0006ee:	a06d                	j	1c000798 <__udivdi3+0x168>
1c0006f0:	01000737          	lui	a4,0x1000
1c0006f4:	46c1                	li	a3,16
1c0006f6:	f6e661e3          	bltu	a2,a4,1c000658 <__udivdi3+0x28>
1c0006fa:	46e1                	li	a3,24
1c0006fc:	bfb1                	j	1c000658 <__udivdi3+0x28>
1c0006fe:	e601                	bnez	a2,1c000706 <__udivdi3+0xd6>
1c000700:	4685                	li	a3,1
1c000702:	02c6d7b3          	divu	a5,a3,a2
1c000706:	66c1                	lui	a3,0x10
1c000708:	08d7fb63          	bleu	a3,a5,1c00079e <__udivdi3+0x16e>
1c00070c:	0ff00693          	li	a3,255
1c000710:	00f6f363          	bleu	a5,a3,1c000716 <__udivdi3+0xe6>
1c000714:	4721                	li	a4,8
1c000716:	00e7d6b3          	srl	a3,a5,a4
1c00071a:	9336                	add	t1,t1,a3
1c00071c:	00034683          	lbu	a3,0(t1)
1c000720:	02000613          	li	a2,32
1c000724:	96ba                	add	a3,a3,a4
1c000726:	8e15                	sub	a2,a2,a3
1c000728:	e251                	bnez	a2,1c0007ac <__udivdi3+0x17c>
1c00072a:	40f58733          	sub	a4,a1,a5
1c00072e:	4805                	li	a6,1
1c000730:	0107d513          	srli	a0,a5,0x10
1c000734:	1007d5b3          	p.exthz	a1,a5
1c000738:	0108d693          	srli	a3,a7,0x10
1c00073c:	02a77633          	remu	a2,a4,a0
1c000740:	02a75733          	divu	a4,a4,a0
1c000744:	0642                	slli	a2,a2,0x10
1c000746:	8ed1                	or	a3,a3,a2
1c000748:	02e58333          	mul	t1,a1,a4
1c00074c:	863a                	mv	a2,a4
1c00074e:	0066fc63          	bleu	t1,a3,1c000766 <__udivdi3+0x136>
1c000752:	96be                	add	a3,a3,a5
1c000754:	fff70613          	addi	a2,a4,-1 # ffffff <__L2+0xf7ffff>
1c000758:	00f6e763          	bltu	a3,a5,1c000766 <__udivdi3+0x136>
1c00075c:	0066f563          	bleu	t1,a3,1c000766 <__udivdi3+0x136>
1c000760:	ffe70613          	addi	a2,a4,-2
1c000764:	96be                	add	a3,a3,a5
1c000766:	406686b3          	sub	a3,a3,t1
1c00076a:	02a6f333          	remu	t1,a3,a0
1c00076e:	02a6d6b3          	divu	a3,a3,a0
1c000772:	df0328b3          	p.insert	a7,t1,15,16
1c000776:	02d58733          	mul	a4,a1,a3
1c00077a:	8536                	mv	a0,a3
1c00077c:	00e8fb63          	bleu	a4,a7,1c000792 <__udivdi3+0x162>
1c000780:	98be                	add	a7,a7,a5
1c000782:	fff68513          	addi	a0,a3,-1 # ffff <__l1_heap_size+0x1f>
1c000786:	00f8e663          	bltu	a7,a5,1c000792 <__udivdi3+0x162>
1c00078a:	00e8f463          	bleu	a4,a7,1c000792 <__udivdi3+0x162>
1c00078e:	ffe68513          	addi	a0,a3,-2
1c000792:	01061793          	slli	a5,a2,0x10
1c000796:	8fc9                	or	a5,a5,a0
1c000798:	853e                	mv	a0,a5
1c00079a:	85c2                	mv	a1,a6
1c00079c:	8082                	ret
1c00079e:	010006b7          	lui	a3,0x1000
1c0007a2:	4741                	li	a4,16
1c0007a4:	f6d7e9e3          	bltu	a5,a3,1c000716 <__udivdi3+0xe6>
1c0007a8:	4761                	li	a4,24
1c0007aa:	b7b5                	j	1c000716 <__udivdi3+0xe6>
1c0007ac:	00c797b3          	sll	a5,a5,a2
1c0007b0:	00d5d333          	srl	t1,a1,a3
1c0007b4:	0107de13          	srli	t3,a5,0x10
1c0007b8:	00c59733          	sll	a4,a1,a2
1c0007bc:	00c518b3          	sll	a7,a0,a2
1c0007c0:	00d555b3          	srl	a1,a0,a3
1c0007c4:	03c35533          	divu	a0,t1,t3
1c0007c8:	8dd9                	or	a1,a1,a4
1c0007ca:	1007d733          	p.exthz	a4,a5
1c0007ce:	0105d693          	srli	a3,a1,0x10
1c0007d2:	03c37633          	remu	a2,t1,t3
1c0007d6:	882a                	mv	a6,a0
1c0007d8:	02a70333          	mul	t1,a4,a0
1c0007dc:	0642                	slli	a2,a2,0x10
1c0007de:	8ed1                	or	a3,a3,a2
1c0007e0:	0066fc63          	bleu	t1,a3,1c0007f8 <__udivdi3+0x1c8>
1c0007e4:	96be                	add	a3,a3,a5
1c0007e6:	fff50813          	addi	a6,a0,-1
1c0007ea:	00f6e763          	bltu	a3,a5,1c0007f8 <__udivdi3+0x1c8>
1c0007ee:	0066f563          	bleu	t1,a3,1c0007f8 <__udivdi3+0x1c8>
1c0007f2:	ffe50813          	addi	a6,a0,-2
1c0007f6:	96be                	add	a3,a3,a5
1c0007f8:	406686b3          	sub	a3,a3,t1
1c0007fc:	03c6f633          	remu	a2,a3,t3
1c000800:	03c6d6b3          	divu	a3,a3,t3
1c000804:	df0625b3          	p.insert	a1,a2,15,16
1c000808:	02d70733          	mul	a4,a4,a3
1c00080c:	8636                	mv	a2,a3
1c00080e:	00e5fc63          	bleu	a4,a1,1c000826 <__udivdi3+0x1f6>
1c000812:	95be                	add	a1,a1,a5
1c000814:	fff68613          	addi	a2,a3,-1 # ffffff <__L2+0xf7ffff>
1c000818:	00f5e763          	bltu	a1,a5,1c000826 <__udivdi3+0x1f6>
1c00081c:	00e5f563          	bleu	a4,a1,1c000826 <__udivdi3+0x1f6>
1c000820:	ffe68613          	addi	a2,a3,-2
1c000824:	95be                	add	a1,a1,a5
1c000826:	0842                	slli	a6,a6,0x10
1c000828:	40e58733          	sub	a4,a1,a4
1c00082c:	00c86833          	or	a6,a6,a2
1c000830:	b701                	j	1c000730 <__udivdi3+0x100>
1c000832:	12d5ea63          	bltu	a1,a3,1c000966 <__udivdi3+0x336>
1c000836:	67c1                	lui	a5,0x10
1c000838:	02f6fd63          	bleu	a5,a3,1c000872 <__udivdi3+0x242>
1c00083c:	0ff00793          	li	a5,255
1c000840:	00d7b8b3          	sltu	a7,a5,a3
1c000844:	088e                	slli	a7,a7,0x3
1c000846:	1c005737          	lui	a4,0x1c005
1c00084a:	0116d7b3          	srl	a5,a3,a7
1c00084e:	7f470713          	addi	a4,a4,2036 # 1c0057f4 <__clz_tab>
1c000852:	97ba                	add	a5,a5,a4
1c000854:	0007c783          	lbu	a5,0(a5) # 10000 <__L1Cl>
1c000858:	02000813          	li	a6,32
1c00085c:	97c6                	add	a5,a5,a7
1c00085e:	40f80833          	sub	a6,a6,a5
1c000862:	00081f63          	bnez	a6,1c000880 <__udivdi3+0x250>
1c000866:	4785                	li	a5,1
1c000868:	f2b6e8e3          	bltu	a3,a1,1c000798 <__udivdi3+0x168>
1c00086c:	04a637b3          	p.sletu	a5,a2,a0
1c000870:	b725                	j	1c000798 <__udivdi3+0x168>
1c000872:	010007b7          	lui	a5,0x1000
1c000876:	48c1                	li	a7,16
1c000878:	fcf6e7e3          	bltu	a3,a5,1c000846 <__udivdi3+0x216>
1c00087c:	48e1                	li	a7,24
1c00087e:	b7e1                	j	1c000846 <__udivdi3+0x216>
1c000880:	00f658b3          	srl	a7,a2,a5
1c000884:	010696b3          	sll	a3,a3,a6
1c000888:	00d8e6b3          	or	a3,a7,a3
1c00088c:	00f5d333          	srl	t1,a1,a5
1c000890:	0106de13          	srli	t3,a3,0x10
1c000894:	00f55733          	srl	a4,a0,a5
1c000898:	03c377b3          	remu	a5,t1,t3
1c00089c:	1006d8b3          	p.exthz	a7,a3
1c0008a0:	010595b3          	sll	a1,a1,a6
1c0008a4:	8f4d                	or	a4,a4,a1
1c0008a6:	01075593          	srli	a1,a4,0x10
1c0008aa:	01061633          	sll	a2,a2,a6
1c0008ae:	03c35333          	divu	t1,t1,t3
1c0008b2:	07c2                	slli	a5,a5,0x10
1c0008b4:	8ddd                	or	a1,a1,a5
1c0008b6:	02688eb3          	mul	t4,a7,t1
1c0008ba:	879a                	mv	a5,t1
1c0008bc:	01d5fc63          	bleu	t4,a1,1c0008d4 <__udivdi3+0x2a4>
1c0008c0:	95b6                	add	a1,a1,a3
1c0008c2:	fff30793          	addi	a5,t1,-1
1c0008c6:	00d5e763          	bltu	a1,a3,1c0008d4 <__udivdi3+0x2a4>
1c0008ca:	01d5f563          	bleu	t4,a1,1c0008d4 <__udivdi3+0x2a4>
1c0008ce:	ffe30793          	addi	a5,t1,-2
1c0008d2:	95b6                	add	a1,a1,a3
1c0008d4:	41d585b3          	sub	a1,a1,t4
1c0008d8:	03c5f333          	remu	t1,a1,t3
1c0008dc:	03c5d5b3          	divu	a1,a1,t3
1c0008e0:	df032733          	p.insert	a4,t1,15,16
1c0008e4:	02b888b3          	mul	a7,a7,a1
1c0008e8:	832e                	mv	t1,a1
1c0008ea:	01177c63          	bleu	a7,a4,1c000902 <__udivdi3+0x2d2>
1c0008ee:	9736                	add	a4,a4,a3
1c0008f0:	fff58313          	addi	t1,a1,-1
1c0008f4:	00d76763          	bltu	a4,a3,1c000902 <__udivdi3+0x2d2>
1c0008f8:	01177563          	bleu	a7,a4,1c000902 <__udivdi3+0x2d2>
1c0008fc:	ffe58313          	addi	t1,a1,-2
1c000900:	9736                	add	a4,a4,a3
1c000902:	07c2                	slli	a5,a5,0x10
1c000904:	6e41                	lui	t3,0x10
1c000906:	0067e7b3          	or	a5,a5,t1
1c00090a:	fffe0593          	addi	a1,t3,-1 # ffff <__l1_heap_size+0x1f>
1c00090e:	00b7f6b3          	and	a3,a5,a1
1c000912:	41170733          	sub	a4,a4,a7
1c000916:	8df1                	and	a1,a1,a2
1c000918:	0107d893          	srli	a7,a5,0x10
1c00091c:	02b68333          	mul	t1,a3,a1
1c000920:	8241                	srli	a2,a2,0x10
1c000922:	02b885b3          	mul	a1,a7,a1
1c000926:	8eae                	mv	t4,a1
1c000928:	42c68eb3          	p.mac	t4,a3,a2
1c00092c:	01035693          	srli	a3,t1,0x10
1c000930:	96f6                	add	a3,a3,t4
1c000932:	02c888b3          	mul	a7,a7,a2
1c000936:	00b6f363          	bleu	a1,a3,1c00093c <__udivdi3+0x30c>
1c00093a:	98f2                	add	a7,a7,t3
1c00093c:	0106d613          	srli	a2,a3,0x10
1c000940:	98b2                	add	a7,a7,a2
1c000942:	03176063          	bltu	a4,a7,1c000962 <__udivdi3+0x332>
1c000946:	db1713e3          	bne	a4,a7,1c0006ec <__udivdi3+0xbc>
1c00094a:	6741                	lui	a4,0x10
1c00094c:	177d                	addi	a4,a4,-1
1c00094e:	8ef9                	and	a3,a3,a4
1c000950:	06c2                	slli	a3,a3,0x10
1c000952:	00e37333          	and	t1,t1,a4
1c000956:	01051533          	sll	a0,a0,a6
1c00095a:	969a                	add	a3,a3,t1
1c00095c:	4801                	li	a6,0
1c00095e:	e2d57de3          	bleu	a3,a0,1c000798 <__udivdi3+0x168>
1c000962:	17fd                	addi	a5,a5,-1
1c000964:	b361                	j	1c0006ec <__udivdi3+0xbc>
1c000966:	4801                	li	a6,0
1c000968:	4781                	li	a5,0
1c00096a:	b53d                	j	1c000798 <__udivdi3+0x168>

1c00096c <__umoddi3>:
1c00096c:	88b2                	mv	a7,a2
1c00096e:	8736                	mv	a4,a3
1c000970:	87aa                	mv	a5,a0
1c000972:	882e                	mv	a6,a1
1c000974:	1a069963          	bnez	a3,1c000b26 <__umoddi3+0x1ba>
1c000978:	1c0056b7          	lui	a3,0x1c005
1c00097c:	7f468693          	addi	a3,a3,2036 # 1c0057f4 <__clz_tab>
1c000980:	0ac5f463          	bleu	a2,a1,1c000a28 <__umoddi3+0xbc>
1c000984:	6341                	lui	t1,0x10
1c000986:	08667a63          	bleu	t1,a2,1c000a1a <__umoddi3+0xae>
1c00098a:	0ff00313          	li	t1,255
1c00098e:	00c37363          	bleu	a2,t1,1c000994 <__umoddi3+0x28>
1c000992:	4721                	li	a4,8
1c000994:	00e65333          	srl	t1,a2,a4
1c000998:	969a                	add	a3,a3,t1
1c00099a:	0006c683          	lbu	a3,0(a3)
1c00099e:	02000313          	li	t1,32
1c0009a2:	9736                	add	a4,a4,a3
1c0009a4:	40e30333          	sub	t1,t1,a4
1c0009a8:	00030c63          	beqz	t1,1c0009c0 <__umoddi3+0x54>
1c0009ac:	006595b3          	sll	a1,a1,t1
1c0009b0:	00e55733          	srl	a4,a0,a4
1c0009b4:	006618b3          	sll	a7,a2,t1
1c0009b8:	00b76833          	or	a6,a4,a1
1c0009bc:	006517b3          	sll	a5,a0,t1
1c0009c0:	0108d613          	srli	a2,a7,0x10
1c0009c4:	02c87733          	remu	a4,a6,a2
1c0009c8:	1008d533          	p.exthz	a0,a7
1c0009cc:	0107d693          	srli	a3,a5,0x10
1c0009d0:	02c85833          	divu	a6,a6,a2
1c0009d4:	0742                	slli	a4,a4,0x10
1c0009d6:	8ed9                	or	a3,a3,a4
1c0009d8:	03050833          	mul	a6,a0,a6
1c0009dc:	0106f863          	bleu	a6,a3,1c0009ec <__umoddi3+0x80>
1c0009e0:	96c6                	add	a3,a3,a7
1c0009e2:	0116e563          	bltu	a3,a7,1c0009ec <__umoddi3+0x80>
1c0009e6:	0106f363          	bleu	a6,a3,1c0009ec <__umoddi3+0x80>
1c0009ea:	96c6                	add	a3,a3,a7
1c0009ec:	410686b3          	sub	a3,a3,a6
1c0009f0:	02c6f733          	remu	a4,a3,a2
1c0009f4:	02c6d6b3          	divu	a3,a3,a2
1c0009f8:	df0727b3          	p.insert	a5,a4,15,16
1c0009fc:	02d506b3          	mul	a3,a0,a3
1c000a00:	00d7f863          	bleu	a3,a5,1c000a10 <__umoddi3+0xa4>
1c000a04:	97c6                	add	a5,a5,a7
1c000a06:	0117e563          	bltu	a5,a7,1c000a10 <__umoddi3+0xa4>
1c000a0a:	00d7f363          	bleu	a3,a5,1c000a10 <__umoddi3+0xa4>
1c000a0e:	97c6                	add	a5,a5,a7
1c000a10:	8f95                	sub	a5,a5,a3
1c000a12:	0067d533          	srl	a0,a5,t1
1c000a16:	4581                	li	a1,0
1c000a18:	8082                	ret
1c000a1a:	01000337          	lui	t1,0x1000
1c000a1e:	4741                	li	a4,16
1c000a20:	f6666ae3          	bltu	a2,t1,1c000994 <__umoddi3+0x28>
1c000a24:	4761                	li	a4,24
1c000a26:	b7bd                	j	1c000994 <__umoddi3+0x28>
1c000a28:	e601                	bnez	a2,1c000a30 <__umoddi3+0xc4>
1c000a2a:	4605                	li	a2,1
1c000a2c:	031658b3          	divu	a7,a2,a7
1c000a30:	6641                	lui	a2,0x10
1c000a32:	06c8ff63          	bleu	a2,a7,1c000ab0 <__umoddi3+0x144>
1c000a36:	0ff00613          	li	a2,255
1c000a3a:	01167363          	bleu	a7,a2,1c000a40 <__umoddi3+0xd4>
1c000a3e:	4721                	li	a4,8
1c000a40:	00e8d633          	srl	a2,a7,a4
1c000a44:	96b2                	add	a3,a3,a2
1c000a46:	0006c603          	lbu	a2,0(a3)
1c000a4a:	02000313          	li	t1,32
1c000a4e:	963a                	add	a2,a2,a4
1c000a50:	40c30333          	sub	t1,t1,a2
1c000a54:	06031563          	bnez	t1,1c000abe <__umoddi3+0x152>
1c000a58:	411585b3          	sub	a1,a1,a7
1c000a5c:	0108d713          	srli	a4,a7,0x10
1c000a60:	1008d533          	p.exthz	a0,a7
1c000a64:	0107d613          	srli	a2,a5,0x10
1c000a68:	02e5f6b3          	remu	a3,a1,a4
1c000a6c:	02e5d5b3          	divu	a1,a1,a4
1c000a70:	06c2                	slli	a3,a3,0x10
1c000a72:	8ed1                	or	a3,a3,a2
1c000a74:	02b505b3          	mul	a1,a0,a1
1c000a78:	00b6f863          	bleu	a1,a3,1c000a88 <__umoddi3+0x11c>
1c000a7c:	96c6                	add	a3,a3,a7
1c000a7e:	0116e563          	bltu	a3,a7,1c000a88 <__umoddi3+0x11c>
1c000a82:	00b6f363          	bleu	a1,a3,1c000a88 <__umoddi3+0x11c>
1c000a86:	96c6                	add	a3,a3,a7
1c000a88:	40b685b3          	sub	a1,a3,a1
1c000a8c:	02e5f6b3          	remu	a3,a1,a4
1c000a90:	02e5d5b3          	divu	a1,a1,a4
1c000a94:	df06a7b3          	p.insert	a5,a3,15,16
1c000a98:	02b505b3          	mul	a1,a0,a1
1c000a9c:	00b7f863          	bleu	a1,a5,1c000aac <__umoddi3+0x140>
1c000aa0:	97c6                	add	a5,a5,a7
1c000aa2:	0117e563          	bltu	a5,a7,1c000aac <__umoddi3+0x140>
1c000aa6:	00b7f363          	bleu	a1,a5,1c000aac <__umoddi3+0x140>
1c000aaa:	97c6                	add	a5,a5,a7
1c000aac:	8f8d                	sub	a5,a5,a1
1c000aae:	b795                	j	1c000a12 <__umoddi3+0xa6>
1c000ab0:	01000637          	lui	a2,0x1000
1c000ab4:	4741                	li	a4,16
1c000ab6:	f8c8e5e3          	bltu	a7,a2,1c000a40 <__umoddi3+0xd4>
1c000aba:	4761                	li	a4,24
1c000abc:	b751                	j	1c000a40 <__umoddi3+0xd4>
1c000abe:	006898b3          	sll	a7,a7,t1
1c000ac2:	00c5d733          	srl	a4,a1,a2
1c000ac6:	006517b3          	sll	a5,a0,t1
1c000aca:	00c55633          	srl	a2,a0,a2
1c000ace:	006595b3          	sll	a1,a1,t1
1c000ad2:	0108d513          	srli	a0,a7,0x10
1c000ad6:	8dd1                	or	a1,a1,a2
1c000ad8:	02a77633          	remu	a2,a4,a0
1c000adc:	1008d833          	p.exthz	a6,a7
1c000ae0:	0105d693          	srli	a3,a1,0x10
1c000ae4:	02a75733          	divu	a4,a4,a0
1c000ae8:	0642                	slli	a2,a2,0x10
1c000aea:	8ed1                	or	a3,a3,a2
1c000aec:	02e80733          	mul	a4,a6,a4
1c000af0:	00e6f863          	bleu	a4,a3,1c000b00 <__umoddi3+0x194>
1c000af4:	96c6                	add	a3,a3,a7
1c000af6:	0116e563          	bltu	a3,a7,1c000b00 <__umoddi3+0x194>
1c000afa:	00e6f363          	bleu	a4,a3,1c000b00 <__umoddi3+0x194>
1c000afe:	96c6                	add	a3,a3,a7
1c000b00:	8e99                	sub	a3,a3,a4
1c000b02:	02a6f733          	remu	a4,a3,a0
1c000b06:	02a6d6b3          	divu	a3,a3,a0
1c000b0a:	df0725b3          	p.insert	a1,a4,15,16
1c000b0e:	02d806b3          	mul	a3,a6,a3
1c000b12:	00d5f863          	bleu	a3,a1,1c000b22 <__umoddi3+0x1b6>
1c000b16:	95c6                	add	a1,a1,a7
1c000b18:	0115e563          	bltu	a1,a7,1c000b22 <__umoddi3+0x1b6>
1c000b1c:	00d5f363          	bleu	a3,a1,1c000b22 <__umoddi3+0x1b6>
1c000b20:	95c6                	add	a1,a1,a7
1c000b22:	8d95                	sub	a1,a1,a3
1c000b24:	bf25                	j	1c000a5c <__umoddi3+0xf0>
1c000b26:	eed5e9e3          	bltu	a1,a3,1c000a18 <__umoddi3+0xac>
1c000b2a:	6741                	lui	a4,0x10
1c000b2c:	04e6f563          	bleu	a4,a3,1c000b76 <__umoddi3+0x20a>
1c000b30:	0ff00e93          	li	t4,255
1c000b34:	00deb733          	sltu	a4,t4,a3
1c000b38:	070e                	slli	a4,a4,0x3
1c000b3a:	1c005337          	lui	t1,0x1c005
1c000b3e:	00e6d8b3          	srl	a7,a3,a4
1c000b42:	7f430313          	addi	t1,t1,2036 # 1c0057f4 <__clz_tab>
1c000b46:	989a                	add	a7,a7,t1
1c000b48:	0008ce83          	lbu	t4,0(a7)
1c000b4c:	02000e13          	li	t3,32
1c000b50:	9eba                	add	t4,t4,a4
1c000b52:	41de0e33          	sub	t3,t3,t4
1c000b56:	020e1763          	bnez	t3,1c000b84 <__umoddi3+0x218>
1c000b5a:	00b6e463          	bltu	a3,a1,1c000b62 <__umoddi3+0x1f6>
1c000b5e:	00c56963          	bltu	a0,a2,1c000b70 <__umoddi3+0x204>
1c000b62:	40c507b3          	sub	a5,a0,a2
1c000b66:	8d95                	sub	a1,a1,a3
1c000b68:	00f53533          	sltu	a0,a0,a5
1c000b6c:	40a58833          	sub	a6,a1,a0
1c000b70:	853e                	mv	a0,a5
1c000b72:	85c2                	mv	a1,a6
1c000b74:	b555                	j	1c000a18 <__umoddi3+0xac>
1c000b76:	010008b7          	lui	a7,0x1000
1c000b7a:	4741                	li	a4,16
1c000b7c:	fb16efe3          	bltu	a3,a7,1c000b3a <__umoddi3+0x1ce>
1c000b80:	4761                	li	a4,24
1c000b82:	bf65                	j	1c000b3a <__umoddi3+0x1ce>
1c000b84:	01d65733          	srl	a4,a2,t4
1c000b88:	01c696b3          	sll	a3,a3,t3
1c000b8c:	8ed9                	or	a3,a3,a4
1c000b8e:	01d5d7b3          	srl	a5,a1,t4
1c000b92:	0106d813          	srli	a6,a3,0x10
1c000b96:	0307f333          	remu	t1,a5,a6
1c000b9a:	1006d733          	p.exthz	a4,a3
1c000b9e:	01d558b3          	srl	a7,a0,t4
1c000ba2:	01c595b3          	sll	a1,a1,t3
1c000ba6:	00b8e5b3          	or	a1,a7,a1
1c000baa:	0105d893          	srli	a7,a1,0x10
1c000bae:	01c61633          	sll	a2,a2,t3
1c000bb2:	01c51533          	sll	a0,a0,t3
1c000bb6:	0307d7b3          	divu	a5,a5,a6
1c000bba:	0342                	slli	t1,t1,0x10
1c000bbc:	011368b3          	or	a7,t1,a7
1c000bc0:	02f70f33          	mul	t5,a4,a5
1c000bc4:	833e                	mv	t1,a5
1c000bc6:	01e8fc63          	bleu	t5,a7,1c000bde <__umoddi3+0x272>
1c000bca:	98b6                	add	a7,a7,a3
1c000bcc:	fff78313          	addi	t1,a5,-1 # ffffff <__L2+0xf7ffff>
1c000bd0:	00d8e763          	bltu	a7,a3,1c000bde <__umoddi3+0x272>
1c000bd4:	01e8f563          	bleu	t5,a7,1c000bde <__umoddi3+0x272>
1c000bd8:	ffe78313          	addi	t1,a5,-2
1c000bdc:	98b6                	add	a7,a7,a3
1c000bde:	41e888b3          	sub	a7,a7,t5
1c000be2:	0308f7b3          	remu	a5,a7,a6
1c000be6:	0308d8b3          	divu	a7,a7,a6
1c000bea:	df07a5b3          	p.insert	a1,a5,15,16
1c000bee:	03170733          	mul	a4,a4,a7
1c000bf2:	87c6                	mv	a5,a7
1c000bf4:	00e5fc63          	bleu	a4,a1,1c000c0c <__umoddi3+0x2a0>
1c000bf8:	95b6                	add	a1,a1,a3
1c000bfa:	fff88793          	addi	a5,a7,-1 # ffffff <__L2+0xf7ffff>
1c000bfe:	00d5e763          	bltu	a1,a3,1c000c0c <__umoddi3+0x2a0>
1c000c02:	00e5f563          	bleu	a4,a1,1c000c0c <__umoddi3+0x2a0>
1c000c06:	ffe88793          	addi	a5,a7,-2
1c000c0a:	95b6                	add	a1,a1,a3
1c000c0c:	0342                	slli	t1,t1,0x10
1c000c0e:	6f41                	lui	t5,0x10
1c000c10:	00f36333          	or	t1,t1,a5
1c000c14:	ffff0793          	addi	a5,t5,-1 # ffff <__l1_heap_size+0x1f>
1c000c18:	00f37833          	and	a6,t1,a5
1c000c1c:	01035313          	srli	t1,t1,0x10
1c000c20:	8ff1                	and	a5,a5,a2
1c000c22:	02f808b3          	mul	a7,a6,a5
1c000c26:	8d99                	sub	a1,a1,a4
1c000c28:	01065713          	srli	a4,a2,0x10
1c000c2c:	02f307b3          	mul	a5,t1,a5
1c000c30:	8fbe                	mv	t6,a5
1c000c32:	42e80fb3          	p.mac	t6,a6,a4
1c000c36:	0108d813          	srli	a6,a7,0x10
1c000c3a:	987e                	add	a6,a6,t6
1c000c3c:	02e30333          	mul	t1,t1,a4
1c000c40:	00f87363          	bleu	a5,a6,1c000c46 <__umoddi3+0x2da>
1c000c44:	937a                	add	t1,t1,t5
1c000c46:	01085713          	srli	a4,a6,0x10
1c000c4a:	933a                	add	t1,t1,a4
1c000c4c:	6741                	lui	a4,0x10
1c000c4e:	177d                	addi	a4,a4,-1
1c000c50:	00e87833          	and	a6,a6,a4
1c000c54:	0842                	slli	a6,a6,0x10
1c000c56:	00e8f733          	and	a4,a7,a4
1c000c5a:	9742                	add	a4,a4,a6
1c000c5c:	0065e663          	bltu	a1,t1,1c000c68 <__umoddi3+0x2fc>
1c000c60:	00659d63          	bne	a1,t1,1c000c7a <__umoddi3+0x30e>
1c000c64:	00e57b63          	bleu	a4,a0,1c000c7a <__umoddi3+0x30e>
1c000c68:	40c70633          	sub	a2,a4,a2
1c000c6c:	00c73733          	sltu	a4,a4,a2
1c000c70:	40d30333          	sub	t1,t1,a3
1c000c74:	40e30333          	sub	t1,t1,a4
1c000c78:	8732                	mv	a4,a2
1c000c7a:	40e50733          	sub	a4,a0,a4
1c000c7e:	00e53533          	sltu	a0,a0,a4
1c000c82:	406585b3          	sub	a1,a1,t1
1c000c86:	8d89                	sub	a1,a1,a0
1c000c88:	01d597b3          	sll	a5,a1,t4
1c000c8c:	01c75733          	srl	a4,a4,t3
1c000c90:	00e7e533          	or	a0,a5,a4
1c000c94:	01c5d5b3          	srl	a1,a1,t3
1c000c98:	b341                	j	1c000a18 <__umoddi3+0xac>

1c000c9a <__divdf3>:
1c000c9a:	1141                	addi	sp,sp,-16
1c000c9c:	d54598b3          	p.extractu	a7,a1,10,20
1c000ca0:	c622                	sw	s0,12(sp)
1c000ca2:	c426                	sw	s1,8(sp)
1c000ca4:	e60597b3          	p.extractu	a5,a1,19,0
1c000ca8:	81fd                	srli	a1,a1,0x1f
1c000caa:	06088d63          	beqz	a7,1c000d24 <__divdf3+0x8a>
1c000cae:	7ff00813          	li	a6,2047
1c000cb2:	0d088863          	beq	a7,a6,1c000d82 <__divdf3+0xe8>
1c000cb6:	078e                	slli	a5,a5,0x3
1c000cb8:	c177c7b3          	p.bset	a5,a5,0,23
1c000cbc:	01d55e93          	srli	t4,a0,0x1d
1c000cc0:	00feeeb3          	or	t4,t4,a5
1c000cc4:	00351713          	slli	a4,a0,0x3
1c000cc8:	c0188893          	addi	a7,a7,-1023
1c000ccc:	4f01                	li	t5,0
1c000cce:	d5469833          	p.extractu	a6,a3,10,20
1c000cd2:	e6069533          	p.extractu	a0,a3,19,0
1c000cd6:	8e32                	mv	t3,a2
1c000cd8:	82fd                	srli	a3,a3,0x1f
1c000cda:	0c080763          	beqz	a6,1c000da8 <__divdf3+0x10e>
1c000cde:	7ff00793          	li	a5,2047
1c000ce2:	12f80063          	beq	a6,a5,1c000e02 <__divdf3+0x168>
1c000ce6:	050e                	slli	a0,a0,0x3
1c000ce8:	c1754533          	p.bset	a0,a0,0,23
1c000cec:	01d65793          	srli	a5,a2,0x1d
1c000cf0:	8fc9                	or	a5,a5,a0
1c000cf2:	00361e13          	slli	t3,a2,0x3
1c000cf6:	c0180813          	addi	a6,a6,-1023
1c000cfa:	4301                	li	t1,0
1c000cfc:	41088633          	sub	a2,a7,a6
1c000d00:	002f1813          	slli	a6,t5,0x2
1c000d04:	00686833          	or	a6,a6,t1
1c000d08:	187d                	addi	a6,a6,-1
1c000d0a:	48b9                	li	a7,14
1c000d0c:	00d5c533          	xor	a0,a1,a3
1c000d10:	1108ea63          	bltu	a7,a6,1c000e24 <__divdf3+0x18a>
1c000d14:	1c0058b7          	lui	a7,0x1c005
1c000d18:	080a                	slli	a6,a6,0x2
1c000d1a:	74088893          	addi	a7,a7,1856 # 1c005740 <__DTOR_END__>
1c000d1e:	2108f803          	p.lw	a6,a6(a7)
1c000d22:	8802                	jr	a6
1c000d24:	00a7eeb3          	or	t4,a5,a0
1c000d28:	060e8763          	beqz	t4,1c000d96 <__divdf3+0xfc>
1c000d2c:	cf8d                	beqz	a5,1c000d66 <__divdf3+0xcc>
1c000d2e:	10079833          	p.fl1	a6,a5
1c000d32:	477d                	li	a4,31
1c000d34:	41070833          	sub	a6,a4,a6
1c000d38:	ff580893          	addi	a7,a6,-11
1c000d3c:	4771                	li	a4,28
1c000d3e:	03174c63          	blt	a4,a7,1c000d76 <__divdf3+0xdc>
1c000d42:	4ef5                	li	t4,29
1c000d44:	ff880713          	addi	a4,a6,-8
1c000d48:	411e8eb3          	sub	t4,t4,a7
1c000d4c:	00e797b3          	sll	a5,a5,a4
1c000d50:	01d55eb3          	srl	t4,a0,t4
1c000d54:	00feeeb3          	or	t4,t4,a5
1c000d58:	00e51733          	sll	a4,a0,a4
1c000d5c:	c0d00893          	li	a7,-1011
1c000d60:	410888b3          	sub	a7,a7,a6
1c000d64:	b7a5                	j	1c000ccc <__divdf3+0x32>
1c000d66:	100518b3          	p.fl1	a7,a0
1c000d6a:	477d                	li	a4,31
1c000d6c:	411708b3          	sub	a7,a4,a7
1c000d70:	02088813          	addi	a6,a7,32
1c000d74:	b7d1                	j	1c000d38 <__divdf3+0x9e>
1c000d76:	fd880793          	addi	a5,a6,-40
1c000d7a:	00f51eb3          	sll	t4,a0,a5
1c000d7e:	4701                	li	a4,0
1c000d80:	bff1                	j	1c000d5c <__divdf3+0xc2>
1c000d82:	00a7eeb3          	or	t4,a5,a0
1c000d86:	000e8c63          	beqz	t4,1c000d9e <__divdf3+0x104>
1c000d8a:	872a                	mv	a4,a0
1c000d8c:	8ebe                	mv	t4,a5
1c000d8e:	7ff00893          	li	a7,2047
1c000d92:	4f0d                	li	t5,3
1c000d94:	bf2d                	j	1c000cce <__divdf3+0x34>
1c000d96:	4701                	li	a4,0
1c000d98:	4881                	li	a7,0
1c000d9a:	4f05                	li	t5,1
1c000d9c:	bf0d                	j	1c000cce <__divdf3+0x34>
1c000d9e:	4701                	li	a4,0
1c000da0:	7ff00893          	li	a7,2047
1c000da4:	4f09                	li	t5,2
1c000da6:	b725                	j	1c000cce <__divdf3+0x34>
1c000da8:	00c567b3          	or	a5,a0,a2
1c000dac:	c3bd                	beqz	a5,1c000e12 <__divdf3+0x178>
1c000dae:	cd05                	beqz	a0,1c000de6 <__divdf3+0x14c>
1c000db0:	10051333          	p.fl1	t1,a0
1c000db4:	47fd                	li	a5,31
1c000db6:	40678333          	sub	t1,a5,t1
1c000dba:	ff530813          	addi	a6,t1,-11
1c000dbe:	47f1                	li	a5,28
1c000dc0:	0307cb63          	blt	a5,a6,1c000df6 <__divdf3+0x15c>
1c000dc4:	47f5                	li	a5,29
1c000dc6:	ff830e13          	addi	t3,t1,-8
1c000dca:	410787b3          	sub	a5,a5,a6
1c000dce:	01c51533          	sll	a0,a0,t3
1c000dd2:	00f657b3          	srl	a5,a2,a5
1c000dd6:	8fc9                	or	a5,a5,a0
1c000dd8:	01c61e33          	sll	t3,a2,t3
1c000ddc:	c0d00813          	li	a6,-1011
1c000de0:	40680833          	sub	a6,a6,t1
1c000de4:	bf19                	j	1c000cfa <__divdf3+0x60>
1c000de6:	10061833          	p.fl1	a6,a2
1c000dea:	47fd                	li	a5,31
1c000dec:	41078833          	sub	a6,a5,a6
1c000df0:	02080313          	addi	t1,a6,32
1c000df4:	b7d9                	j	1c000dba <__divdf3+0x120>
1c000df6:	fd830793          	addi	a5,t1,-40
1c000dfa:	00f617b3          	sll	a5,a2,a5
1c000dfe:	4e01                	li	t3,0
1c000e00:	bff1                	j	1c000ddc <__divdf3+0x142>
1c000e02:	00c567b3          	or	a5,a0,a2
1c000e06:	cb91                	beqz	a5,1c000e1a <__divdf3+0x180>
1c000e08:	87aa                	mv	a5,a0
1c000e0a:	7ff00813          	li	a6,2047
1c000e0e:	430d                	li	t1,3
1c000e10:	b5f5                	j	1c000cfc <__divdf3+0x62>
1c000e12:	4e01                	li	t3,0
1c000e14:	4801                	li	a6,0
1c000e16:	4305                	li	t1,1
1c000e18:	b5d5                	j	1c000cfc <__divdf3+0x62>
1c000e1a:	4e01                	li	t3,0
1c000e1c:	7ff00813          	li	a6,2047
1c000e20:	4309                	li	t1,2
1c000e22:	bde9                	j	1c000cfc <__divdf3+0x62>
1c000e24:	01d7e663          	bltu	a5,t4,1c000e30 <__divdf3+0x196>
1c000e28:	26fe9d63          	bne	t4,a5,1c0010a2 <__divdf3+0x408>
1c000e2c:	27c76b63          	bltu	a4,t3,1c0010a2 <__divdf3+0x408>
1c000e30:	01fe9593          	slli	a1,t4,0x1f
1c000e34:	00175693          	srli	a3,a4,0x1
1c000e38:	01f71393          	slli	t2,a4,0x1f
1c000e3c:	001ede93          	srli	t4,t4,0x1
1c000e40:	00d5e733          	or	a4,a1,a3
1c000e44:	07a2                	slli	a5,a5,0x8
1c000e46:	018e5893          	srli	a7,t3,0x18
1c000e4a:	00f8e8b3          	or	a7,a7,a5
1c000e4e:	0108df93          	srli	t6,a7,0x10
1c000e52:	03fed833          	divu	a6,t4,t6
1c000e56:	1008df33          	p.exthz	t5,a7
1c000e5a:	01075593          	srli	a1,a4,0x10
1c000e5e:	008e1313          	slli	t1,t3,0x8
1c000e62:	03fef7b3          	remu	a5,t4,t6
1c000e66:	030f06b3          	mul	a3,t5,a6
1c000e6a:	07c2                	slli	a5,a5,0x10
1c000e6c:	8ddd                	or	a1,a1,a5
1c000e6e:	87c2                	mv	a5,a6
1c000e70:	00d5fc63          	bleu	a3,a1,1c000e88 <__divdf3+0x1ee>
1c000e74:	95c6                	add	a1,a1,a7
1c000e76:	fff80793          	addi	a5,a6,-1
1c000e7a:	0115e763          	bltu	a1,a7,1c000e88 <__divdf3+0x1ee>
1c000e7e:	00d5f563          	bleu	a3,a1,1c000e88 <__divdf3+0x1ee>
1c000e82:	ffe80793          	addi	a5,a6,-2
1c000e86:	95c6                	add	a1,a1,a7
1c000e88:	8d95                	sub	a1,a1,a3
1c000e8a:	03f5d833          	divu	a6,a1,t6
1c000e8e:	03f5f5b3          	remu	a1,a1,t6
1c000e92:	030f06b3          	mul	a3,t5,a6
1c000e96:	df05a733          	p.insert	a4,a1,15,16
1c000e9a:	85c2                	mv	a1,a6
1c000e9c:	00d77c63          	bleu	a3,a4,1c000eb4 <__divdf3+0x21a>
1c000ea0:	9746                	add	a4,a4,a7
1c000ea2:	fff80593          	addi	a1,a6,-1
1c000ea6:	01176763          	bltu	a4,a7,1c000eb4 <__divdf3+0x21a>
1c000eaa:	00d77563          	bleu	a3,a4,1c000eb4 <__divdf3+0x21a>
1c000eae:	ffe80593          	addi	a1,a6,-2
1c000eb2:	9746                	add	a4,a4,a7
1c000eb4:	07c2                	slli	a5,a5,0x10
1c000eb6:	40d70e33          	sub	t3,a4,a3
1c000eba:	00b7e733          	or	a4,a5,a1
1c000ebe:	65c1                	lui	a1,0x10
1c000ec0:	fff58e93          	addi	t4,a1,-1 # ffff <__l1_heap_size+0x1f>
1c000ec4:	01d77833          	and	a6,a4,t4
1c000ec8:	01075693          	srli	a3,a4,0x10
1c000ecc:	01d37eb3          	and	t4,t1,t4
1c000ed0:	03d684b3          	mul	s1,a3,t4
1c000ed4:	01035293          	srli	t0,t1,0x10
1c000ed8:	03d80433          	mul	s0,a6,t4
1c000edc:	025687b3          	mul	a5,a3,t0
1c000ee0:	86a6                	mv	a3,s1
1c000ee2:	430286b3          	p.mac	a3,t0,a6
1c000ee6:	01045813          	srli	a6,s0,0x10
1c000eea:	9836                	add	a6,a6,a3
1c000eec:	00987363          	bleu	s1,a6,1c000ef2 <__divdf3+0x258>
1c000ef0:	97ae                	add	a5,a5,a1
1c000ef2:	01085693          	srli	a3,a6,0x10
1c000ef6:	96be                	add	a3,a3,a5
1c000ef8:	67c1                	lui	a5,0x10
1c000efa:	17fd                	addi	a5,a5,-1
1c000efc:	00f875b3          	and	a1,a6,a5
1c000f00:	05c2                	slli	a1,a1,0x10
1c000f02:	8c7d                	and	s0,s0,a5
1c000f04:	95a2                	add	a1,a1,s0
1c000f06:	00de6763          	bltu	t3,a3,1c000f14 <__divdf3+0x27a>
1c000f0a:	87ba                	mv	a5,a4
1c000f0c:	02de1e63          	bne	t3,a3,1c000f48 <__divdf3+0x2ae>
1c000f10:	02b3fc63          	bleu	a1,t2,1c000f48 <__divdf3+0x2ae>
1c000f14:	939a                	add	t2,t2,t1
1c000f16:	0063b833          	sltu	a6,t2,t1
1c000f1a:	9846                	add	a6,a6,a7
1c000f1c:	9e42                	add	t3,t3,a6
1c000f1e:	fff70793          	addi	a5,a4,-1 # ffff <__l1_heap_size+0x1f>
1c000f22:	01c8e663          	bltu	a7,t3,1c000f2e <__divdf3+0x294>
1c000f26:	03c89163          	bne	a7,t3,1c000f48 <__divdf3+0x2ae>
1c000f2a:	0063ef63          	bltu	t2,t1,1c000f48 <__divdf3+0x2ae>
1c000f2e:	00de6663          	bltu	t3,a3,1c000f3a <__divdf3+0x2a0>
1c000f32:	01c69b63          	bne	a3,t3,1c000f48 <__divdf3+0x2ae>
1c000f36:	00b3f963          	bleu	a1,t2,1c000f48 <__divdf3+0x2ae>
1c000f3a:	939a                	add	t2,t2,t1
1c000f3c:	ffe70793          	addi	a5,a4,-2
1c000f40:	0063b733          	sltu	a4,t2,t1
1c000f44:	9746                	add	a4,a4,a7
1c000f46:	9e3a                	add	t3,t3,a4
1c000f48:	40b385b3          	sub	a1,t2,a1
1c000f4c:	40de06b3          	sub	a3,t3,a3
1c000f50:	00b3b733          	sltu	a4,t2,a1
1c000f54:	8e99                	sub	a3,a3,a4
1c000f56:	5e7d                	li	t3,-1
1c000f58:	0ed88463          	beq	a7,a3,1c001040 <__divdf3+0x3a6>
1c000f5c:	03f6de33          	divu	t3,a3,t6
1c000f60:	0105d713          	srli	a4,a1,0x10
1c000f64:	03f6f6b3          	remu	a3,a3,t6
1c000f68:	03cf0833          	mul	a6,t5,t3
1c000f6c:	06c2                	slli	a3,a3,0x10
1c000f6e:	8ed9                	or	a3,a3,a4
1c000f70:	8772                	mv	a4,t3
1c000f72:	0106fc63          	bleu	a6,a3,1c000f8a <__divdf3+0x2f0>
1c000f76:	96c6                	add	a3,a3,a7
1c000f78:	fffe0713          	addi	a4,t3,-1
1c000f7c:	0116e763          	bltu	a3,a7,1c000f8a <__divdf3+0x2f0>
1c000f80:	0106f563          	bleu	a6,a3,1c000f8a <__divdf3+0x2f0>
1c000f84:	ffee0713          	addi	a4,t3,-2
1c000f88:	96c6                	add	a3,a3,a7
1c000f8a:	410686b3          	sub	a3,a3,a6
1c000f8e:	03f6de33          	divu	t3,a3,t6
1c000f92:	03f6f6b3          	remu	a3,a3,t6
1c000f96:	03cf0833          	mul	a6,t5,t3
1c000f9a:	df06a5b3          	p.insert	a1,a3,15,16
1c000f9e:	86f2                	mv	a3,t3
1c000fa0:	0105fc63          	bleu	a6,a1,1c000fb8 <__divdf3+0x31e>
1c000fa4:	95c6                	add	a1,a1,a7
1c000fa6:	fffe0693          	addi	a3,t3,-1
1c000faa:	0115e763          	bltu	a1,a7,1c000fb8 <__divdf3+0x31e>
1c000fae:	0105f563          	bleu	a6,a1,1c000fb8 <__divdf3+0x31e>
1c000fb2:	ffee0693          	addi	a3,t3,-2
1c000fb6:	95c6                	add	a1,a1,a7
1c000fb8:	0742                	slli	a4,a4,0x10
1c000fba:	41058833          	sub	a6,a1,a6
1c000fbe:	00d765b3          	or	a1,a4,a3
1c000fc2:	1005d733          	p.exthz	a4,a1
1c000fc6:	0105de13          	srli	t3,a1,0x10
1c000fca:	03d70f33          	mul	t5,a4,t4
1c000fce:	03de0eb3          	mul	t4,t3,t4
1c000fd2:	86f6                	mv	a3,t4
1c000fd4:	42e286b3          	p.mac	a3,t0,a4
1c000fd8:	010f5713          	srli	a4,t5,0x10
1c000fdc:	9736                	add	a4,a4,a3
1c000fde:	03c28e33          	mul	t3,t0,t3
1c000fe2:	01d77463          	bleu	t4,a4,1c000fea <__divdf3+0x350>
1c000fe6:	66c1                	lui	a3,0x10
1c000fe8:	9e36                	add	t3,t3,a3
1c000fea:	01075e93          	srli	t4,a4,0x10
1c000fee:	9ef2                	add	t4,t4,t3
1c000ff0:	6e41                	lui	t3,0x10
1c000ff2:	1e7d                	addi	t3,t3,-1
1c000ff4:	01c776b3          	and	a3,a4,t3
1c000ff8:	06c2                	slli	a3,a3,0x10
1c000ffa:	01cf7f33          	and	t5,t5,t3
1c000ffe:	96fa                	add	a3,a3,t5
1c001000:	01d86663          	bltu	a6,t4,1c00100c <__divdf3+0x372>
1c001004:	8e2e                	mv	t3,a1
1c001006:	03d81b63          	bne	a6,t4,1c00103c <__divdf3+0x3a2>
1c00100a:	ca9d                	beqz	a3,1c001040 <__divdf3+0x3a6>
1c00100c:	9846                	add	a6,a6,a7
1c00100e:	fff58e13          	addi	t3,a1,-1
1c001012:	03186163          	bltu	a6,a7,1c001034 <__divdf3+0x39a>
1c001016:	01d86663          	bltu	a6,t4,1c001022 <__divdf3+0x388>
1c00101a:	03d81163          	bne	a6,t4,1c00103c <__divdf3+0x3a2>
1c00101e:	00d37d63          	bleu	a3,t1,1c001038 <__divdf3+0x39e>
1c001022:	00131713          	slli	a4,t1,0x1
1c001026:	00673333          	sltu	t1,a4,t1
1c00102a:	989a                	add	a7,a7,t1
1c00102c:	ffe58e13          	addi	t3,a1,-2
1c001030:	9846                	add	a6,a6,a7
1c001032:	833a                	mv	t1,a4
1c001034:	01d81463          	bne	a6,t4,1c00103c <__divdf3+0x3a2>
1c001038:	00668463          	beq	a3,t1,1c001040 <__divdf3+0x3a6>
1c00103c:	c00e4e33          	p.bset	t3,t3,0,0
1c001040:	3ff60693          	addi	a3,a2,1023 # 10003ff <__L2+0xf803ff>
1c001044:	08d05163          	blez	a3,1c0010c6 <__divdf3+0x42c>
1c001048:	f83e3733          	p.bclr	a4,t3,28,3
1c00104c:	cb19                	beqz	a4,1c001062 <__divdf3+0x3c8>
1c00104e:	f64e3733          	p.bclr	a4,t3,27,4
1c001052:	00472863          	p.beqimm	a4,4,1c001062 <__divdf3+0x3c8>
1c001056:	004e0593          	addi	a1,t3,4 # 10004 <__L1Cl+0x4>
1c00105a:	01c5be33          	sltu	t3,a1,t3
1c00105e:	97f2                	add	a5,a5,t3
1c001060:	8e2e                	mv	t3,a1
1c001062:	00779713          	slli	a4,a5,0x7
1c001066:	00075663          	bgez	a4,1c001072 <__divdf3+0x3d8>
1c00106a:	c187b7b3          	p.bclr	a5,a5,0,24
1c00106e:	40060693          	addi	a3,a2,1024
1c001072:	7fe00713          	li	a4,2046
1c001076:	0ed74263          	blt	a4,a3,1c00115a <__divdf3+0x4c0>
1c00107a:	01d79713          	slli	a4,a5,0x1d
1c00107e:	003e5e13          	srli	t3,t3,0x3
1c001082:	01c76733          	or	a4,a4,t3
1c001086:	838d                	srli	a5,a5,0x3
1c001088:	4601                	li	a2,0
1c00108a:	4432                	lw	s0,12(sp)
1c00108c:	e607a633          	p.insert	a2,a5,19,0
1c001090:	d546a633          	p.insert	a2,a3,10,20
1c001094:	c1f52633          	p.insert	a2,a0,0,31
1c001098:	44a2                	lw	s1,8(sp)
1c00109a:	853a                	mv	a0,a4
1c00109c:	85b2                	mv	a1,a2
1c00109e:	0141                	addi	sp,sp,16
1c0010a0:	8082                	ret
1c0010a2:	167d                	addi	a2,a2,-1
1c0010a4:	4381                	li	t2,0
1c0010a6:	bb79                	j	1c000e44 <__divdf3+0x1aa>
1c0010a8:	852e                	mv	a0,a1
1c0010aa:	87f6                	mv	a5,t4
1c0010ac:	8e3a                	mv	t3,a4
1c0010ae:	837a                	mv	t1,t5
1c0010b0:	0a232563          	p.beqimm	t1,2,1c00115a <__divdf3+0x4c0>
1c0010b4:	08332c63          	p.beqimm	t1,3,1c00114c <__divdf3+0x4b2>
1c0010b8:	f81334e3          	p.bneimm	t1,1,1c001040 <__divdf3+0x3a6>
1c0010bc:	4781                	li	a5,0
1c0010be:	4701                	li	a4,0
1c0010c0:	a085                	j	1c001120 <__divdf3+0x486>
1c0010c2:	8536                	mv	a0,a3
1c0010c4:	b7f5                	j	1c0010b0 <__divdf3+0x416>
1c0010c6:	4585                	li	a1,1
1c0010c8:	8d95                	sub	a1,a1,a3
1c0010ca:	03800713          	li	a4,56
1c0010ce:	feb747e3          	blt	a4,a1,1c0010bc <__divdf3+0x422>
1c0010d2:	477d                	li	a4,31
1c0010d4:	04b74863          	blt	a4,a1,1c001124 <__divdf3+0x48a>
1c0010d8:	41e60613          	addi	a2,a2,1054
1c0010dc:	00c79733          	sll	a4,a5,a2
1c0010e0:	00be56b3          	srl	a3,t3,a1
1c0010e4:	00ce1633          	sll	a2,t3,a2
1c0010e8:	8f55                	or	a4,a4,a3
1c0010ea:	00c03633          	snez	a2,a2
1c0010ee:	8f51                	or	a4,a4,a2
1c0010f0:	00b7d7b3          	srl	a5,a5,a1
1c0010f4:	f83736b3          	p.bclr	a3,a4,28,3
1c0010f8:	ca99                	beqz	a3,1c00110e <__divdf3+0x474>
1c0010fa:	f64736b3          	p.bclr	a3,a4,27,4
1c0010fe:	0046a863          	p.beqimm	a3,4,1c00110e <__divdf3+0x474>
1c001102:	00470693          	addi	a3,a4,4
1c001106:	00e6b733          	sltu	a4,a3,a4
1c00110a:	97ba                	add	a5,a5,a4
1c00110c:	8736                	mv	a4,a3
1c00110e:	00879693          	slli	a3,a5,0x8
1c001112:	0406c963          	bltz	a3,1c001164 <__divdf3+0x4ca>
1c001116:	01d79693          	slli	a3,a5,0x1d
1c00111a:	830d                	srli	a4,a4,0x3
1c00111c:	8f55                	or	a4,a4,a3
1c00111e:	838d                	srli	a5,a5,0x3
1c001120:	4681                	li	a3,0
1c001122:	b79d                	j	1c001088 <__divdf3+0x3ee>
1c001124:	5705                	li	a4,-31
1c001126:	8f15                	sub	a4,a4,a3
1c001128:	02000813          	li	a6,32
1c00112c:	00e7d733          	srl	a4,a5,a4
1c001130:	4681                	li	a3,0
1c001132:	01058663          	beq	a1,a6,1c00113e <__divdf3+0x4a4>
1c001136:	43e60613          	addi	a2,a2,1086
1c00113a:	00c796b3          	sll	a3,a5,a2
1c00113e:	01c6e633          	or	a2,a3,t3
1c001142:	00c03633          	snez	a2,a2
1c001146:	8f51                	or	a4,a4,a2
1c001148:	4781                	li	a5,0
1c00114a:	b76d                	j	1c0010f4 <__divdf3+0x45a>
1c00114c:	000807b7          	lui	a5,0x80
1c001150:	4701                	li	a4,0
1c001152:	7ff00693          	li	a3,2047
1c001156:	4501                	li	a0,0
1c001158:	bf05                	j	1c001088 <__divdf3+0x3ee>
1c00115a:	4781                	li	a5,0
1c00115c:	4701                	li	a4,0
1c00115e:	7ff00693          	li	a3,2047
1c001162:	b71d                	j	1c001088 <__divdf3+0x3ee>
1c001164:	4781                	li	a5,0
1c001166:	4701                	li	a4,0
1c001168:	4685                	li	a3,1
1c00116a:	bf39                	j	1c001088 <__divdf3+0x3ee>

1c00116c <__muldf3>:
1c00116c:	1101                	addi	sp,sp,-32
1c00116e:	d5459333          	p.extractu	t1,a1,10,20
1c001172:	ce22                	sw	s0,28(sp)
1c001174:	cc26                	sw	s1,24(sp)
1c001176:	ca4a                	sw	s2,20(sp)
1c001178:	c84e                	sw	s3,16(sp)
1c00117a:	c652                	sw	s4,12(sp)
1c00117c:	e60597b3          	p.extractu	a5,a1,19,0
1c001180:	81fd                	srli	a1,a1,0x1f
1c001182:	06030e63          	beqz	t1,1c0011fe <__muldf3+0x92>
1c001186:	7ff00713          	li	a4,2047
1c00118a:	0ce30963          	beq	t1,a4,1c00125c <__muldf3+0xf0>
1c00118e:	078e                	slli	a5,a5,0x3
1c001190:	c177c7b3          	p.bset	a5,a5,0,23
1c001194:	01d55813          	srli	a6,a0,0x1d
1c001198:	00f86833          	or	a6,a6,a5
1c00119c:	00351e93          	slli	t4,a0,0x3
1c0011a0:	c0130313          	addi	t1,t1,-1023
1c0011a4:	4f01                	li	t5,0
1c0011a6:	d54698b3          	p.extractu	a7,a3,10,20
1c0011aa:	e6069533          	p.extractu	a0,a3,19,0
1c0011ae:	8732                	mv	a4,a2
1c0011b0:	82fd                	srli	a3,a3,0x1f
1c0011b2:	0c088863          	beqz	a7,1c001282 <__muldf3+0x116>
1c0011b6:	7ff00793          	li	a5,2047
1c0011ba:	12f88163          	beq	a7,a5,1c0012dc <__muldf3+0x170>
1c0011be:	050e                	slli	a0,a0,0x3
1c0011c0:	01d65793          	srli	a5,a2,0x1d
1c0011c4:	c1754533          	p.bset	a0,a0,0,23
1c0011c8:	00361713          	slli	a4,a2,0x3
1c0011cc:	8fc9                	or	a5,a5,a0
1c0011ce:	c0188613          	addi	a2,a7,-1023
1c0011d2:	4e01                	li	t3,0
1c0011d4:	9332                	add	t1,t1,a2
1c0011d6:	002f1613          	slli	a2,t5,0x2
1c0011da:	01c66633          	or	a2,a2,t3
1c0011de:	167d                	addi	a2,a2,-1
1c0011e0:	4fb9                	li	t6,14
1c0011e2:	00d5c533          	xor	a0,a1,a3
1c0011e6:	00130893          	addi	a7,t1,1
1c0011ea:	10cfea63          	bltu	t6,a2,1c0012fe <__muldf3+0x192>
1c0011ee:	1c005337          	lui	t1,0x1c005
1c0011f2:	060a                	slli	a2,a2,0x2
1c0011f4:	77c30313          	addi	t1,t1,1916 # 1c00577c <__DTOR_END__+0x3c>
1c0011f8:	20c37603          	p.lw	a2,a2(t1)
1c0011fc:	8602                	jr	a2
1c0011fe:	00a7e833          	or	a6,a5,a0
1c001202:	06080763          	beqz	a6,1c001270 <__muldf3+0x104>
1c001206:	cf8d                	beqz	a5,1c001240 <__muldf3+0xd4>
1c001208:	10079733          	p.fl1	a4,a5
1c00120c:	487d                	li	a6,31
1c00120e:	40e80733          	sub	a4,a6,a4
1c001212:	ff570893          	addi	a7,a4,-11
1c001216:	4871                	li	a6,28
1c001218:	03184c63          	blt	a6,a7,1c001250 <__muldf3+0xe4>
1c00121c:	4875                	li	a6,29
1c00121e:	ff870e93          	addi	t4,a4,-8
1c001222:	41180833          	sub	a6,a6,a7
1c001226:	01d797b3          	sll	a5,a5,t4
1c00122a:	01055833          	srl	a6,a0,a6
1c00122e:	00f86833          	or	a6,a6,a5
1c001232:	01d51eb3          	sll	t4,a0,t4
1c001236:	c0d00313          	li	t1,-1011
1c00123a:	40e30333          	sub	t1,t1,a4
1c00123e:	b79d                	j	1c0011a4 <__muldf3+0x38>
1c001240:	477d                	li	a4,31
1c001242:	10051333          	p.fl1	t1,a0
1c001246:	40670333          	sub	t1,a4,t1
1c00124a:	02030713          	addi	a4,t1,32
1c00124e:	b7d1                	j	1c001212 <__muldf3+0xa6>
1c001250:	fd870813          	addi	a6,a4,-40
1c001254:	01051833          	sll	a6,a0,a6
1c001258:	4e81                	li	t4,0
1c00125a:	bff1                	j	1c001236 <__muldf3+0xca>
1c00125c:	00a7e833          	or	a6,a5,a0
1c001260:	00080c63          	beqz	a6,1c001278 <__muldf3+0x10c>
1c001264:	8eaa                	mv	t4,a0
1c001266:	883e                	mv	a6,a5
1c001268:	7ff00313          	li	t1,2047
1c00126c:	4f0d                	li	t5,3
1c00126e:	bf25                	j	1c0011a6 <__muldf3+0x3a>
1c001270:	4e81                	li	t4,0
1c001272:	4301                	li	t1,0
1c001274:	4f05                	li	t5,1
1c001276:	bf05                	j	1c0011a6 <__muldf3+0x3a>
1c001278:	4e81                	li	t4,0
1c00127a:	7ff00313          	li	t1,2047
1c00127e:	4f09                	li	t5,2
1c001280:	b71d                	j	1c0011a6 <__muldf3+0x3a>
1c001282:	00c567b3          	or	a5,a0,a2
1c001286:	c3bd                	beqz	a5,1c0012ec <__muldf3+0x180>
1c001288:	cd05                	beqz	a0,1c0012c0 <__muldf3+0x154>
1c00128a:	100518b3          	p.fl1	a7,a0
1c00128e:	47fd                	li	a5,31
1c001290:	411788b3          	sub	a7,a5,a7
1c001294:	ff588e13          	addi	t3,a7,-11
1c001298:	47f1                	li	a5,28
1c00129a:	03c7cb63          	blt	a5,t3,1c0012d0 <__muldf3+0x164>
1c00129e:	47f5                	li	a5,29
1c0012a0:	ff888713          	addi	a4,a7,-8
1c0012a4:	41c787b3          	sub	a5,a5,t3
1c0012a8:	00e51533          	sll	a0,a0,a4
1c0012ac:	00f657b3          	srl	a5,a2,a5
1c0012b0:	8fc9                	or	a5,a5,a0
1c0012b2:	00e61733          	sll	a4,a2,a4
1c0012b6:	c0d00613          	li	a2,-1011
1c0012ba:	41160633          	sub	a2,a2,a7
1c0012be:	bf11                	j	1c0011d2 <__muldf3+0x66>
1c0012c0:	100618b3          	p.fl1	a7,a2
1c0012c4:	47fd                	li	a5,31
1c0012c6:	411788b3          	sub	a7,a5,a7
1c0012ca:	02088893          	addi	a7,a7,32
1c0012ce:	b7d9                	j	1c001294 <__muldf3+0x128>
1c0012d0:	fd888793          	addi	a5,a7,-40
1c0012d4:	00f617b3          	sll	a5,a2,a5
1c0012d8:	4701                	li	a4,0
1c0012da:	bff1                	j	1c0012b6 <__muldf3+0x14a>
1c0012dc:	00c567b3          	or	a5,a0,a2
1c0012e0:	cb91                	beqz	a5,1c0012f4 <__muldf3+0x188>
1c0012e2:	87aa                	mv	a5,a0
1c0012e4:	7ff00613          	li	a2,2047
1c0012e8:	4e0d                	li	t3,3
1c0012ea:	b5ed                	j	1c0011d4 <__muldf3+0x68>
1c0012ec:	4701                	li	a4,0
1c0012ee:	4601                	li	a2,0
1c0012f0:	4e05                	li	t3,1
1c0012f2:	b5cd                	j	1c0011d4 <__muldf3+0x68>
1c0012f4:	4701                	li	a4,0
1c0012f6:	7ff00613          	li	a2,2047
1c0012fa:	4e09                	li	t3,2
1c0012fc:	bde1                	j	1c0011d4 <__muldf3+0x68>
1c0012fe:	6e41                	lui	t3,0x10
1c001300:	fffe0293          	addi	t0,t3,-1 # ffff <__l1_heap_size+0x1f>
1c001304:	010ed693          	srli	a3,t4,0x10
1c001308:	01075913          	srli	s2,a4,0x10
1c00130c:	00577733          	and	a4,a4,t0
1c001310:	02e68fb3          	mul	t6,a3,a4
1c001314:	005ef633          	and	a2,t4,t0
1c001318:	02e60f33          	mul	t5,a2,a4
1c00131c:	8efe                	mv	t4,t6
1c00131e:	42c90eb3          	p.mac	t4,s2,a2
1c001322:	010f5593          	srli	a1,t5,0x10
1c001326:	95f6                	add	a1,a1,t4
1c001328:	032684b3          	mul	s1,a3,s2
1c00132c:	01f5f363          	bleu	t6,a1,1c001332 <__muldf3+0x1c6>
1c001330:	94f2                	add	s1,s1,t3
1c001332:	0105de13          	srli	t3,a1,0x10
1c001336:	0055f5b3          	and	a1,a1,t0
1c00133a:	005f7f33          	and	t5,t5,t0
1c00133e:	05c2                	slli	a1,a1,0x10
1c001340:	0057f2b3          	and	t0,a5,t0
1c001344:	01e58eb3          	add	t4,a1,t5
1c001348:	0107d393          	srli	t2,a5,0x10
1c00134c:	02568f33          	mul	t5,a3,t0
1c001350:	85fa                	mv	a1,t5
1c001352:	02c287b3          	mul	a5,t0,a2
1c001356:	42c385b3          	p.mac	a1,t2,a2
1c00135a:	862e                	mv	a2,a1
1c00135c:	0107d593          	srli	a1,a5,0x10
1c001360:	95b2                	add	a1,a1,a2
1c001362:	027686b3          	mul	a3,a3,t2
1c001366:	01e5f463          	bleu	t5,a1,1c00136e <__muldf3+0x202>
1c00136a:	6641                	lui	a2,0x10
1c00136c:	96b2                	add	a3,a3,a2
1c00136e:	6441                	lui	s0,0x10
1c001370:	fff40f93          	addi	t6,s0,-1 # ffff <__l1_heap_size+0x1f>
1c001374:	0105d613          	srli	a2,a1,0x10
1c001378:	01085f13          	srli	t5,a6,0x10
1c00137c:	01f5f5b3          	and	a1,a1,t6
1c001380:	9636                	add	a2,a2,a3
1c001382:	01f7f6b3          	and	a3,a5,t6
1c001386:	01f87fb3          	and	t6,a6,t6
1c00138a:	02ef89b3          	mul	s3,t6,a4
1c00138e:	05c2                	slli	a1,a1,0x10
1c001390:	96ae                	add	a3,a3,a1
1c001392:	00de0a33          	add	s4,t3,a3
1c001396:	02ef0733          	mul	a4,t5,a4
1c00139a:	0109de13          	srli	t3,s3,0x10
1c00139e:	883a                	mv	a6,a4
1c0013a0:	43f90833          	p.mac	a6,s2,t6
1c0013a4:	9e42                	add	t3,t3,a6
1c0013a6:	03e907b3          	mul	a5,s2,t5
1c0013aa:	00ee7363          	bleu	a4,t3,1c0013b0 <__muldf3+0x244>
1c0013ae:	97a2                	add	a5,a5,s0
1c0013b0:	010e5413          	srli	s0,t3,0x10
1c0013b4:	6741                	lui	a4,0x10
1c0013b6:	943e                	add	s0,s0,a5
1c0013b8:	fff70793          	addi	a5,a4,-1 # ffff <__l1_heap_size+0x1f>
1c0013bc:	00fe7833          	and	a6,t3,a5
1c0013c0:	00f9f9b3          	and	s3,s3,a5
1c0013c4:	0842                	slli	a6,a6,0x10
1c0013c6:	025f8933          	mul	s2,t6,t0
1c0013ca:	984e                	add	a6,a6,s3
1c0013cc:	025f02b3          	mul	t0,t5,t0
1c0013d0:	8796                	mv	a5,t0
1c0013d2:	43f387b3          	p.mac	a5,t2,t6
1c0013d6:	03e38f33          	mul	t5,t2,t5
1c0013da:	01095393          	srli	t2,s2,0x10
1c0013de:	93be                	add	t2,t2,a5
1c0013e0:	0053f363          	bleu	t0,t2,1c0013e6 <__muldf3+0x27a>
1c0013e4:	9f3a                	add	t5,t5,a4
1c0013e6:	01448e33          	add	t3,s1,s4
1c0013ea:	00de3733          	sltu	a4,t3,a3
1c0013ee:	66c1                	lui	a3,0x10
1c0013f0:	16fd                	addi	a3,a3,-1
1c0013f2:	00d3f5b3          	and	a1,t2,a3
1c0013f6:	05c2                	slli	a1,a1,0x10
1c0013f8:	00d976b3          	and	a3,s2,a3
1c0013fc:	95b6                	add	a1,a1,a3
1c0013fe:	00c586b3          	add	a3,a1,a2
1c001402:	00e687b3          	add	a5,a3,a4
1c001406:	00c6b6b3          	sltu	a3,a3,a2
1c00140a:	8636                	mv	a2,a3
1c00140c:	00e7b6b3          	sltu	a3,a5,a4
1c001410:	9e42                	add	t3,t3,a6
1c001412:	8ed1                	or	a3,a3,a2
1c001414:	008785b3          	add	a1,a5,s0
1c001418:	010e3833          	sltu	a6,t3,a6
1c00141c:	0103d793          	srli	a5,t2,0x10
1c001420:	0ff6f693          	andi	a3,a3,255
1c001424:	01058fb3          	add	t6,a1,a6
1c001428:	96be                	add	a3,a3,a5
1c00142a:	0085b7b3          	sltu	a5,a1,s0
1c00142e:	85be                	mv	a1,a5
1c001430:	010fb7b3          	sltu	a5,t6,a6
1c001434:	8fcd                	or	a5,a5,a1
1c001436:	0ff7f793          	andi	a5,a5,255
1c00143a:	97b6                	add	a5,a5,a3
1c00143c:	97fa                	add	a5,a5,t5
1c00143e:	017fd713          	srli	a4,t6,0x17
1c001442:	07a6                	slli	a5,a5,0x9
1c001444:	8fd9                	or	a5,a5,a4
1c001446:	009e1713          	slli	a4,t3,0x9
1c00144a:	01d76733          	or	a4,a4,t4
1c00144e:	00e03733          	snez	a4,a4
1c001452:	017e5e13          	srli	t3,t3,0x17
1c001456:	01c76733          	or	a4,a4,t3
1c00145a:	0fa6                	slli	t6,t6,0x9
1c00145c:	00779693          	slli	a3,a5,0x7
1c001460:	01f76733          	or	a4,a4,t6
1c001464:	0806dd63          	bgez	a3,1c0014fe <__muldf3+0x392>
1c001468:	00175693          	srli	a3,a4,0x1
1c00146c:	fc173733          	p.bclr	a4,a4,30,1
1c001470:	8f55                	or	a4,a4,a3
1c001472:	01f79693          	slli	a3,a5,0x1f
1c001476:	8f55                	or	a4,a4,a3
1c001478:	8385                	srli	a5,a5,0x1
1c00147a:	3ff88613          	addi	a2,a7,1023
1c00147e:	08c05263          	blez	a2,1c001502 <__muldf3+0x396>
1c001482:	f83736b3          	p.bclr	a3,a4,28,3
1c001486:	ca99                	beqz	a3,1c00149c <__muldf3+0x330>
1c001488:	f64736b3          	p.bclr	a3,a4,27,4
1c00148c:	0046a863          	p.beqimm	a3,4,1c00149c <__muldf3+0x330>
1c001490:	00470693          	addi	a3,a4,4
1c001494:	00e6b733          	sltu	a4,a3,a4
1c001498:	97ba                	add	a5,a5,a4
1c00149a:	8736                	mv	a4,a3
1c00149c:	00779593          	slli	a1,a5,0x7
1c0014a0:	0005d663          	bgez	a1,1c0014ac <__muldf3+0x340>
1c0014a4:	c187b7b3          	p.bclr	a5,a5,0,24
1c0014a8:	40088613          	addi	a2,a7,1024
1c0014ac:	7fe00693          	li	a3,2046
1c0014b0:	0ec6c263          	blt	a3,a2,1c001594 <__muldf3+0x428>
1c0014b4:	00375693          	srli	a3,a4,0x3
1c0014b8:	01d79713          	slli	a4,a5,0x1d
1c0014bc:	8f55                	or	a4,a4,a3
1c0014be:	838d                	srli	a5,a5,0x3
1c0014c0:	4681                	li	a3,0
1c0014c2:	4472                	lw	s0,28(sp)
1c0014c4:	e607a6b3          	p.insert	a3,a5,19,0
1c0014c8:	d54626b3          	p.insert	a3,a2,10,20
1c0014cc:	c1f526b3          	p.insert	a3,a0,0,31
1c0014d0:	44e2                	lw	s1,24(sp)
1c0014d2:	4952                	lw	s2,20(sp)
1c0014d4:	49c2                	lw	s3,16(sp)
1c0014d6:	4a32                	lw	s4,12(sp)
1c0014d8:	853a                	mv	a0,a4
1c0014da:	85b6                	mv	a1,a3
1c0014dc:	6105                	addi	sp,sp,32
1c0014de:	8082                	ret
1c0014e0:	852e                	mv	a0,a1
1c0014e2:	87c2                	mv	a5,a6
1c0014e4:	8776                	mv	a4,t4
1c0014e6:	8e7a                	mv	t3,t5
1c0014e8:	0a2e2663          	p.beqimm	t3,2,1c001594 <__muldf3+0x428>
1c0014ec:	083e2d63          	p.beqimm	t3,3,1c001586 <__muldf3+0x41a>
1c0014f0:	f81e35e3          	p.bneimm	t3,1,1c00147a <__muldf3+0x30e>
1c0014f4:	4781                	li	a5,0
1c0014f6:	4701                	li	a4,0
1c0014f8:	a095                	j	1c00155c <__muldf3+0x3f0>
1c0014fa:	8536                	mv	a0,a3
1c0014fc:	b7f5                	j	1c0014e8 <__muldf3+0x37c>
1c0014fe:	889a                	mv	a7,t1
1c001500:	bfad                	j	1c00147a <__muldf3+0x30e>
1c001502:	4585                	li	a1,1
1c001504:	8d91                	sub	a1,a1,a2
1c001506:	03800693          	li	a3,56
1c00150a:	feb6c5e3          	blt	a3,a1,1c0014f4 <__muldf3+0x388>
1c00150e:	46fd                	li	a3,31
1c001510:	04b6c863          	blt	a3,a1,1c001560 <__muldf3+0x3f4>
1c001514:	41e88893          	addi	a7,a7,1054
1c001518:	011796b3          	sll	a3,a5,a7
1c00151c:	00b75633          	srl	a2,a4,a1
1c001520:	01171733          	sll	a4,a4,a7
1c001524:	8ed1                	or	a3,a3,a2
1c001526:	00e03733          	snez	a4,a4
1c00152a:	8f55                	or	a4,a4,a3
1c00152c:	00b7d7b3          	srl	a5,a5,a1
1c001530:	f83736b3          	p.bclr	a3,a4,28,3
1c001534:	ca99                	beqz	a3,1c00154a <__muldf3+0x3de>
1c001536:	f64736b3          	p.bclr	a3,a4,27,4
1c00153a:	0046a863          	p.beqimm	a3,4,1c00154a <__muldf3+0x3de>
1c00153e:	00470693          	addi	a3,a4,4
1c001542:	00e6b733          	sltu	a4,a3,a4
1c001546:	97ba                	add	a5,a5,a4
1c001548:	8736                	mv	a4,a3
1c00154a:	00879693          	slli	a3,a5,0x8
1c00154e:	0406c863          	bltz	a3,1c00159e <__muldf3+0x432>
1c001552:	01d79693          	slli	a3,a5,0x1d
1c001556:	830d                	srli	a4,a4,0x3
1c001558:	8f55                	or	a4,a4,a3
1c00155a:	838d                	srli	a5,a5,0x3
1c00155c:	4601                	li	a2,0
1c00155e:	b78d                	j	1c0014c0 <__muldf3+0x354>
1c001560:	5685                	li	a3,-31
1c001562:	8e91                	sub	a3,a3,a2
1c001564:	02000813          	li	a6,32
1c001568:	00d7d6b3          	srl	a3,a5,a3
1c00156c:	4601                	li	a2,0
1c00156e:	01058663          	beq	a1,a6,1c00157a <__muldf3+0x40e>
1c001572:	43e88893          	addi	a7,a7,1086
1c001576:	01179633          	sll	a2,a5,a7
1c00157a:	8f51                	or	a4,a4,a2
1c00157c:	00e03733          	snez	a4,a4
1c001580:	8f55                	or	a4,a4,a3
1c001582:	4781                	li	a5,0
1c001584:	b775                	j	1c001530 <__muldf3+0x3c4>
1c001586:	000807b7          	lui	a5,0x80
1c00158a:	4701                	li	a4,0
1c00158c:	7ff00613          	li	a2,2047
1c001590:	4501                	li	a0,0
1c001592:	b73d                	j	1c0014c0 <__muldf3+0x354>
1c001594:	4781                	li	a5,0
1c001596:	4701                	li	a4,0
1c001598:	7ff00613          	li	a2,2047
1c00159c:	b715                	j	1c0014c0 <__muldf3+0x354>
1c00159e:	4781                	li	a5,0
1c0015a0:	4701                	li	a4,0
1c0015a2:	4605                	li	a2,1
1c0015a4:	bf31                	j	1c0014c0 <__muldf3+0x354>

1c0015a6 <__divsf3>:
1c0015a6:	cf751633          	p.extractu	a2,a0,7,23
1c0015aa:	ec051333          	p.extractu	t1,a0,22,0
1c0015ae:	817d                	srli	a0,a0,0x1f
1c0015b0:	ce39                	beqz	a2,1c00160e <__divsf3+0x68>
1c0015b2:	0ff00793          	li	a5,255
1c0015b6:	06f60b63          	beq	a2,a5,1c00162c <__divsf3+0x86>
1c0015ba:	030e                	slli	t1,t1,0x3
1c0015bc:	c1a34333          	p.bset	t1,t1,0,26
1c0015c0:	f8160613          	addi	a2,a2,-127 # ff81 <__rt_stack_size+0xf781>
1c0015c4:	4681                	li	a3,0
1c0015c6:	cf759733          	p.extractu	a4,a1,7,23
1c0015ca:	ec0597b3          	p.extractu	a5,a1,22,0
1c0015ce:	81fd                	srli	a1,a1,0x1f
1c0015d0:	cb25                	beqz	a4,1c001640 <__divsf3+0x9a>
1c0015d2:	0ff00813          	li	a6,255
1c0015d6:	09070463          	beq	a4,a6,1c00165e <__divsf3+0xb8>
1c0015da:	078e                	slli	a5,a5,0x3
1c0015dc:	c1a7c7b3          	p.bset	a5,a5,0,26
1c0015e0:	f8170713          	addi	a4,a4,-127
1c0015e4:	4801                	li	a6,0
1c0015e6:	40e60e33          	sub	t3,a2,a4
1c0015ea:	00269713          	slli	a4,a3,0x2
1c0015ee:	01076733          	or	a4,a4,a6
1c0015f2:	177d                	addi	a4,a4,-1
1c0015f4:	4639                	li	a2,14
1c0015f6:	00b548b3          	xor	a7,a0,a1
1c0015fa:	06e66b63          	bltu	a2,a4,1c001670 <__divsf3+0xca>
1c0015fe:	1c005637          	lui	a2,0x1c005
1c001602:	070a                	slli	a4,a4,0x2
1c001604:	7b860613          	addi	a2,a2,1976 # 1c0057b8 <__DTOR_END__+0x78>
1c001608:	20e67703          	p.lw	a4,a4(a2)
1c00160c:	8702                	jr	a4
1c00160e:	02030663          	beqz	t1,1c00163a <__divsf3+0x94>
1c001612:	10031733          	p.fl1	a4,t1
1c001616:	47fd                	li	a5,31
1c001618:	40e78733          	sub	a4,a5,a4
1c00161c:	ffb70793          	addi	a5,a4,-5
1c001620:	f8a00613          	li	a2,-118
1c001624:	00f31333          	sll	t1,t1,a5
1c001628:	8e19                	sub	a2,a2,a4
1c00162a:	bf69                	j	1c0015c4 <__divsf3+0x1e>
1c00162c:	0ff00613          	li	a2,255
1c001630:	4689                	li	a3,2
1c001632:	f8030ae3          	beqz	t1,1c0015c6 <__divsf3+0x20>
1c001636:	468d                	li	a3,3
1c001638:	b779                	j	1c0015c6 <__divsf3+0x20>
1c00163a:	4601                	li	a2,0
1c00163c:	4685                	li	a3,1
1c00163e:	b761                	j	1c0015c6 <__divsf3+0x20>
1c001640:	c78d                	beqz	a5,1c00166a <__divsf3+0xc4>
1c001642:	10079833          	p.fl1	a6,a5
1c001646:	477d                	li	a4,31
1c001648:	41070833          	sub	a6,a4,a6
1c00164c:	ffb80713          	addi	a4,a6,-5
1c001650:	00e797b3          	sll	a5,a5,a4
1c001654:	f8a00713          	li	a4,-118
1c001658:	41070733          	sub	a4,a4,a6
1c00165c:	b761                	j	1c0015e4 <__divsf3+0x3e>
1c00165e:	0ff00713          	li	a4,255
1c001662:	4809                	li	a6,2
1c001664:	d3c9                	beqz	a5,1c0015e6 <__divsf3+0x40>
1c001666:	480d                	li	a6,3
1c001668:	bfbd                	j	1c0015e6 <__divsf3+0x40>
1c00166a:	4701                	li	a4,0
1c00166c:	4805                	li	a6,1
1c00166e:	bfa5                	j	1c0015e6 <__divsf3+0x40>
1c001670:	00579813          	slli	a6,a5,0x5
1c001674:	0af37a63          	bleu	a5,t1,1c001728 <__divsf3+0x182>
1c001678:	1e7d                	addi	t3,t3,-1
1c00167a:	4601                	li	a2,0
1c00167c:	01085793          	srli	a5,a6,0x10
1c001680:	02f35eb3          	divu	t4,t1,a5
1c001684:	65c1                	lui	a1,0x10
1c001686:	15fd                	addi	a1,a1,-1
1c001688:	00b87733          	and	a4,a6,a1
1c00168c:	8241                	srli	a2,a2,0x10
1c00168e:	02f376b3          	remu	a3,t1,a5
1c001692:	8576                	mv	a0,t4
1c001694:	03d705b3          	mul	a1,a4,t4
1c001698:	06c2                	slli	a3,a3,0x10
1c00169a:	8ed1                	or	a3,a3,a2
1c00169c:	00b6fc63          	bleu	a1,a3,1c0016b4 <__divsf3+0x10e>
1c0016a0:	96c2                	add	a3,a3,a6
1c0016a2:	fffe8513          	addi	a0,t4,-1
1c0016a6:	0106e763          	bltu	a3,a6,1c0016b4 <__divsf3+0x10e>
1c0016aa:	00b6f563          	bleu	a1,a3,1c0016b4 <__divsf3+0x10e>
1c0016ae:	ffee8513          	addi	a0,t4,-2
1c0016b2:	96c2                	add	a3,a3,a6
1c0016b4:	8e8d                	sub	a3,a3,a1
1c0016b6:	02f6d633          	divu	a2,a3,a5
1c0016ba:	02f6f6b3          	remu	a3,a3,a5
1c0016be:	87b2                	mv	a5,a2
1c0016c0:	02c705b3          	mul	a1,a4,a2
1c0016c4:	01069713          	slli	a4,a3,0x10
1c0016c8:	00b77c63          	bleu	a1,a4,1c0016e0 <__divsf3+0x13a>
1c0016cc:	9742                	add	a4,a4,a6
1c0016ce:	fff60793          	addi	a5,a2,-1
1c0016d2:	01076763          	bltu	a4,a6,1c0016e0 <__divsf3+0x13a>
1c0016d6:	00b77563          	bleu	a1,a4,1c0016e0 <__divsf3+0x13a>
1c0016da:	ffe60793          	addi	a5,a2,-2
1c0016de:	9742                	add	a4,a4,a6
1c0016e0:	0542                	slli	a0,a0,0x10
1c0016e2:	8f0d                	sub	a4,a4,a1
1c0016e4:	8d5d                	or	a0,a0,a5
1c0016e6:	00e03733          	snez	a4,a4
1c0016ea:	00e567b3          	or	a5,a0,a4
1c0016ee:	07fe0693          	addi	a3,t3,127
1c0016f2:	04d05e63          	blez	a3,1c00174e <__divsf3+0x1a8>
1c0016f6:	f837b733          	p.bclr	a4,a5,28,3
1c0016fa:	c711                	beqz	a4,1c001706 <__divsf3+0x160>
1c0016fc:	f647b733          	p.bclr	a4,a5,27,4
1c001700:	00472363          	p.beqimm	a4,4,1c001706 <__divsf3+0x160>
1c001704:	0791                	addi	a5,a5,4
1c001706:	00479713          	slli	a4,a5,0x4
1c00170a:	00075663          	bgez	a4,1c001716 <__divsf3+0x170>
1c00170e:	c1b7b7b3          	p.bclr	a5,a5,0,27
1c001712:	080e0693          	addi	a3,t3,128
1c001716:	0fe00713          	li	a4,254
1c00171a:	838d                	srli	a5,a5,0x3
1c00171c:	06d75c63          	ble	a3,a4,1c001794 <__divsf3+0x1ee>
1c001720:	4781                	li	a5,0
1c001722:	0ff00693          	li	a3,255
1c001726:	a0bd                	j	1c001794 <__divsf3+0x1ee>
1c001728:	01f31613          	slli	a2,t1,0x1f
1c00172c:	00135313          	srli	t1,t1,0x1
1c001730:	b7b1                	j	1c00167c <__divsf3+0xd6>
1c001732:	88aa                	mv	a7,a0
1c001734:	879a                	mv	a5,t1
1c001736:	8836                	mv	a6,a3
1c001738:	fe2824e3          	p.beqimm	a6,2,1c001720 <__divsf3+0x17a>
1c00173c:	04382763          	p.beqimm	a6,3,1c00178a <__divsf3+0x1e4>
1c001740:	fa1837e3          	p.bneimm	a6,1,1c0016ee <__divsf3+0x148>
1c001744:	4781                	li	a5,0
1c001746:	4681                	li	a3,0
1c001748:	a0b1                	j	1c001794 <__divsf3+0x1ee>
1c00174a:	88ae                	mv	a7,a1
1c00174c:	b7f5                	j	1c001738 <__divsf3+0x192>
1c00174e:	4705                	li	a4,1
1c001750:	8f15                	sub	a4,a4,a3
1c001752:	46ed                	li	a3,27
1c001754:	fee6c8e3          	blt	a3,a4,1c001744 <__divsf3+0x19e>
1c001758:	09ee0613          	addi	a2,t3,158
1c00175c:	00e7d733          	srl	a4,a5,a4
1c001760:	00c797b3          	sll	a5,a5,a2
1c001764:	00f037b3          	snez	a5,a5
1c001768:	8fd9                	or	a5,a5,a4
1c00176a:	f837b733          	p.bclr	a4,a5,28,3
1c00176e:	c711                	beqz	a4,1c00177a <__divsf3+0x1d4>
1c001770:	f647b733          	p.bclr	a4,a5,27,4
1c001774:	00472363          	p.beqimm	a4,4,1c00177a <__divsf3+0x1d4>
1c001778:	0791                	addi	a5,a5,4
1c00177a:	00579713          	slli	a4,a5,0x5
1c00177e:	838d                	srli	a5,a5,0x3
1c001780:	fc0753e3          	bgez	a4,1c001746 <__divsf3+0x1a0>
1c001784:	4781                	li	a5,0
1c001786:	4685                	li	a3,1
1c001788:	a031                	j	1c001794 <__divsf3+0x1ee>
1c00178a:	004007b7          	lui	a5,0x400
1c00178e:	0ff00693          	li	a3,255
1c001792:	4881                	li	a7,0
1c001794:	4501                	li	a0,0
1c001796:	ec07a533          	p.insert	a0,a5,22,0
1c00179a:	cf76a533          	p.insert	a0,a3,7,23
1c00179e:	c1f8a533          	p.insert	a0,a7,0,31
1c0017a2:	8082                	ret

1c0017a4 <__subsf3>:
1c0017a4:	ec051833          	p.extractu	a6,a0,22,0
1c0017a8:	cf751633          	p.extractu	a2,a0,7,23
1c0017ac:	ec0597b3          	p.extractu	a5,a1,22,0
1c0017b0:	01f55893          	srli	a7,a0,0x1f
1c0017b4:	0ff00693          	li	a3,255
1c0017b8:	cf759533          	p.extractu	a0,a1,7,23
1c0017bc:	8332                	mv	t1,a2
1c0017be:	080e                	slli	a6,a6,0x3
1c0017c0:	872a                	mv	a4,a0
1c0017c2:	81fd                	srli	a1,a1,0x1f
1c0017c4:	078e                	slli	a5,a5,0x3
1c0017c6:	00d51363          	bne	a0,a3,1c0017cc <__subsf3+0x28>
1c0017ca:	e399                	bnez	a5,1c0017d0 <__subsf3+0x2c>
1c0017cc:	0015c593          	xori	a1,a1,1
1c0017d0:	40a606b3          	sub	a3,a2,a0
1c0017d4:	13159f63          	bne	a1,a7,1c001912 <__subsf3+0x16e>
1c0017d8:	06d05e63          	blez	a3,1c001854 <__subsf3+0xb0>
1c0017dc:	e529                	bnez	a0,1c001826 <__subsf3+0x82>
1c0017de:	eb81                	bnez	a5,1c0017ee <__subsf3+0x4a>
1c0017e0:	0ff00793          	li	a5,255
1c0017e4:	02f60f63          	beq	a2,a5,1c001822 <__subsf3+0x7e>
1c0017e8:	87c2                	mv	a5,a6
1c0017ea:	8732                	mv	a4,a2
1c0017ec:	a8cd                	j	1c0018de <__subsf3+0x13a>
1c0017ee:	16fd                	addi	a3,a3,-1
1c0017f0:	e68d                	bnez	a3,1c00181a <__subsf3+0x76>
1c0017f2:	97c2                	add	a5,a5,a6
1c0017f4:	8732                	mv	a4,a2
1c0017f6:	00579693          	slli	a3,a5,0x5
1c0017fa:	0e06d263          	bgez	a3,1c0018de <__subsf3+0x13a>
1c0017fe:	0705                	addi	a4,a4,1
1c001800:	0ff00693          	li	a3,255
1c001804:	24d70f63          	beq	a4,a3,1c001a62 <__subsf3+0x2be>
1c001808:	7e0006b7          	lui	a3,0x7e000
1c00180c:	fc17b633          	p.bclr	a2,a5,30,1
1c001810:	16fd                	addi	a3,a3,-1
1c001812:	8385                	srli	a5,a5,0x1
1c001814:	8ff5                	and	a5,a5,a3
1c001816:	8fd1                	or	a5,a5,a2
1c001818:	a0d9                	j	1c0018de <__subsf3+0x13a>
1c00181a:	0ff00713          	li	a4,255
1c00181e:	00e61a63          	bne	a2,a4,1c001832 <__subsf3+0x8e>
1c001822:	87c2                	mv	a5,a6
1c001824:	a899                	j	1c00187a <__subsf3+0xd6>
1c001826:	0ff00713          	li	a4,255
1c00182a:	fee60ce3          	beq	a2,a4,1c001822 <__subsf3+0x7e>
1c00182e:	c1a7c7b3          	p.bset	a5,a5,0,26
1c001832:	476d                	li	a4,27
1c001834:	00d75463          	ble	a3,a4,1c00183c <__subsf3+0x98>
1c001838:	4785                	li	a5,1
1c00183a:	bf65                	j	1c0017f2 <__subsf3+0x4e>
1c00183c:	02000713          	li	a4,32
1c001840:	00d7d5b3          	srl	a1,a5,a3
1c001844:	40d706b3          	sub	a3,a4,a3
1c001848:	00d797b3          	sll	a5,a5,a3
1c00184c:	00f037b3          	snez	a5,a5
1c001850:	8fcd                	or	a5,a5,a1
1c001852:	b745                	j	1c0017f2 <__subsf3+0x4e>
1c001854:	c2a5                	beqz	a3,1c0018b4 <__subsf3+0x110>
1c001856:	e60d                	bnez	a2,1c001880 <__subsf3+0xdc>
1c001858:	00081763          	bnez	a6,1c001866 <__subsf3+0xc2>
1c00185c:	0ff00693          	li	a3,255
1c001860:	06d51f63          	bne	a0,a3,1c0018de <__subsf3+0x13a>
1c001864:	a819                	j	1c00187a <__subsf3+0xd6>
1c001866:	01f6b463          	p.bneimm	a3,-1,1c00186e <__subsf3+0xca>
1c00186a:	97c2                	add	a5,a5,a6
1c00186c:	b769                	j	1c0017f6 <__subsf3+0x52>
1c00186e:	0ff00613          	li	a2,255
1c001872:	fff6c693          	not	a3,a3
1c001876:	00c51d63          	bne	a0,a2,1c001890 <__subsf3+0xec>
1c00187a:	0ff00713          	li	a4,255
1c00187e:	a085                	j	1c0018de <__subsf3+0x13a>
1c001880:	0ff00613          	li	a2,255
1c001884:	fec50be3          	beq	a0,a2,1c00187a <__subsf3+0xd6>
1c001888:	40d006b3          	neg	a3,a3
1c00188c:	c1a84833          	p.bset	a6,a6,0,26
1c001890:	466d                	li	a2,27
1c001892:	00d65463          	ble	a3,a2,1c00189a <__subsf3+0xf6>
1c001896:	4805                	li	a6,1
1c001898:	bfc9                	j	1c00186a <__subsf3+0xc6>
1c00189a:	02000613          	li	a2,32
1c00189e:	00d855b3          	srl	a1,a6,a3
1c0018a2:	40d606b3          	sub	a3,a2,a3
1c0018a6:	00d81833          	sll	a6,a6,a3
1c0018aa:	01003833          	snez	a6,a6
1c0018ae:	0105e833          	or	a6,a1,a6
1c0018b2:	bf65                	j	1c00186a <__subsf3+0xc6>
1c0018b4:	00160713          	addi	a4,a2,1
1c0018b8:	ee8735b3          	p.bclr	a1,a4,23,8
1c0018bc:	4685                	li	a3,1
1c0018be:	04b6c363          	blt	a3,a1,1c001904 <__subsf3+0x160>
1c0018c2:	ea05                	bnez	a2,1c0018f2 <__subsf3+0x14e>
1c0018c4:	4701                	li	a4,0
1c0018c6:	00080c63          	beqz	a6,1c0018de <__subsf3+0x13a>
1c0018ca:	18078a63          	beqz	a5,1c001a5e <__subsf3+0x2ba>
1c0018ce:	97c2                	add	a5,a5,a6
1c0018d0:	00579693          	slli	a3,a5,0x5
1c0018d4:	0006d563          	bgez	a3,1c0018de <__subsf3+0x13a>
1c0018d8:	c1a7b7b3          	p.bclr	a5,a5,0,26
1c0018dc:	4705                	li	a4,1
1c0018de:	f837b6b3          	p.bclr	a3,a5,28,3
1c0018e2:	18068163          	beqz	a3,1c001a64 <__subsf3+0x2c0>
1c0018e6:	f647b6b3          	p.bclr	a3,a5,27,4
1c0018ea:	1646ad63          	p.beqimm	a3,4,1c001a64 <__subsf3+0x2c0>
1c0018ee:	0791                	addi	a5,a5,4
1c0018f0:	aa95                	j	1c001a64 <__subsf3+0x2c0>
1c0018f2:	f80804e3          	beqz	a6,1c00187a <__subsf3+0xd6>
1c0018f6:	d795                	beqz	a5,1c001822 <__subsf3+0x7e>
1c0018f8:	020007b7          	lui	a5,0x2000
1c0018fc:	0ff00713          	li	a4,255
1c001900:	4881                	li	a7,0
1c001902:	a28d                	j	1c001a64 <__subsf3+0x2c0>
1c001904:	0ff00693          	li	a3,255
1c001908:	14d70d63          	beq	a4,a3,1c001a62 <__subsf3+0x2be>
1c00190c:	82f827db          	p.addun	a5,a6,a5,1
1c001910:	b7f9                	j	1c0018de <__subsf3+0x13a>
1c001912:	04d05e63          	blez	a3,1c00196e <__subsf3+0x1ca>
1c001916:	e90d                	bnez	a0,1c001948 <__subsf3+0x1a4>
1c001918:	ec0784e3          	beqz	a5,1c0017e0 <__subsf3+0x3c>
1c00191c:	16fd                	addi	a3,a3,-1
1c00191e:	ee81                	bnez	a3,1c001936 <__subsf3+0x192>
1c001920:	40f807b3          	sub	a5,a6,a5
1c001924:	8732                	mv	a4,a2
1c001926:	00579693          	slli	a3,a5,0x5
1c00192a:	fa06dae3          	bgez	a3,1c0018de <__subsf3+0x13a>
1c00192e:	cba7b633          	p.bclr	a2,a5,5,26
1c001932:	833a                	mv	t1,a4
1c001934:	a0e5                	j	1c001a1c <__subsf3+0x278>
1c001936:	0ff00713          	li	a4,255
1c00193a:	eee604e3          	beq	a2,a4,1c001822 <__subsf3+0x7e>
1c00193e:	476d                	li	a4,27
1c001940:	00d75b63          	ble	a3,a4,1c001956 <__subsf3+0x1b2>
1c001944:	4785                	li	a5,1
1c001946:	bfe9                	j	1c001920 <__subsf3+0x17c>
1c001948:	0ff00713          	li	a4,255
1c00194c:	ece60be3          	beq	a2,a4,1c001822 <__subsf3+0x7e>
1c001950:	c1a7c7b3          	p.bset	a5,a5,0,26
1c001954:	b7ed                	j	1c00193e <__subsf3+0x19a>
1c001956:	02000713          	li	a4,32
1c00195a:	00d7d5b3          	srl	a1,a5,a3
1c00195e:	40d706b3          	sub	a3,a4,a3
1c001962:	00d797b3          	sll	a5,a5,a3
1c001966:	00f037b3          	snez	a5,a5
1c00196a:	8fcd                	or	a5,a5,a1
1c00196c:	bf55                	j	1c001920 <__subsf3+0x17c>
1c00196e:	c2a5                	beqz	a3,1c0019ce <__subsf3+0x22a>
1c001970:	e60d                	bnez	a2,1c00199a <__subsf3+0x1f6>
1c001972:	00081663          	bnez	a6,1c00197e <__subsf3+0x1da>
1c001976:	0ff00693          	li	a3,255
1c00197a:	88ae                	mv	a7,a1
1c00197c:	b5d5                	j	1c001860 <__subsf3+0xbc>
1c00197e:	01f6b663          	p.bneimm	a3,-1,1c00198a <__subsf3+0x1e6>
1c001982:	410787b3          	sub	a5,a5,a6
1c001986:	88ae                	mv	a7,a1
1c001988:	bf79                	j	1c001926 <__subsf3+0x182>
1c00198a:	0ff00613          	li	a2,255
1c00198e:	fff6c693          	not	a3,a3
1c001992:	00c51c63          	bne	a0,a2,1c0019aa <__subsf3+0x206>
1c001996:	88ae                	mv	a7,a1
1c001998:	b5cd                	j	1c00187a <__subsf3+0xd6>
1c00199a:	0ff00613          	li	a2,255
1c00199e:	fec50ce3          	beq	a0,a2,1c001996 <__subsf3+0x1f2>
1c0019a2:	40d006b3          	neg	a3,a3
1c0019a6:	c1a84833          	p.bset	a6,a6,0,26
1c0019aa:	466d                	li	a2,27
1c0019ac:	00d65463          	ble	a3,a2,1c0019b4 <__subsf3+0x210>
1c0019b0:	4805                	li	a6,1
1c0019b2:	bfc1                	j	1c001982 <__subsf3+0x1de>
1c0019b4:	02000613          	li	a2,32
1c0019b8:	00d85533          	srl	a0,a6,a3
1c0019bc:	40d606b3          	sub	a3,a2,a3
1c0019c0:	00d81833          	sll	a6,a6,a3
1c0019c4:	01003833          	snez	a6,a6
1c0019c8:	01056833          	or	a6,a0,a6
1c0019cc:	bf5d                	j	1c001982 <__subsf3+0x1de>
1c0019ce:	00160713          	addi	a4,a2,1
1c0019d2:	ee873733          	p.bclr	a4,a4,23,8
1c0019d6:	4685                	li	a3,1
1c0019d8:	02e6c963          	blt	a3,a4,1c001a0a <__subsf3+0x266>
1c0019dc:	e21d                	bnez	a2,1c001a02 <__subsf3+0x25e>
1c0019de:	00081563          	bnez	a6,1c0019e8 <__subsf3+0x244>
1c0019e2:	efcd                	bnez	a5,1c001a9c <__subsf3+0x2f8>
1c0019e4:	4701                	li	a4,0
1c0019e6:	bf29                	j	1c001900 <__subsf3+0x15c>
1c0019e8:	cfc5                	beqz	a5,1c001aa0 <__subsf3+0x2fc>
1c0019ea:	40f80733          	sub	a4,a6,a5
1c0019ee:	00571693          	slli	a3,a4,0x5
1c0019f2:	410787b3          	sub	a5,a5,a6
1c0019f6:	0a06c363          	bltz	a3,1c001a9c <__subsf3+0x2f8>
1c0019fa:	87ba                	mv	a5,a4
1c0019fc:	eb21                	bnez	a4,1c001a4c <__subsf3+0x2a8>
1c0019fe:	4781                	li	a5,0
1c001a00:	b7d5                	j	1c0019e4 <__subsf3+0x240>
1c001a02:	ee081ae3          	bnez	a6,1c0018f6 <__subsf3+0x152>
1c001a06:	fbc1                	bnez	a5,1c001996 <__subsf3+0x1f2>
1c001a08:	bdc5                	j	1c0018f8 <__subsf3+0x154>
1c001a0a:	40f80633          	sub	a2,a6,a5
1c001a0e:	00561713          	slli	a4,a2,0x5
1c001a12:	02075f63          	bgez	a4,1c001a50 <__subsf3+0x2ac>
1c001a16:	41078633          	sub	a2,a5,a6
1c001a1a:	88ae                	mv	a7,a1
1c001a1c:	10061733          	p.fl1	a4,a2
1c001a20:	47fd                	li	a5,31
1c001a22:	40e78733          	sub	a4,a5,a4
1c001a26:	176d                	addi	a4,a4,-5
1c001a28:	00e61633          	sll	a2,a2,a4
1c001a2c:	02674463          	blt	a4,t1,1c001a54 <__subsf3+0x2b0>
1c001a30:	40670733          	sub	a4,a4,t1
1c001a34:	0705                	addi	a4,a4,1
1c001a36:	02000693          	li	a3,32
1c001a3a:	00e657b3          	srl	a5,a2,a4
1c001a3e:	40e68733          	sub	a4,a3,a4
1c001a42:	00e61633          	sll	a2,a2,a4
1c001a46:	00c03633          	snez	a2,a2
1c001a4a:	8fd1                	or	a5,a5,a2
1c001a4c:	4701                	li	a4,0
1c001a4e:	bd41                	j	1c0018de <__subsf3+0x13a>
1c001a50:	d65d                	beqz	a2,1c0019fe <__subsf3+0x25a>
1c001a52:	b7e9                	j	1c001a1c <__subsf3+0x278>
1c001a54:	40e30733          	sub	a4,t1,a4
1c001a58:	c1a637b3          	p.bclr	a5,a2,0,26
1c001a5c:	b549                	j	1c0018de <__subsf3+0x13a>
1c001a5e:	87c2                	mv	a5,a6
1c001a60:	bdbd                	j	1c0018de <__subsf3+0x13a>
1c001a62:	4781                	li	a5,0
1c001a64:	00579693          	slli	a3,a5,0x5
1c001a68:	0006d963          	bgez	a3,1c001a7a <__subsf3+0x2d6>
1c001a6c:	0705                	addi	a4,a4,1
1c001a6e:	0ff00693          	li	a3,255
1c001a72:	02d70963          	beq	a4,a3,1c001aa4 <__subsf3+0x300>
1c001a76:	c1a7b7b3          	p.bclr	a5,a5,0,26
1c001a7a:	0ff00693          	li	a3,255
1c001a7e:	838d                	srli	a5,a5,0x3
1c001a80:	00d71663          	bne	a4,a3,1c001a8c <__subsf3+0x2e8>
1c001a84:	c781                	beqz	a5,1c001a8c <__subsf3+0x2e8>
1c001a86:	004007b7          	lui	a5,0x400
1c001a8a:	4881                	li	a7,0
1c001a8c:	4501                	li	a0,0
1c001a8e:	ec07a533          	p.insert	a0,a5,22,0
1c001a92:	cf772533          	p.insert	a0,a4,7,23
1c001a96:	c1f8a533          	p.insert	a0,a7,0,31
1c001a9a:	8082                	ret
1c001a9c:	88ae                	mv	a7,a1
1c001a9e:	b77d                	j	1c001a4c <__subsf3+0x2a8>
1c001aa0:	87c2                	mv	a5,a6
1c001aa2:	b76d                	j	1c001a4c <__subsf3+0x2a8>
1c001aa4:	4781                	li	a5,0
1c001aa6:	bfd1                	j	1c001a7a <__subsf3+0x2d6>

1c001aa8 <__floatunsisf>:
1c001aa8:	4701                	li	a4,0
1c001aaa:	c11d                	beqz	a0,1c001ad0 <__floatunsisf+0x28>
1c001aac:	477d                	li	a4,31
1c001aae:	100517b3          	p.fl1	a5,a0
1c001ab2:	40f707b3          	sub	a5,a4,a5
1c001ab6:	09e00713          	li	a4,158
1c001aba:	8f1d                	sub	a4,a4,a5
1c001abc:	09600693          	li	a3,150
1c001ac0:	02e6c063          	blt	a3,a4,1c001ae0 <__floatunsisf+0x38>
1c001ac4:	46a1                	li	a3,8
1c001ac6:	00f6d563          	ble	a5,a3,1c001ad0 <__floatunsisf+0x28>
1c001aca:	17e1                	addi	a5,a5,-8
1c001acc:	00f51533          	sll	a0,a0,a5
1c001ad0:	4781                	li	a5,0
1c001ad2:	ec0527b3          	p.insert	a5,a0,22,0
1c001ad6:	cf7727b3          	p.insert	a5,a4,7,23
1c001ada:	c1f7b533          	p.bclr	a0,a5,0,31
1c001ade:	8082                	ret
1c001ae0:	09900693          	li	a3,153
1c001ae4:	00e6dd63          	ble	a4,a3,1c001afe <__floatunsisf+0x56>
1c001ae8:	01b78693          	addi	a3,a5,27 # 40001b <__L2+0x38001b>
1c001aec:	4615                	li	a2,5
1c001aee:	00d516b3          	sll	a3,a0,a3
1c001af2:	8e1d                	sub	a2,a2,a5
1c001af4:	00d036b3          	snez	a3,a3
1c001af8:	00c55533          	srl	a0,a0,a2
1c001afc:	8d55                	or	a0,a0,a3
1c001afe:	4695                	li	a3,5
1c001b00:	00f6d663          	ble	a5,a3,1c001b0c <__floatunsisf+0x64>
1c001b04:	ffb78693          	addi	a3,a5,-5
1c001b08:	00d51533          	sll	a0,a0,a3
1c001b0c:	f8353633          	p.bclr	a2,a0,28,3
1c001b10:	c1a536b3          	p.bclr	a3,a0,0,26
1c001b14:	c611                	beqz	a2,1c001b20 <__floatunsisf+0x78>
1c001b16:	f6453533          	p.bclr	a0,a0,27,4
1c001b1a:	00452363          	p.beqimm	a0,4,1c001b20 <__floatunsisf+0x78>
1c001b1e:	0691                	addi	a3,a3,4
1c001b20:	00569613          	slli	a2,a3,0x5
1c001b24:	00065763          	bgez	a2,1c001b32 <__floatunsisf+0x8a>
1c001b28:	09f00713          	li	a4,159
1c001b2c:	c1a6b6b3          	p.bclr	a3,a3,0,26
1c001b30:	8f1d                	sub	a4,a4,a5
1c001b32:	0036d513          	srli	a0,a3,0x3
1c001b36:	bf69                	j	1c001ad0 <__floatunsisf+0x28>

1c001b38 <__extendsfdf2>:
1c001b38:	cf7516b3          	p.extractu	a3,a0,7,23
1c001b3c:	00168793          	addi	a5,a3,1 # 7e000001 <__l2_end+0x61ff9e79>
1c001b40:	ee87b7b3          	p.bclr	a5,a5,23,8
1c001b44:	4605                	li	a2,1
1c001b46:	ec051733          	p.extractu	a4,a0,22,0
1c001b4a:	817d                	srli	a0,a0,0x1f
1c001b4c:	02f65163          	ble	a5,a2,1c001b6e <__extendsfdf2+0x36>
1c001b50:	00375793          	srli	a5,a4,0x3
1c001b54:	38068693          	addi	a3,a3,896
1c001b58:	0776                	slli	a4,a4,0x1d
1c001b5a:	4601                	li	a2,0
1c001b5c:	e607a633          	p.insert	a2,a5,19,0
1c001b60:	d546a633          	p.insert	a2,a3,10,20
1c001b64:	c1f52633          	p.insert	a2,a0,0,31
1c001b68:	85b2                	mv	a1,a2
1c001b6a:	853a                	mv	a0,a4
1c001b6c:	8082                	ret
1c001b6e:	ee85                	bnez	a3,1c001ba6 <__extendsfdf2+0x6e>
1c001b70:	c729                	beqz	a4,1c001bba <__extendsfdf2+0x82>
1c001b72:	47fd                	li	a5,31
1c001b74:	10071633          	p.fl1	a2,a4
1c001b78:	40c78633          	sub	a2,a5,a2
1c001b7c:	47a9                	li	a5,10
1c001b7e:	00c7ce63          	blt	a5,a2,1c001b9a <__extendsfdf2+0x62>
1c001b82:	47ad                	li	a5,11
1c001b84:	8f91                	sub	a5,a5,a2
1c001b86:	01560693          	addi	a3,a2,21
1c001b8a:	00f757b3          	srl	a5,a4,a5
1c001b8e:	00d71733          	sll	a4,a4,a3
1c001b92:	38900693          	li	a3,905
1c001b96:	8e91                	sub	a3,a3,a2
1c001b98:	b7c9                	j	1c001b5a <__extendsfdf2+0x22>
1c001b9a:	ff560793          	addi	a5,a2,-11
1c001b9e:	00f717b3          	sll	a5,a4,a5
1c001ba2:	4701                	li	a4,0
1c001ba4:	b7fd                	j	1c001b92 <__extendsfdf2+0x5a>
1c001ba6:	4781                	li	a5,0
1c001ba8:	c711                	beqz	a4,1c001bb4 <__extendsfdf2+0x7c>
1c001baa:	00375793          	srli	a5,a4,0x3
1c001bae:	c137c7b3          	p.bset	a5,a5,0,19
1c001bb2:	0776                	slli	a4,a4,0x1d
1c001bb4:	7ff00693          	li	a3,2047
1c001bb8:	b74d                	j	1c001b5a <__extendsfdf2+0x22>
1c001bba:	4781                	li	a5,0
1c001bbc:	4681                	li	a3,0
1c001bbe:	bf71                	j	1c001b5a <__extendsfdf2+0x22>

1c001bc0 <__truncdfsf2>:
1c001bc0:	e6059633          	p.extractu	a2,a1,19,0
1c001bc4:	d5459833          	p.extractu	a6,a1,10,20
1c001bc8:	01d55793          	srli	a5,a0,0x1d
1c001bcc:	060e                	slli	a2,a2,0x3
1c001bce:	8e5d                	or	a2,a2,a5
1c001bd0:	00180793          	addi	a5,a6,1
1c001bd4:	e8b7b7b3          	p.bclr	a5,a5,20,11
1c001bd8:	4685                	li	a3,1
1c001bda:	81fd                	srli	a1,a1,0x1f
1c001bdc:	00351713          	slli	a4,a0,0x3
1c001be0:	08f6d663          	ble	a5,a3,1c001c6c <__truncdfsf2+0xac>
1c001be4:	c8080693          	addi	a3,a6,-896
1c001be8:	0fe00793          	li	a5,254
1c001bec:	08d7cf63          	blt	a5,a3,1c001c8a <__truncdfsf2+0xca>
1c001bf0:	04d04e63          	bgtz	a3,1c001c4c <__truncdfsf2+0x8c>
1c001bf4:	57a5                	li	a5,-23
1c001bf6:	0cf6c963          	blt	a3,a5,1c001cc8 <__truncdfsf2+0x108>
1c001bfa:	4579                	li	a0,30
1c001bfc:	8d15                	sub	a0,a0,a3
1c001bfe:	47fd                	li	a5,31
1c001c00:	c1764633          	p.bset	a2,a2,0,23
1c001c04:	02a7c063          	blt	a5,a0,1c001c24 <__truncdfsf2+0x64>
1c001c08:	c8280813          	addi	a6,a6,-894
1c001c0c:	010717b3          	sll	a5,a4,a6
1c001c10:	00f037b3          	snez	a5,a5
1c001c14:	01061633          	sll	a2,a2,a6
1c001c18:	00a75533          	srl	a0,a4,a0
1c001c1c:	8fd1                	or	a5,a5,a2
1c001c1e:	8fc9                	or	a5,a5,a0
1c001c20:	4681                	li	a3,0
1c001c22:	a82d                	j	1c001c5c <__truncdfsf2+0x9c>
1c001c24:	57f9                	li	a5,-2
1c001c26:	40d786b3          	sub	a3,a5,a3
1c001c2a:	02000793          	li	a5,32
1c001c2e:	00d656b3          	srl	a3,a2,a3
1c001c32:	4881                	li	a7,0
1c001c34:	00f50663          	beq	a0,a5,1c001c40 <__truncdfsf2+0x80>
1c001c38:	ca280813          	addi	a6,a6,-862
1c001c3c:	010618b3          	sll	a7,a2,a6
1c001c40:	00e8e7b3          	or	a5,a7,a4
1c001c44:	00f037b3          	snez	a5,a5
1c001c48:	8fd5                	or	a5,a5,a3
1c001c4a:	bfd9                	j	1c001c20 <__truncdfsf2+0x60>
1c001c4c:	051a                	slli	a0,a0,0x6
1c001c4e:	00a03533          	snez	a0,a0
1c001c52:	060e                	slli	a2,a2,0x3
1c001c54:	01d75793          	srli	a5,a4,0x1d
1c001c58:	8e49                	or	a2,a2,a0
1c001c5a:	8fd1                	or	a5,a5,a2
1c001c5c:	f837b733          	p.bclr	a4,a5,28,3
1c001c60:	cb05                	beqz	a4,1c001c90 <__truncdfsf2+0xd0>
1c001c62:	f647b733          	p.bclr	a4,a5,27,4
1c001c66:	06473363          	p.bneimm	a4,4,1c001ccc <__truncdfsf2+0x10c>
1c001c6a:	a01d                	j	1c001c90 <__truncdfsf2+0xd0>
1c001c6c:	00e667b3          	or	a5,a2,a4
1c001c70:	00081563          	bnez	a6,1c001c7a <__truncdfsf2+0xba>
1c001c74:	00f037b3          	snez	a5,a5
1c001c78:	b765                	j	1c001c20 <__truncdfsf2+0x60>
1c001c7a:	0ff00693          	li	a3,255
1c001c7e:	cb89                	beqz	a5,1c001c90 <__truncdfsf2+0xd0>
1c001c80:	00361793          	slli	a5,a2,0x3
1c001c84:	c197c7b3          	p.bset	a5,a5,0,25
1c001c88:	bfd1                	j	1c001c5c <__truncdfsf2+0x9c>
1c001c8a:	4781                	li	a5,0
1c001c8c:	0ff00693          	li	a3,255
1c001c90:	00579713          	slli	a4,a5,0x5
1c001c94:	00075963          	bgez	a4,1c001ca6 <__truncdfsf2+0xe6>
1c001c98:	0685                	addi	a3,a3,1
1c001c9a:	0ff00713          	li	a4,255
1c001c9e:	02e68963          	beq	a3,a4,1c001cd0 <__truncdfsf2+0x110>
1c001ca2:	c1a7b7b3          	p.bclr	a5,a5,0,26
1c001ca6:	0ff00713          	li	a4,255
1c001caa:	838d                	srli	a5,a5,0x3
1c001cac:	00e69663          	bne	a3,a4,1c001cb8 <__truncdfsf2+0xf8>
1c001cb0:	c781                	beqz	a5,1c001cb8 <__truncdfsf2+0xf8>
1c001cb2:	004007b7          	lui	a5,0x400
1c001cb6:	4581                	li	a1,0
1c001cb8:	4501                	li	a0,0
1c001cba:	ec07a533          	p.insert	a0,a5,22,0
1c001cbe:	cf76a533          	p.insert	a0,a3,7,23
1c001cc2:	c1f5a533          	p.insert	a0,a1,0,31
1c001cc6:	8082                	ret
1c001cc8:	4785                	li	a5,1
1c001cca:	4681                	li	a3,0
1c001ccc:	0791                	addi	a5,a5,4
1c001cce:	b7c9                	j	1c001c90 <__truncdfsf2+0xd0>
1c001cd0:	4781                	li	a5,0
1c001cd2:	bfd1                	j	1c001ca6 <__truncdfsf2+0xe6>

1c001cd4 <dotproduct_simd>:
   }



unsigned int dotproduct_simd(unsigned int acc, unsigned char* vA, unsigned char* vB, unsigned int N)
{
1c001cd4:	1101                	addi	sp,sp,-32
    unsigned char acc_1,acc_2,acc_3,acc_4;
     v4u A = {1,2,3,4};
     v4u B = {2,3,4,5};

    rt_perf_t *perf;
    perf = rt_alloc(RT_ALLOC_L2_CL_DATA, sizeof(rt_perf_t));
1c001cd6:	04800593          	li	a1,72
{
1c001cda:	c84a                	sw	s2,16(sp)
1c001cdc:	892a                	mv	s2,a0
    perf = rt_alloc(RT_ALLOC_L2_CL_DATA, sizeof(rt_perf_t));
1c001cde:	4501                	li	a0,0
{
1c001ce0:	ce06                	sw	ra,28(sp)
1c001ce2:	ca26                	sw	s1,20(sp)
1c001ce4:	cc22                	sw	s0,24(sp)
1c001ce6:	c652                	sw	s4,12(sp)
1c001ce8:	c456                	sw	s5,8(sp)
    perf = rt_alloc(RT_ALLOC_L2_CL_DATA, sizeof(rt_perf_t));
1c001cea:	2465                	jal	1c001f92 <rt_alloc>
1c001cec:	84aa                	mv	s1,a0

    rt_perf_init(perf);
1c001cee:	509000ef          	jal	ra,1c0029f6 <rt_perf_init>
    rt_perf_conf(perf, (1<<RT_PERF_ACTIVE_CYCLES) | (1<<RT_PERF_INSTR) |
1c001cf2:	45fd                	li	a1,31
1c001cf4:	8526                	mv	a0,s1
1c001cf6:	50f000ef          	jal	ra,1c002a04 <rt_perf_conf>
#endif
}

static inline void rt_perf_reset(rt_perf_t *perf)
{
  if (hal_is_fc())
1c001cfa:	02000713          	li	a4,32
}

static inline unsigned int cluster_id() {  int hart_id;
#if RISCV_VERSION >= 4 && !defined(RISCV_1_7)
#if PULP_CHIP_FAMILY == CHIP_GAP
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c001cfe:	014027f3          	csrr	a5,uhartid
#endif
#else
  asm("csrr %0, 0xF10" : "=r" (hart_id) : );
#endif
  // in PULP the hart id is {22'b0, cluster_id, core_id}
  return (hart_id >> 5) & 0x3f;
1c001d02:	ca5797b3          	p.extractu	a5,a5,5,5
1c001d06:	0ee78d63          	beq	a5,a4,1c001e00 <dotproduct_simd+0x12c>

static inline uint32_t timer_start_hi_get(uint32_t base) { return ARCHI_READ(base, TIMER_START_HI_OFFSET); }
static inline void timer_start_hi_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_START_HI_OFFSET, value); }

static inline uint32_t timer_reset_lo_get(uint32_t base) { return ARCHI_READ(base, TIMER_RESET_LO_OFFSET); }
static inline void timer_reset_lo_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_RESET_LO_OFFSET, value); }
1c001d0a:	102007b7          	lui	a5,0x10200
1c001d0e:	4705                	li	a4,1
1c001d10:	40078793          	addi	a5,a5,1024 # 10200400 <__l1_end+0x2003e0>
1c001d14:	02e7a023          	sw	a4,32(a5)
}

/* Set all counters to the specified value */
static inline void cpu_perf_setall(unsigned int value) {
#ifndef PLP_NO_PERF_COUNTERS
  asm volatile ("csrw 0x79F, %0" :: "r" (value));
1c001d18:	4781                	li	a5,0
1c001d1a:	79f79073          	csrw	pccr31,a5
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c001d1e:	014027f3          	csrr	a5,uhartid
#endif
}

static inline void rt_perf_start(rt_perf_t *perf)
{
  if (hal_is_fc())
1c001d22:	02000713          	li	a4,32
  return (hart_id >> 5) & 0x3f;
1c001d26:	ca5797b3          	p.extractu	a5,a5,5,5
1c001d2a:	0ee78d63          	beq	a5,a4,1c001e24 <dotproduct_simd+0x150>
static inline void timer_start_lo_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_START_LO_OFFSET, value); }
1c001d2e:	102007b7          	lui	a5,0x10200
1c001d32:	4705                	li	a4,1
1c001d34:	40078793          	addi	a5,a5,1024 # 10200400 <__l1_end+0x2003e0>
1c001d38:	00e7ac23          	sw	a4,24(a5)
  asm volatile ("csrw 0x7A1, %0" :: "r" (confMask));
1c001d3c:	478d                	li	a5,3
1c001d3e:	7a179073          	csrw	pcmr,a5

    rt_perf_reset(perf);

    //start the monitoring
    rt_perf_start(perf);
    t1   = rt_time_get_us();
1c001d42:	268d                	jal	1c0020a4 <rt_time_get_us>
1c001d44:	02faf437          	lui	s0,0x2faf
1c001d48:	3385                	jal	1c001aa8 <__floatunsisf>
1c001d4a:	08040413          	addi	s0,s0,128 # 2faf080 <__L2+0x2f2f080>
1c001d4e:	8a2a                	mv	s4,a0
1c001d50:	87a2                	mv	a5,s0
1c001d52:	0037c0fb          	lp.setup	x1,a5,1c001d58 <dotproduct_simd+0x84>
1c001d56:	147d                	addi	s0,s0,-1
1c001d58:	0001                	nop
        acc_3 = gap8_sumdotpu4(A, B, acc_3);
        acc_4 = gap8_sumdotpu4(A, B, acc_4);
        //printf("acc = %d \n", acc);
        //acc += vA[i]*vB[i];
    }
    t2   = rt_time_get_us();
1c001d5a:	26a9                	jal	1c0020a4 <rt_time_get_us>
1c001d5c:	33b1                	jal	1c001aa8 <__floatunsisf>

    int instruciones = 4*(8*INS); 
    float time = (t2 - t1)/1e6;
1c001d5e:	85d2                	mv	a1,s4
1c001d60:	3491                	jal	1c0017a4 <__subsf3>
1c001d62:	1c0067b7          	lui	a5,0x1c006
1c001d66:	8f47a583          	lw	a1,-1804(a5) # 1c0058f4 <__clz_tab+0x100>
1c001d6a:	3835                	jal	1c0015a6 <__divsf3>
    float Gflops = instruciones/(time*1e9);
1c001d6c:	33f1                	jal	1c001b38 <__extendsfdf2>
1c001d6e:	1c0067b7          	lui	a5,0x1c006
1c001d72:	8f878793          	addi	a5,a5,-1800 # 1c0058f8 <__clz_tab+0x104>
1c001d76:	4390                	lw	a2,0(a5)
1c001d78:	43d4                	lw	a3,4(a5)
1c001d7a:	8a2a                	mv	s4,a0
1c001d7c:	8aae                	mv	s5,a1
1c001d7e:	beeff0ef          	jal	ra,1c00116c <__muldf3>
1c001d82:	1c0067b7          	lui	a5,0x1c006
1c001d86:	90078793          	addi	a5,a5,-1792 # 1c005900 <__clz_tab+0x10c>
1c001d8a:	862a                	mv	a2,a0
1c001d8c:	86ae                	mv	a3,a1
1c001d8e:	4388                	lw	a0,0(a5)
1c001d90:	43cc                	lw	a1,4(a5)
1c001d92:	f09fe0ef          	jal	ra,1c000c9a <__divdf3>
1c001d96:	352d                	jal	1c001bc0 <__truncdfsf2>
    printf("intruc = %d, time = %f, Gflops = %f\n", instruciones, time, Gflops); 
1c001d98:	3345                	jal	1c001b38 <__extendsfdf2>
1c001d9a:	872a                	mv	a4,a0
1c001d9c:	1c006537          	lui	a0,0x1c006
1c001da0:	87ae                	mv	a5,a1
1c001da2:	8652                	mv	a2,s4
1c001da4:	86d6                	mv	a3,s5
1c001da6:	5f5e15b7          	lui	a1,0x5f5e1
1c001daa:	90850513          	addi	a0,a0,-1784 # 1c005908 <__clz_tab+0x114>
1c001dae:	083020ef          	jal	ra,1c004630 <printf>
#endif
}

static inline void rt_perf_stop(rt_perf_t *perf)
{
  if (hal_is_fc())
1c001db2:	02000713          	li	a4,32
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c001db6:	014027f3          	csrr	a5,uhartid
  return (hart_id >> 5) & 0x3f;
1c001dba:	ca5797b3          	p.extractu	a5,a5,5,5
1c001dbe:	06e78e63          	beq	a5,a4,1c001e3a <dotproduct_simd+0x166>
static inline void timer_cfg_lo_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_CFG_LO_OFFSET, value); }
1c001dc2:	102007b7          	lui	a5,0x10200
1c001dc6:	40078793          	addi	a5,a5,1024 # 10200400 <__l1_end+0x2003e0>
1c001dca:	0007a023          	sw	zero,0(a5)
  asm volatile ("csrw 0x7A1, %0" :: "r" (confMask));
1c001dce:	7a141073          	csrw	pcmr,s0
    //stop the HW counter used for monitoring
    rt_perf_stop(perf);

    //get the total measurement
    rt_perf_save(perf);
1c001dd2:	8526                	mv	a0,s1
1c001dd4:	439000ef          	jal	ra,1c002a0c <rt_perf_save>
    cycles  = rt_perf_get(perf, RT_PERF_ACTIVE_CYCLES);
    ldstall = rt_perf_get(perf, RT_PERF_LD_STALL);
    jrstall = rt_perf_get(perf, RT_PERF_JR_STALL);
    imstall = rt_perf_get(perf, RT_PERF_IMISS);

    printf("Perf of dot product: \n \t cycles : %d \n \t instructions : %d \n \t load stalls : %d \n \t jump stalls : %d \n \t insrtructions stalls: %d \n\n", cycles, instr, ldstall, jrstall, imstall);
1c001dd8:	48dc                	lw	a5,20(s1)
1c001dda:	4898                	lw	a4,16(s1)
1c001ddc:	44d4                	lw	a3,12(s1)
1c001dde:	4490                	lw	a2,8(s1)
1c001de0:	40cc                	lw	a1,4(s1)
1c001de2:	1c006537          	lui	a0,0x1c006
1c001de6:	93050513          	addi	a0,a0,-1744 # 1c005930 <__clz_tab+0x13c>
1c001dea:	047020ef          	jal	ra,1c004630 <printf>

    return acc;
}
1c001dee:	40f2                	lw	ra,28(sp)
1c001df0:	4462                	lw	s0,24(sp)
1c001df2:	854a                	mv	a0,s2
1c001df4:	44d2                	lw	s1,20(sp)
1c001df6:	4942                	lw	s2,16(sp)
1c001df8:	4a32                	lw	s4,12(sp)
1c001dfa:	4aa2                	lw	s5,8(sp)
1c001dfc:	6105                	addi	sp,sp,32
1c001dfe:	8082                	ret
static inline void timer_reset_lo_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_RESET_LO_OFFSET, value); }
1c001e00:	002007b7          	lui	a5,0x200
1c001e04:	4705                	li	a4,1
1c001e06:	40078793          	addi	a5,a5,1024 # 200400 <__L2+0x180400>
1c001e0a:	02e7a023          	sw	a4,32(a5)
  asm volatile ("csrw 0x79F, %0" :: "r" (value));
1c001e0e:	4781                	li	a5,0
1c001e10:	79f79073          	csrw	pccr31,a5
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c001e14:	014027f3          	csrr	a5,uhartid
  if (hal_is_fc())
1c001e18:	02000713          	li	a4,32
  return (hart_id >> 5) & 0x3f;
1c001e1c:	ca5797b3          	p.extractu	a5,a5,5,5
1c001e20:	f0e797e3          	bne	a5,a4,1c001d2e <dotproduct_simd+0x5a>
static inline void timer_start_lo_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_START_LO_OFFSET, value); }
1c001e24:	002007b7          	lui	a5,0x200
1c001e28:	4705                	li	a4,1
1c001e2a:	40078793          	addi	a5,a5,1024 # 200400 <__L2+0x180400>
1c001e2e:	00e7ac23          	sw	a4,24(a5)
  asm volatile ("csrw 0x7A1, %0" :: "r" (confMask));
1c001e32:	478d                	li	a5,3
1c001e34:	7a179073          	csrw	pcmr,a5
1c001e38:	b729                	j	1c001d42 <dotproduct_simd+0x6e>
static inline void timer_cfg_lo_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_CFG_LO_OFFSET, value); }
1c001e3a:	002007b7          	lui	a5,0x200
1c001e3e:	40078793          	addi	a5,a5,1024 # 200400 <__L2+0x180400>
1c001e42:	0007a023          	sw	zero,0(a5)
1c001e46:	7a141073          	csrw	pcmr,s0
1c001e4a:	b761                	j	1c001dd2 <dotproduct_simd+0xfe>

1c001e4c <main>:
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c001e4c:	014027f3          	csrr	a5,uhartid
  return hart_id & 0x01f;
1c001e50:	f457b7b3          	p.bclr	a5,a5,26,5
     if(get_core_id() == 0) {
1c001e54:	e3d9                	bnez	a5,1c001eda <main+0x8e>
   {
1c001e56:	1141                	addi	sp,sp,-16
1c001e58:	c422                	sw	s0,8(sp)
1c001e5a:	1c006437          	lui	s0,0x1c006
1c001e5e:	c606                	sw	ra,12(sp)
1c001e60:	c226                	sw	s1,4(sp)
1c001e62:	0a440693          	addi	a3,s0,164 # 1c0060a4 <vecA>
       for(i=0;i<n;i++)
1c001e66:	4701                	li	a4,0
1c001e68:	0802d0fb          	lp.setupi	x1,128,1c001e72 <main+0x26>
           V[i] = (unsigned char)i + off;
1c001e6c:	863a                	mv	a2,a4
1c001e6e:	00c680ab          	p.sb	a2,1(a3!)
       for(i=0;i<n;i++)
1c001e72:	0705                	addi	a4,a4,1
1c001e74:	1c0064b7          	lui	s1,0x1c006
1c001e78:	02448693          	addi	a3,s1,36 # 1c006024 <vecB>
1c001e7c:	4705                	li	a4,1
1c001e7e:	0802d0fb          	lp.setupi	x1,128,1c001e88 <main+0x3c>
           V[i] = (unsigned char)i + off;
1c001e82:	853a                	mv	a0,a4
1c001e84:	00a680ab          	p.sb	a0,1(a3!)
1c001e88:	0705                	addi	a4,a4,1
       printf("SIMD\n");
1c001e8a:	1c006537          	lui	a0,0x1c006
1c001e8e:	9b850513          	addi	a0,a0,-1608 # 1c0059b8 <__clz_tab+0x1c4>
1c001e92:	62e020ef          	jal	ra,1c0044c0 <puts>
       acc += dotproduct_simd(acc, vecA, vecB, NELEM);
1c001e96:	02448613          	addi	a2,s1,36
1c001e9a:	08000693          	li	a3,128
1c001e9e:	0a440593          	addi	a1,s0,164
1c001ea2:	4501                	li	a0,0
1c001ea4:	3d05                	jal	1c001cd4 <dotproduct_simd>
       if(acc != GOLDEN_VALUE)
1c001ea6:	1c0067b7          	lui	a5,0x1c006
1c001eaa:	d607a603          	lw	a2,-672(a5) # 1c005d60 <GOLDEN_VALUE>
1c001eae:	00a60f63          	beq	a2,a0,1c001ecc <main+0x80>
         printf("dot product is is %d instead of %d\n",acc, GOLDEN_VALUE);
1c001eb2:	85aa                	mv	a1,a0
1c001eb4:	1c006537          	lui	a0,0x1c006
1c001eb8:	9c050513          	addi	a0,a0,-1600 # 1c0059c0 <__clz_tab+0x1cc>
1c001ebc:	774020ef          	jal	ra,1c004630 <printf>
   }
1c001ec0:	40b2                	lw	ra,12(sp)
1c001ec2:	4422                	lw	s0,8(sp)
1c001ec4:	4492                	lw	s1,4(sp)
1c001ec6:	4501                	li	a0,0
1c001ec8:	0141                	addi	sp,sp,16
1c001eca:	8082                	ret
         printf("Nice! Well done! 0 errors\n");
1c001ecc:	1c006537          	lui	a0,0x1c006
1c001ed0:	9e450513          	addi	a0,a0,-1564 # 1c0059e4 <__clz_tab+0x1f0>
1c001ed4:	5ec020ef          	jal	ra,1c0044c0 <puts>
1c001ed8:	b7e5                	j	1c001ec0 <main+0x74>
   }
1c001eda:	4501                	li	a0,0
1c001edc:	8082                	ret

1c001ede <rt_user_alloc_init>:
      flags++;
      if (flags == 3) flags = 0;
    }
    return NULL;
#else
    return rt_user_alloc_align(rt_alloc_l2(), size, align);
1c001ede:	00758793          	addi	a5,a1,7 # 5f5e1007 <__l2_end+0x435dae7f>
1c001ee2:	c407b7b3          	p.bclr	a5,a5,2,0
1c001ee6:	40b785b3          	sub	a1,a5,a1
1c001eea:	c11c                	sw	a5,0(a0)
1c001eec:	8e0d                	sub	a2,a2,a1
1c001eee:	00c05763          	blez	a2,1c001efc <rt_user_alloc_init+0x1e>
1c001ef2:	c4063633          	p.bclr	a2,a2,2,0
1c001ef6:	c390                	sw	a2,0(a5)
1c001ef8:	0007a223          	sw	zero,4(a5)
1c001efc:	8082                	ret

1c001efe <rt_user_alloc>:
1c001efe:	411c                	lw	a5,0(a0)
1c001f00:	059d                	addi	a1,a1,7
1c001f02:	c405b5b3          	p.bclr	a1,a1,2,0
1c001f06:	4701                	li	a4,0
1c001f08:	cb89                	beqz	a5,1c001f1a <rt_user_alloc+0x1c>
1c001f0a:	4394                	lw	a3,0(a5)
1c001f0c:	43d0                	lw	a2,4(a5)
1c001f0e:	00b6c863          	blt	a3,a1,1c001f1e <rt_user_alloc+0x20>
1c001f12:	00b69b63          	bne	a3,a1,1c001f28 <rt_user_alloc+0x2a>
1c001f16:	c719                	beqz	a4,1c001f24 <rt_user_alloc+0x26>
1c001f18:	c350                	sw	a2,4(a4)
1c001f1a:	853e                	mv	a0,a5
1c001f1c:	8082                	ret
1c001f1e:	873e                	mv	a4,a5
1c001f20:	87b2                	mv	a5,a2
1c001f22:	b7dd                	j	1c001f08 <rt_user_alloc+0xa>
1c001f24:	c110                	sw	a2,0(a0)
1c001f26:	bfd5                	j	1c001f1a <rt_user_alloc+0x1c>
1c001f28:	00b78833          	add	a6,a5,a1
1c001f2c:	40b685b3          	sub	a1,a3,a1
1c001f30:	00b82023          	sw	a1,0(a6)
1c001f34:	00c82223          	sw	a2,4(a6)
1c001f38:	c701                	beqz	a4,1c001f40 <rt_user_alloc+0x42>
1c001f3a:	01072223          	sw	a6,4(a4)
1c001f3e:	bff1                	j	1c001f1a <rt_user_alloc+0x1c>
1c001f40:	01052023          	sw	a6,0(a0)
1c001f44:	bfd9                	j	1c001f1a <rt_user_alloc+0x1c>

1c001f46 <rt_user_free>:
1c001f46:	411c                	lw	a5,0(a0)
1c001f48:	061d                	addi	a2,a2,7
1c001f4a:	c4063633          	p.bclr	a2,a2,2,0
1c001f4e:	4701                	li	a4,0
1c001f50:	c399                	beqz	a5,1c001f56 <rt_user_free+0x10>
1c001f52:	02b7e763          	bltu	a5,a1,1c001f80 <rt_user_free+0x3a>
1c001f56:	00c586b3          	add	a3,a1,a2
1c001f5a:	02d79663          	bne	a5,a3,1c001f86 <rt_user_free+0x40>
1c001f5e:	4394                	lw	a3,0(a5)
1c001f60:	43dc                	lw	a5,4(a5)
1c001f62:	9636                	add	a2,a2,a3
1c001f64:	c190                	sw	a2,0(a1)
1c001f66:	c1dc                	sw	a5,4(a1)
1c001f68:	c31d                	beqz	a4,1c001f8e <rt_user_free+0x48>
1c001f6a:	4314                	lw	a3,0(a4)
1c001f6c:	00d707b3          	add	a5,a4,a3
1c001f70:	00f59d63          	bne	a1,a5,1c001f8a <rt_user_free+0x44>
1c001f74:	419c                	lw	a5,0(a1)
1c001f76:	97b6                	add	a5,a5,a3
1c001f78:	c31c                	sw	a5,0(a4)
1c001f7a:	41dc                	lw	a5,4(a1)
1c001f7c:	c35c                	sw	a5,4(a4)
1c001f7e:	8082                	ret
1c001f80:	873e                	mv	a4,a5
1c001f82:	43dc                	lw	a5,4(a5)
1c001f84:	b7f1                	j	1c001f50 <rt_user_free+0xa>
1c001f86:	c190                	sw	a2,0(a1)
1c001f88:	bff9                	j	1c001f66 <rt_user_free+0x20>
1c001f8a:	c34c                	sw	a1,4(a4)
1c001f8c:	8082                	ret
1c001f8e:	c10c                	sw	a1,0(a0)
1c001f90:	8082                	ret

1c001f92 <rt_alloc>:
1c001f92:	4785                	li	a5,1
1c001f94:	00a7fa63          	bleu	a0,a5,1c001fa8 <rt_alloc+0x16>
1c001f98:	1c0067b7          	lui	a5,0x1c006
1c001f9c:	1247a783          	lw	a5,292(a5) # 1c006124 <__rt_alloc_l1>
1c001fa0:	1579                	addi	a0,a0,-2
1c001fa2:	050a                	slli	a0,a0,0x2
1c001fa4:	953e                	add	a0,a0,a5
1c001fa6:	bfa1                	j	1c001efe <rt_user_alloc>
1c001fa8:	00153763          	p.bneimm	a0,1,1c001fb6 <rt_alloc+0x24>
1c001fac:	1c006537          	lui	a0,0x1c006
1c001fb0:	12c50513          	addi	a0,a0,300 # 1c00612c <__rt_alloc_fc_tcdm>
1c001fb4:	bfcd                	j	1c001fa6 <rt_alloc+0x14>
1c001fb6:	1c006537          	lui	a0,0x1c006
1c001fba:	12850513          	addi	a0,a0,296 # 1c006128 <__rt_alloc_l2>
1c001fbe:	b7e5                	j	1c001fa6 <rt_alloc+0x14>

1c001fc0 <__rt_alloc_init_l1>:
#if defined(ARCHI_HAS_L1)
void __rt_alloc_init_l1(int cid)
{
  // TODO support multu cluster
  rt_trace(RT_TRACE_INIT, "Initializing L1 allocator (cluster: %d, base: 0x%8x, size: 0x%8x)\n", cid, (int)rt_l1_base(cid), rt_l1_size(cid));
  rt_user_alloc_init(&__rt_alloc_l1[cid], rt_l1_base(cid), rt_l1_size(cid));
1c001fc0:	1c0067b7          	lui	a5,0x1c006
1c001fc4:	1247a703          	lw	a4,292(a5) # 1c006124 <__rt_alloc_l1>
1c001fc8:	100007b7          	lui	a5,0x10000
#endif

static inline void *rt_l1_base(int cid)
{
#if defined(ARCHI_HAS_L1)
  return ((char *)&__l1_heap_start) + cid * ARCHI_CLUSTER_SIZE;
1c001fcc:	01651593          	slli	a1,a0,0x16
1c001fd0:	6641                	lui	a2,0x10
1c001fd2:	050a                	slli	a0,a0,0x2
1c001fd4:	02078793          	addi	a5,a5,32 # 10000020 <__l1_end>
1c001fd8:	fe060613          	addi	a2,a2,-32 # ffe0 <__l1_heap_size>
1c001fdc:	95be                	add	a1,a1,a5
1c001fde:	953a                	add	a0,a0,a4
1c001fe0:	bdfd                	j	1c001ede <rt_user_alloc_init>

1c001fe2 <__rt_alloc_init_l1_for_fc>:
1c001fe2:	100005b7          	lui	a1,0x10000
1c001fe6:	01651793          	slli	a5,a0,0x16
1c001fea:	02058593          	addi	a1,a1,32 # 10000020 <__l1_end>
1c001fee:	00b78733          	add	a4,a5,a1

  int size = sizeof(rt_alloc_t)*rt_nb_cluster();
  __rt_alloc_l1 = (rt_alloc_t *)rt_l1_base(cid);

  rt_trace(RT_TRACE_INIT, "Initializing L1 allocator (cluster: %d, base: 0x%8x, size: 0x%8x)\n", cid, (int)rt_l1_base(cid)+size, rt_l1_size(cid)-size);
  rt_user_alloc_init(&__rt_alloc_l1[cid], rt_l1_base(cid)+size, rt_l1_size(cid)-size);
1c001ff2:	050a                	slli	a0,a0,0x2
1c001ff4:	0791                	addi	a5,a5,4
1c001ff6:	6641                	lui	a2,0x10
  __rt_alloc_l1 = (rt_alloc_t *)rt_l1_base(cid);
1c001ff8:	1c0066b7          	lui	a3,0x1c006
  rt_user_alloc_init(&__rt_alloc_l1[cid], rt_l1_base(cid)+size, rt_l1_size(cid)-size);
1c001ffc:	fdc60613          	addi	a2,a2,-36 # ffdc <__rt_stack_size+0xf7dc>
1c002000:	95be                	add	a1,a1,a5
1c002002:	953a                	add	a0,a0,a4
  __rt_alloc_l1 = (rt_alloc_t *)rt_l1_base(cid);
1c002004:	12e6a223          	sw	a4,292(a3) # 1c006124 <__rt_alloc_l1>
  rt_user_alloc_init(&__rt_alloc_l1[cid], rt_l1_base(cid)+size, rt_l1_size(cid)-size);
1c002008:	bdd9                	j	1c001ede <rt_user_alloc_init>

1c00200a <__rt_allocs_init>:
static inline int rt_l2_size() { return ARCHI_L2_ADDR + ARCHI_L2_SIZE - (int)&__l2_end; }
1c00200a:	1c0065b7          	lui	a1,0x1c006
1c00200e:	18858793          	addi	a5,a1,392 # 1c006188 <__l2_end>
  __rt_alloc_l2[2].first_bank_addr = ARCHI_L2_SHARED_ADDR;
  __rt_alloc_account_free(&__rt_alloc_l2[2], rt_l2_shared_base() - sizeof(rt_alloc_chunk_t), rt_l2_shared_size() + sizeof(rt_alloc_chunk_t));
#endif
#else
  rt_trace(RT_TRACE_INIT, "Initializing L2 allocator (base: 0x%8x, size: 0x%8x)\n", (int)rt_l2_base(), rt_l2_size());
  rt_user_alloc_init(&__rt_alloc_l2[0], rt_l2_base(), rt_l2_size());
1c002012:	1c080637          	lui	a2,0x1c080
1c002016:	1c006537          	lui	a0,0x1c006
{
1c00201a:	1141                	addi	sp,sp,-16
  rt_user_alloc_init(&__rt_alloc_l2[0], rt_l2_base(), rt_l2_size());
1c00201c:	8e1d                	sub	a2,a2,a5
1c00201e:	18858593          	addi	a1,a1,392
1c002022:	12850513          	addi	a0,a0,296 # 1c006128 <__rt_alloc_l2>
{
1c002026:	c606                	sw	ra,12(sp)
1c002028:	c422                	sw	s0,8(sp)
  rt_user_alloc_init(&__rt_alloc_l2[0], rt_l2_base(), rt_l2_size());
1c00202a:	3d55                	jal	1c001ede <rt_user_alloc_init>
}

static inline int rt_fc_tcdm_size()
{
#if defined(ARCHI_HAS_FC_TCDM)
  return ARCHI_FC_TCDM_ADDR + ARCHI_FC_TCDM_SIZE - (int)&__fc_tcdm_end;
1c00202c:	1b0015b7          	lui	a1,0x1b001
1c002030:	3d058793          	addi	a5,a1,976 # 1b0013d0 <__fc_tcdm_end>
#endif
#endif

#if defined(ARCHI_HAS_FC_TCDM)
  rt_trace(RT_TRACE_INIT, "Initializing FC TCDM allocator (base: 0x%8x, size: 0x%8x)\n", (int)rt_fc_tcdm_base(), rt_fc_tcdm_size());
  rt_user_alloc_init(&__rt_alloc_fc_tcdm, rt_fc_tcdm_base(), rt_fc_tcdm_size());
1c002034:	1b004637          	lui	a2,0x1b004
1c002038:	1c006437          	lui	s0,0x1c006
1c00203c:	8e1d                	sub	a2,a2,a5
1c00203e:	3d058593          	addi	a1,a1,976
1c002042:	12c40513          	addi	a0,s0,300 # 1c00612c <__rt_alloc_fc_tcdm>
1c002046:	3d61                	jal	1c001ede <rt_user_alloc_init>
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c002048:	014027f3          	csrr	a5,uhartid
  return (hart_id >> 5) & 0x3f;
1c00204c:	ca5797b3          	p.extractu	a5,a5,5,5
#endif

#if defined(ARCHI_HAS_L1)
  // If the FC is running on cluster 0, initialize now the L1 allocator
  // as it is used for FC data
  if (rt_cluster_id() == 0)
1c002050:	e791                	bnez	a5,1c00205c <__rt_allocs_init+0x52>
  else
  {
    __rt_alloc_l1 = rt_alloc(__RT_ALLOC_FC_DATA, sizeof(rt_alloc_t)*rt_nb_cluster());
  }
#endif
}
1c002052:	4422                	lw	s0,8(sp)
1c002054:	40b2                	lw	ra,12(sp)
    __rt_alloc_init_l1_for_fc(0);
1c002056:	4501                	li	a0,0
}
1c002058:	0141                	addi	sp,sp,16
    __rt_alloc_init_l1_for_fc(0);
1c00205a:	b761                	j	1c001fe2 <__rt_alloc_init_l1_for_fc>
  if (flags == RT_ALLOC_FC_DATA) return rt_user_alloc(rt_alloc_fc_tcdm(), size);
1c00205c:	12c40513          	addi	a0,s0,300
1c002060:	4591                	li	a1,4
1c002062:	3d71                	jal	1c001efe <rt_user_alloc>
}
1c002064:	40b2                	lw	ra,12(sp)
1c002066:	4422                	lw	s0,8(sp)
    __rt_alloc_l1 = rt_alloc(__RT_ALLOC_FC_DATA, sizeof(rt_alloc_t)*rt_nb_cluster());
1c002068:	1c0067b7          	lui	a5,0x1c006
1c00206c:	12a7a223          	sw	a0,292(a5) # 1c006124 <__rt_alloc_l1>
}
1c002070:	0141                	addi	sp,sp,16
1c002072:	8082                	ret

1c002074 <__rt_time_poweroff>:
  rt_event_wait(event);
}

void pi_time_wait_us(int time_us)
{
  rt_time_wait_us(time_us);
1c002074:	002007b7          	lui	a5,0x200
1c002078:	40478793          	addi	a5,a5,1028 # 200404 <__L2+0x180404>
1c00207c:	0087a783          	lw	a5,8(a5)
1c002080:	1c006737          	lui	a4,0x1c006
1c002084:	fef72c23          	sw	a5,-8(a4) # 1c005ff8 <timer_count>
1c002088:	4501                	li	a0,0
1c00208a:	8082                	ret

1c00208c <__rt_time_poweron>:
1c00208c:	1c0067b7          	lui	a5,0x1c006
1c002090:	ff87a703          	lw	a4,-8(a5) # 1c005ff8 <timer_count>
1c002094:	002007b7          	lui	a5,0x200
1c002098:	40478793          	addi	a5,a5,1028 # 200404 <__L2+0x180404>
1c00209c:	00e7a423          	sw	a4,8(a5)
1c0020a0:	4501                	li	a0,0
1c0020a2:	8082                	ret

1c0020a4 <rt_time_get_us>:
1c0020a4:	002007b7          	lui	a5,0x200
1c0020a8:	40478793          	addi	a5,a5,1028 # 200404 <__L2+0x180404>
1c0020ac:	0087a783          	lw	a5,8(a5)
1c0020b0:	000f4537          	lui	a0,0xf4
1c0020b4:	24050513          	addi	a0,a0,576 # f4240 <__L2+0x74240>
1c0020b8:	02a78733          	mul	a4,a5,a0
1c0020bc:	02a7b7b3          	mulhu	a5,a5,a0
1c0020c0:	00f75513          	srli	a0,a4,0xf
1c0020c4:	07c6                	slli	a5,a5,0x11
1c0020c6:	8d5d                	or	a0,a0,a5
1c0020c8:	8082                	ret

1c0020ca <rt_event_push_delayed>:
1c0020ca:	30047373          	csrrci	t1,mstatus,8
1c0020ce:	1c006637          	lui	a2,0x1c006
1c0020d2:	13062703          	lw	a4,304(a2) # 1c006130 <first_delayed>
1c0020d6:	002007b7          	lui	a5,0x200
1c0020da:	40478793          	addi	a5,a5,1028 # 200404 <__L2+0x180404>
1c0020de:	0087a783          	lw	a5,8(a5)
1c0020e2:	46f9                	li	a3,30
1c0020e4:	0405e5b3          	p.max	a1,a1,zero
1c0020e8:	02d5c5b3          	div	a1,a1,a3
1c0020ec:	800006b7          	lui	a3,0x80000
1c0020f0:	fff6c693          	not	a3,a3
1c0020f4:	00d7f833          	and	a6,a5,a3
1c0020f8:	0585                	addi	a1,a1,1
1c0020fa:	97ae                	add	a5,a5,a1
1c0020fc:	dd1c                	sw	a5,56(a0)
1c0020fe:	982e                	add	a6,a6,a1
1c002100:	4781                	li	a5,0
1c002102:	c719                	beqz	a4,1c002110 <rt_event_push_delayed+0x46>
1c002104:	03872883          	lw	a7,56(a4)
1c002108:	00d8f8b3          	and	a7,a7,a3
1c00210c:	0108e863          	bltu	a7,a6,1c00211c <rt_event_push_delayed+0x52>
1c002110:	cb89                	beqz	a5,1c002122 <rt_event_push_delayed+0x58>
1c002112:	cfc8                	sw	a0,28(a5)
1c002114:	cd58                	sw	a4,28(a0)
1c002116:	30031073          	csrw	mstatus,t1
1c00211a:	8082                	ret
1c00211c:	87ba                	mv	a5,a4
1c00211e:	4f58                	lw	a4,28(a4)
1c002120:	b7cd                	j	1c002102 <rt_event_push_delayed+0x38>
1c002122:	002007b7          	lui	a5,0x200
1c002126:	40478793          	addi	a5,a5,1028 # 200404 <__L2+0x180404>
1c00212a:	12a62823          	sw	a0,304(a2)
1c00212e:	cd58                	sw	a4,28(a0)
1c002130:	0087a703          	lw	a4,8(a5)
1c002134:	95ba                	add	a1,a1,a4
1c002136:	00b7a823          	sw	a1,16(a5)
1c00213a:	08500713          	li	a4,133
1c00213e:	00e7a023          	sw	a4,0(a5)
1c002142:	bfd1                	j	1c002116 <rt_event_push_delayed+0x4c>

1c002144 <rt_time_wait_us>:
1c002144:	1101                	addi	sp,sp,-32
1c002146:	85aa                	mv	a1,a0
1c002148:	4501                	li	a0,0
1c00214a:	ce06                	sw	ra,28(sp)
1c00214c:	cc22                	sw	s0,24(sp)
1c00214e:	c62e                	sw	a1,12(sp)
1c002150:	112010ef          	jal	ra,1c003262 <rt_event_get_blocking>
1c002154:	45b2                	lw	a1,12(sp)
1c002156:	842a                	mv	s0,a0
1c002158:	3f8d                	jal	1c0020ca <rt_event_push_delayed>
1c00215a:	8522                	mv	a0,s0
1c00215c:	4462                	lw	s0,24(sp)
1c00215e:	40f2                	lw	ra,28(sp)
1c002160:	6105                	addi	sp,sp,32
1c002162:	1d40106f          	j	1c003336 <rt_event_wait>

1c002166 <__rt_time_init>:

RT_FC_BOOT_CODE void __attribute__((constructor)) __rt_time_init()
{
  int err = 0;

  first_delayed = NULL;
1c002166:	1c0067b7          	lui	a5,0x1c006
1c00216a:	1207a823          	sw	zero,304(a5) # 1c006130 <first_delayed>
1c00216e:	002007b7          	lui	a5,0x200
{
1c002172:	1141                	addi	sp,sp,-16
1c002174:	08300713          	li	a4,131
1c002178:	40478793          	addi	a5,a5,1028 # 200404 <__L2+0x180404>
1c00217c:	c606                	sw	ra,12(sp)
1c00217e:	c422                	sw	s0,8(sp)
1c002180:	00e7a023          	sw	a4,0(a5)
    TIMER_CFG_LO_RESET(1)  |
    TIMER_CFG_LO_CCFG(1)
  );

#if defined(ARCHI_HAS_FC)
  rt_irq_set_handler(ARCHI_FC_EVT_TIMER0_HI, __rt_timer_handler);
1c002184:	1c0025b7          	lui	a1,0x1c002
1c002188:	1f258593          	addi	a1,a1,498 # 1c0021f2 <__rt_timer_handler>
1c00218c:	452d                	li	a0,11
1c00218e:	2bd000ef          	jal	ra,1c002c4a <rt_irq_set_handler>
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_SEC_IRQ, irqMask);
}

static inline void eu_irq_maskSet_base(unsigned int base, unsigned int irqMask)
{
  ARCHI_WRITE(base, EU_CORE_MASK_IRQ_OR, irqMask);
1c002192:	6785                	lui	a5,0x1
1c002194:	80078793          	addi	a5,a5,-2048 # 800 <__rt_stack_size>
1c002198:	00204737          	lui	a4,0x204
1c00219c:	00f72a23          	sw	a5,20(a4) # 204014 <__L2+0x184014>
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_OR, evtMask);
1c0021a0:	00f72423          	sw	a5,8(a4)
#else
  rt_irq_set_handler(ARCHI_EVT_TIMER0_HI, __rt_timer_handler);
  rt_irq_mask_set(1<<ARCHI_EVT_TIMER0_HI);
#endif

  err |= __rt_cbsys_add(RT_CBSYS_POWEROFF, __rt_time_poweroff, NULL);
1c0021a4:	1c0025b7          	lui	a1,0x1c002
1c0021a8:	4601                	li	a2,0
1c0021aa:	07458593          	addi	a1,a1,116 # 1c002074 <__rt_time_poweroff>
1c0021ae:	4509                	li	a0,2
1c0021b0:	407000ef          	jal	ra,1c002db6 <__rt_cbsys_add>
  err |= __rt_cbsys_add(RT_CBSYS_POWERON, __rt_time_poweron, NULL);
1c0021b4:	1c0025b7          	lui	a1,0x1c002
  err |= __rt_cbsys_add(RT_CBSYS_POWEROFF, __rt_time_poweroff, NULL);
1c0021b8:	842a                	mv	s0,a0
  err |= __rt_cbsys_add(RT_CBSYS_POWERON, __rt_time_poweron, NULL);
1c0021ba:	4601                	li	a2,0
1c0021bc:	08c58593          	addi	a1,a1,140 # 1c00208c <__rt_time_poweron>
1c0021c0:	450d                	li	a0,3
1c0021c2:	3f5000ef          	jal	ra,1c002db6 <__rt_cbsys_add>
1c0021c6:	8d41                	or	a0,a0,s0

  if (err) rt_fatal("Unable to initialize time driver\n");
1c0021c8:	c10d                	beqz	a0,1c0021ea <__rt_time_init+0x84>
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c0021ca:	01402673          	csrr	a2,uhartid
1c0021ce:	1c006537          	lui	a0,0x1c006
  return (hart_id >> 5) & 0x3f;
1c0021d2:	40565593          	srai	a1,a2,0x5
1c0021d6:	f265b5b3          	p.bclr	a1,a1,25,6
1c0021da:	f4563633          	p.bclr	a2,a2,26,5
1c0021de:	a0050513          	addi	a0,a0,-1536 # 1c005a00 <__clz_tab+0x20c>
1c0021e2:	44e020ef          	jal	ra,1c004630 <printf>
1c0021e6:	3b6020ef          	jal	ra,1c00459c <abort>
}
1c0021ea:	40b2                	lw	ra,12(sp)
1c0021ec:	4422                	lw	s0,8(sp)
1c0021ee:	0141                	addi	sp,sp,16
1c0021f0:	8082                	ret

1c0021f2 <__rt_timer_handler>:
#if defined(__LLVM__)
void __rt_timer_handler()
#else
void __attribute__((interrupt)) __rt_timer_handler()
#endif
{
1c0021f2:	7179                	addi	sp,sp,-48
1c0021f4:	d032                	sw	a2,32(sp)
  rt_event_t *event = first_delayed;
1c0021f6:	1c006637          	lui	a2,0x1c006
{
1c0021fa:	ca3e                	sw	a5,20(sp)
  rt_event_t *event = first_delayed;
1c0021fc:	13062783          	lw	a5,304(a2) # 1c006130 <first_delayed>
{
1c002200:	ce36                	sw	a3,28(sp)
static inline uint32_t timer_cnt_lo_get(uint32_t base) { return ARCHI_READ(base, TIMER_CNT_LO_OFFSET); }
1c002202:	002006b7          	lui	a3,0x200
1c002206:	40468693          	addi	a3,a3,1028 # 200404 <__L2+0x180404>
1c00220a:	d61a                	sw	t1,44(sp)
1c00220c:	d42a                	sw	a0,40(sp)
1c00220e:	d22e                	sw	a1,36(sp)
1c002210:	cc3a                	sw	a4,24(sp)
1c002212:	c842                	sw	a6,16(sp)
1c002214:	c646                	sw	a7,12(sp)
1c002216:	c472                	sw	t3,8(sp)
1c002218:	c276                	sw	t4,4(sp)
1c00221a:	0086a683          	lw	a3,8(a3)
1c00221e:	01c00593          	li	a1,28
1c002222:	01c02503          	lw	a0,28(zero) # 1c <_l1_preload_size>
1c002226:	41cc                	lw	a1,4(a1)

  uint32_t current_time = timer_count_get(timer_base_fc(0, 1));

  // First dequeue and push to their scheduler all events with the same number of
  // ticks as they were waiting for the same time.
  while (event && (current_time - event->implem.time) < 0x7fffffff)
1c002228:	80000337          	lui	t1,0x80000
1c00222c:	4801                	li	a6,0
1c00222e:	4881                	li	a7,0
1c002230:	01c00e93          	li	t4,28
1c002234:	ffe34313          	xori	t1,t1,-2
1c002238:	e7ad                	bnez	a5,1c0022a2 <__rt_timer_handler+0xb0>
1c00223a:	00088463          	beqz	a7,1c002242 <__rt_timer_handler+0x50>
1c00223e:	00a02e23          	sw	a0,28(zero) # 1c <_l1_preload_size>
1c002242:	00080463          	beqz	a6,1c00224a <__rt_timer_handler+0x58>
1c002246:	00bea223          	sw	a1,4(t4)
static inline void timer_cfg_lo_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_CFG_LO_OFFSET, value); }
1c00224a:	002007b7          	lui	a5,0x200
1c00224e:	08100713          	li	a4,129
1c002252:	40478793          	addi	a5,a5,1028 # 200404 <__L2+0x180404>
    event = next;
  }

  // Update the wait list with the next waiting event which has a different number
  // of ticks
  first_delayed = event;
1c002256:	12062823          	sw	zero,304(a2)
1c00225a:	00e7a023          	sw	a4,0(a5)
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_BUFFER_CLEAR, evtMask);
1c00225e:	6785                	lui	a5,0x1
1c002260:	80078793          	addi	a5,a5,-2048 # 800 <__rt_stack_size>
1c002264:	00204737          	lui	a4,0x204
1c002268:	02f72423          	sw	a5,40(a4) # 204028 <__L2+0x184028>
    rt_irq_clr(1 << ARCHI_FC_EVT_TIMER0_HI);
#else
    rt_irq_clr(1 << ARCHI_EVT_TIMER0_HI);
#endif
  }
}
1c00226c:	5332                	lw	t1,44(sp)
1c00226e:	5522                	lw	a0,40(sp)
1c002270:	5592                	lw	a1,36(sp)
1c002272:	5602                	lw	a2,32(sp)
1c002274:	46f2                	lw	a3,28(sp)
1c002276:	4762                	lw	a4,24(sp)
1c002278:	47d2                	lw	a5,20(sp)
1c00227a:	4842                	lw	a6,16(sp)
1c00227c:	48b2                	lw	a7,12(sp)
1c00227e:	4e22                	lw	t3,8(sp)
1c002280:	4e92                	lw	t4,4(sp)
1c002282:	6145                	addi	sp,sp,48
1c002284:	30200073          	mret
  rt_irq_restore(irq);
}

static inline __attribute__((always_inline)) void __rt_enqueue_event_to_sched(rt_event_sched_t *sched, rt_event_t *event)
{
  event->next = NULL;
1c002288:	0007a023          	sw	zero,0(a5)
    rt_event_t *next = event->implem.next;
1c00228c:	01c7ae03          	lw	t3,28(a5)
  if (sched->first == NULL) {
1c002290:	c511                	beqz	a0,1c00229c <__rt_timer_handler+0xaa>
    sched->first = event;
  } else {
    sched->last->next = event;
1c002292:	c19c                	sw	a5,0(a1)
    event = next;
1c002294:	85be                	mv	a1,a5
1c002296:	4805                	li	a6,1
1c002298:	87f2                	mv	a5,t3
1c00229a:	bf79                	j	1c002238 <__rt_timer_handler+0x46>
  if (sched->first == NULL) {
1c00229c:	853e                	mv	a0,a5
1c00229e:	4885                	li	a7,1
1c0022a0:	bfd5                	j	1c002294 <__rt_timer_handler+0xa2>
  while (event && (current_time - event->implem.time) < 0x7fffffff)
1c0022a2:	0387ae03          	lw	t3,56(a5)
1c0022a6:	41c68e33          	sub	t3,a3,t3
1c0022aa:	fdc37fe3          	bleu	t3,t1,1c002288 <__rt_timer_handler+0x96>
1c0022ae:	00088463          	beqz	a7,1c0022b6 <__rt_timer_handler+0xc4>
1c0022b2:	00a02e23          	sw	a0,28(zero) # 1c <_l1_preload_size>
1c0022b6:	00080463          	beqz	a6,1c0022be <__rt_timer_handler+0xcc>
1c0022ba:	00bea223          	sw	a1,4(t4)
static inline uint32_t timer_cnt_lo_get(uint32_t base) { return ARCHI_READ(base, TIMER_CNT_LO_OFFSET); }
1c0022be:	00200737          	lui	a4,0x200
1c0022c2:	40470713          	addi	a4,a4,1028 # 200404 <__L2+0x180404>
  first_delayed = event;
1c0022c6:	12f62823          	sw	a5,304(a2)
1c0022ca:	00872603          	lw	a2,8(a4)
      first_delayed->implem.time - current_time
1c0022ce:	5f9c                	lw	a5,56(a5)
1c0022d0:	40d786b3          	sub	a3,a5,a3
1c0022d4:	96b2                	add	a3,a3,a2
static inline void timer_cmp_lo_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_CMP_LO_OFFSET, value); }
1c0022d6:	00d72823          	sw	a3,16(a4)
static inline void timer_cfg_lo_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_CFG_LO_OFFSET, value); }
1c0022da:	08500793          	li	a5,133
1c0022de:	00f72023          	sw	a5,0(a4)
}
1c0022e2:	b769                	j	1c00226c <__rt_timer_handler+0x7a>

1c0022e4 <__rt_init_cluster_data>:
{
#if defined(EU_VERSION) && EU_VERSION >= 3
  eu_evt_maskSet((1<<PULP_DISPATCH_EVENT) | (1<<PULP_HW_BAR_EVENT) | (1<<PULP_MUTEX_EVENT));
  rt_team_fork(rt_nb_pe(), cluster_pe_start, NULL);
#endif
}
1c0022e4:	04050713          	addi	a4,a0,64
1c0022e8:	00400793          	li	a5,4
1c0022ec:	01671613          	slli	a2,a4,0x16
1c0022f0:	e6c7b7b3          	p.bclr	a5,a5,19,12
1c0022f4:	1c0066b7          	lui	a3,0x1c006
1c0022f8:	97b2                	add	a5,a5,a2
1c0022fa:	16c68693          	addi	a3,a3,364 # 1c00616c <_bss_end>
1c0022fe:	01c00713          	li	a4,28
1c002302:	8f95                	sub	a5,a5,a3
1c002304:	00f685b3          	add	a1,a3,a5
1c002308:	02e04963          	bgtz	a4,1c00233a <__rt_init_cluster_data+0x56>
1c00230c:	1c0067b7          	lui	a5,0x1c006
1c002310:	02800713          	li	a4,40
1c002314:	13878793          	addi	a5,a5,312 # 1c006138 <__rt_fc_cluster_data>
1c002318:	42e507b3          	p.mac	a5,a0,a4
1c00231c:	00201737          	lui	a4,0x201
1c002320:	e0470713          	addi	a4,a4,-508 # 200e04 <__L2+0x180e04>
1c002324:	9732                	add	a4,a4,a2
1c002326:	cb98                	sw	a4,16(a5)
1c002328:	00400713          	li	a4,4
1c00232c:	e6c73733          	p.bclr	a4,a4,19,12
1c002330:	9732                	add	a4,a4,a2
1c002332:	0007a423          	sw	zero,8(a5)
1c002336:	cbd8                	sw	a4,20(a5)
1c002338:	8082                	ret
1c00233a:	0046a80b          	p.lw	a6,4(a3!)
1c00233e:	1771                	addi	a4,a4,-4
1c002340:	0105a023          	sw	a6,0(a1)
1c002344:	b7c1                	j	1c002304 <__rt_init_cluster_data+0x20>

1c002346 <__rt_cluster_init>:
1c002346:	1c006537          	lui	a0,0x1c006
1c00234a:	1141                	addi	sp,sp,-16
1c00234c:	02800613          	li	a2,40
1c002350:	4581                	li	a1,0
1c002352:	13850513          	addi	a0,a0,312 # 1c006138 <__rt_fc_cluster_data>
1c002356:	c606                	sw	ra,12(sp)
1c002358:	000020ef          	jal	ra,1c004358 <memset>
1c00235c:	1c0055b7          	lui	a1,0x1c005
1c002360:	66858593          	addi	a1,a1,1640 # 1c005668 <__rt_dma_2d>
1c002364:	4525                	li	a0,9
1c002366:	0e5000ef          	jal	ra,1c002c4a <rt_irq_set_handler>
1c00236a:	1c0005b7          	lui	a1,0x1c000
1c00236e:	17458593          	addi	a1,a1,372 # 1c000174 <__rt_remote_enqueue_event>
1c002372:	4505                	li	a0,1
1c002374:	0d7000ef          	jal	ra,1c002c4a <rt_irq_set_handler>
1c002378:	4789                	li	a5,2
1c00237a:	00204737          	lui	a4,0x204
1c00237e:	00f72a23          	sw	a5,20(a4) # 204014 <__L2+0x184014>
1c002382:	00f72423          	sw	a5,8(a4)
1c002386:	1c0005b7          	lui	a1,0x1c000
1c00238a:	13c58593          	addi	a1,a1,316 # 1c00013c <__rt_bridge_enqueue_event>
1c00238e:	4511                	li	a0,4
1c002390:	0bb000ef          	jal	ra,1c002c4a <rt_irq_set_handler>
1c002394:	47c1                	li	a5,16
1c002396:	00204737          	lui	a4,0x204
1c00239a:	00f72a23          	sw	a5,20(a4) # 204014 <__L2+0x184014>
1c00239e:	00f72423          	sw	a5,8(a4)
1c0023a2:	40b2                	lw	ra,12(sp)
1c0023a4:	4501                	li	a0,0
1c0023a6:	0141                	addi	sp,sp,16
1c0023a8:	8082                	ret

1c0023aa <__rt_cluster_mount_step>:
{
1c0023aa:	7179                	addi	sp,sp,-48
1c0023ac:	ce4e                	sw	s3,28(sp)
1c0023ae:	cc52                	sw	s4,24(sp)
      plp_ctrl_core_bootaddr_set_remote(cid, i, ((int)_start) & 0xffffff00);
1c0023b0:	1c000a37          	lui	s4,0x1c000
}

static inline void *rt_cluster_tiny_addr(int cid, void *data)
{
  // TODO due to a compiler bug, we have to cast the tiny data to avoid the propagation of the tiny attribute
  return (void *)(ARCHI_CLUSTER_GLOBAL_ADDR(cid) + ((int)data & 0xFFF));
1c0023b4:	00400993          	li	s3,4
1c0023b8:	080a0a13          	addi	s4,s4,128 # 1c000080 <_start>
{
1c0023bc:	d422                	sw	s0,40(sp)
1c0023be:	d606                	sw	ra,44(sp)
1c0023c0:	d226                	sw	s1,36(sp)
1c0023c2:	d04a                	sw	s2,32(sp)
1c0023c4:	ca56                	sw	s5,20(sp)
1c0023c6:	842a                	mv	s0,a0
1c0023c8:	e6c9b9b3          	p.bclr	s3,s3,19,12
      plp_ctrl_core_bootaddr_set_remote(cid, i, ((int)_start) & 0xffffff00);
1c0023cc:	ce0a3a33          	p.bclr	s4,s4,7,0
    switch (cluster->state)
1c0023d0:	4c5c                	lw	a5,28(s0)
1c0023d2:	0217ad63          	p.beqimm	a5,1,1c00240c <__rt_cluster_mount_step+0x62>
1c0023d6:	0c27a463          	p.beqimm	a5,2,1c00249e <__rt_cluster_mount_step+0xf4>
1c0023da:	efd5                	bnez	a5,1c002496 <__rt_cluster_mount_step+0xec>
  int cid = cluster->cid;
1c0023dc:	5018                	lw	a4,32(s0)
  cluster->powered_up = 0;
1c0023de:	00042c23          	sw	zero,24(s0)
  if (cid == 0)
1c0023e2:	eb01                	bnez	a4,1c0023f2 <__rt_cluster_mount_step+0x48>
    cluster->powered_up = __rt_pmu_cluster_power_up(cluster->mount_event, &pending);
1c0023e4:	5048                	lw	a0,36(s0)
1c0023e6:	006c                	addi	a1,sp,12
    int pending = 0;
1c0023e8:	c602                	sw	zero,12(sp)
    cluster->powered_up = __rt_pmu_cluster_power_up(cluster->mount_event, &pending);
1c0023ea:	440010ef          	jal	ra,1c00382a <__rt_pmu_cluster_power_up>
    return pending;
1c0023ee:	47b2                	lw	a5,12(sp)
    cluster->powered_up = __rt_pmu_cluster_power_up(cluster->mount_event, &pending);
1c0023f0:	cc08                	sw	a0,24(s0)
    cluster->state++;
1c0023f2:	4c58                	lw	a4,28(s0)
1c0023f4:	0705                	addi	a4,a4,1
1c0023f6:	cc58                	sw	a4,28(s0)
  while(!end)
1c0023f8:	dfe1                	beqz	a5,1c0023d0 <__rt_cluster_mount_step+0x26>
}
1c0023fa:	50b2                	lw	ra,44(sp)
1c0023fc:	5422                	lw	s0,40(sp)
1c0023fe:	5492                	lw	s1,36(sp)
1c002400:	5902                	lw	s2,32(sp)
1c002402:	49f2                	lw	s3,28(sp)
1c002404:	4a62                	lw	s4,24(sp)
1c002406:	4ad2                	lw	s5,20(sp)
1c002408:	6145                	addi	sp,sp,48
1c00240a:	8082                	ret
1c00240c:	02042a83          	lw	s5,32(s0)
1c002410:	040a8493          	addi	s1,s5,64
1c002414:	04da                	slli	s1,s1,0x16
1c002416:	009987b3          	add	a5,s3,s1
  pool->first_call_fc_for_cl = NULL;
1c00241a:	0007a023          	sw	zero,0(a5)
  pool->first_call_fc = NULL;
1c00241e:	0007a223          	sw	zero,4(a5)
  pool->last_call_fc = NULL;
1c002422:	0007a423          	sw	zero,8(a5)
  __rt_cluster_fc_task_lock = 0;
1c002426:	100007b7          	lui	a5,0x10000
1c00242a:	0007ae23          	sw	zero,28(a5) # 1000001c <__rt_cluster_fc_task_lock>
  return __rt_platform;
1c00242e:	1c0067b7          	lui	a5,0x1c006
    if (rt_platform() != ARCHI_PLATFORM_FPGA)
1c002432:	d707a783          	lw	a5,-656(a5) # 1c005d70 <__rt_platform>
1c002436:	0017af63          	p.beqimm	a5,1,1c002454 <__rt_cluster_mount_step+0xaa>
      int init_freq = __rt_fll_init(__RT_FLL_CL);
1c00243a:	4505                	li	a0,1
1c00243c:	59c010ef          	jal	ra,1c0039d8 <__rt_fll_init>

  #if defined(FLL_VERSION)

  static inline int rt_freq_get(rt_freq_domain_e domain)
  {
    return __rt_freq_domains[domain];
1c002440:	1c0067b7          	lui	a5,0x1c006
1c002444:	16078793          	addi	a5,a5,352 # 1c006160 <__rt_freq_domains>
1c002448:	43cc                	lw	a1,4(a5)
      if (freq)
1c00244a:	c9a1                	beqz	a1,1c00249a <__rt_cluster_mount_step+0xf0>
    return rt_freq_set_and_get(domain, freq, NULL);
1c00244c:	4601                	li	a2,0
1c00244e:	4505                	li	a0,1
1c002450:	0f4010ef          	jal	ra,1c003544 <rt_freq_set_and_get>
    IP_WRITE(ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid), ARCHI_CLUSTER_CTRL_CLUSTER_CLK_GATE, 1);
1c002454:	00200937          	lui	s2,0x200
1c002458:	01248733          	add	a4,s1,s2
1c00245c:	4785                	li	a5,1
1c00245e:	02f72023          	sw	a5,32(a4)
    __rt_init_cluster_data(cid);
1c002462:	8556                	mv	a0,s5
1c002464:	3541                	jal	1c0022e4 <__rt_init_cluster_data>
    __rt_alloc_init_l1(cid);
1c002466:	8556                	mv	a0,s5
1c002468:	3ea1                	jal	1c001fc0 <__rt_alloc_init_l1>
  *(volatile int*) (ARCHI_ICACHE_CTRL_ADDR) = 0xFFFFFFFF;
}

static inline void hal_icache_cluster_enable(int cid)
{
  pulp_write32(ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) + ARCHI_ICACHE_CTRL_OFFSET, 0xFFFFFFFF);
1c00246a:	002017b7          	lui	a5,0x201
1c00246e:	40078793          	addi	a5,a5,1024 # 201400 <__L2+0x181400>
1c002472:	577d                	li	a4,-1
1c002474:	04090913          	addi	s2,s2,64 # 200040 <__L2+0x180040>
1c002478:	00e4e7a3          	p.sw	a4,a5(s1)
1c00247c:	9926                	add	s2,s2,s1
1c00247e:	008250fb          	lp.setupi	x1,8,1c002486 <__rt_cluster_mount_step+0xdc>
static inline void plp_ctrl_core_bootaddr_set(int core, unsigned int bootAddr) {
  pulp_write32(ARCHI_CLUSTER_CTRL_ADDR + 0x40 + core*4, bootAddr);
}

static inline void plp_ctrl_core_bootaddr_set_remote(int cid, int core, unsigned int bootAddr) {
  pulp_write32(ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) + ARCHI_CLUSTER_CTRL_OFFSET + 0x40 + core*4, bootAddr);
1c002482:	0149222b          	p.sw	s4,4(s2!)
1c002486:	0001                	nop
  pulp_write32(ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) + ARCHI_CLUSTER_CTRL_OFFSET + EOC_FETCH_OFFSET, mask);
1c002488:	002007b7          	lui	a5,0x200
1c00248c:	07a1                	addi	a5,a5,8
1c00248e:	0ff00713          	li	a4,255
1c002492:	00e4e7a3          	p.sw	a4,a5(s1)
    switch (cluster->state)
1c002496:	4781                	li	a5,0
1c002498:	bfa9                	j	1c0023f2 <__rt_cluster_mount_step+0x48>
    __rt_freq_domains[domain] = freq;
1c00249a:	c3c8                	sw	a0,4(a5)
1c00249c:	bf65                	j	1c002454 <__rt_cluster_mount_step+0xaa>
        __rt_event_restore(cluster->mount_event);
1c00249e:	505c                	lw	a5,36(s0)
  event->implem.pending = event->implem.saved_pending;
1c0024a0:	5bd8                	lw	a4,52(a5)
1c0024a2:	d3d8                	sw	a4,36(a5)
  event->arg[0] = (uintptr_t)event->implem.saved_callback;
1c0024a4:	57d8                	lw	a4,44(a5)
1c0024a6:	c3d8                	sw	a4,4(a5)
  event->arg[1] = (uintptr_t)event->implem.saved_arg;
1c0024a8:	5b98                	lw	a4,48(a5)
1c0024aa:	c798                	sw	a4,8(a5)
  event->implem.saved_pending = 0;
1c0024ac:	0207aa23          	sw	zero,52(a5) # 200034 <__L2+0x180034>
        __rt_event_enqueue(cluster->mount_event);
1c0024b0:	505c                	lw	a5,36(s0)
  if (sched->first) {
1c0024b2:	01c02603          	lw	a2,28(zero) # 1c <_l1_preload_size>
1c0024b6:	01c00693          	li	a3,28
  event->next = NULL;
1c0024ba:	0007a023          	sw	zero,0(a5)
  if (sched->first) {
1c0024be:	c611                	beqz	a2,1c0024ca <__rt_cluster_mount_step+0x120>
    sched->last->next = event;
1c0024c0:	42d8                	lw	a4,4(a3)
1c0024c2:	c31c                	sw	a5,0(a4)
  sched->last = event;
1c0024c4:	c2dc                	sw	a5,4(a3)
        end = 1;
1c0024c6:	4785                	li	a5,1
1c0024c8:	b72d                	j	1c0023f2 <__rt_cluster_mount_step+0x48>
    sched->first = event;
1c0024ca:	00f02e23          	sw	a5,28(zero) # 1c <_l1_preload_size>
1c0024ce:	bfdd                	j	1c0024c4 <__rt_cluster_mount_step+0x11a>

1c0024d0 <pi_cluster_conf_init>:
  conf->id = 0;
1c0024d0:	00052223          	sw	zero,4(a0)
}
1c0024d4:	8082                	ret

1c0024d6 <pi_cluster_open>:
{
1c0024d6:	1101                	addi	sp,sp,-32
1c0024d8:	ce06                	sw	ra,28(sp)
1c0024da:	cc22                	sw	s0,24(sp)
1c0024dc:	ca26                	sw	s1,20(sp)
1c0024de:	c84a                	sw	s2,16(sp)
1c0024e0:	c64e                	sw	s3,12(sp)
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c0024e2:	30047973          	csrrci	s2,mstatus,8
  struct pi_cluster_conf *conf = (struct pi_cluster_conf *)cluster_dev->config;
1c0024e6:	00452983          	lw	s3,4(a0)
  cluster_dev->data = (void *)&__rt_fc_cluster_data[cid];
1c0024ea:	1c0064b7          	lui	s1,0x1c006
1c0024ee:	02800793          	li	a5,40
  int cid = conf->id;
1c0024f2:	0049a703          	lw	a4,4(s3)
  cluster_dev->data = (void *)&__rt_fc_cluster_data[cid];
1c0024f6:	13848493          	addi	s1,s1,312 # 1c006138 <__rt_fc_cluster_data>
1c0024fa:	42f704b3          	p.mac	s1,a4,a5
1c0024fe:	c504                	sw	s1,8(a0)
  rt_event_t *event = __rt_wait_event_prepare_blocking();
1c002500:	4bb000ef          	jal	ra,1c0031ba <__rt_wait_event_prepare_blocking>
  if (rt_is_fc() || (cid && !rt_has_fc()))
1c002504:	02000713          	li	a4,32
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c002508:	014027f3          	csrr	a5,uhartid
  return (hart_id >> 5) & 0x3f;
1c00250c:	ca5797b3          	p.extractu	a5,a5,5,5
  rt_event_t *event = __rt_wait_event_prepare_blocking();
1c002510:	842a                	mv	s0,a0
  if (rt_is_fc() || (cid && !rt_has_fc()))
1c002512:	04e79463          	bne	a5,a4,1c00255a <pi_cluster_open+0x84>
  event->implem.saved_pending = event->implem.pending;
1c002516:	515c                	lw	a5,36(a0)
    cluster->state = RT_CLUSTER_MOUNT_START;
1c002518:	0004ae23          	sw	zero,28(s1)
    cluster->mount_event = event;
1c00251c:	d0c8                	sw	a0,36(s1)
1c00251e:	d95c                	sw	a5,52(a0)
  event->implem.saved_callback = (void (*)(void *))event->arg[0];
1c002520:	415c                	lw	a5,4(a0)
  event->implem.keep = 0;
1c002522:	02052423          	sw	zero,40(a0)
  event->implem.saved_callback = (void (*)(void *))event->arg[0];
1c002526:	d55c                	sw	a5,44(a0)
  event->implem.saved_arg = (void *)event->arg[1];
1c002528:	451c                	lw	a5,8(a0)
  event->arg[1] = (uintptr_t)arg;
1c00252a:	c504                	sw	s1,8(a0)
  event->implem.saved_arg = (void *)event->arg[1];
1c00252c:	d91c                	sw	a5,48(a0)
  event->arg[0] = (uintptr_t)callback;
1c00252e:	1c0027b7          	lui	a5,0x1c002
1c002532:	3aa78793          	addi	a5,a5,938 # 1c0023aa <__rt_cluster_mount_step>
1c002536:	c15c                	sw	a5,4(a0)
  event->implem.pending = 1;  
1c002538:	4785                	li	a5,1
1c00253a:	d15c                	sw	a5,36(a0)
    __rt_cluster_mount_step((void *)cluster);
1c00253c:	8526                	mv	a0,s1
1c00253e:	35b5                	jal	1c0023aa <__rt_cluster_mount_step>
  __rt_wait_event(event);
1c002540:	8522                	mv	a0,s0
1c002542:	5cb000ef          	jal	ra,1c00330c <__rt_wait_event>
  __builtin_pulp_spr_write(reg, val);
1c002546:	30091073          	csrw	mstatus,s2
}
1c00254a:	40f2                	lw	ra,28(sp)
1c00254c:	4462                	lw	s0,24(sp)
1c00254e:	44d2                	lw	s1,20(sp)
1c002550:	4942                	lw	s2,16(sp)
1c002552:	49b2                	lw	s3,12(sp)
1c002554:	4501                	li	a0,0
1c002556:	6105                	addi	sp,sp,32
1c002558:	8082                	ret
  if (__rt_cluster_mount(&__rt_fc_cluster_data[cid], conf->id, 0, event))
1c00255a:	0049a483          	lw	s1,4(s3)
    __rt_init_cluster_data(cid);
1c00255e:	8526                	mv	a0,s1
1c002560:	3351                	jal	1c0022e4 <__rt_init_cluster_data>
1c002562:	04048513          	addi	a0,s1,64
1c002566:	002017b7          	lui	a5,0x201
1c00256a:	055a                	slli	a0,a0,0x16
1c00256c:	40078793          	addi	a5,a5,1024 # 201400 <__L2+0x181400>
1c002570:	577d                	li	a4,-1
1c002572:	00e567a3          	p.sw	a4,a5(a0)
1c002576:	002007b7          	lui	a5,0x200
      plp_ctrl_core_bootaddr_set_remote(cid, i, ((int)_start) & 0xffffff00);
1c00257a:	1c000737          	lui	a4,0x1c000
1c00257e:	04478793          	addi	a5,a5,68 # 200044 <__L2+0x180044>
1c002582:	08070713          	addi	a4,a4,128 # 1c000080 <_start>
1c002586:	97aa                	add	a5,a5,a0
1c002588:	ce073733          	p.bclr	a4,a4,7,0
1c00258c:	007250fb          	lp.setupi	x1,7,1c002594 <pi_cluster_open+0xbe>
  pulp_write32(ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) + ARCHI_CLUSTER_CTRL_OFFSET + 0x40 + core*4, bootAddr);
1c002590:	00e7a22b          	p.sw	a4,4(a5!)
1c002594:	0001                	nop
  pulp_write32(ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) + ARCHI_CLUSTER_CTRL_OFFSET + EOC_FETCH_OFFSET, mask);
1c002596:	002007b7          	lui	a5,0x200
1c00259a:	07a1                	addi	a5,a5,8
1c00259c:	577d                	li	a4,-1
1c00259e:	00e567a3          	p.sw	a4,a5(a0)
    rt_event_push(event);
1c0025a2:	8522                	mv	a0,s0
1c0025a4:	4e1000ef          	jal	ra,1c003284 <rt_event_push>
1c0025a8:	bf61                	j	1c002540 <pi_cluster_open+0x6a>

1c0025aa <pi_cluster_close>:
  __rt_cluster_unmount(data->cid, 0, NULL);
1c0025aa:	451c                	lw	a5,8(a0)
{
1c0025ac:	1101                	addi	sp,sp,-32
1c0025ae:	cc22                	sw	s0,24(sp)
  __rt_cluster_unmount(data->cid, 0, NULL);
1c0025b0:	5380                	lw	s0,32(a5)
1c0025b2:	1c0067b7          	lui	a5,0x1c006
    if (rt_platform() != ARCHI_PLATFORM_FPGA)
1c0025b6:	d707a783          	lw	a5,-656(a5) # 1c005d70 <__rt_platform>
{
1c0025ba:	ce06                	sw	ra,28(sp)
    if (rt_platform() != ARCHI_PLATFORM_FPGA)
1c0025bc:	0017a563          	p.beqimm	a5,1,1c0025c6 <pi_cluster_close+0x1c>
      __rt_fll_deinit(__RT_FLL_CL);
1c0025c0:	4505                	li	a0,1
1c0025c2:	428010ef          	jal	ra,1c0039ea <__rt_fll_deinit>
    int pending = 0;
1c0025c6:	c602                	sw	zero,12(sp)
  if (cid == 0) __rt_pmu_cluster_power_down(event, &pending);
1c0025c8:	e409                	bnez	s0,1c0025d2 <pi_cluster_close+0x28>
1c0025ca:	006c                	addi	a1,sp,12
1c0025cc:	4501                	li	a0,0
1c0025ce:	050010ef          	jal	ra,1c00361e <__rt_pmu_cluster_power_down>
}
1c0025d2:	40f2                	lw	ra,28(sp)
1c0025d4:	4462                	lw	s0,24(sp)
1c0025d6:	4501                	li	a0,0
1c0025d8:	6105                	addi	sp,sp,32
1c0025da:	8082                	ret

1c0025dc <__rt_cluster_push_fc_event>:
  while (rt_tas_lock_32((int)&__rt_cluster_fc_task_lock) == -1)
1c0025dc:	100006b7          	lui	a3,0x10000
1c0025e0:	01c68693          	addi	a3,a3,28 # 1000001c <__rt_cluster_fc_task_lock>
  return addr | (1<<ARCHI_L1_TAS_BIT);
1c0025e4:	c146c5b3          	p.bset	a1,a3,0,20
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_OR, evtMask);
1c0025e8:	4709                	li	a4,2
1c0025ea:	002047b7          	lui	a5,0x204
  signed int result = *(volatile signed int *)__rt_tas_addr(addr);
1c0025ee:	4190                	lw	a2,0(a1)
1c0025f0:	05f62063          	p.beqimm	a2,-1,1c002630 <__rt_cluster_push_fc_event+0x54>
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c0025f4:	01402773          	csrr	a4,uhartid
  while(data->events != NULL)
1c0025f8:	1c0067b7          	lui	a5,0x1c006
  return (hart_id >> 5) & 0x3f;
1c0025fc:	8715                	srai	a4,a4,0x5
1c0025fe:	f2673733          	p.bclr	a4,a4,25,6
1c002602:	02800613          	li	a2,40
1c002606:	13878793          	addi	a5,a5,312 # 1c006138 <__rt_fc_cluster_data>
1c00260a:	42c707b3          	p.mac	a5,a4,a2
1c00260e:	4609                	li	a2,2
1c002610:	00204737          	lui	a4,0x204
1c002614:	43cc                	lw	a1,4(a5)
1c002616:	e585                	bnez	a1,1c00263e <__rt_cluster_push_fc_event+0x62>
  data->events = event;
1c002618:	c3c8                	sw	a0,4(a5)
  return ARCHI_EU_DEMUX_ADDR + EU_SW_EVENTS_DEMUX_OFFSET + EU_CORE_TRIGG_SW_EVENT + (event << 2);
}

static inline void eu_evt_trig(unsigned int evtAddr, unsigned int coreSet)
{
  pulp_write32(evtAddr, coreSet);
1c00261a:	1b2017b7          	lui	a5,0x1b201
1c00261e:	e007a223          	sw	zero,-508(a5) # 1b200e04 <__fc_tcdm_end+0x1ffa34>
  *(volatile signed int *)addr = value;
1c002622:	0006a023          	sw	zero,0(a3)
1c002626:	002047b7          	lui	a5,0x204
1c00262a:	1007a223          	sw	zero,260(a5) # 204104 <__L2+0x184104>
}
1c00262e:	8082                	ret
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_OR, evtMask);
1c002630:	00e7a423          	sw	a4,8(a5)
  value = __builtin_pulp_event_unit_read_fenced((int *)base, offset);
1c002634:	03c7e603          	p.elw	a2,60(a5)
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_AND, evtMask);
1c002638:	00e7a223          	sw	a4,4(a5)
1c00263c:	bf4d                	j	1c0025ee <__rt_cluster_push_fc_event+0x12>
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_OR, evtMask);
1c00263e:	00c72423          	sw	a2,8(a4) # 204008 <__L2+0x184008>
  value = __builtin_pulp_event_unit_read_fenced((int *)base, offset);
1c002642:	03c76583          	p.elw	a1,60(a4)
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_AND, evtMask);
1c002646:	00c72223          	sw	a2,4(a4)
1c00264a:	b7e9                	j	1c002614 <__rt_cluster_push_fc_event+0x38>

1c00264c <__rt_cluster_new>:
  err |= __rt_cbsys_add(RT_CBSYS_START, __rt_cluster_init, NULL);
1c00264c:	1c0025b7          	lui	a1,0x1c002
{
1c002650:	1141                	addi	sp,sp,-16
  err |= __rt_cbsys_add(RT_CBSYS_START, __rt_cluster_init, NULL);
1c002652:	4601                	li	a2,0
1c002654:	34658593          	addi	a1,a1,838 # 1c002346 <__rt_cluster_init>
1c002658:	4501                	li	a0,0
{
1c00265a:	c606                	sw	ra,12(sp)
  err |= __rt_cbsys_add(RT_CBSYS_START, __rt_cluster_init, NULL);
1c00265c:	75a000ef          	jal	ra,1c002db6 <__rt_cbsys_add>
  if (err) rt_fatal("Unable to initialize time driver\n");
1c002660:	c10d                	beqz	a0,1c002682 <__rt_cluster_new+0x36>
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c002662:	01402673          	csrr	a2,uhartid
1c002666:	1c006537          	lui	a0,0x1c006
  return (hart_id >> 5) & 0x3f;
1c00266a:	40565593          	srai	a1,a2,0x5
1c00266e:	f265b5b3          	p.bclr	a1,a1,25,6
1c002672:	f4563633          	p.bclr	a2,a2,26,5
1c002676:	a0050513          	addi	a0,a0,-1536 # 1c005a00 <__clz_tab+0x20c>
1c00267a:	7b7010ef          	jal	ra,1c004630 <printf>
1c00267e:	71f010ef          	jal	ra,1c00459c <abort>
}
1c002682:	40b2                	lw	ra,12(sp)
1c002684:	0141                	addi	sp,sp,16
1c002686:	8082                	ret

1c002688 <__rt_cluster_pulpos_emu_init>:
static struct pi_device *__rt_fc_cluster_device;
static struct pi_cluster_task __rt_pulpos_emu_global_cluster_task;


static void __attribute__((constructor)) __rt_cluster_pulpos_emu_init()
{
1c002688:	1141                	addi	sp,sp,-16
  int nb_cluster = rt_nb_cluster();

  __rt_fc_cluster_device = rt_alloc(RT_ALLOC_FC_DATA, sizeof(struct pi_device)*nb_cluster);
1c00268a:	45b1                	li	a1,12
1c00268c:	4505                	li	a0,1
{
1c00268e:	c606                	sw	ra,12(sp)
  __rt_fc_cluster_device = rt_alloc(RT_ALLOC_FC_DATA, sizeof(struct pi_device)*nb_cluster);
1c002690:	903ff0ef          	jal	ra,1c001f92 <rt_alloc>
1c002694:	1c0067b7          	lui	a5,0x1c006
1c002698:	fea7ae23          	sw	a0,-4(a5) # 1c005ffc <__rt_fc_cluster_device>
  if (__rt_fc_cluster_device == NULL) {
1c00269c:	e10d                	bnez	a0,1c0026be <__rt_cluster_pulpos_emu_init+0x36>
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c00269e:	01402673          	csrr	a2,uhartid
    rt_fatal("Unable to allocate cluster control structure\n");
1c0026a2:	1c006537          	lui	a0,0x1c006
  return (hart_id >> 5) & 0x3f;
1c0026a6:	40565593          	srai	a1,a2,0x5
1c0026aa:	f265b5b3          	p.bclr	a1,a1,25,6
1c0026ae:	f4563633          	p.bclr	a2,a2,26,5
1c0026b2:	a4850513          	addi	a0,a0,-1464 # 1c005a48 <__clz_tab+0x254>
1c0026b6:	77b010ef          	jal	ra,1c004630 <printf>
1c0026ba:	6e3010ef          	jal	ra,1c00459c <abort>
    return;
  }
}
1c0026be:	40b2                	lw	ra,12(sp)
1c0026c0:	0141                	addi	sp,sp,16
1c0026c2:	8082                	ret

1c0026c4 <rt_cluster_call>:

int rt_cluster_call(rt_cluster_call_t *_call, int cid, void (*entry)(void *arg), void *arg, void *stacks, int master_stack_size, int slave_stack_size, int nb_pe, rt_event_t *event)
{
1c0026c4:	7139                	addi	sp,sp,-64
1c0026c6:	d84a                	sw	s2,48(sp)
1c0026c8:	4906                	lw	s2,64(sp)
1c0026ca:	dc22                	sw	s0,56(sp)
1c0026cc:	842e                	mv	s0,a1
1c0026ce:	de06                	sw	ra,60(sp)
1c0026d0:	da26                	sw	s1,52(sp)
1c0026d2:	d64e                	sw	s3,44(sp)
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c0026d4:	300479f3          	csrrci	s3,mstatus,8
  __asm__ __volatile__ ("" : : : "memory");
1c0026d8:	84ca                	mv	s1,s2
  if (likely(event != NULL)) return event;
1c0026da:	02091163          	bnez	s2,1c0026fc <rt_cluster_call+0x38>
  return __rt_wait_event_prepare_blocking();
1c0026de:	ce32                	sw	a2,28(sp)
1c0026e0:	cc36                	sw	a3,24(sp)
1c0026e2:	ca3a                	sw	a4,20(sp)
1c0026e4:	c83e                	sw	a5,16(sp)
1c0026e6:	c642                	sw	a6,12(sp)
1c0026e8:	c446                	sw	a7,8(sp)
1c0026ea:	2d1000ef          	jal	ra,1c0031ba <__rt_wait_event_prepare_blocking>
1c0026ee:	48a2                	lw	a7,8(sp)
1c0026f0:	4832                	lw	a6,12(sp)
1c0026f2:	47c2                	lw	a5,16(sp)
1c0026f4:	4752                	lw	a4,20(sp)
1c0026f6:	46e2                	lw	a3,24(sp)
1c0026f8:	4672                	lw	a2,28(sp)
1c0026fa:	84aa                	mv	s1,a0
static inline struct pi_cluster_task *pi_cluster_task(struct pi_cluster_task *task, void (*entry)(void*), void *arg)
{
    #if defined(PMSIS_DRIVERS)
    memset(task, 0, sizeof(struct pi_cluster_task));
    #endif  /* PMSIS_DRIVERS */
    task->entry = entry;
1c0026fc:	1c0065b7          	lui	a1,0x1c006
1c002700:	e2058513          	addi	a0,a1,-480 # 1c005e20 <_edata>
  struct pi_cluster_task *task = &__rt_pulpos_emu_global_cluster_task;

  pi_cluster_task(task, entry, arg);

  task->stacks = stacks;
  task->stack_size = master_stack_size;
1c002704:	c55c                	sw	a5,12(a0)
  task->slave_stack_size = slave_stack_size;
  task->nb_cores = nb_pe;

  if (pi_cluster_send_task_to_cl_async(&__rt_fc_cluster_device[cid], task, call_event))
1c002706:	1c0067b7          	lui	a5,0x1c006
1c00270a:	c110                	sw	a2,0(a0)
    task->arg = arg;
1c00270c:	c154                	sw	a3,4(a0)
  task->stacks = stacks;
1c00270e:	c518                	sw	a4,8(a0)
  task->slave_stack_size = slave_stack_size;
1c002710:	01052823          	sw	a6,16(a0)
  task->nb_cores = nb_pe;
1c002714:	01152a23          	sw	a7,20(a0)
  if (pi_cluster_send_task_to_cl_async(&__rt_fc_cluster_device[cid], task, call_event))
1c002718:	ffc7a503          	lw	a0,-4(a5) # 1c005ffc <__rt_fc_cluster_device>
1c00271c:	47b1                	li	a5,12
1c00271e:	8626                	mv	a2,s1
1c002720:	42f40533          	p.mac	a0,s0,a5
1c002724:	e2058593          	addi	a1,a1,-480
1c002728:	2041                	jal	1c0027a8 <pi_cluster_send_task_to_cl_async>
1c00272a:	842a                	mv	s0,a0
1c00272c:	cd01                	beqz	a0,1c002744 <rt_cluster_call+0x80>
  __builtin_pulp_spr_write(reg, val);
1c00272e:	30099073          	csrw	mstatus,s3
  {
  	rt_irq_restore(irq);
  	return -1;
1c002732:	547d                	li	s0,-1
  __rt_wait_event_check(event, call_event);

  rt_irq_restore(irq);

  return 0;
}
1c002734:	8522                	mv	a0,s0
1c002736:	50f2                	lw	ra,60(sp)
1c002738:	5462                	lw	s0,56(sp)
1c00273a:	54d2                	lw	s1,52(sp)
1c00273c:	5942                	lw	s2,48(sp)
1c00273e:	59b2                	lw	s3,44(sp)
1c002740:	6121                	addi	sp,sp,64
1c002742:	8082                	ret
  if (event == NULL) __rt_wait_event(call_event);
1c002744:	00091563          	bnez	s2,1c00274e <rt_cluster_call+0x8a>
1c002748:	8526                	mv	a0,s1
1c00274a:	3c3000ef          	jal	ra,1c00330c <__rt_wait_event>
1c00274e:	30099073          	csrw	mstatus,s3
  return 0;
1c002752:	b7cd                	j	1c002734 <rt_cluster_call+0x70>

1c002754 <rt_cluster_mount>:

void rt_cluster_mount(int mount, int cid, int flags, rt_event_t *event)
{
1c002754:	7139                	addi	sp,sp,-64
1c002756:	dc22                	sw	s0,56(sp)
1c002758:	da26                	sw	s1,52(sp)
1c00275a:	d84a                	sw	s2,48(sp)
1c00275c:	4431                	li	s0,12
1c00275e:	1c0064b7          	lui	s1,0x1c006
1c002762:	de06                	sw	ra,60(sp)
1c002764:	d64e                	sw	s3,44(sp)
1c002766:	8936                	mv	s2,a3
1c002768:	02858433          	mul	s0,a1,s0
1c00276c:	ffc48493          	addi	s1,s1,-4 # 1c005ffc <__rt_fc_cluster_device>
  if (mount)
1c002770:	c905                	beqz	a0,1c0027a0 <rt_cluster_mount+0x4c>
  {
    struct pi_cluster_conf conf;
    pi_cluster_conf_init(&conf);
1c002772:	0028                	addi	a0,sp,8
1c002774:	89ae                	mv	s3,a1
1c002776:	3ba9                	jal	1c0024d0 <pi_cluster_conf_init>
    pi_open_from_conf(&__rt_fc_cluster_device[cid], &conf);
1c002778:	4088                	lw	a0,0(s1)
1c00277a:	002c                	addi	a1,sp,8
1c00277c:	9522                	add	a0,a0,s0
1c00277e:	21e1                	jal	1c002c46 <pi_open_from_conf>
    conf.id = cid;
    pi_cluster_open(&__rt_fc_cluster_device[cid]);
1c002780:	4088                	lw	a0,0(s1)
    conf.id = cid;
1c002782:	c64e                	sw	s3,12(sp)
    pi_cluster_open(&__rt_fc_cluster_device[cid]);
1c002784:	9522                	add	a0,a0,s0
1c002786:	3b81                	jal	1c0024d6 <pi_cluster_open>
  else
  {
    pi_cluster_close(&__rt_fc_cluster_device[cid]);
  }

  if (event)
1c002788:	00090563          	beqz	s2,1c002792 <rt_cluster_mount+0x3e>
    rt_event_push(event);
1c00278c:	854a                	mv	a0,s2
1c00278e:	2f7000ef          	jal	ra,1c003284 <rt_event_push>
}
1c002792:	50f2                	lw	ra,60(sp)
1c002794:	5462                	lw	s0,56(sp)
1c002796:	54d2                	lw	s1,52(sp)
1c002798:	5942                	lw	s2,48(sp)
1c00279a:	59b2                	lw	s3,44(sp)
1c00279c:	6121                	addi	sp,sp,64
1c00279e:	8082                	ret
    pi_cluster_close(&__rt_fc_cluster_device[cid]);
1c0027a0:	4088                	lw	a0,0(s1)
1c0027a2:	9522                	add	a0,a0,s0
1c0027a4:	3519                	jal	1c0025aa <pi_cluster_close>
1c0027a6:	b7cd                	j	1c002788 <rt_cluster_mount+0x34>

1c0027a8 <pi_cluster_send_task_to_cl_async>:
  }
}
#endif

int pi_cluster_send_task_to_cl_async(struct pi_device *device, struct pi_cluster_task *task, pi_task_t *async_task)
{
1c0027a8:	1101                	addi	sp,sp,-32
1c0027aa:	ca26                	sw	s1,20(sp)
  rt_fc_cluster_data_t *data = (rt_fc_cluster_data_t *)device->data;
1c0027ac:	4504                	lw	s1,8(a0)
{
1c0027ae:	cc22                	sw	s0,24(sp)
1c0027b0:	c256                	sw	s5,4(sp)
1c0027b2:	842e                	mv	s0,a1
1c0027b4:	8ab2                	mv	s5,a2
1c0027b6:	ce06                	sw	ra,28(sp)
1c0027b8:	c84a                	sw	s2,16(sp)
1c0027ba:	c64e                	sw	s3,12(sp)
1c0027bc:	c452                	sw	s4,8(sp)
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c0027be:	30047a73          	csrrci	s4,mstatus,8

  int lock = __rt_cluster_lock(data);

  __rt_task_init(async_task);
  
  task->implem.pending = 1;
1c0027c2:	4785                	li	a5,1

void __rt_event_sched_init();

static inline void __rt_task_init(pi_task_t *task)
{
  task->done = 0;
1c0027c4:	00060a23          	sb	zero,20(a2)
1c0027c8:	d1dc                	sw	a5,36(a1)

  rt_cluster_call_pool_t *cl_data = data->pool;

  if (task->nb_cores == 0)
1c0027ca:	49dc                	lw	a5,20(a1)
  rt_cluster_call_pool_t *cl_data = data->pool;
1c0027cc:	0144a983          	lw	s3,20(s1)
  if (task->nb_cores == 0)
1c0027d0:	e399                	bnez	a5,1c0027d6 <pi_cluster_send_task_to_cl_async+0x2e>
    task->nb_cores = pi_cl_cluster_nb_cores();
1c0027d2:	47a1                	li	a5,8
1c0027d4:	c9dc                	sw	a5,20(a1)

  if (task->stacks == NULL)
1c0027d6:	441c                	lw	a5,8(s0)
1c0027d8:	ef85                	bnez	a5,1c002810 <pi_cluster_send_task_to_cl_async+0x68>
  {
    if (task->stack_size == 0)
1c0027da:	445c                	lw	a5,12(s0)
1c0027dc:	eb81                	bnez	a5,1c0027ec <pi_cluster_send_task_to_cl_async+0x44>
    {
      task->stack_size = 0x800;
1c0027de:	6785                	lui	a5,0x1
1c0027e0:	80078793          	addi	a5,a5,-2048 # 800 <__rt_stack_size>
1c0027e4:	c45c                	sw	a5,12(s0)
      task->slave_stack_size = 0x400;
1c0027e6:	40000793          	li	a5,1024
1c0027ea:	c81c                	sw	a5,16(s0)
    }

    if (task->slave_stack_size == 0)
1c0027ec:	481c                	lw	a5,16(s0)
1c0027ee:	00c42903          	lw	s2,12(s0)
1c0027f2:	e399                	bnez	a5,1c0027f8 <pi_cluster_send_task_to_cl_async+0x50>
      task->slave_stack_size = task->stack_size;
1c0027f4:	01242823          	sw	s2,16(s0)

    int stacks_size = task->stack_size + task->slave_stack_size * (task->nb_cores - 1);
1c0027f8:	485c                	lw	a5,20(s0)
1c0027fa:	4818                	lw	a4,16(s0)

    if (data->stacks == NULL || stacks_size != data->stacks_size)
1c0027fc:	448c                	lw	a1,8(s1)
    int stacks_size = task->stack_size + task->slave_stack_size * (task->nb_cores - 1);
1c0027fe:	17fd                	addi	a5,a5,-1
1c002800:	42e78933          	p.mac	s2,a5,a4
    if (data->stacks == NULL || stacks_size != data->stacks_size)
1c002804:	c9b5                	beqz	a1,1c002878 <pi_cluster_send_task_to_cl_async+0xd0>
1c002806:	44d0                	lw	a2,12(s1)
1c002808:	05261f63          	bne	a2,s2,1c002866 <pi_cluster_send_task_to_cl_async+0xbe>

      if (data->stacks == NULL)
        goto error;
    }

    task->stacks = data->stacks;
1c00280c:	449c                	lw	a5,8(s1)
1c00280e:	c41c                	sw	a5,8(s0)

  task->completion_callback = async_task;
#ifdef ARCHI_HAS_CC
  task->implem.core_mask = (1<<(task->nb_cores-1)) - 1;
#else
  task->implem.core_mask = (1<<task->nb_cores) - 1;
1c002810:	4858                	lw	a4,20(s0)
1c002812:	4785                	li	a5,1
  task->completion_callback = async_task;
1c002814:	01542c23          	sw	s5,24(s0)
  task->implem.core_mask = (1<<task->nb_cores) - 1;
1c002818:	00e797b3          	sll	a5,a5,a4
1c00281c:	17fd                	addi	a5,a5,-1
1c00281e:	d41c                	sw	a5,40(s0)
#endif

  task->next = NULL;
1c002820:	02042023          	sw	zero,32(s0)

  rt_compiler_barrier();

  if (cl_data->last_call_fc)
1c002824:	0089a783          	lw	a5,8(s3)
1c002828:	cbb5                	beqz	a5,1c00289c <pi_cluster_send_task_to_cl_async+0xf4>
  {
    cl_data->last_call_fc->next = task;
1c00282a:	d380                	sw	s0,32(a5)
  else
  {
    cl_data->first_call_fc = task;
  }

  cl_data->last_call_fc = task;
1c00282c:	0089a423          	sw	s0,8(s3)

  rt_compiler_barrier();
  
  if (cl_data->first_call_fc_for_cl == NULL)
1c002830:	0009a783          	lw	a5,0(s3)
1c002834:	e399                	bnez	a5,1c00283a <pi_cluster_send_task_to_cl_async+0x92>
    cl_data->first_call_fc_for_cl = task;
1c002836:	0089a023          	sw	s0,0(s3)
  return ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cluster) + ARCHI_EU_OFFSET + EU_SW_EVENTS_AREA_BASE + EU_CORE_TRIGG_SW_EVENT + (event << 2);
1c00283a:	509c                	lw	a5,32(s1)
  pulp_write32(evtAddr, coreSet);
1c00283c:	00201737          	lui	a4,0x201
1c002840:	e0470713          	addi	a4,a4,-508 # 200e04 <__L2+0x180e04>
  return ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cluster) + ARCHI_EU_OFFSET + EU_SW_EVENTS_AREA_BASE + EU_CORE_TRIGG_SW_EVENT + (event << 2);
1c002844:	04078793          	addi	a5,a5,64
1c002848:	07da                	slli	a5,a5,0x16
  pulp_write32(evtAddr, coreSet);
1c00284a:	0007e723          	p.sw	zero,a4(a5)
  __builtin_pulp_spr_write(reg, val);
1c00284e:	300a1073          	csrw	mstatus,s4
  rt_compiler_barrier();
  eu_evt_trig(eu_evt_trig_cluster_addr(data->cid, RT_CLUSTER_CALL_EVT), 0);

  __rt_cluster_unlock(data, lock);

  return 0;
1c002852:	4501                	li	a0,0

error:
  __rt_cluster_unlock(data, lock);
  return -1;
}
1c002854:	40f2                	lw	ra,28(sp)
1c002856:	4462                	lw	s0,24(sp)
1c002858:	44d2                	lw	s1,20(sp)
1c00285a:	4942                	lw	s2,16(sp)
1c00285c:	49b2                	lw	s3,12(sp)
1c00285e:	4a22                	lw	s4,8(sp)
1c002860:	4a92                	lw	s5,4(sp)
1c002862:	6105                	addi	sp,sp,32
1c002864:	8082                	ret

#if defined(ARCHI_HAS_L1)

extern rt_alloc_t *__rt_alloc_l1;

static inline rt_alloc_t *rt_alloc_l1(int cid) { return &__rt_alloc_l1[cid]; }
1c002866:	509c                	lw	a5,32(s1)
1c002868:	1c006737          	lui	a4,0x1c006
1c00286c:	12472503          	lw	a0,292(a4) # 1c006124 <__rt_alloc_l1>
1c002870:	078a                	slli	a5,a5,0x2
        rt_user_free(rt_alloc_l1(data->cid), data->stacks, data->stacks_size);
1c002872:	953e                	add	a0,a0,a5
1c002874:	ed2ff0ef          	jal	ra,1c001f46 <rt_user_free>
1c002878:	509c                	lw	a5,32(s1)
1c00287a:	1c006737          	lui	a4,0x1c006
1c00287e:	12472503          	lw	a0,292(a4) # 1c006124 <__rt_alloc_l1>
1c002882:	078a                	slli	a5,a5,0x2
      data->stacks_size = stacks_size;
1c002884:	0124a623          	sw	s2,12(s1)
      data->stacks = rt_user_alloc(rt_alloc_l1(data->cid), stacks_size);
1c002888:	85ca                	mv	a1,s2
1c00288a:	953e                	add	a0,a0,a5
1c00288c:	e72ff0ef          	jal	ra,1c001efe <rt_user_alloc>
1c002890:	c488                	sw	a0,8(s1)
      if (data->stacks == NULL)
1c002892:	fd2d                	bnez	a0,1c00280c <pi_cluster_send_task_to_cl_async+0x64>
1c002894:	300a1073          	csrw	mstatus,s4
  return -1;
1c002898:	557d                	li	a0,-1
1c00289a:	bf6d                	j	1c002854 <pi_cluster_send_task_to_cl_async+0xac>
    cl_data->first_call_fc = task;
1c00289c:	0089a223          	sw	s0,4(s3)
1c0028a0:	b771                	j	1c00282c <pi_cluster_send_task_to_cl_async+0x84>

1c0028a2 <cpu_perf_get>:
static inline unsigned int cpu_perf_get(const unsigned int counterId) {
#ifndef PLP_NO_PERF_COUNTERS
  unsigned int value = 0;

  // This is stupid! But I really don't know how else we could do that
  switch(counterId) {
1c0028a2:	10e52663          	p.beqimm	a0,14,1c0029ae <cpu_perf_get+0x10c>
1c0028a6:	47b9                	li	a5,14
1c0028a8:	04a7ee63          	bltu	a5,a0,1c002904 <cpu_perf_get+0x62>
1c0028ac:	0c652f63          	p.beqimm	a0,6,1c00298a <cpu_perf_get+0xe8>
1c0028b0:	4799                	li	a5,6
1c0028b2:	02a7e463          	bltu	a5,a0,1c0028da <cpu_perf_get+0x38>
1c0028b6:	0c252163          	p.beqimm	a0,2,1c002978 <cpu_perf_get+0xd6>
1c0028ba:	4789                	li	a5,2
1c0028bc:	00a7e763          	bltu	a5,a0,1c0028ca <cpu_perf_get+0x28>
1c0028c0:	c555                	beqz	a0,1c00296c <cpu_perf_get+0xca>
1c0028c2:	0a152863          	p.beqimm	a0,1,1c002972 <cpu_perf_get+0xd0>
  unsigned int value = 0;
1c0028c6:	4501                	li	a0,0
  }
  return value;
#else
  return 0;
#endif
}
1c0028c8:	8082                	ret
  switch(counterId) {
1c0028ca:	0a452d63          	p.beqimm	a0,4,1c002984 <cpu_perf_get+0xe2>
1c0028ce:	4791                	li	a5,4
1c0028d0:	0aa7f763          	bleu	a0,a5,1c00297e <cpu_perf_get+0xdc>
   case  5: asm volatile ("csrr %0, 0x785" : "=r" (value)); break;
1c0028d4:	78502573          	csrr	a0,pccr5
1c0028d8:	8082                	ret
  switch(counterId) {
1c0028da:	0ca52163          	p.beqimm	a0,10,1c00299c <cpu_perf_get+0xfa>
1c0028de:	47a9                	li	a5,10
1c0028e0:	00a7ea63          	bltu	a5,a0,1c0028f4 <cpu_perf_get+0x52>
1c0028e4:	0a852963          	p.beqimm	a0,8,1c002996 <cpu_perf_get+0xf4>
1c0028e8:	47a1                	li	a5,8
1c0028ea:	0aa7f363          	bleu	a0,a5,1c002990 <cpu_perf_get+0xee>
   case  9: asm volatile ("csrr %0, 0x789" : "=r" (value)); break;
1c0028ee:	78902573          	csrr	a0,pccr9
1c0028f2:	8082                	ret
  switch(counterId) {
1c0028f4:	0ac52a63          	p.beqimm	a0,12,1c0029a8 <cpu_perf_get+0x106>
1c0028f8:	47b1                	li	a5,12
1c0028fa:	0aa7f463          	bleu	a0,a5,1c0029a2 <cpu_perf_get+0x100>
   case 13: asm volatile ("csrr %0, 0x78D" : "=r" (value)); break;
1c0028fe:	78d02573          	csrr	a0,pccr13
1c002902:	8082                	ret
  switch(counterId) {
1c002904:	47dd                	li	a5,23
1c002906:	0cf50663          	beq	a0,a5,1c0029d2 <cpu_perf_get+0x130>
1c00290a:	02a7e963          	bltu	a5,a0,1c00293c <cpu_perf_get+0x9a>
1c00290e:	47cd                	li	a5,19
1c002910:	0af50863          	beq	a0,a5,1c0029c0 <cpu_perf_get+0x11e>
1c002914:	00a7ec63          	bltu	a5,a0,1c00292c <cpu_perf_get+0x8a>
1c002918:	47c5                	li	a5,17
1c00291a:	08f50d63          	beq	a0,a5,1c0029b4 <cpu_perf_get+0x112>
1c00291e:	08a7ee63          	bltu	a5,a0,1c0029ba <cpu_perf_get+0x118>
1c002922:	faf532e3          	p.bneimm	a0,15,1c0028c6 <cpu_perf_get+0x24>
   case 15: asm volatile ("csrr %0, 0x78F" : "=r" (value)); break;
1c002926:	78f02573          	csrr	a0,pccr15
1c00292a:	8082                	ret
  switch(counterId) {
1c00292c:	47d5                	li	a5,21
1c00292e:	08f50f63          	beq	a0,a5,1c0029cc <cpu_perf_get+0x12a>
1c002932:	08a7fa63          	bleu	a0,a5,1c0029c6 <cpu_perf_get+0x124>
   case 22: asm volatile ("csrr %0, 0x796" : "=r" (value)); break;
1c002936:	79602573          	csrr	a0,pccr22
1c00293a:	8082                	ret
  switch(counterId) {
1c00293c:	47ed                	li	a5,27
1c00293e:	0af50363          	beq	a0,a5,1c0029e4 <cpu_perf_get+0x142>
1c002942:	00a7ea63          	bltu	a5,a0,1c002956 <cpu_perf_get+0xb4>
1c002946:	47e5                	li	a5,25
1c002948:	08f50b63          	beq	a0,a5,1c0029de <cpu_perf_get+0x13c>
1c00294c:	08a7f663          	bleu	a0,a5,1c0029d8 <cpu_perf_get+0x136>
   case 26: asm volatile ("csrr %0, 0x79A" : "=r" (value)); break;
1c002950:	79a02573          	csrr	a0,pccr26
1c002954:	8082                	ret
  switch(counterId) {
1c002956:	47f5                	li	a5,29
1c002958:	08f50c63          	beq	a0,a5,1c0029f0 <cpu_perf_get+0x14e>
1c00295c:	08f56763          	bltu	a0,a5,1c0029ea <cpu_perf_get+0x148>
1c002960:	47f9                	li	a5,30
1c002962:	f6f512e3          	bne	a0,a5,1c0028c6 <cpu_perf_get+0x24>
   case 30: asm volatile ("csrr %0, 0x79E" : "=r" (value)); break;
1c002966:	79e02573          	csrr	a0,pccr30
1c00296a:	8082                	ret
   case  0: asm volatile ("csrr %0, 0x780" : "=r" (value)); break;
1c00296c:	78002573          	csrr	a0,pccr0
1c002970:	8082                	ret
   case  1: asm volatile ("csrr %0, 0x781" : "=r" (value)); break;
1c002972:	78102573          	csrr	a0,pccr1
1c002976:	8082                	ret
   case  2: asm volatile ("csrr %0, 0x782" : "=r" (value)); break;
1c002978:	78202573          	csrr	a0,pccr2
1c00297c:	8082                	ret
   case  3: asm volatile ("csrr %0, 0x783" : "=r" (value)); break;
1c00297e:	78302573          	csrr	a0,pccr3
1c002982:	8082                	ret
   case  4: asm volatile ("csrr %0, 0x784" : "=r" (value)); break;
1c002984:	78402573          	csrr	a0,pccr4
1c002988:	8082                	ret
   case  6: asm volatile ("csrr %0, 0x786" : "=r" (value)); break;
1c00298a:	78602573          	csrr	a0,pccr6
1c00298e:	8082                	ret
   case  7: asm volatile ("csrr %0, 0x787" : "=r" (value)); break;
1c002990:	78702573          	csrr	a0,pccr7
1c002994:	8082                	ret
   case  8: asm volatile ("csrr %0, 0x788" : "=r" (value)); break;
1c002996:	78802573          	csrr	a0,pccr8
1c00299a:	8082                	ret
   case 10: asm volatile ("csrr %0, 0x78A" : "=r" (value)); break;
1c00299c:	78a02573          	csrr	a0,pccr10
1c0029a0:	8082                	ret
   case 11: asm volatile ("csrr %0, 0x78B" : "=r" (value)); break;
1c0029a2:	78b02573          	csrr	a0,pccr11
1c0029a6:	8082                	ret
   case 12: asm volatile ("csrr %0, 0x78C" : "=r" (value)); break;
1c0029a8:	78c02573          	csrr	a0,pccr12
1c0029ac:	8082                	ret
   case 14: asm volatile ("csrr %0, 0x78E" : "=r" (value)); break;
1c0029ae:	78e02573          	csrr	a0,pccr14
1c0029b2:	8082                	ret
   case 17: asm volatile ("csrr %0, 0x791" : "=r" (value)); break;
1c0029b4:	79102573          	csrr	a0,pccr17
1c0029b8:	8082                	ret
   case 18: asm volatile ("csrr %0, 0x792" : "=r" (value)); break;
1c0029ba:	79202573          	csrr	a0,pccr18
1c0029be:	8082                	ret
   case 19: asm volatile ("csrr %0, 0x793" : "=r" (value)); break;
1c0029c0:	79302573          	csrr	a0,pccr19
1c0029c4:	8082                	ret
   case 20: asm volatile ("csrr %0, 0x794" : "=r" (value)); break;
1c0029c6:	79402573          	csrr	a0,pccr20
1c0029ca:	8082                	ret
   case 21: asm volatile ("csrr %0, 0x795" : "=r" (value)); break;
1c0029cc:	79502573          	csrr	a0,pccr21
1c0029d0:	8082                	ret
   case 23: asm volatile ("csrr %0, 0x797" : "=r" (value)); break;
1c0029d2:	79702573          	csrr	a0,pccr23
1c0029d6:	8082                	ret
   case 24: asm volatile ("csrr %0, 0x798" : "=r" (value)); break;
1c0029d8:	79802573          	csrr	a0,pccr24
1c0029dc:	8082                	ret
   case 25: asm volatile ("csrr %0, 0x799" : "=r" (value)); break;
1c0029de:	79902573          	csrr	a0,pccr25
1c0029e2:	8082                	ret
   case 27: asm volatile ("csrr %0, 0x79B" : "=r" (value)); break;
1c0029e4:	79b02573          	csrr	a0,pccr27
1c0029e8:	8082                	ret
   case 28: asm volatile ("csrr %0, 0x79C" : "=r" (value)); break;
1c0029ea:	79c02573          	csrr	a0,pccr28
1c0029ee:	8082                	ret
   case 29: asm volatile ("csrr %0, 0x79D" : "=r" (value)); break;
1c0029f0:	79d02573          	csrr	a0,pccr29
1c0029f4:	8082                	ret

1c0029f6 <rt_perf_init>:
 */

#include "rt/rt_api.h"

void rt_perf_init(rt_perf_t *perf)
{
1c0029f6:	0511                	addi	a0,a0,4
1c0029f8:	011250fb          	lp.setupi	x1,17,1c002a00 <rt_perf_init+0xa>
  for (int i=0; i<RT_PERF_NB_EVENTS; i++)
  {
    perf->values[i] = 0;
1c0029fc:	0005222b          	p.sw	zero,4(a0!)
1c002a00:	0001                	nop
  }
}
1c002a02:	8082                	ret

1c002a04 <rt_perf_conf>:

void rt_perf_conf(rt_perf_t *perf, unsigned events)
{
	perf->events = events;
1c002a04:	c10c                	sw	a1,0(a0)
  asm volatile ("csrw 0x7A0, %0" : "+r" (eventMask));
1c002a06:	7a059073          	csrw	pcer,a1
	if ((events >> RT_PERF_CYCLES) & 1)
	{
	}

  cpu_perf_conf_events(events);
}
1c002a0a:	8082                	ret

1c002a0c <rt_perf_save>:

void rt_perf_save(rt_perf_t *perf)
{
1c002a0c:	1101                	addi	sp,sp,-32
1c002a0e:	c84a                	sw	s2,16(sp)
	unsigned int mask = perf->events;
1c002a10:	00052903          	lw	s2,0(a0)
{
1c002a14:	ca26                	sw	s1,20(sp)
1c002a16:	c452                	sw	s4,8(sp)
1c002a18:	c256                	sw	s5,4(sp)
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c002a1a:	014024f3          	csrr	s1,uhartid
static inline uint32_t timer_cnt_lo_get(uint32_t base) { return ARCHI_READ(base, TIMER_CNT_LO_OFFSET); }
1c002a1e:	10200a37          	lui	s4,0x10200
  return (hart_id >> 5) & 0x3f;
1c002a22:	8495                	srai	s1,s1,0x5
1c002a24:	00200ab7          	lui	s5,0x200
1c002a28:	c64e                	sw	s3,12(sp)
1c002a2a:	c05a                	sw	s6,0(sp)
1c002a2c:	ce06                	sw	ra,28(sp)
1c002a2e:	cc22                	sw	s0,24(sp)
1c002a30:	89aa                	mv	s3,a0
	while (mask)
	{
    int event = __FL1(mask);
    mask &= ~(1<<event);
1c002a32:	4b05                	li	s6,1
1c002a34:	f264b4b3          	p.bclr	s1,s1,25,6
1c002a38:	400a0a13          	addi	s4,s4,1024 # 10200400 <__l1_end+0x2003e0>
1c002a3c:	400a8a93          	addi	s5,s5,1024 # 200400 <__L2+0x180400>
	while (mask)
1c002a40:	00091c63          	bnez	s2,1c002a58 <rt_perf_save+0x4c>
      perf->values[event] += rt_perf_fc_read(event);
    else
#endif
      perf->values[event] += rt_perf_cl_read(event);
  }
}
1c002a44:	40f2                	lw	ra,28(sp)
1c002a46:	4462                	lw	s0,24(sp)
1c002a48:	44d2                	lw	s1,20(sp)
1c002a4a:	4942                	lw	s2,16(sp)
1c002a4c:	49b2                	lw	s3,12(sp)
1c002a4e:	4a22                	lw	s4,8(sp)
1c002a50:	4a92                	lw	s5,4(sp)
1c002a52:	4b02                	lw	s6,0(sp)
1c002a54:	6105                	addi	sp,sp,32
1c002a56:	8082                	ret
    int event = __FL1(mask);
1c002a58:	10091533          	p.fl1	a0,s2
    mask &= ~(1<<event);
1c002a5c:	00ab17b3          	sll	a5,s6,a0
1c002a60:	fff7c793          	not	a5,a5
1c002a64:	00f97933          	and	s2,s2,a5
    if (hal_is_fc())
1c002a68:	02000793          	li	a5,32
1c002a6c:	00251413          	slli	s0,a0,0x2
1c002a70:	00f49c63          	bne	s1,a5,1c002a88 <rt_perf_save+0x7c>
}

static inline unsigned int rt_perf_fc_read(int event)
{
#ifdef ARCHI_HAS_FC
  if (event == RT_PERF_CYCLES)
1c002a74:	47c1                	li	a5,16
1c002a76:	00f51f63          	bne	a0,a5,1c002a94 <rt_perf_save+0x88>
1c002a7a:	008aa503          	lw	a0,8(s5)
1c002a7e:	944e                	add	s0,s0,s3
      perf->values[event] += rt_perf_cl_read(event);
1c002a80:	405c                	lw	a5,4(s0)
1c002a82:	953e                	add	a0,a0,a5
1c002a84:	c048                	sw	a0,4(s0)
1c002a86:	bf6d                	j	1c002a40 <rt_perf_save+0x34>
  if (event == RT_PERF_CYCLES)
1c002a88:	47c1                	li	a5,16
1c002a8a:	00f51563          	bne	a0,a5,1c002a94 <rt_perf_save+0x88>
1c002a8e:	008a2503          	lw	a0,8(s4)
1c002a92:	b7f5                	j	1c002a7e <rt_perf_save+0x72>
    return cpu_perf_get(event);
1c002a94:	3539                	jal	1c0028a2 <cpu_perf_get>
1c002a96:	b7e5                	j	1c002a7e <rt_perf_save+0x72>

1c002a98 <cluster_start>:
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_OR, evtMask);
1c002a98:	002047b7          	lui	a5,0x204
1c002a9c:	00070737          	lui	a4,0x70
1c002aa0:	00e7a423          	sw	a4,8(a5) # 204008 <__L2+0x184008>
#endif
}

static inline void eu_dispatch_team_config(unsigned value)
{
  IP_WRITE(ARCHI_EU_DEMUX_ADDR, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_TEAM_CONFIG, value);
1c002aa4:	0ff00713          	li	a4,255
1c002aa8:	002046b7          	lui	a3,0x204
1c002aac:	08e6a223          	sw	a4,132(a3) # 204084 <__L2+0x184084>
  IP_WRITE(barAddr, EU_HW_BARR_TRIGGER_MASK, coreMask);
1c002ab0:	20078793          	addi	a5,a5,512
1c002ab4:	00e7a023          	sw	a4,0(a5)
  IP_WRITE(barAddr, EU_HW_BARR_TARGET_MASK, targetMask);
1c002ab8:	00e7a623          	sw	a4,12(a5)
    __rt_team_config(rt_nb_active_pe());
  }

#endif

}
1c002abc:	8082                	ret

1c002abe <__rt_init>:
{
1c002abe:	1101                	addi	sp,sp,-32
static inline void hal_pmu_bypass_set(unsigned int Value) {
  IP_WRITE(ARCHI_APB_SOC_CTRL_ADDR, APB_SOC_CL_BYPASS_OFFSET, Value);
}

static inline unsigned int hal_pmu_bypass_get() {
  return IP_READ(ARCHI_APB_SOC_CTRL_ADDR, APB_SOC_CL_BYPASS_OFFSET);
1c002ac0:	1a104737          	lui	a4,0x1a104
1c002ac4:	ce06                	sw	ra,28(sp)
1c002ac6:	cc22                	sw	s0,24(sp)
1c002ac8:	ca26                	sw	s1,20(sp)
1c002aca:	07072783          	lw	a5,112(a4) # 1a104070 <__l1_end+0xa104050>
  hal_pmu_bypass_set (ARCHI_REG_FIELD_SET (hal_pmu_bypass_get (), 1, 11, 1) );
1c002ace:	c0b7c7b3          	p.bset	a5,a5,0,11
  IP_WRITE(ARCHI_APB_SOC_CTRL_ADDR, APB_SOC_CL_BYPASS_OFFSET, Value);
1c002ad2:	06f72823          	sw	a5,112(a4)
  __rt_bridge_set_available();
1c002ad6:	2349                	jal	1c003058 <__rt_bridge_set_available>
  cpu_stack_check_enable((int)__rt_fc_stack, (int)__rt_fc_stack + __rt_fc_stack_size);
1c002ad8:	1b0007b7          	lui	a5,0x1b000
1c002adc:	39878793          	addi	a5,a5,920 # 1b000398 <__rt_fc_stack>
 * Stack checking
 */

static inline void cpu_stack_check_enable(unsigned int base, unsigned int end)
{
  asm volatile ("csrwi 0x7D0, 0" :: );
1c002ae0:	7d005073          	csrwi	0x7d0,0
  asm volatile ("csrw  0x7D1, %0" :: "r" (base));
1c002ae4:	7d179073          	csrw	0x7d1,a5
1c002ae8:	1c006737          	lui	a4,0x1c006
1c002aec:	d6472703          	lw	a4,-668(a4) # 1c005d64 <__rt_fc_stack_size>
1c002af0:	97ba                	add	a5,a5,a4
  asm volatile ("csrw  0x7D2, %0" :: "r" (end));
1c002af2:	7d279073          	csrw	0x7d2,a5
  asm volatile ("csrwi 0x7D0, 1" :: );
1c002af6:	7d00d073          	csrwi	0x7d0,1
  __rt_irq_init();
1c002afa:	22fd                	jal	1c002ce8 <__rt_irq_init>

#include "archi/pulp.h"
#include "archi/soc_eu/soc_eu_v1.h"

static inline void soc_eu_eventMask_set(unsigned int reg, unsigned int value) {
  ARCHI_WRITE(ARCHI_SOC_EU_ADDR, reg, value);
1c002afc:	54fd                	li	s1,-1
1c002afe:	1a1067b7          	lui	a5,0x1a106
1c002b02:	0097a223          	sw	s1,4(a5) # 1a106004 <__l1_end+0xa105fe4>
1c002b06:	0097a423          	sw	s1,8(a5)
  rt_irq_set_handler(ARCHI_FC_EVT_SOC_EVT, __rt_fc_socevents_handler);
1c002b0a:	1c0005b7          	lui	a1,0x1c000
1c002b0e:	3f458593          	addi	a1,a1,1012 # 1c0003f4 <__rt_fc_socevents_handler>
1c002b12:	456d                	li	a0,27
1c002b14:	2a1d                	jal	1c002c4a <rt_irq_set_handler>
  ARCHI_WRITE(base, EU_CORE_MASK_IRQ_OR, irqMask);
1c002b16:	080007b7          	lui	a5,0x8000
1c002b1a:	00204737          	lui	a4,0x204
1c002b1e:	00f72a23          	sw	a5,20(a4) # 204014 <__L2+0x184014>
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_OR, evtMask);
1c002b22:	00f72423          	sw	a5,8(a4)
  __rt_pmu_init();
1c002b26:	607000ef          	jal	ra,1c00392c <__rt_pmu_init>
  __rt_freq_init();
1c002b2a:	265000ef          	jal	ra,1c00358e <__rt_freq_init>
1c002b2e:	002017b7          	lui	a5,0x201
1c002b32:	40078793          	addi	a5,a5,1024 # 201400 <__L2+0x181400>
}

static inline void icache_enable(unsigned int base)
{
  pulp_write32(base, 0xFFFFFFFF);
1c002b36:	c384                	sw	s1,0(a5)
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c002b38:	01402473          	csrr	s0,uhartid
1c002b3c:	1c0054b7          	lui	s1,0x1c005
  return (hart_id >> 5) & 0x3f;
1c002b40:	8415                	srai	s0,s0,0x5
  __rt_utils_init();
1c002b42:	24d5                	jal	1c002e26 <__rt_utils_init>
1c002b44:	f2643433          	p.bclr	s0,s0,25,6
  __rt_allocs_init();
1c002b48:	cc2ff0ef          	jal	ra,1c00200a <__rt_allocs_init>
1c002b4c:	70048493          	addi	s1,s1,1792 # 1c005700 <ctor_list+0x4>
  __rt_event_sched_init();
1c002b50:	7fe000ef          	jal	ra,1c00334e <__rt_event_sched_init>
  __rt_padframe_init();
1c002b54:	6c7000ef          	jal	ra,1c003a1a <__rt_padframe_init>
  for(fpp = ctor_list+1;  *fpp != 0;  ++fpp) {
1c002b58:	0044a78b          	p.lw	a5,4(s1!)
1c002b5c:	e7bd                	bnez	a5,1c002bca <__rt_init+0x10c>
  return __builtin_pulp_read_then_spr_bit_set(reg, val);
1c002b5e:	300467f3          	csrrsi	a5,mstatus,8
  if (__rt_cbsys_exec(RT_CBSYS_START)) goto error;
1c002b62:	4501                	li	a0,0
1c002b64:	2c49                	jal	1c002df6 <__rt_cbsys_exec>
1c002b66:	e529                	bnez	a0,1c002bb0 <__rt_init+0xf2>
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c002b68:	014027f3          	csrr	a5,uhartid
  return (hart_id >> 5) & 0x3f;
1c002b6c:	8795                	srai	a5,a5,0x5
1c002b6e:	f267b7b3          	p.bclr	a5,a5,25,6
        exit(retval);
      }
    }
    else
      return cluster_master_start(NULL);
  } else if (!rt_is_fc()) {
1c002b72:	02000713          	li	a4,32
1c002b76:	08e78f63          	beq	a5,a4,1c002c14 <__rt_init+0x156>
    rt_cluster_mount(1, cid, 0, NULL);
1c002b7a:	4681                	li	a3,0
1c002b7c:	4601                	li	a2,0
1c002b7e:	4581                	li	a1,0
1c002b80:	4505                	li	a0,1
  if (rt_cluster_id() != cid)
1c002b82:	c7b1                	beqz	a5,1c002bce <__rt_init+0x110>
    rt_cluster_mount(1, cid, 0, NULL);
1c002b84:	3ec1                	jal	1c002754 <rt_cluster_mount>
    void *stacks = rt_alloc(RT_ALLOC_CL_DATA+cid, 0x800*rt_nb_active_pe());
1c002b86:	6591                	lui	a1,0x4
1c002b88:	4509                	li	a0,2
1c002b8a:	c08ff0ef          	jal	ra,1c001f92 <rt_alloc>
1c002b8e:	872a                	mv	a4,a0
    if (stacks == NULL) return -1;
1c002b90:	c105                	beqz	a0,1c002bb0 <__rt_init+0xf2>
    if (rt_cluster_call(NULL, cid, cluster_start, NULL, stacks, 0x800, 0x800, rt_nb_active_pe(), event)) return -1;
1c002b92:	6805                	lui	a6,0x1
1c002b94:	80080813          	addi	a6,a6,-2048 # 800 <__rt_stack_size>
1c002b98:	1c003637          	lui	a2,0x1c003
1c002b9c:	c002                	sw	zero,0(sp)
1c002b9e:	48a1                	li	a7,8
1c002ba0:	87c2                	mv	a5,a6
1c002ba2:	4681                	li	a3,0
1c002ba4:	a9860613          	addi	a2,a2,-1384 # 1c002a98 <cluster_start>
1c002ba8:	4581                	li	a1,0
1c002baa:	4501                	li	a0,0
1c002bac:	3e21                	jal	1c0026c4 <rt_cluster_call>
1c002bae:	c13d                	beqz	a0,1c002c14 <__rt_init+0x156>
  rt_fatal("There was an error during runtime initialization\n");
1c002bb0:	1c006537          	lui	a0,0x1c006
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c002bb4:	01402673          	csrr	a2,uhartid
1c002bb8:	85a2                	mv	a1,s0
1c002bba:	f4563633          	p.bclr	a2,a2,26,5
1c002bbe:	a9c50513          	addi	a0,a0,-1380 # 1c005a9c <__clz_tab+0x2a8>
1c002bc2:	26f010ef          	jal	ra,1c004630 <printf>
1c002bc6:	1d7010ef          	jal	ra,1c00459c <abort>
    (**fpp)();
1c002bca:	9782                	jalr	a5
1c002bcc:	b771                	j	1c002b58 <__rt_init+0x9a>
    rt_cluster_mount(1, cid, 0, NULL);
1c002bce:	3659                	jal	1c002754 <rt_cluster_mount>
    void *stacks = rt_alloc(RT_ALLOC_CL_DATA+cid, 0x800*(rt_nb_active_pe()-1));
1c002bd0:	6591                	lui	a1,0x4
1c002bd2:	80058593          	addi	a1,a1,-2048 # 3800 <__rt_stack_size+0x3000>
1c002bd6:	4509                	li	a0,2
1c002bd8:	bbaff0ef          	jal	ra,1c001f92 <rt_alloc>
    if (stacks == NULL) return -1;
1c002bdc:	d971                	beqz	a0,1c002bb0 <__rt_init+0xf2>
  IP_WRITE(ARCHI_EU_DEMUX_ADDR, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_TEAM_CONFIG, value);
1c002bde:	00204737          	lui	a4,0x204
1c002be2:	0ff00793          	li	a5,255
1c002be6:	08f72223          	sw	a5,132(a4) # 204084 <__L2+0x184084>
    eu_dispatch_push((unsigned int)__rt_set_slave_stack | 1);
1c002bea:	1c0057b7          	lui	a5,0x1c005
1c002bee:	64478793          	addi	a5,a5,1604 # 1c005644 <__rt_set_slave_stack>
1c002bf2:	c007c7b3          	p.bset	a5,a5,0,0
  IP_WRITE_PTR(ARCHI_EU_DEMUX_ADDR, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_FIFO_ACCESS, value);
1c002bf6:	08f72023          	sw	a5,128(a4)
1c002bfa:	6785                	lui	a5,0x1
1c002bfc:	80078793          	addi	a5,a5,-2048 # 800 <__rt_stack_size>
1c002c00:	08f72023          	sw	a5,128(a4)
1c002c04:	08a72023          	sw	a0,128(a4)
}
1c002c08:	4462                	lw	s0,24(sp)
1c002c0a:	40f2                	lw	ra,28(sp)
1c002c0c:	44d2                	lw	s1,20(sp)
    cluster_start(NULL);
1c002c0e:	4501                	li	a0,0
}
1c002c10:	6105                	addi	sp,sp,32
    cluster_start(NULL);
1c002c12:	b559                	j	1c002a98 <cluster_start>
}
1c002c14:	40f2                	lw	ra,28(sp)
1c002c16:	4462                	lw	s0,24(sp)
1c002c18:	44d2                	lw	s1,20(sp)
1c002c1a:	6105                	addi	sp,sp,32
1c002c1c:	8082                	ret

1c002c1e <__rt_deinit>:
{
1c002c1e:	1141                	addi	sp,sp,-16
1c002c20:	c606                	sw	ra,12(sp)
1c002c22:	c422                	sw	s0,8(sp)
}

static inline void cpu_stack_check_disable()
{
  asm volatile ("csrwi 0x7D0, 0" :: );
1c002c24:	7d005073          	csrwi	0x7d0,0
  __rt_cbsys_exec(RT_CBSYS_STOP);
1c002c28:	4505                	li	a0,1
1c002c2a:	1c005437          	lui	s0,0x1c005
1c002c2e:	22e1                	jal	1c002df6 <__rt_cbsys_exec>
1c002c30:	73c40413          	addi	s0,s0,1852 # 1c00573c <dtor_list+0x4>
  for(fpp = dtor_list + 1;  *fpp != 0;  ++fpp) (**fpp)();
1c002c34:	0044278b          	p.lw	a5,4(s0!)
1c002c38:	e789                	bnez	a5,1c002c42 <__rt_deinit+0x24>
}
1c002c3a:	40b2                	lw	ra,12(sp)
1c002c3c:	4422                	lw	s0,8(sp)
1c002c3e:	0141                	addi	sp,sp,16
1c002c40:	8082                	ret
  for(fpp = dtor_list + 1;  *fpp != 0;  ++fpp) (**fpp)();
1c002c42:	9782                	jalr	a5
1c002c44:	bfc5                	j	1c002c34 <__rt_deinit+0x16>

1c002c46 <pi_open_from_conf>:
#endif


void pi_open_from_conf(struct pi_device *device, void *conf)
{
  device->config = conf;
1c002c46:	c14c                	sw	a1,4(a0)
}
1c002c48:	8082                	ret

1c002c4a <rt_irq_set_handler>:
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c002c4a:	014027f3          	csrr	a5,uhartid
  return hal_spr_read(0x305) & ~1;
#else
#if defined(APB_SOC_VERSION) && APB_SOC_VERSION == 1
  return ARCHI_L2_ADDR;
#else
  if (rt_is_fc()) {
1c002c4e:	02000713          	li	a4,32
  return (hart_id >> 5) & 0x3f;
1c002c52:	ca5797b3          	p.extractu	a5,a5,5,5
1c002c56:	02e79c63          	bne	a5,a4,1c002c8e <rt_irq_set_handler+0x44>
#if defined(ARCHI_CORE_HAS_SECURITY) && !defined(ARCHI_CORE_HAS_1_10)
    return __builtin_pulp_spr_read(SR_MTVEC);
1c002c5a:	30502773          	csrr	a4,mtvec
  irq -= 16;
#endif

  unsigned int base = __rt_get_fc_vector_base();

  unsigned int jmpAddr = base + 0x4 * irq;
1c002c5e:	050a                	slli	a0,a0,0x2
  unsigned int S = ((unsigned int) ItHandler - (ItBaseAddr+ItIndex*4));
1c002c60:	8d89                	sub	a1,a1,a0
1c002c62:	8d99                	sub	a1,a1,a4
  R = __BITINSERT(R, __BITEXTRACT(S,  1, 20),  1, 31);
1c002c64:	c14586b3          	p.extract	a3,a1,0,20
1c002c68:	06f00793          	li	a5,111
1c002c6c:	c1f6a7b3          	p.insert	a5,a3,0,31
  R = __BITINSERT(R, __BITEXTRACT(S, 10,  1), 10, 21);
1c002c70:	d21586b3          	p.extract	a3,a1,9,1
1c002c74:	d356a7b3          	p.insert	a5,a3,9,21
  R = __BITINSERT(R, __BITEXTRACT(S,  1, 11),  1, 20);
1c002c78:	c0b586b3          	p.extract	a3,a1,0,11
1c002c7c:	c146a7b3          	p.insert	a5,a3,0,20
  R = __BITINSERT(R, __BITEXTRACT(S,  8, 12),  8, 12);
1c002c80:	cec585b3          	p.extract	a1,a1,7,12
1c002c84:	cec5a7b3          	p.insert	a5,a1,7,12

  *(volatile unsigned int *)jmpAddr = __rt_get_itvec(base, irq, (unsigned int)handler);
1c002c88:	00f56723          	p.sw	a5,a4(a0)

#if defined(PLP_FC_HAS_ICACHE)
  flush_all_icache_banks_common(plp_icache_fc_base());
#endif

}
1c002c8c:	8082                	ret
}

static inline unsigned int plp_ctrl_bootaddr_get() {
  return pulp_read32(ARCHI_CLUSTER_CTRL_ADDR + 0x40);
1c002c8e:	002007b7          	lui	a5,0x200
1c002c92:	43b8                	lw	a4,64(a5)
1c002c94:	b7e9                	j	1c002c5e <rt_irq_set_handler+0x14>

1c002c96 <illegal_insn_handler_c>:
#include <stdlib.h>

void __attribute__((weak)) illegal_insn_handler_c()
{

}
1c002c96:	8082                	ret

1c002c98 <__rt_handle_illegal_instr>:


extern RT_FC_GLOBAL_DATA unsigned int __rt_debug_config;
extern RT_FC_GLOBAL_DATA unsigned int __rt_debug_config_trace;

static inline unsigned int rt_debug_config() { return __rt_debug_config; }
1c002c98:	1b0017b7          	lui	a5,0x1b001

static inline unsigned int rt_debug_config_trace() { return __rt_debug_config_trace; }

static inline int rt_debug_config_warnings() {
  return ARCHI_REG_FIELD_GET(rt_debug_config(), RT_DEBUG_WARNING_BIT, 1);
1c002c9c:	b9c7a703          	lw	a4,-1124(a5) # 1b000b9c <__rt_debug_config>

void __rt_handle_illegal_instr()
{
1c002ca0:	1141                	addi	sp,sp,-16
1c002ca2:	c422                	sw	s0,8(sp)
1c002ca4:	c606                	sw	ra,12(sp)
1c002ca6:	fc173733          	p.bclr	a4,a4,30,1
1c002caa:	843e                	mv	s0,a5
#ifdef __riscv__
  unsigned int mepc = hal_mepc_read();
  rt_warning("Reached illegal instruction (PC: 0x%x, opcode: 0x%x\n", mepc, *(int *)mepc);
1c002cac:	c315                	beqz	a4,1c002cd0 <__rt_handle_illegal_instr+0x38>
1c002cae:	341026f3          	csrr	a3,mepc
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c002cb2:	01402673          	csrr	a2,uhartid
1c002cb6:	1c006537          	lui	a0,0x1c006
1c002cba:	4298                	lw	a4,0(a3)
  return (hart_id >> 5) & 0x3f;
1c002cbc:	40565593          	srai	a1,a2,0x5
1c002cc0:	f265b5b3          	p.bclr	a1,a1,25,6
1c002cc4:	f4563633          	p.bclr	a2,a2,26,5
1c002cc8:	af450513          	addi	a0,a0,-1292 # 1c005af4 <__clz_tab+0x300>
1c002ccc:	165010ef          	jal	ra,1c004630 <printf>
}

static inline int rt_debug_config_werror() {
  return ARCHI_REG_FIELD_GET(rt_debug_config(), RT_DEBUG_WERROR_BIT, 1);
1c002cd0:	b9c42783          	lw	a5,-1124(s0)
1c002cd4:	c01797b3          	p.extractu	a5,a5,0,1
1c002cd8:	c399                	beqz	a5,1c002cde <__rt_handle_illegal_instr+0x46>
1c002cda:	0c3010ef          	jal	ra,1c00459c <abort>
  illegal_insn_handler_c();
#endif
}
1c002cde:	4422                	lw	s0,8(sp)
1c002ce0:	40b2                	lw	ra,12(sp)
1c002ce2:	0141                	addi	sp,sp,16
  illegal_insn_handler_c();
1c002ce4:	fb3ff06f          	j	1c002c96 <illegal_insn_handler_c>

1c002ce8 <__rt_irq_init>:
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_IRQ_AND, irqMask);
1c002ce8:	57fd                	li	a5,-1
1c002cea:	00204737          	lui	a4,0x204
1c002cee:	00f72823          	sw	a5,16(a4) # 204010 <__L2+0x184010>
  else eu_irq_maskClr(mask);
#elif defined(ITC_VERSION)
  hal_itc_enable_clr(mask);
#elif defined(EU_VERSION)
  eu_irq_maskClr(mask);
  if (hal_is_fc()) eu_evt_maskClr(mask);
1c002cf2:	02000713          	li	a4,32
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c002cf6:	014027f3          	csrr	a5,uhartid
  return (hart_id >> 5) & 0x3f;
1c002cfa:	ca5797b3          	p.extractu	a5,a5,5,5
1c002cfe:	00e79763          	bne	a5,a4,1c002d0c <__rt_irq_init+0x24>
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_AND, evtMask);
1c002d02:	57fd                	li	a5,-1
1c002d04:	00204737          	lui	a4,0x204
1c002d08:	00f72223          	sw	a5,4(a4) # 204004 <__L2+0x184004>
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c002d0c:	014027f3          	csrr	a5,uhartid
#if defined(ARCHI_CORE_RISCV_ITC)
  hal_spr_write(0x305, base);
#else
#if defined(APB_SOC_VERSION) && APB_SOC_VERSION == 1
#else
  if (rt_is_fc()) {
1c002d10:	02000713          	li	a4,32
  return (hart_id >> 5) & 0x3f;
1c002d14:	ca5797b3          	p.extractu	a5,a5,5,5
1c002d18:	00e79963          	bne	a5,a4,1c002d2a <__rt_irq_init+0x42>
#if defined(ARCHI_CORE_HAS_SECURITY)
    __builtin_pulp_spr_write(SR_MTVEC, base);
1c002d1c:	1c0007b7          	lui	a5,0x1c000
1c002d20:	00078793          	mv	a5,a5
1c002d24:	30579073          	csrw	mtvec,a5
1c002d28:	8082                	ret
  pulp_write32(ARCHI_CLUSTER_CTRL_ADDR + 0x40, bootAddr);
1c002d2a:	1c0007b7          	lui	a5,0x1c000
1c002d2e:	00200737          	lui	a4,0x200
1c002d32:	00078793          	mv	a5,a5
1c002d36:	c33c                	sw	a5,64(a4)
  rt_irq_mask_clr(-1);

  // As the FC code may not be at the beginning of the L2, set the
  // vector base to get proper interrupt handlers
  __rt_set_fc_vector_base((int)rt_irq_vector_base());
}
1c002d38:	8082                	ret

1c002d3a <__rt_fc_cluster_lock_req>:
      rt_free(RT_ALLOC_FC_RET_DATA, (void *)cbsys, sizeof(rt_cbsys_t));     
      return;
    }

    prev = cbsys;
    cbsys = cbsys->next;
1c002d3a:	300476f3          	csrrci	a3,mstatus,8
1c002d3e:	08a54703          	lbu	a4,138(a0)
1c002d42:	411c                	lw	a5,0(a0)
1c002d44:	c321                	beqz	a4,1c002d84 <__rt_fc_cluster_lock_req+0x4a>
1c002d46:	4398                	lw	a4,0(a5)
1c002d48:	cf09                	beqz	a4,1c002d62 <__rt_fc_cluster_lock_req+0x28>
1c002d4a:	43d8                	lw	a4,4(a5)
1c002d4c:	cb09                	beqz	a4,1c002d5e <__rt_fc_cluster_lock_req+0x24>
1c002d4e:	4798                	lw	a4,8(a5)
1c002d50:	c348                	sw	a0,4(a4)
1c002d52:	c788                	sw	a0,8(a5)
1c002d54:	00052223          	sw	zero,4(a0)
1c002d58:	30069073          	csrw	mstatus,a3
1c002d5c:	8082                	ret
1c002d5e:	c3c8                	sw	a0,4(a5)
1c002d60:	bfcd                	j	1c002d52 <__rt_fc_cluster_lock_req+0x18>
1c002d62:	4705                	li	a4,1
1c002d64:	08e50423          	sb	a4,136(a0)
1c002d68:	4705                	li	a4,1
1c002d6a:	c398                	sw	a4,0(a5)
1c002d6c:	08954783          	lbu	a5,137(a0)
1c002d70:	00201737          	lui	a4,0x201
1c002d74:	e0470713          	addi	a4,a4,-508 # 200e04 <__L2+0x180e04>
1c002d78:	04078793          	addi	a5,a5,64 # 1c000040 <__irq_vector_base+0x40>
1c002d7c:	07da                	slli	a5,a5,0x16
1c002d7e:	0007e723          	p.sw	zero,a4(a5)
1c002d82:	bfd9                	j	1c002d58 <__rt_fc_cluster_lock_req+0x1e>
1c002d84:	43d8                	lw	a4,4(a5)
1c002d86:	e719                	bnez	a4,1c002d94 <__rt_fc_cluster_lock_req+0x5a>
1c002d88:	0007a023          	sw	zero,0(a5)
1c002d8c:	4785                	li	a5,1
1c002d8e:	08f50423          	sb	a5,136(a0)
1c002d92:	bfe9                	j	1c002d6c <__rt_fc_cluster_lock_req+0x32>
1c002d94:	4350                	lw	a2,4(a4)
1c002d96:	c3d0                	sw	a2,4(a5)
1c002d98:	4785                	li	a5,1
1c002d9a:	08f70423          	sb	a5,136(a4)
1c002d9e:	08974783          	lbu	a5,137(a4)
1c002da2:	00201737          	lui	a4,0x201
1c002da6:	e0470713          	addi	a4,a4,-508 # 200e04 <__L2+0x180e04>
1c002daa:	04078793          	addi	a5,a5,64
1c002dae:	07da                	slli	a5,a5,0x16
1c002db0:	0007e723          	p.sw	zero,a4(a5)
1c002db4:	bfe1                	j	1c002d8c <__rt_fc_cluster_lock_req+0x52>

1c002db6 <__rt_cbsys_add>:
  }
}

int __rt_cbsys_add(__rt_cbsys_e cbsys_id, int (*cb)(void *), void *cb_arg)
{
1c002db6:	1101                	addi	sp,sp,-32
1c002db8:	cc22                	sw	s0,24(sp)
1c002dba:	ca26                	sw	s1,20(sp)
1c002dbc:	842a                	mv	s0,a0
1c002dbe:	84ae                	mv	s1,a1
  rt_cbsys_t *cbsys = (rt_cbsys_t *)rt_alloc(RT_ALLOC_FC_RET_DATA, sizeof(rt_cbsys_t));
1c002dc0:	4501                	li	a0,0
1c002dc2:	45b1                	li	a1,12
1c002dc4:	c632                	sw	a2,12(sp)
{
1c002dc6:	ce06                	sw	ra,28(sp)
  rt_cbsys_t *cbsys = (rt_cbsys_t *)rt_alloc(RT_ALLOC_FC_RET_DATA, sizeof(rt_cbsys_t));
1c002dc8:	9caff0ef          	jal	ra,1c001f92 <rt_alloc>
  if (cbsys == NULL) return -1;
1c002dcc:	4632                	lw	a2,12(sp)
1c002dce:	c115                	beqz	a0,1c002df2 <__rt_cbsys_add+0x3c>

  cbsys->callback = cb;
  cbsys->arg = cb_arg;
  cbsys->next = cbsys_first[cbsys_id];
1c002dd0:	1b0017b7          	lui	a5,0x1b001
1c002dd4:	040a                	slli	s0,s0,0x2
1c002dd6:	ba078793          	addi	a5,a5,-1120 # 1b000ba0 <cbsys_first>
1c002dda:	97a2                	add	a5,a5,s0
1c002ddc:	4398                	lw	a4,0(a5)
  cbsys->callback = cb;
1c002dde:	c104                	sw	s1,0(a0)
  cbsys->arg = cb_arg;
1c002de0:	c150                	sw	a2,4(a0)
  cbsys->next = cbsys_first[cbsys_id];
1c002de2:	c518                	sw	a4,8(a0)
  cbsys_first[cbsys_id] = cbsys;
1c002de4:	c388                	sw	a0,0(a5)

  return 0;
1c002de6:	4501                	li	a0,0
}
1c002de8:	40f2                	lw	ra,28(sp)
1c002dea:	4462                	lw	s0,24(sp)
1c002dec:	44d2                	lw	s1,20(sp)
1c002dee:	6105                	addi	sp,sp,32
1c002df0:	8082                	ret
  if (cbsys == NULL) return -1;
1c002df2:	557d                	li	a0,-1
1c002df4:	bfd5                	j	1c002de8 <__rt_cbsys_add+0x32>

1c002df6 <__rt_cbsys_exec>:


int __rt_cbsys_exec(__rt_cbsys_e cbsys_id)
{
1c002df6:	1141                	addi	sp,sp,-16
1c002df8:	c422                	sw	s0,8(sp)
  rt_cbsys_t *cbsys = cbsys_first[cbsys_id];
1c002dfa:	1b001437          	lui	s0,0x1b001
1c002dfe:	050a                	slli	a0,a0,0x2
1c002e00:	ba040413          	addi	s0,s0,-1120 # 1b000ba0 <cbsys_first>
1c002e04:	20a47403          	p.lw	s0,a0(s0)
{
1c002e08:	c606                	sw	ra,12(sp)
  while (cbsys)
1c002e0a:	e411                	bnez	s0,1c002e16 <__rt_cbsys_exec+0x20>
  {
    if (cbsys->callback(cbsys->arg)) return -1;
    cbsys = cbsys->next;
  }

  return 0;
1c002e0c:	4501                	li	a0,0
}
1c002e0e:	40b2                	lw	ra,12(sp)
1c002e10:	4422                	lw	s0,8(sp)
1c002e12:	0141                	addi	sp,sp,16
1c002e14:	8082                	ret
    if (cbsys->callback(cbsys->arg)) return -1;
1c002e16:	401c                	lw	a5,0(s0)
1c002e18:	4048                	lw	a0,4(s0)
1c002e1a:	9782                	jalr	a5
1c002e1c:	e119                	bnez	a0,1c002e22 <__rt_cbsys_exec+0x2c>
    cbsys = cbsys->next;
1c002e1e:	4400                	lw	s0,8(s0)
1c002e20:	b7ed                	j	1c002e0a <__rt_cbsys_exec+0x14>
    if (cbsys->callback(cbsys->arg)) return -1;
1c002e22:	557d                	li	a0,-1
1c002e24:	b7ed                	j	1c002e0e <__rt_cbsys_exec+0x18>

1c002e26 <__rt_utils_init>:

RT_FC_BOOT_CODE void __rt_utils_init()
{
  for (int i=0; i<RT_CBSYS_NB; i++)
  {
    cbsys_first[i] = NULL;
1c002e26:	1b0017b7          	lui	a5,0x1b001
1c002e2a:	ba078793          	addi	a5,a5,-1120 # 1b000ba0 <cbsys_first>
1c002e2e:	0007a023          	sw	zero,0(a5)
1c002e32:	0007a223          	sw	zero,4(a5)
1c002e36:	0007a423          	sw	zero,8(a5)
1c002e3a:	0007a623          	sw	zero,12(a5)
1c002e3e:	0007a823          	sw	zero,16(a5)
1c002e42:	0007aa23          	sw	zero,20(a5)
  }
}
1c002e46:	8082                	ret

1c002e48 <__rt_fc_lock>:

void __rt_fc_lock(rt_fc_lock_t *lock)
{
1c002e48:	1141                	addi	sp,sp,-16
1c002e4a:	c422                	sw	s0,8(sp)
1c002e4c:	842a                	mv	s0,a0
1c002e4e:	c606                	sw	ra,12(sp)
1c002e50:	c226                	sw	s1,4(sp)
1c002e52:	c04a                	sw	s2,0(sp)
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c002e54:	300474f3          	csrrci	s1,mstatus,8
#if defined(ARCHI_HAS_FC)
  int irq = rt_irq_disable();
  while(lock->locked)
1c002e58:	401c                	lw	a5,0(s0)
1c002e5a:	eb99                	bnez	a5,1c002e70 <__rt_fc_lock+0x28>
  {
    //lock->fc_wait = __rt_thread_current;
    __rt_event_execute(rt_event_internal_sched(), 1);
  }
  lock->locked = 1;
1c002e5c:	4785                	li	a5,1
1c002e5e:	c01c                	sw	a5,0(s0)
  __builtin_pulp_spr_write(reg, val);
1c002e60:	30049073          	csrw	mstatus,s1
  while (rt_tas_lock_32((uint32_t)&lock->lock) == -1)
  {

  }
#endif
}
1c002e64:	40b2                	lw	ra,12(sp)
1c002e66:	4422                	lw	s0,8(sp)
1c002e68:	4492                	lw	s1,4(sp)
1c002e6a:	4902                	lw	s2,0(sp)
1c002e6c:	0141                	addi	sp,sp,16
1c002e6e:	8082                	ret
    __rt_event_execute(rt_event_internal_sched(), 1);
1c002e70:	4585                	li	a1,1
1c002e72:	01c00513          	li	a0,28
1c002e76:	290d                	jal	1c0032a8 <__rt_event_execute>
1c002e78:	b7c5                	j	1c002e58 <__rt_fc_lock+0x10>

1c002e7a <__rt_fc_unlock>:
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c002e7a:	300476f3          	csrrci	a3,mstatus,8

static int __rt_fc_unlock_to_cluster(rt_fc_lock_t *lock)
{
#if defined(ARCHI_HAS_CLUSTER)
  if (lock->waiting) {
1c002e7e:	415c                	lw	a5,4(a0)
1c002e80:	e791                	bnez	a5,1c002e8c <__rt_fc_unlock+0x12>
{
#if defined(ARCHI_HAS_FC)
  int irq = rt_irq_disable();
  if (!__rt_fc_unlock_to_cluster(lock))
  {
    lock->locked = 0;    
1c002e82:	00052023          	sw	zero,0(a0)
  __builtin_pulp_spr_write(reg, val);
1c002e86:	30069073          	csrw	mstatus,a3
  }
  rt_irq_restore(irq);
#else
  rt_tas_unlock_32((uint32_t)&lock->lock, 0);
#endif
}
1c002e8a:	8082                	ret
    lock->waiting = req->next;
1c002e8c:	43d8                	lw	a4,4(a5)
1c002e8e:	c158                	sw	a4,4(a0)
    req->done = 1;
1c002e90:	4705                	li	a4,1
1c002e92:	08e78423          	sb	a4,136(a5)
    __rt_cluster_notif_req_done(req->cid);
1c002e96:	0897c783          	lbu	a5,137(a5)
  pulp_write32(evtAddr, coreSet);
1c002e9a:	00201737          	lui	a4,0x201
1c002e9e:	e0470713          	addi	a4,a4,-508 # 200e04 <__L2+0x180e04>
  return ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cluster) + ARCHI_EU_OFFSET + EU_SW_EVENTS_AREA_BASE + EU_CORE_TRIGG_SW_EVENT + (event << 2);
1c002ea2:	04078793          	addi	a5,a5,64
1c002ea6:	07da                	slli	a5,a5,0x16
  pulp_write32(evtAddr, coreSet);
1c002ea8:	0007e723          	p.sw	zero,a4(a5)
1c002eac:	bfe9                	j	1c002e86 <__rt_fc_unlock+0xc>

1c002eae <__rt_fc_cluster_lock>:
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c002eae:	014027f3          	csrr	a5,uhartid
  return (hart_id >> 5) & 0x3f;
1c002eb2:	8795                	srai	a5,a5,0x5
1c002eb4:	f267b7b3          	p.bclr	a5,a5,25,6
#if defined(ARCHI_HAS_FC)

void __rt_fc_cluster_lock(rt_fc_lock_t *lock, rt_fc_lock_req_t *req)
{
  req->lock = lock;
  req->cid = rt_cluster_id();
1c002eb8:	08f584a3          	sb	a5,137(a1)
  req->done = 0;
  req->req_lock = 1;
1c002ebc:	4785                	li	a5,1
1c002ebe:	08f58523          	sb	a5,138(a1)
  event->arg[0] = (uintptr_t)callback;
1c002ec2:	1c0037b7          	lui	a5,0x1c003
1c002ec6:	d3a78793          	addi	a5,a5,-710 # 1c002d3a <__rt_fc_cluster_lock_req>
  req->lock = lock;
1c002eca:	c188                	sw	a0,0(a1)
  req->done = 0;
1c002ecc:	08058423          	sb	zero,136(a1)
  event->implem.pending = 0;
1c002ed0:	0205a623          	sw	zero,44(a1)
  event->implem.keep = 0;
1c002ed4:	0205a823          	sw	zero,48(a1)
  event->arg[0] = (uintptr_t)callback;
1c002ed8:	c5dc                	sw	a5,12(a1)
  event->arg[1] = (uintptr_t)arg;
1c002eda:	c98c                	sw	a1,16(a1)
  __rt_init_event(&req->event, __rt_cluster_sched_get(), __rt_fc_cluster_lock_req, (void *)req);
1c002edc:	05a1                	addi	a1,a1,8

// This function will push an event from cluster to FC and the event callback
// will be executed directly from within the interrupt handler
static inline void __rt_cluster_push_fc_irq_event(rt_event_t *event)
{
  __rt_cluster_push_fc_event((rt_event_t *)(((unsigned int)event) | 0x1));
1c002ede:	c005c533          	p.bset	a0,a1,0,0
1c002ee2:	efaff06f          	j	1c0025dc <__rt_cluster_push_fc_event>

1c002ee6 <__rt_fc_cluster_unlock>:
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c002ee6:	014027f3          	csrr	a5,uhartid
  return (hart_id >> 5) & 0x3f;
1c002eea:	8795                	srai	a5,a5,0x5
1c002eec:	f267b7b3          	p.bclr	a5,a5,25,6
}

void __rt_fc_cluster_unlock(rt_fc_lock_t *lock, rt_fc_lock_req_t *req)
{
  req->lock = lock;
  req->cid = rt_cluster_id();
1c002ef0:	08f584a3          	sb	a5,137(a1)
  event->arg[0] = (uintptr_t)callback;
1c002ef4:	1c0037b7          	lui	a5,0x1c003
1c002ef8:	d3a78793          	addi	a5,a5,-710 # 1c002d3a <__rt_fc_cluster_lock_req>
  req->lock = lock;
1c002efc:	c188                	sw	a0,0(a1)
  req->done = 0;
1c002efe:	08058423          	sb	zero,136(a1)
  req->req_lock = 0;
1c002f02:	08058523          	sb	zero,138(a1)
  event->implem.pending = 0;
1c002f06:	0205a623          	sw	zero,44(a1)
  event->implem.keep = 0;
1c002f0a:	0205a823          	sw	zero,48(a1)
  event->arg[0] = (uintptr_t)callback;
1c002f0e:	c5dc                	sw	a5,12(a1)
  event->arg[1] = (uintptr_t)arg;
1c002f10:	c98c                	sw	a1,16(a1)
  __rt_init_event(&req->event, __rt_cluster_sched_get(), __rt_fc_cluster_lock_req, (void *)req);
1c002f12:	05a1                	addi	a1,a1,8
1c002f14:	c005c533          	p.bset	a0,a1,0,0
1c002f18:	ec4ff06f          	j	1c0025dc <__rt_cluster_push_fc_event>

1c002f1c <__rt_event_enqueue>:

    __rt_wait_event_check(event, call_event);
  }

  rt_irq_restore(irq);
}
1c002f1c:	01c02683          	lw	a3,28(zero) # 1c <_l1_preload_size>
1c002f20:	00052023          	sw	zero,0(a0)
1c002f24:	01c00713          	li	a4,28
1c002f28:	c689                	beqz	a3,1c002f32 <__rt_event_enqueue+0x16>
1c002f2a:	435c                	lw	a5,4(a4)
1c002f2c:	c388                	sw	a0,0(a5)
1c002f2e:	c348                	sw	a0,4(a4)
1c002f30:	8082                	ret
1c002f32:	00a02e23          	sw	a0,28(zero) # 1c <_l1_preload_size>
1c002f36:	bfe5                	j	1c002f2e <__rt_event_enqueue+0x12>

1c002f38 <__rt_bridge_check_bridge_req.part.5>:
1c002f38:	1c006737          	lui	a4,0x1c006
1c002f3c:	ca070793          	addi	a5,a4,-864 # 1c005ca0 <__hal_debug_struct>
1c002f40:	0a47a783          	lw	a5,164(a5)
1c002f44:	ca070713          	addi	a4,a4,-864
1c002f48:	c789                	beqz	a5,1c002f52 <__rt_bridge_check_bridge_req.part.5+0x1a>
1c002f4a:	4f94                	lw	a3,24(a5)
1c002f4c:	e681                	bnez	a3,1c002f54 <__rt_bridge_check_bridge_req.part.5+0x1c>
1c002f4e:	0af72623          	sw	a5,172(a4)
1c002f52:	8082                	ret
1c002f54:	479c                	lw	a5,8(a5)
1c002f56:	bfcd                	j	1c002f48 <__rt_bridge_check_bridge_req.part.5+0x10>

1c002f58 <__rt_bridge_wait>:
1c002f58:	014027f3          	csrr	a5,uhartid
1c002f5c:	02000713          	li	a4,32
1c002f60:	ca5797b3          	p.extractu	a5,a5,5,5
1c002f64:	02e79b63          	bne	a5,a4,1c002f9a <__rt_bridge_wait+0x42>
1c002f68:	1141                	addi	sp,sp,-16
1c002f6a:	c422                	sw	s0,8(sp)
1c002f6c:	1a106437          	lui	s0,0x1a106
1c002f70:	c606                	sw	ra,12(sp)
1c002f72:	00442783          	lw	a5,4(s0) # 1a106004 <__l1_end+0xa105fe4>
1c002f76:	c187b7b3          	p.bclr	a5,a5,0,24
1c002f7a:	00f42223          	sw	a5,4(s0)
1c002f7e:	4585                	li	a1,1
1c002f80:	03800513          	li	a0,56
1c002f84:	2331                	jal	1c003490 <__rt_periph_wait_event>
1c002f86:	00442783          	lw	a5,4(s0)
1c002f8a:	c187c7b3          	p.bset	a5,a5,0,24
1c002f8e:	00f42223          	sw	a5,4(s0)
1c002f92:	40b2                	lw	ra,12(sp)
1c002f94:	4422                	lw	s0,8(sp)
1c002f96:	0141                	addi	sp,sp,16
1c002f98:	8082                	ret
1c002f9a:	8082                	ret

1c002f9c <__rt_bridge_handle_notif>:
1c002f9c:	1141                	addi	sp,sp,-16
1c002f9e:	c422                	sw	s0,8(sp)
1c002fa0:	1c006437          	lui	s0,0x1c006
1c002fa4:	ca040793          	addi	a5,s0,-864 # 1c005ca0 <__hal_debug_struct>
1c002fa8:	0a47a783          	lw	a5,164(a5)
1c002fac:	c606                	sw	ra,12(sp)
1c002fae:	c226                	sw	s1,4(sp)
1c002fb0:	c04a                	sw	s2,0(sp)
1c002fb2:	ca040413          	addi	s0,s0,-864
1c002fb6:	c399                	beqz	a5,1c002fbc <__rt_bridge_handle_notif+0x20>
1c002fb8:	4bd8                	lw	a4,20(a5)
1c002fba:	e30d                	bnez	a4,1c002fdc <__rt_bridge_handle_notif+0x40>
1c002fbc:	0b442783          	lw	a5,180(s0)
1c002fc0:	c789                	beqz	a5,1c002fca <__rt_bridge_handle_notif+0x2e>
1c002fc2:	43a8                	lw	a0,64(a5)
1c002fc4:	0a042a23          	sw	zero,180(s0)
1c002fc8:	3f91                	jal	1c002f1c <__rt_event_enqueue>
1c002fca:	0ac42783          	lw	a5,172(s0)
1c002fce:	eb95                	bnez	a5,1c003002 <__rt_bridge_handle_notif+0x66>
1c002fd0:	4422                	lw	s0,8(sp)
1c002fd2:	40b2                	lw	ra,12(sp)
1c002fd4:	4492                	lw	s1,4(sp)
1c002fd6:	4902                	lw	s2,0(sp)
1c002fd8:	0141                	addi	sp,sp,16
1c002fda:	bfb9                	j	1c002f38 <__rt_bridge_check_bridge_req.part.5>
1c002fdc:	4784                	lw	s1,8(a5)
1c002fde:	4fd8                	lw	a4,28(a5)
1c002fe0:	0a942223          	sw	s1,164(s0)
1c002fe4:	cb01                	beqz	a4,1c002ff4 <__rt_bridge_handle_notif+0x58>
1c002fe6:	0b042703          	lw	a4,176(s0)
1c002fea:	c798                	sw	a4,8(a5)
1c002fec:	0af42823          	sw	a5,176(s0)
1c002ff0:	87a6                	mv	a5,s1
1c002ff2:	b7d1                	j	1c002fb6 <__rt_bridge_handle_notif+0x1a>
1c002ff4:	43a8                	lw	a0,64(a5)
1c002ff6:	30047973          	csrrci	s2,mstatus,8
1c002ffa:	370d                	jal	1c002f1c <__rt_event_enqueue>
1c002ffc:	30091073          	csrw	mstatus,s2
1c003000:	bfc5                	j	1c002ff0 <__rt_bridge_handle_notif+0x54>
1c003002:	40b2                	lw	ra,12(sp)
1c003004:	4422                	lw	s0,8(sp)
1c003006:	4492                	lw	s1,4(sp)
1c003008:	4902                	lw	s2,0(sp)
1c00300a:	0141                	addi	sp,sp,16
1c00300c:	8082                	ret

1c00300e <__rt_bridge_check_connection>:
1c00300e:	1c0066b7          	lui	a3,0x1c006
1c003012:	ca068693          	addi	a3,a3,-864 # 1c005ca0 <__hal_debug_struct>
1c003016:	469c                	lw	a5,8(a3)
1c003018:	ef9d                	bnez	a5,1c003056 <__rt_bridge_check_connection+0x48>
1c00301a:	1a1047b7          	lui	a5,0x1a104
1c00301e:	07478793          	addi	a5,a5,116 # 1a104074 <__l1_end+0xa104054>
1c003022:	4398                	lw	a4,0(a5)
1c003024:	8325                	srli	a4,a4,0x9
1c003026:	f8373733          	p.bclr	a4,a4,28,3
1c00302a:	02773663          	p.bneimm	a4,7,1c003056 <__rt_bridge_check_connection+0x48>
1c00302e:	1141                	addi	sp,sp,-16
1c003030:	c422                	sw	s0,8(sp)
1c003032:	c606                	sw	ra,12(sp)
1c003034:	4705                	li	a4,1
1c003036:	c698                	sw	a4,8(a3)
1c003038:	4709                	li	a4,2
1c00303a:	c398                	sw	a4,0(a5)
1c00303c:	843e                	mv	s0,a5
1c00303e:	401c                	lw	a5,0(s0)
1c003040:	83a5                	srli	a5,a5,0x9
1c003042:	f837b7b3          	p.bclr	a5,a5,28,3
1c003046:	0077a663          	p.beqimm	a5,7,1c003052 <__rt_bridge_check_connection+0x44>
1c00304a:	40b2                	lw	ra,12(sp)
1c00304c:	4422                	lw	s0,8(sp)
1c00304e:	0141                	addi	sp,sp,16
1c003050:	8082                	ret
1c003052:	3719                	jal	1c002f58 <__rt_bridge_wait>
1c003054:	b7ed                	j	1c00303e <__rt_bridge_check_connection+0x30>
1c003056:	8082                	ret

1c003058 <__rt_bridge_set_available>:
1c003058:	1c0067b7          	lui	a5,0x1c006
1c00305c:	ca078793          	addi	a5,a5,-864 # 1c005ca0 <__hal_debug_struct>
1c003060:	4798                	lw	a4,8(a5)
1c003062:	1a1047b7          	lui	a5,0x1a104
1c003066:	07478793          	addi	a5,a5,116 # 1a104074 <__l1_end+0xa104054>
1c00306a:	e701                	bnez	a4,1c003072 <__rt_bridge_set_available+0x1a>
1c00306c:	4721                	li	a4,8
1c00306e:	c398                	sw	a4,0(a5)
1c003070:	8082                	ret
1c003072:	4709                	li	a4,2
1c003074:	bfed                	j	1c00306e <__rt_bridge_set_available+0x16>

1c003076 <__rt_bridge_send_notif>:
1c003076:	1141                	addi	sp,sp,-16
1c003078:	c606                	sw	ra,12(sp)
1c00307a:	3f51                	jal	1c00300e <__rt_bridge_check_connection>
1c00307c:	1c0067b7          	lui	a5,0x1c006
1c003080:	ca078793          	addi	a5,a5,-864 # 1c005ca0 <__hal_debug_struct>
1c003084:	479c                	lw	a5,8(a5)
1c003086:	c789                	beqz	a5,1c003090 <__rt_bridge_send_notif+0x1a>
1c003088:	1a1047b7          	lui	a5,0x1a104
1c00308c:	4719                	li	a4,6
1c00308e:	dbf8                	sw	a4,116(a5)
1c003090:	40b2                	lw	ra,12(sp)
1c003092:	0141                	addi	sp,sp,16
1c003094:	8082                	ret

1c003096 <__rt_bridge_clear_notif>:
  #endif
  }
}

void __rt_bridge_clear_notif()
{
1c003096:	1141                	addi	sp,sp,-16
1c003098:	c606                	sw	ra,12(sp)
  hal_debug_struct_t *debug_struct = hal_debug_struct_get();

  __rt_bridge_check_connection();
1c00309a:	3f95                	jal	1c00300e <__rt_bridge_check_connection>

  if (debug_struct->bridge.connected)
1c00309c:	1c0067b7          	lui	a5,0x1c006
1c0030a0:	ca078793          	addi	a5,a5,-864 # 1c005ca0 <__hal_debug_struct>
1c0030a4:	479c                	lw	a5,8(a5)
1c0030a6:	c781                	beqz	a5,1c0030ae <__rt_bridge_clear_notif+0x18>
  {
    __rt_bridge_set_available();
  }
}
1c0030a8:	40b2                	lw	ra,12(sp)
1c0030aa:	0141                	addi	sp,sp,16
    __rt_bridge_set_available();
1c0030ac:	b775                	j	1c003058 <__rt_bridge_set_available>
}
1c0030ae:	40b2                	lw	ra,12(sp)
1c0030b0:	0141                	addi	sp,sp,16
1c0030b2:	8082                	ret

1c0030b4 <__rt_bridge_printf_flush>:
{
1c0030b4:	1141                	addi	sp,sp,-16
1c0030b6:	c422                	sw	s0,8(sp)
1c0030b8:	c606                	sw	ra,12(sp)
  if (debug_struct->bridge.connected)
1c0030ba:	1c006437          	lui	s0,0x1c006
  __rt_bridge_check_connection();
1c0030be:	3f81                	jal	1c00300e <__rt_bridge_check_connection>
  if (debug_struct->bridge.connected)
1c0030c0:	ca040793          	addi	a5,s0,-864 # 1c005ca0 <__hal_debug_struct>
1c0030c4:	479c                	lw	a5,8(a5)
1c0030c6:	c385                	beqz	a5,1c0030e6 <__rt_bridge_printf_flush+0x32>
1c0030c8:	ca040413          	addi	s0,s0,-864
  return *(volatile uint32_t *)&debug_struct->putc_current == 0;
}

static inline int hal_debug_is_busy(hal_debug_struct_t *debug_struct)
{
  return *(volatile uint32_t *)&debug_struct->pending_putchar;
1c0030cc:	485c                	lw	a5,20(s0)
    if (hal_debug_is_busy(hal_debug_struct_get()) || !hal_debug_is_empty(hal_debug_struct_get()))
1c0030ce:	e399                	bnez	a5,1c0030d4 <__rt_bridge_printf_flush+0x20>
  return *(volatile uint32_t *)&debug_struct->putc_current == 0;
1c0030d0:	4c1c                	lw	a5,24(s0)
1c0030d2:	cb91                	beqz	a5,1c0030e6 <__rt_bridge_printf_flush+0x32>
      __rt_bridge_send_notif();
1c0030d4:	374d                	jal	1c003076 <__rt_bridge_send_notif>
  return *(volatile uint32_t *)&debug_struct->pending_putchar;
1c0030d6:	485c                	lw	a5,20(s0)
      while(hal_debug_is_busy(hal_debug_struct_get()))
1c0030d8:	e789                	bnez	a5,1c0030e2 <__rt_bridge_printf_flush+0x2e>
}
1c0030da:	4422                	lw	s0,8(sp)
1c0030dc:	40b2                	lw	ra,12(sp)
1c0030de:	0141                	addi	sp,sp,16
      __rt_bridge_clear_notif();
1c0030e0:	bf5d                	j	1c003096 <__rt_bridge_clear_notif>
        __rt_bridge_wait();
1c0030e2:	3d9d                	jal	1c002f58 <__rt_bridge_wait>
1c0030e4:	bfcd                	j	1c0030d6 <__rt_bridge_printf_flush+0x22>
}
1c0030e6:	40b2                	lw	ra,12(sp)
1c0030e8:	4422                	lw	s0,8(sp)
1c0030ea:	0141                	addi	sp,sp,16
1c0030ec:	8082                	ret

1c0030ee <__rt_bridge_req_shutdown>:
{
1c0030ee:	1141                	addi	sp,sp,-16
1c0030f0:	c606                	sw	ra,12(sp)
1c0030f2:	c422                	sw	s0,8(sp)
  __rt_bridge_check_connection();
1c0030f4:	3f29                	jal	1c00300e <__rt_bridge_check_connection>
  if (debug_struct->bridge.connected)
1c0030f6:	1c0067b7          	lui	a5,0x1c006
1c0030fa:	ca078793          	addi	a5,a5,-864 # 1c005ca0 <__hal_debug_struct>
1c0030fe:	479c                	lw	a5,8(a5)
1c003100:	c7a1                	beqz	a5,1c003148 <__rt_bridge_req_shutdown+0x5a>




static inline unsigned int apb_soc_jtag_reg_read() {
  return pulp_read32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_JTAGREG_OFFSET);
1c003102:	1a104437          	lui	s0,0x1a104
    __rt_bridge_printf_flush();
1c003106:	377d                	jal	1c0030b4 <__rt_bridge_printf_flush>
1c003108:	07440413          	addi	s0,s0,116 # 1a104074 <__l1_end+0xa104054>
1c00310c:	401c                	lw	a5,0(s0)
    while((apb_soc_jtag_reg_ext(apb_soc_jtag_reg_read()) >> 1) == 7)
1c00310e:	83a5                	srli	a5,a5,0x9
1c003110:	f837b7b3          	p.bclr	a5,a5,28,3
1c003114:	0277ae63          	p.beqimm	a5,7,1c003150 <__rt_bridge_req_shutdown+0x62>
}

static inline void apb_soc_jtag_reg_write(unsigned int value) {
  pulp_write32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_JTAGREG_OFFSET, value);
1c003118:	4791                	li	a5,4
1c00311a:	c01c                	sw	a5,0(s0)
  return pulp_read32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_JTAGREG_OFFSET);
1c00311c:	1a104437          	lui	s0,0x1a104
1c003120:	07440413          	addi	s0,s0,116 # 1a104074 <__l1_end+0xa104054>
1c003124:	401c                	lw	a5,0(s0)
    while((apb_soc_jtag_reg_ext(apb_soc_jtag_reg_read()) >> 1) != 7)
1c003126:	83a5                	srli	a5,a5,0x9
1c003128:	f837b7b3          	p.bclr	a5,a5,28,3
1c00312c:	0277b463          	p.bneimm	a5,7,1c003154 <__rt_bridge_req_shutdown+0x66>
  pulp_write32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_JTAGREG_OFFSET, value);
1c003130:	00042023          	sw	zero,0(s0)
  return pulp_read32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_JTAGREG_OFFSET);
1c003134:	1a104437          	lui	s0,0x1a104
1c003138:	07440413          	addi	s0,s0,116 # 1a104074 <__l1_end+0xa104054>
1c00313c:	401c                	lw	a5,0(s0)
    while((apb_soc_jtag_reg_ext(apb_soc_jtag_reg_read()) >> 1) == 7)
1c00313e:	83a5                	srli	a5,a5,0x9
1c003140:	f837b7b3          	p.bclr	a5,a5,28,3
1c003144:	0077aa63          	p.beqimm	a5,7,1c003158 <__rt_bridge_req_shutdown+0x6a>
}
1c003148:	40b2                	lw	ra,12(sp)
1c00314a:	4422                	lw	s0,8(sp)
1c00314c:	0141                	addi	sp,sp,16
1c00314e:	8082                	ret
      __rt_bridge_wait();
1c003150:	3521                	jal	1c002f58 <__rt_bridge_wait>
1c003152:	bf6d                	j	1c00310c <__rt_bridge_req_shutdown+0x1e>
      __rt_bridge_wait();
1c003154:	3511                	jal	1c002f58 <__rt_bridge_wait>
1c003156:	b7f9                	j	1c003124 <__rt_bridge_req_shutdown+0x36>
      __rt_bridge_wait();
1c003158:	3501                	jal	1c002f58 <__rt_bridge_wait>
1c00315a:	b7cd                	j	1c00313c <__rt_bridge_req_shutdown+0x4e>

1c00315c <__rt_bridge_init>:

RT_FC_BOOT_CODE void __attribute__((constructor)) __rt_bridge_init()
{
  hal_bridge_t *bridge = hal_bridge_get();
  
  bridge->first_req = 0;
1c00315c:	1c0067b7          	lui	a5,0x1c006
  bridge->notif_req_addr = ARCHI_FC_ITC_ADDR + ITC_STATUS_SET_OFFSET;
  bridge->notif_req_value = 1<<RT_BRIDGE_ENQUEUE_EVENT;
#else
#if defined(EU_VERSION) && EU_VERSION >= 3
#if defined(ARCHI_HAS_FC)
  bridge->notif_req_addr = ARCHI_FC_GLOBAL_ADDR + ARCHI_FC_PERIPHERALS_OFFSET + ARCHI_FC_EU_OFFSET + EU_SW_EVENTS_AREA_BASE + EU_CORE_TRIGG_SW_EVENT + (RT_BRIDGE_ENQUEUE_EVENT << 2);
1c003160:	1b201737          	lui	a4,0x1b201
  bridge->first_req = 0;
1c003164:	ca078793          	addi	a5,a5,-864 # 1c005ca0 <__hal_debug_struct>
  bridge->notif_req_addr = ARCHI_FC_GLOBAL_ADDR + ARCHI_FC_PERIPHERALS_OFFSET + ARCHI_FC_EU_OFFSET + EU_SW_EVENTS_AREA_BASE + EU_CORE_TRIGG_SW_EVENT + (RT_BRIDGE_ENQUEUE_EVENT << 2);
1c003168:	e1070713          	addi	a4,a4,-496 # 1b200e10 <__fc_tcdm_end+0x1ffa40>
1c00316c:	0ae7ac23          	sw	a4,184(a5)
  bridge->notif_req_value = 1;
1c003170:	4705                	li	a4,1
  bridge->first_req = 0;
1c003172:	0a07a223          	sw	zero,164(a5)
  bridge->first_bridge_req = 0;
1c003176:	0a07a623          	sw	zero,172(a5)
  bridge->target_req = 0;
1c00317a:	0a07aa23          	sw	zero,180(a5)
  bridge->notif_req_value = 1;
1c00317e:	0ae7ae23          	sw	a4,188(a5)
#endif
#endif
#endif

  __rt_bridge_eeprom_handle = NULL;
1c003182:	00400793          	li	a5,4
1c003186:	0007a823          	sw	zero,16(a5)
  __rt_bridge_flash_handle = NULL;
1c00318a:	0007a023          	sw	zero,0(a5)
}
1c00318e:	8082                	ret

1c003190 <__rt_event_init>:
{
  __rt_event_execute(sched, 0);
  rt_wait_for_interrupt();
  rt_irq_enable();
  rt_irq_disable();
}
1c003190:	1141                	addi	sp,sp,-16
1c003192:	c422                	sw	s0,8(sp)
1c003194:	c606                	sw	ra,12(sp)
1c003196:	842a                	mv	s0,a0
1c003198:	02052223          	sw	zero,36(a0)
1c00319c:	02052423          	sw	zero,40(a0)
1c0031a0:	45c1                	li	a1,16
1c0031a2:	4501                	li	a0,0
1c0031a4:	deffe0ef          	jal	ra,1c001f92 <rt_alloc>
1c0031a8:	dc68                	sw	a0,124(s0)
1c0031aa:	02042a23          	sw	zero,52(s0)
1c0031ae:	00042223          	sw	zero,4(s0)
1c0031b2:	40b2                	lw	ra,12(sp)
1c0031b4:	4422                	lw	s0,8(sp)
1c0031b6:	0141                	addi	sp,sp,16
1c0031b8:	8082                	ret

1c0031ba <__rt_wait_event_prepare_blocking>:
1c0031ba:	01800793          	li	a5,24
1c0031be:	4388                	lw	a0,0(a5)
1c0031c0:	4118                	lw	a4,0(a0)
1c0031c2:	02052423          	sw	zero,40(a0)
1c0031c6:	00052223          	sw	zero,4(a0)
1c0031ca:	c398                	sw	a4,0(a5)
1c0031cc:	4785                	li	a5,1
1c0031ce:	d15c                	sw	a5,36(a0)
1c0031d0:	8082                	ret

1c0031d2 <rt_event_alloc>:
1c0031d2:	1101                	addi	sp,sp,-32
1c0031d4:	c64e                	sw	s3,12(sp)
1c0031d6:	89ae                	mv	s3,a1
1c0031d8:	ce06                	sw	ra,28(sp)
1c0031da:	cc22                	sw	s0,24(sp)
1c0031dc:	ca26                	sw	s1,20(sp)
1c0031de:	c84a                	sw	s2,16(sp)
1c0031e0:	c452                	sw	s4,8(sp)
1c0031e2:	c256                	sw	s5,4(sp)
1c0031e4:	30047a73          	csrrci	s4,mstatus,8
1c0031e8:	014027f3          	csrr	a5,uhartid
1c0031ec:	8795                	srai	a5,a5,0x5
1c0031ee:	f267b7b3          	p.bclr	a5,a5,25,6
1c0031f2:	02000713          	li	a4,32
1c0031f6:	00278513          	addi	a0,a5,2
1c0031fa:	00e79363          	bne	a5,a4,1c003200 <rt_event_alloc+0x2e>
1c0031fe:	4505                	li	a0,1
1c003200:	00799593          	slli	a1,s3,0x7
1c003204:	d8ffe0ef          	jal	ra,1c001f92 <rt_alloc>
1c003208:	842a                	mv	s0,a0
1c00320a:	557d                	li	a0,-1
1c00320c:	c819                	beqz	s0,1c003222 <rt_event_alloc+0x50>
1c00320e:	01800493          	li	s1,24
1c003212:	4901                	li	s2,0
1c003214:	00448a93          	addi	s5,s1,4
1c003218:	01394e63          	blt	s2,s3,1c003234 <rt_event_alloc+0x62>
1c00321c:	300a1073          	csrw	mstatus,s4
1c003220:	4501                	li	a0,0
1c003222:	40f2                	lw	ra,28(sp)
1c003224:	4462                	lw	s0,24(sp)
1c003226:	44d2                	lw	s1,20(sp)
1c003228:	4942                	lw	s2,16(sp)
1c00322a:	49b2                	lw	s3,12(sp)
1c00322c:	4a22                	lw	s4,8(sp)
1c00322e:	4a92                	lw	s5,4(sp)
1c003230:	6105                	addi	sp,sp,32
1c003232:	8082                	ret
1c003234:	8522                	mv	a0,s0
1c003236:	85d6                	mv	a1,s5
1c003238:	3fa1                	jal	1c003190 <__rt_event_init>
1c00323a:	409c                	lw	a5,0(s1)
1c00323c:	0905                	addi	s2,s2,1
1c00323e:	c01c                	sw	a5,0(s0)
1c003240:	c080                	sw	s0,0(s1)
1c003242:	08040413          	addi	s0,s0,128
1c003246:	bfc9                	j	1c003218 <rt_event_alloc+0x46>

1c003248 <rt_event_get>:
1c003248:	30047773          	csrrci	a4,mstatus,8
1c00324c:	01800793          	li	a5,24
1c003250:	4388                	lw	a0,0(a5)
1c003252:	c509                	beqz	a0,1c00325c <rt_event_get+0x14>
1c003254:	4114                	lw	a3,0(a0)
1c003256:	c14c                	sw	a1,4(a0)
1c003258:	c510                	sw	a2,8(a0)
1c00325a:	c394                	sw	a3,0(a5)
1c00325c:	30071073          	csrw	mstatus,a4
1c003260:	8082                	ret

1c003262 <rt_event_get_blocking>:
1c003262:	30047773          	csrrci	a4,mstatus,8
1c003266:	01800793          	li	a5,24
1c00326a:	4388                	lw	a0,0(a5)
1c00326c:	c909                	beqz	a0,1c00327e <rt_event_get_blocking+0x1c>
1c00326e:	4114                	lw	a3,0(a0)
1c003270:	00052223          	sw	zero,4(a0)
1c003274:	00052423          	sw	zero,8(a0)
1c003278:	c394                	sw	a3,0(a5)
1c00327a:	4785                	li	a5,1
1c00327c:	d15c                	sw	a5,36(a0)
1c00327e:	30071073          	csrw	mstatus,a4
1c003282:	8082                	ret

1c003284 <rt_event_push>:
1c003284:	30047773          	csrrci	a4,mstatus,8
1c003288:	01800693          	li	a3,24
1c00328c:	42d4                	lw	a3,4(a3)
1c00328e:	00052023          	sw	zero,0(a0)
1c003292:	01800793          	li	a5,24
1c003296:	e691                	bnez	a3,1c0032a2 <rt_event_push+0x1e>
1c003298:	c3c8                	sw	a0,4(a5)
1c00329a:	c788                	sw	a0,8(a5)
1c00329c:	30071073          	csrw	mstatus,a4
1c0032a0:	8082                	ret
1c0032a2:	4794                	lw	a3,8(a5)
1c0032a4:	c288                	sw	a0,0(a3)
1c0032a6:	bfd5                	j	1c00329a <rt_event_push+0x16>

1c0032a8 <__rt_event_execute>:
1c0032a8:	1141                	addi	sp,sp,-16
1c0032aa:	c422                	sw	s0,8(sp)
1c0032ac:	01800793          	li	a5,24
1c0032b0:	43dc                	lw	a5,4(a5)
1c0032b2:	c606                	sw	ra,12(sp)
1c0032b4:	c226                	sw	s1,4(sp)
1c0032b6:	01800413          	li	s0,24
1c0032ba:	ef81                	bnez	a5,1c0032d2 <__rt_event_execute+0x2a>
1c0032bc:	c1b9                	beqz	a1,1c003302 <__rt_event_execute+0x5a>
1c0032be:	002047b7          	lui	a5,0x204
1c0032c2:	0387e703          	p.elw	a4,56(a5) # 204038 <__L2+0x184038>
1c0032c6:	300467f3          	csrrsi	a5,mstatus,8
1c0032ca:	300477f3          	csrrci	a5,mstatus,8
1c0032ce:	405c                	lw	a5,4(s0)
1c0032d0:	cb8d                	beqz	a5,1c003302 <__rt_event_execute+0x5a>
1c0032d2:	4485                	li	s1,1
1c0032d4:	4398                	lw	a4,0(a5)
1c0032d6:	5794                	lw	a3,40(a5)
1c0032d8:	00978a23          	sb	s1,20(a5)
1c0032dc:	c058                	sw	a4,4(s0)
1c0032de:	4788                	lw	a0,8(a5)
1c0032e0:	43d8                	lw	a4,4(a5)
1c0032e2:	e691                	bnez	a3,1c0032ee <__rt_event_execute+0x46>
1c0032e4:	53d4                	lw	a3,36(a5)
1c0032e6:	e681                	bnez	a3,1c0032ee <__rt_event_execute+0x46>
1c0032e8:	4014                	lw	a3,0(s0)
1c0032ea:	c394                	sw	a3,0(a5)
1c0032ec:	c01c                	sw	a5,0(s0)
1c0032ee:	0207a223          	sw	zero,36(a5)
1c0032f2:	c711                	beqz	a4,1c0032fe <__rt_event_execute+0x56>
1c0032f4:	300467f3          	csrrsi	a5,mstatus,8
1c0032f8:	9702                	jalr	a4
1c0032fa:	300477f3          	csrrci	a5,mstatus,8
1c0032fe:	405c                	lw	a5,4(s0)
1c003300:	fbf1                	bnez	a5,1c0032d4 <__rt_event_execute+0x2c>
1c003302:	40b2                	lw	ra,12(sp)
1c003304:	4422                	lw	s0,8(sp)
1c003306:	4492                	lw	s1,4(sp)
1c003308:	0141                	addi	sp,sp,16
1c00330a:	8082                	ret

1c00330c <__rt_wait_event>:
  } while(event);

}

void __rt_wait_event(rt_event_t *event)
{
1c00330c:	1141                	addi	sp,sp,-16
1c00330e:	c422                	sw	s0,8(sp)
1c003310:	c606                	sw	ra,12(sp)
1c003312:	842a                	mv	s0,a0
  while (event->implem.pending || event->implem.saved_pending) {
1c003314:	505c                	lw	a5,36(s0)
1c003316:	ef81                	bnez	a5,1c00332e <__rt_wait_event+0x22>
1c003318:	585c                	lw	a5,52(s0)
1c00331a:	eb91                	bnez	a5,1c00332e <__rt_wait_event+0x22>
    __rt_event_execute(NULL, 1);
  }

  event->next = __rt_first_free;
1c00331c:	01800793          	li	a5,24
1c003320:	4398                	lw	a4,0(a5)
  __rt_first_free = event;
}
1c003322:	40b2                	lw	ra,12(sp)
  event->next = __rt_first_free;
1c003324:	c018                	sw	a4,0(s0)
  __rt_first_free = event;
1c003326:	c380                	sw	s0,0(a5)
}
1c003328:	4422                	lw	s0,8(sp)
1c00332a:	0141                	addi	sp,sp,16
1c00332c:	8082                	ret
    __rt_event_execute(NULL, 1);
1c00332e:	4585                	li	a1,1
1c003330:	4501                	li	a0,0
1c003332:	3f9d                	jal	1c0032a8 <__rt_event_execute>
1c003334:	b7c5                	j	1c003314 <__rt_wait_event+0x8>

1c003336 <rt_event_wait>:

void rt_event_wait(rt_event_t *event)
{
1c003336:	1141                	addi	sp,sp,-16
1c003338:	c606                	sw	ra,12(sp)
1c00333a:	c422                	sw	s0,8(sp)
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c00333c:	30047473          	csrrci	s0,mstatus,8
  int irq = rt_irq_disable();
__rt_wait_event(event);
1c003340:	37f1                	jal	1c00330c <__rt_wait_event>
  __builtin_pulp_spr_write(reg, val);
1c003342:	30041073          	csrw	mstatus,s0
  rt_irq_restore(irq);
}
1c003346:	40b2                	lw	ra,12(sp)
1c003348:	4422                	lw	s0,8(sp)
1c00334a:	0141                	addi	sp,sp,16
1c00334c:	8082                	ret

1c00334e <__rt_event_sched_init>:

void __rt_event_sched_init()
{
  __rt_first_free = NULL;
1c00334e:	01800513          	li	a0,24
1c003352:	00052023          	sw	zero,0(a0)
  sched->first = NULL;
1c003356:	00052223          	sw	zero,4(a0)
  rt_event_sched_init(&__rt_sched);
  // Push one event ot the runtime scheduler as some runtime services need
  // one event.
  rt_event_alloc(&__rt_sched, 1);
1c00335a:	4585                	li	a1,1
1c00335c:	0511                	addi	a0,a0,4
1c00335e:	bd95                	j	1c0031d2 <rt_event_alloc>

1c003360 <rt_periph_copy>:
  }

  __rt_socevents_status[index] &= ~(1<<event);

  rt_irq_restore(irq);
}
1c003360:	7179                	addi	sp,sp,-48
1c003362:	d422                	sw	s0,40(sp)
1c003364:	842a                	mv	s0,a0
1c003366:	d606                	sw	ra,44(sp)
1c003368:	d226                	sw	s1,36(sp)
1c00336a:	d04a                	sw	s2,32(sp)
1c00336c:	30047973          	csrrci	s2,mstatus,8
1c003370:	4015d493          	srai	s1,a1,0x1
1c003374:	1a102537          	lui	a0,0x1a102
1c003378:	049e                	slli	s1,s1,0x7
1c00337a:	94aa                	add	s1,s1,a0
1c00337c:	00459513          	slli	a0,a1,0x4
1c003380:	8941                	andi	a0,a0,16
1c003382:	94aa                	add	s1,s1,a0
1c003384:	853e                	mv	a0,a5
1c003386:	ef81                	bnez	a5,1c00339e <rt_periph_copy+0x3e>
1c003388:	ce2e                	sw	a1,28(sp)
1c00338a:	cc32                	sw	a2,24(sp)
1c00338c:	ca36                	sw	a3,20(sp)
1c00338e:	c83a                	sw	a4,16(sp)
1c003390:	c63e                	sw	a5,12(sp)
1c003392:	3525                	jal	1c0031ba <__rt_wait_event_prepare_blocking>
1c003394:	47b2                	lw	a5,12(sp)
1c003396:	4742                	lw	a4,16(sp)
1c003398:	46d2                	lw	a3,20(sp)
1c00339a:	4662                	lw	a2,24(sp)
1c00339c:	45f2                	lw	a1,28(sp)
1c00339e:	e419                	bnez	s0,1c0033ac <rt_periph_copy+0x4c>
1c0033a0:	03850413          	addi	s0,a0,56 # 1a102038 <__l1_end+0xa102018>
1c0033a4:	04052223          	sw	zero,68(a0)
1c0033a8:	04052a23          	sw	zero,84(a0)
1c0033ac:	00c42803          	lw	a6,12(s0)
1c0033b0:	c054                	sw	a3,4(s0)
1c0033b2:	cc08                	sw	a0,24(s0)
1c0033b4:	f6483833          	p.bclr	a6,a6,27,4
1c0033b8:	4891                	li	a7,4
1c0033ba:	c0474733          	p.bset	a4,a4,0,4
1c0033be:	0908e063          	bltu	a7,a6,1c00343e <rt_periph_copy+0xde>
1c0033c2:	03000893          	li	a7,48
1c0033c6:	0596                	slli	a1,a1,0x5
1c0033c8:	98ae                	add	a7,a7,a1
1c0033ca:	0008a303          	lw	t1,0(a7)
1c0033ce:	00042a23          	sw	zero,20(s0)
1c0033d2:	03000813          	li	a6,48
1c0033d6:	02031b63          	bnez	t1,1c00340c <rt_periph_copy+0xac>
1c0033da:	0088a023          	sw	s0,0(a7)
1c0033de:	00b808b3          	add	a7,a6,a1
1c0033e2:	0088a303          	lw	t1,8(a7)
1c0033e6:	0088a223          	sw	s0,4(a7)
1c0033ea:	02031663          	bnez	t1,1c003416 <rt_periph_copy+0xb6>
1c0033ee:	00848893          	addi	a7,s1,8
1c0033f2:	0008a883          	lw	a7,0(a7)
1c0033f6:	0208f893          	andi	a7,a7,32
1c0033fa:	00089e63          	bnez	a7,1c003416 <rt_periph_copy+0xb6>
1c0033fe:	00c4a023          	sw	a2,0(s1)
1c003402:	00d4a223          	sw	a3,4(s1)
1c003406:	00e4a423          	sw	a4,8(s1)
1c00340a:	a005                	j	1c00342a <rt_periph_copy+0xca>
1c00340c:	0048a883          	lw	a7,4(a7)
1c003410:	0088aa23          	sw	s0,20(a7)
1c003414:	b7e9                	j	1c0033de <rt_periph_copy+0x7e>
1c003416:	00042823          	sw	zero,16(s0)
1c00341a:	c010                	sw	a2,0(s0)
1c00341c:	c054                	sw	a3,4(s0)
1c00341e:	c418                	sw	a4,8(s0)
1c003420:	00031563          	bnez	t1,1c00342a <rt_periph_copy+0xca>
1c003424:	982e                	add	a6,a6,a1
1c003426:	00882423          	sw	s0,8(a6)
1c00342a:	e391                	bnez	a5,1c00342e <rt_periph_copy+0xce>
1c00342c:	35c5                	jal	1c00330c <__rt_wait_event>
1c00342e:	30091073          	csrw	mstatus,s2
1c003432:	50b2                	lw	ra,44(sp)
1c003434:	5422                	lw	s0,40(sp)
1c003436:	5492                	lw	s1,36(sp)
1c003438:	5902                	lw	s2,32(sp)
1c00343a:	6145                	addi	sp,sp,48
1c00343c:	8082                	ret
1c00343e:	fe6836e3          	p.bneimm	a6,6,1c00342a <rt_periph_copy+0xca>
1c003442:	03000893          	li	a7,48
1c003446:	0596                	slli	a1,a1,0x5
1c003448:	98ae                	add	a7,a7,a1
1c00344a:	0008a303          	lw	t1,0(a7)
1c00344e:	00042a23          	sw	zero,20(s0)
1c003452:	03000813          	li	a6,48
1c003456:	00031f63          	bnez	t1,1c003474 <rt_periph_copy+0x114>
1c00345a:	0088a023          	sw	s0,0(a7)
1c00345e:	95c2                	add	a1,a1,a6
1c003460:	c1c0                	sw	s0,4(a1)
1c003462:	00031e63          	bnez	t1,1c00347e <rt_periph_copy+0x11e>
1c003466:	02442803          	lw	a6,36(s0)
1c00346a:	1a1025b7          	lui	a1,0x1a102
1c00346e:	1b05a023          	sw	a6,416(a1) # 1a1021a0 <__l1_end+0xa102180>
1c003472:	b771                	j	1c0033fe <rt_periph_copy+0x9e>
1c003474:	0048a883          	lw	a7,4(a7)
1c003478:	0088aa23          	sw	s0,20(a7)
1c00347c:	b7cd                	j	1c00345e <rt_periph_copy+0xfe>
1c00347e:	c418                	sw	a4,8(s0)
1c003480:	4598                	lw	a4,8(a1)
1c003482:	c010                	sw	a2,0(s0)
1c003484:	c054                	sw	a3,4(s0)
1c003486:	00042823          	sw	zero,16(s0)
1c00348a:	f345                	bnez	a4,1c00342a <rt_periph_copy+0xca>
1c00348c:	c580                	sw	s0,8(a1)
1c00348e:	bf71                	j	1c00342a <rt_periph_copy+0xca>

1c003490 <__rt_periph_wait_event>:
1c003490:	30047673          	csrrci	a2,mstatus,8
1c003494:	477d                	li	a4,31
1c003496:	4781                	li	a5,0
1c003498:	00a75463          	ble	a0,a4,1c0034a0 <__rt_periph_wait_event+0x10>
1c00349c:	1501                	addi	a0,a0,-32
1c00349e:	4785                	li	a5,1
1c0034a0:	00279713          	slli	a4,a5,0x2
1c0034a4:	4685                	li	a3,1
1c0034a6:	03000793          	li	a5,48
1c0034aa:	00a696b3          	sll	a3,a3,a0
1c0034ae:	97ba                	add	a5,a5,a4
1c0034b0:	00204837          	lui	a6,0x204
1c0034b4:	2807a703          	lw	a4,640(a5)
1c0034b8:	8f75                	and	a4,a4,a3
1c0034ba:	cf19                	beqz	a4,1c0034d8 <__rt_periph_wait_event+0x48>
1c0034bc:	c999                	beqz	a1,1c0034d2 <__rt_periph_wait_event+0x42>
1c0034be:	2807a683          	lw	a3,640(a5)
1c0034c2:	4705                	li	a4,1
1c0034c4:	00a71533          	sll	a0,a4,a0
1c0034c8:	fff54513          	not	a0,a0
1c0034cc:	8d75                	and	a0,a0,a3
1c0034ce:	28a7a023          	sw	a0,640(a5)
1c0034d2:	30061073          	csrw	mstatus,a2
1c0034d6:	8082                	ret
1c0034d8:	03886703          	p.elw	a4,56(a6) # 204038 <__L2+0x184038>
1c0034dc:	30046773          	csrrsi	a4,mstatus,8
1c0034e0:	30047773          	csrrci	a4,mstatus,8
1c0034e4:	bfc1                	j	1c0034b4 <__rt_periph_wait_event+0x24>

1c0034e6 <__rt_periph_init>:
  for (unsigned int i=0; i<ARCHI_NB_PERIPH*2; i++) {
    rt_periph_channel_t *channel = &periph_channels[i];
    channel->first = NULL;
    channel->firstToEnqueue = NULL;
    channel->base = hal_udma_channel_base(i);
    channel->callback = udma_event_handler;
1c0034e6:	1c000537          	lui	a0,0x1c000
1c0034ea:	03000693          	li	a3,48
  for (unsigned int i=0; i<ARCHI_NB_PERIPH*2; i++) {
1c0034ee:	4601                	li	a2,0
1c0034f0:	03000713          	li	a4,48
static inline unsigned int hal_udma_periph_base(int id) {
  return ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_UDMA_OFFSET + UDMA_PERIPH_OFFSET(id);
}

static inline __attribute__((always_inline)) unsigned int hal_udma_channel_base(int id) {
  return ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_UDMA_OFFSET + UDMA_PERIPH_OFFSET(id>>1) + UDMA_CHANNEL_OFFSET(id&1);
1c0034f4:	1a1028b7          	lui	a7,0x1a102
    channel->callback = udma_event_handler;
1c0034f8:	2b450513          	addi	a0,a0,692 # 1c0002b4 <udma_event_handler>
1c0034fc:	014950fb          	lp.setupi	x1,20,1c003520 <__rt_periph_init+0x3a>
1c003500:	40165793          	srai	a5,a2,0x1
1c003504:	00461813          	slli	a6,a2,0x4
1c003508:	079e                	slli	a5,a5,0x7
1c00350a:	97c6                	add	a5,a5,a7
1c00350c:	01087813          	andi	a6,a6,16
1c003510:	97c2                	add	a5,a5,a6
    channel->first = NULL;
1c003512:	0006a023          	sw	zero,0(a3)
    channel->firstToEnqueue = NULL;
1c003516:	0006a423          	sw	zero,8(a3)
    channel->base = hal_udma_channel_base(i);
1c00351a:	c6dc                	sw	a5,12(a3)
    channel->callback = udma_event_handler;
1c00351c:	cec8                	sw	a0,28(a3)
  for (unsigned int i=0; i<ARCHI_NB_PERIPH*2; i++) {
1c00351e:	0605                	addi	a2,a2,1
1c003520:	02068693          	addi	a3,a3,32
  }
  
  for (int i=0; i<ARCHI_SOC_EVENT_UDMA_NB_EXTRA_EVT; i++)
  {
    __rt_udma_extra_callback[i] = __rt_soc_evt_no_udma;
1c003524:	1c0006b7          	lui	a3,0x1c000
1c003528:	28870613          	addi	a2,a4,648
1c00352c:	45e68693          	addi	a3,a3,1118 # 1c00045e <__rt_soc_evt_no_udma>
1c003530:	00a250fb          	lp.setupi	x1,10,1c003538 <__rt_periph_init+0x52>
1c003534:	00d6222b          	p.sw	a3,4(a2!)
1c003538:	0001                	nop
  }

  __rt_socevents_status[0] = 0;
1c00353a:	28072023          	sw	zero,640(a4)
  __rt_socevents_status[1] = 0;
1c00353e:	28072223          	sw	zero,644(a4)
}
1c003542:	8082                	ret

1c003544 <rt_freq_set_and_get>:
void rt_freq_wait_convergence(int fll)
{
}

int rt_freq_set_and_get(rt_freq_domain_e domain, unsigned int freq, unsigned int *out_freq)
{
1c003544:	1141                	addi	sp,sp,-16
1c003546:	c226                	sw	s1,4(sp)
1c003548:	84ae                	mv	s1,a1
1c00354a:	c606                	sw	ra,12(sp)
1c00354c:	c422                	sw	s0,8(sp)
1c00354e:	c04a                	sw	s2,0(sp)
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c003550:	30047973          	csrrci	s2,mstatus,8
  __asm__ __volatile__ ("" : : : "memory");
1c003554:	1c006437          	lui	s0,0x1c006
  int irq = rt_irq_disable();
  int err = 0;

  rt_trace(RT_TRACE_FREQ, "Setting domain frequency (domain: %d, freq: %d)\n", domain, freq);

  if (domain == RT_FREQ_DOMAIN_CL)
1c003558:	00153f63          	p.bneimm	a0,1,1c003576 <rt_freq_set_and_get+0x32>
  {
    // On cluster side, this is straight forward as the fll is not shared
    __rt_fll_set_freq(__RT_FLL_CL, freq);
    __rt_freq_domains[RT_FREQ_DOMAIN_CL] = freq;
1c00355c:	16040413          	addi	s0,s0,352 # 1c006160 <__rt_freq_domains>
    __rt_fll_set_freq(__RT_FLL_CL, freq);
1c003560:	2179                	jal	1c0039ee <__rt_fll_set_freq>
    __rt_freq_domains[RT_FREQ_DOMAIN_CL] = freq;
1c003562:	c044                	sw	s1,4(s0)
  __builtin_pulp_spr_write(reg, val);
1c003564:	30091073          	csrw	mstatus,s2
  }

  rt_irq_restore(irq);

  return err;
}
1c003568:	40b2                	lw	ra,12(sp)
1c00356a:	4422                	lw	s0,8(sp)
1c00356c:	4492                	lw	s1,4(sp)
1c00356e:	4902                	lw	s2,0(sp)
1c003570:	4501                	li	a0,0
1c003572:	0141                	addi	sp,sp,16
1c003574:	8082                	ret
    __rt_cbsys_exec(RT_CBSYS_PERIPH_SETFREQ_BEFORE);
1c003576:	4511                	li	a0,4
1c003578:	87fff0ef          	jal	ra,1c002df6 <__rt_cbsys_exec>
    __rt_fll_set_freq(0, freq);
1c00357c:	85a6                	mv	a1,s1
1c00357e:	4501                	li	a0,0
1c003580:	21bd                	jal	1c0039ee <__rt_fll_set_freq>
    __rt_cbsys_exec(RT_CBSYS_PERIPH_SETFREQ_AFTER);
1c003582:	4515                	li	a0,5
    __rt_freq_domains[RT_FREQ_DOMAIN_FC] = freq;
1c003584:	16942023          	sw	s1,352(s0)
    __rt_cbsys_exec(RT_CBSYS_PERIPH_SETFREQ_AFTER);
1c003588:	86fff0ef          	jal	ra,1c002df6 <__rt_cbsys_exec>
1c00358c:	bfe1                	j	1c003564 <rt_freq_set_and_get+0x20>

1c00358e <__rt_freq_init>:

void __rt_freq_init()
{
1c00358e:	1141                	addi	sp,sp,-16
1c003590:	c422                	sw	s0,8(sp)
1c003592:	c606                	sw	ra,12(sp)

  __rt_flls_constructor();
1c003594:	29a1                	jal	1c0039ec <__rt_flls_constructor>
  return __rt_platform;
1c003596:	1c0067b7          	lui	a5,0x1c006

  // On all chips only FLL 0 is initialized here as it is shared between periph and soc
  // while FLL 1 is used for cluster only and thus is initialized when the cluster is set on.
  if (rt_platform() != ARCHI_PLATFORM_FPGA)
1c00359a:	d707a783          	lw	a5,-656(a5) # 1c005d70 <__rt_platform>
1c00359e:	1c006437          	lui	s0,0x1c006
1c0035a2:	0017ae63          	p.beqimm	a5,1,1c0035be <__rt_freq_init+0x30>
  {
    __rt_freq_domains[RT_FREQ_DOMAIN_FC] = __rt_fll_init(__RT_FLL_FC);
1c0035a6:	4501                	li	a0,0
1c0035a8:	2905                	jal	1c0039d8 <__rt_fll_init>
1c0035aa:	16a42023          	sw	a0,352(s0) # 1c006160 <__rt_freq_domains>
  }
  else
  {
    __rt_freq_domains[RT_FREQ_DOMAIN_FC] = 40000000;
  }
  __rt_freq_domains[RT_FREQ_DOMAIN_CL] = 0;
1c0035ae:	16040413          	addi	s0,s0,352
1c0035b2:	00042223          	sw	zero,4(s0)

}
1c0035b6:	40b2                	lw	ra,12(sp)
1c0035b8:	4422                	lw	s0,8(sp)
1c0035ba:	0141                	addi	sp,sp,16
1c0035bc:	8082                	ret
    __rt_freq_domains[RT_FREQ_DOMAIN_FC] = 40000000;
1c0035be:	026267b7          	lui	a5,0x2626
1c0035c2:	a0078793          	addi	a5,a5,-1536 # 2625a00 <__L2+0x25a5a00>
1c0035c6:	16f42023          	sw	a5,352(s0)
1c0035ca:	b7d5                	j	1c0035ae <__rt_freq_init+0x20>

1c0035cc <SetFllMultDivFactors>:
  if (PMURetentionState.Fields.BootType != COLD_BOOT && PMURetentionState.Fields.ClusterWakeUpState) {
          // ChangePowerSystemState(POWER_SYSTEM_STATE(PMURetentionState.Fields.WakeupState, PMURetentionState.Fields.ClusterWakeUpState), 0);
    __rt_pmu_cluster_power_up(NULL, NULL);
    if (PMU_ClusterIsRunning() && PMURetentionState.Fields.FllClusterRetention) InitOneFll(FLL_CLUSTER, 1);
  }
}
1c0035cc:	100517b3          	p.fl1	a5,a0
1c0035d0:	4769                	li	a4,26
1c0035d2:	8f1d                	sub	a4,a4,a5
1c0035d4:	4785                	li	a5,1
1c0035d6:	04f76733          	p.max	a4,a4,a5
1c0035da:	47a1                	li	a5,8
1c0035dc:	04f74733          	p.min	a4,a4,a5
1c0035e0:	fff70693          	addi	a3,a4,-1
1c0035e4:	00f55793          	srli	a5,a0,0xf
1c0035e8:	00d797b3          	sll	a5,a5,a3
1c0035ec:	c19c                	sw	a5,0(a1)
1c0035ee:	07be                	slli	a5,a5,0xf
1c0035f0:	c218                	sw	a4,0(a2)
1c0035f2:	00d7d533          	srl	a0,a5,a3
1c0035f6:	8082                	ret

1c0035f8 <soc_eu_fcEventMask_setEvent>:
1c0035f8:	47fd                	li	a5,31
1c0035fa:	4721                	li	a4,8
1c0035fc:	00f50463          	beq	a0,a5,1c003604 <soc_eu_fcEventMask_setEvent+0xc>
1c003600:	1501                	addi	a0,a0,-32
1c003602:	4711                	li	a4,4
1c003604:	1a1066b7          	lui	a3,0x1a106
1c003608:	20e6f603          	p.lw	a2,a4(a3)
1c00360c:	4785                	li	a5,1
1c00360e:	00a79533          	sll	a0,a5,a0
1c003612:	fff54513          	not	a0,a0
1c003616:	8d71                	and	a0,a0,a2
1c003618:	00a6e723          	p.sw	a0,a4(a3)
1c00361c:	8082                	ret

1c00361e <__rt_pmu_cluster_power_down>:
1c00361e:	1c0067b7          	lui	a5,0x1c006
1c003622:	d707a783          	lw	a5,-656(a5) # 1c005d70 <__rt_platform>
1c003626:	0817a163          	p.beqimm	a5,1,1c0036a8 <__rt_pmu_cluster_power_down+0x8a>
1c00362a:	1141                	addi	sp,sp,-16
1c00362c:	1a1046b7          	lui	a3,0x1a104
1c003630:	c606                	sw	ra,12(sp)
1c003632:	c422                	sw	s0,8(sp)
1c003634:	c226                	sw	s1,4(sp)
1c003636:	c04a                	sw	s2,0(sp)
1c003638:	0706a683          	lw	a3,112(a3) # 1a104070 <__l1_end+0xa104050>
1c00363c:	1c006737          	lui	a4,0x1c006
1c003640:	d7470713          	addi	a4,a4,-652 # 1c005d74 <SystemStateToSCUFastSeq>
1c003644:	00874783          	lbu	a5,8(a4)
1c003648:	8436                	mv	s0,a3
1c00364a:	c0079933          	p.extractu	s2,a5,0,0
1c00364e:	04193763          	p.bneimm	s2,1,1c00369c <__rt_pmu_cluster_power_down+0x7e>
1c003652:	01069613          	slli	a2,a3,0x10
1c003656:	04064363          	bltz	a2,1c00369c <__rt_pmu_cluster_power_down+0x7e>
1c00365a:	c007b7b3          	p.bclr	a5,a5,0,0
1c00365e:	c0a92433          	p.insert	s0,s2,0,10
1c003662:	1a1044b7          	lui	s1,0x1a104
1c003666:	00f70423          	sb	a5,8(a4)
1c00366a:	0684a823          	sw	s0,112(s1) # 1a104070 <__l1_end+0xa104050>
1c00366e:	4585                	li	a1,1
1c003670:	02300513          	li	a0,35
1c003674:	3d31                	jal	1c003490 <__rt_periph_wait_event>
1c003676:	4785                	li	a5,1
1c003678:	00f4a623          	sw	a5,12(s1)
1c00367c:	c0302433          	p.insert	s0,zero,0,3
1c003680:	0684a823          	sw	s0,112(s1)
1c003684:	c0d92433          	p.insert	s0,s2,0,13
1c003688:	0684a823          	sw	s0,112(s1)
1c00368c:	4422                	lw	s0,8(sp)
1c00368e:	40b2                	lw	ra,12(sp)
1c003690:	4492                	lw	s1,4(sp)
1c003692:	4902                	lw	s2,0(sp)
1c003694:	4585                	li	a1,1
1c003696:	457d                	li	a0,31
1c003698:	0141                	addi	sp,sp,16
1c00369a:	bbdd                	j	1c003490 <__rt_periph_wait_event>
1c00369c:	40b2                	lw	ra,12(sp)
1c00369e:	4422                	lw	s0,8(sp)
1c0036a0:	4492                	lw	s1,4(sp)
1c0036a2:	4902                	lw	s2,0(sp)
1c0036a4:	0141                	addi	sp,sp,16
1c0036a6:	8082                	ret
1c0036a8:	8082                	ret

1c0036aa <SetFllFrequency>:
1c0036aa:	7179                	addi	sp,sp,-48
1c0036ac:	d422                	sw	s0,40(sp)
1c0036ae:	d226                	sw	s1,36(sp)
1c0036b0:	1c006437          	lui	s0,0x1c006
1c0036b4:	84aa                	mv	s1,a0
1c0036b6:	d606                	sw	ra,44(sp)
1c0036b8:	852e                	mv	a0,a1
1c0036ba:	d7440413          	addi	s0,s0,-652 # 1c005d74 <SystemStateToSCUFastSeq>
1c0036be:	0014be63          	p.bneimm	s1,1,1c0036da <SetFllFrequency+0x30>
1c0036c2:	00844783          	lbu	a5,8(s0)
1c0036c6:	c0079733          	p.extractu	a4,a5,0,0
1c0036ca:	08172663          	p.beqimm	a4,1,1c003756 <SetFllFrequency+0xac>
1c0036ce:	4501                	li	a0,0
1c0036d0:	50b2                	lw	ra,44(sp)
1c0036d2:	5422                	lw	s0,40(sp)
1c0036d4:	5492                	lw	s1,36(sp)
1c0036d6:	6145                	addi	sp,sp,48
1c0036d8:	8082                	ret
1c0036da:	ce25                	beqz	a2,1c003752 <SetFllFrequency+0xa8>
1c0036dc:	00844783          	lbu	a5,8(s0)
1c0036e0:	03200713          	li	a4,50
1c0036e4:	c21797b3          	p.extractu	a5,a5,1,1
1c0036e8:	97a2                	add	a5,a5,s0
1c0036ea:	00a7c783          	lbu	a5,10(a5)
1c0036ee:	00e787db          	p.mac	a5,a5,a4,zero
1c0036f2:	22678793          	addi	a5,a5,550
1c0036f6:	eca5                	bnez	s1,1c00376e <SetFllFrequency+0xc4>
1c0036f8:	0007a6b7          	lui	a3,0x7a
1c0036fc:	eb237737          	lui	a4,0xeb237
1c003700:	12068693          	addi	a3,a3,288 # 7a120 <__L1Cl+0x6a120>
1c003704:	c8070713          	addi	a4,a4,-896 # eb236c80 <pulp__FC+0xeb236c81>
1c003708:	42d78733          	p.mac	a4,a5,a3
1c00370c:	fcb761e3          	bltu	a4,a1,1c0036ce <SetFllFrequency+0x24>
1c003710:	c62a                	sw	a0,12(sp)
1c003712:	9ddff0ef          	jal	ra,1c0030ee <__rt_bridge_req_shutdown>
1c003716:	4532                	lw	a0,12(sp)
1c003718:	0870                	addi	a2,sp,28
1c00371a:	082c                	addi	a1,sp,24
1c00371c:	3d45                	jal	1c0035cc <SetFllMultDivFactors>
1c00371e:	4762                	lw	a4,24(sp)
1c003720:	800007b7          	lui	a5,0x80000
1c003724:	1a1006b7          	lui	a3,0x1a100
1c003728:	de0727b3          	p.insert	a5,a4,15,0
1c00372c:	4772                	lw	a4,28(sp)
1c00372e:	c7a727b3          	p.insert	a5,a4,3,26
1c003732:	00449713          	slli	a4,s1,0x4
1c003736:	0711                	addi	a4,a4,4
1c003738:	00f6e723          	p.sw	a5,a4(a3)
1c00373c:	00249793          	slli	a5,s1,0x2
1c003740:	943e                	add	s0,s0,a5
1c003742:	d008                	sw	a0,32(s0)
1c003744:	c808                	sw	a0,16(s0)
1c003746:	f4c9                	bnez	s1,1c0036d0 <SetFllFrequency+0x26>
1c003748:	c62a                	sw	a0,12(sp)
1c00374a:	90fff0ef          	jal	ra,1c003058 <__rt_bridge_set_available>
1c00374e:	4532                	lw	a0,12(sp)
1c003750:	b741                	j	1c0036d0 <SetFllFrequency+0x26>
1c003752:	f0f9                	bnez	s1,1c003718 <SetFllFrequency+0x6e>
1c003754:	bf75                	j	1c003710 <SetFllFrequency+0x66>
1c003756:	d269                	beqz	a2,1c003718 <SetFllFrequency+0x6e>
1c003758:	c21797b3          	p.extractu	a5,a5,1,1
1c00375c:	97a2                	add	a5,a5,s0
1c00375e:	00a7c783          	lbu	a5,10(a5) # 8000000a <pulp__FC+0x8000000b>
1c003762:	03200713          	li	a4,50
1c003766:	00e787db          	p.mac	a5,a5,a4,zero
1c00376a:	22678793          	addi	a5,a5,550
1c00376e:	0006b6b7          	lui	a3,0x6b
1c003772:	eaf5a737          	lui	a4,0xeaf5a
1c003776:	6c068693          	addi	a3,a3,1728 # 6b6c0 <__L1Cl+0x5b6c0>
1c00377a:	5c070713          	addi	a4,a4,1472 # eaf5a5c0 <pulp__FC+0xeaf5a5c1>
1c00377e:	42d78733          	p.mac	a4,a5,a3
1c003782:	f8a77be3          	bleu	a0,a4,1c003718 <SetFllFrequency+0x6e>
1c003786:	b7a1                	j	1c0036ce <SetFllFrequency+0x24>

1c003788 <InitOneFll>:
1c003788:	7179                	addi	sp,sp,-48
1c00378a:	00451713          	slli	a4,a0,0x4
1c00378e:	ce4e                	sw	s3,28(sp)
1c003790:	1a1007b7          	lui	a5,0x1a100
1c003794:	00470993          	addi	s3,a4,4
1c003798:	d606                	sw	ra,44(sp)
1c00379a:	d422                	sw	s0,40(sp)
1c00379c:	d226                	sw	s1,36(sp)
1c00379e:	d04a                	sw	s2,32(sp)
1c0037a0:	2137f783          	p.lw	a5,s3(a5)
1c0037a4:	1c006437          	lui	s0,0x1c006
1c0037a8:	d7440413          	addi	s0,s0,-652 # 1c005d74 <SystemStateToSCUFastSeq>
1c0037ac:	00251913          	slli	s2,a0,0x2
1c0037b0:	c585                	beqz	a1,1c0037d8 <InitOneFll+0x50>
1c0037b2:	c7a79733          	p.extractu	a4,a5,3,26
1c0037b6:	1007d7b3          	p.exthz	a5,a5
1c0037ba:	07be                	slli	a5,a5,0xf
1c0037bc:	c701                	beqz	a4,1c0037c4 <InitOneFll+0x3c>
1c0037be:	177d                	addi	a4,a4,-1
1c0037c0:	00e7d7b3          	srl	a5,a5,a4
1c0037c4:	944a                	add	s0,s0,s2
1c0037c6:	d01c                	sw	a5,32(s0)
1c0037c8:	c81c                	sw	a5,16(s0)
1c0037ca:	50b2                	lw	ra,44(sp)
1c0037cc:	5422                	lw	s0,40(sp)
1c0037ce:	5492                	lw	s1,36(sp)
1c0037d0:	5902                	lw	s2,32(sp)
1c0037d2:	49f2                	lw	s3,28(sp)
1c0037d4:	6145                	addi	sp,sp,48
1c0037d6:	8082                	ret
1c0037d8:	0007d363          	bgez	a5,1c0037de <InitOneFll+0x56>
1c0037dc:	c105                	beqz	a0,1c0037fc <InitOneFll+0x74>
1c0037de:	810047b7          	lui	a5,0x81004
1c0037e2:	1a1006b7          	lui	a3,0x1a100
1c0037e6:	00870613          	addi	a2,a4,8
1c0037ea:	10778793          	addi	a5,a5,263 # 81004107 <pulp__FC+0x81004108>
1c0037ee:	00f6e623          	p.sw	a5,a2(a3)
1c0037f2:	014c04b7          	lui	s1,0x14c0
1c0037f6:	0731                	addi	a4,a4,12
1c0037f8:	0096e723          	p.sw	s1,a4(a3)
1c0037fc:	02faf537          	lui	a0,0x2faf
1c003800:	0070                	addi	a2,sp,12
1c003802:	002c                	addi	a1,sp,8
1c003804:	08050513          	addi	a0,a0,128 # 2faf080 <__L2+0x2f2f080>
1c003808:	33d1                	jal	1c0035cc <SetFllMultDivFactors>
1c00380a:	47a2                	lw	a5,8(sp)
1c00380c:	c00004b7          	lui	s1,0xc0000
1c003810:	de07a4b3          	p.insert	s1,a5,15,0
1c003814:	47b2                	lw	a5,12(sp)
1c003816:	c7a7a4b3          	p.insert	s1,a5,3,26
1c00381a:	1a1007b7          	lui	a5,0x1a100
1c00381e:	0097e9a3          	p.sw	s1,s3(a5)
1c003822:	944a                	add	s0,s0,s2
1c003824:	d008                	sw	a0,32(s0)
1c003826:	c808                	sw	a0,16(s0)
1c003828:	b74d                	j	1c0037ca <InitOneFll+0x42>

1c00382a <__rt_pmu_cluster_power_up>:
1c00382a:	1141                	addi	sp,sp,-16
1c00382c:	c226                	sw	s1,4(sp)
1c00382e:	1c0064b7          	lui	s1,0x1c006
1c003832:	c606                	sw	ra,12(sp)
1c003834:	c422                	sw	s0,8(sp)
1c003836:	c04a                	sw	s2,0(sp)
1c003838:	d7448793          	addi	a5,s1,-652 # 1c005d74 <SystemStateToSCUFastSeq>
1c00383c:	0087c783          	lbu	a5,8(a5) # 1a100008 <__l1_end+0xa0fffe8>
1c003840:	4501                	li	a0,0
1c003842:	c00797b3          	p.extractu	a5,a5,0,0
1c003846:	e785                	bnez	a5,1c00386e <__rt_pmu_cluster_power_up+0x44>
1c003848:	1c0067b7          	lui	a5,0x1c006
1c00384c:	d707a783          	lw	a5,-656(a5) # 1c005d70 <__rt_platform>
1c003850:	d7448493          	addi	s1,s1,-652
1c003854:	0217b363          	p.bneimm	a5,1,1c00387a <__rt_pmu_cluster_power_up+0x50>
1c003858:	1a1047b7          	lui	a5,0x1a104
1c00385c:	0007a623          	sw	zero,12(a5) # 1a10400c <__l1_end+0xa103fec>
1c003860:	0084c783          	lbu	a5,8(s1)
1c003864:	4505                	li	a0,1
1c003866:	c007c7b3          	p.bset	a5,a5,0,0
1c00386a:	00f48423          	sb	a5,8(s1)
1c00386e:	40b2                	lw	ra,12(sp)
1c003870:	4422                	lw	s0,8(sp)
1c003872:	4492                	lw	s1,4(sp)
1c003874:	4902                	lw	s2,0(sp)
1c003876:	0141                	addi	sp,sp,16
1c003878:	8082                	ret
1c00387a:	1a104437          	lui	s0,0x1a104
1c00387e:	07042403          	lw	s0,112(s0) # 1a104070 <__l1_end+0xa104050>
1c003882:	c0a417b3          	p.extractu	a5,s0,0,10
1c003886:	ef81                	bnez	a5,1c00389e <__rt_pmu_cluster_power_up+0x74>
1c003888:	4785                	li	a5,1
1c00388a:	c0a7a433          	p.insert	s0,a5,0,10
1c00388e:	1a1047b7          	lui	a5,0x1a104
1c003892:	0687a823          	sw	s0,112(a5) # 1a104070 <__l1_end+0xa104050>
1c003896:	4585                	li	a1,1
1c003898:	02300513          	li	a0,35
1c00389c:	3ed5                	jal	1c003490 <__rt_periph_wait_event>
1c00389e:	4785                	li	a5,1
1c0038a0:	c037a433          	p.insert	s0,a5,0,3
1c0038a4:	1a104937          	lui	s2,0x1a104
1c0038a8:	06892823          	sw	s0,112(s2) # 1a104070 <__l1_end+0xa104050>
1c0038ac:	4585                	li	a1,1
1c0038ae:	457d                	li	a0,31
1c0038b0:	36c5                	jal	1c003490 <__rt_periph_wait_event>
1c0038b2:	00092623          	sw	zero,12(s2)
1c0038b6:	c0d02433          	p.insert	s0,zero,0,13
1c0038ba:	06892823          	sw	s0,112(s2)
1c0038be:	c0a02433          	p.insert	s0,zero,0,10
1c0038c2:	06892823          	sw	s0,112(s2)
1c0038c6:	4585                	li	a1,1
1c0038c8:	02300513          	li	a0,35
1c0038cc:	36d1                	jal	1c003490 <__rt_periph_wait_event>
1c0038ce:	01c4c783          	lbu	a5,28(s1)
1c0038d2:	0207f793          	andi	a5,a5,32
1c0038d6:	e781                	bnez	a5,1c0038de <__rt_pmu_cluster_power_up+0xb4>
1c0038d8:	4581                	li	a1,0
1c0038da:	4505                	li	a0,1
1c0038dc:	3575                	jal	1c003788 <InitOneFll>
1c0038de:	c0e44433          	p.bset	s0,s0,0,14
1c0038e2:	1a1047b7          	lui	a5,0x1a104
1c0038e6:	0687a823          	sw	s0,112(a5) # 1a104070 <__l1_end+0xa104050>
1c0038ea:	bf9d                	j	1c003860 <__rt_pmu_cluster_power_up+0x36>

1c0038ec <InitFlls>:

  }
}

void  __attribute__ ((noinline)) InitFlls()
{
1c0038ec:	1141                	addi	sp,sp,-16
1c0038ee:	c422                	sw	s0,8(sp)
  __rt_bridge_req_shutdown();

  InitOneFll(FLL_SOC, PMURetentionState.Fields.FllSoCRetention);
1c0038f0:	1c006437          	lui	s0,0x1c006
{
1c0038f4:	c606                	sw	ra,12(sp)
  InitOneFll(FLL_SOC, PMURetentionState.Fields.FllSoCRetention);
1c0038f6:	d7440413          	addi	s0,s0,-652 # 1c005d74 <SystemStateToSCUFastSeq>
  __rt_bridge_req_shutdown();
1c0038fa:	ff4ff0ef          	jal	ra,1c0030ee <__rt_bridge_req_shutdown>
  InitOneFll(FLL_SOC, PMURetentionState.Fields.FllSoCRetention);
1c0038fe:	01c44583          	lbu	a1,28(s0)
1c003902:	4501                	li	a0,0
1c003904:	c04595b3          	p.extractu	a1,a1,0,4
1c003908:	3541                	jal	1c003788 <InitOneFll>
#define PMU_ERROR_CLUSTER_STATE_CHANGE_FAILED   (0x1<<4)

extern void 		   InitPMUDriver();

static inline int 	   PMU_ClusterIsDown()    { return (CLUSTER_STATE(PMUState.State)==CLUSTER_OFF);}
static inline int 	   PMU_ClusterIsRunning() { return (CLUSTER_STATE(PMUState.State)==CLUSTER_ON);}
1c00390a:	00844783          	lbu	a5,8(s0)
1c00390e:	c00797b3          	p.extractu	a5,a5,0,0
  if (PMU_ClusterIsRunning()) InitOneFll(FLL_CLUSTER, PMURetentionState.Fields.FllClusterRetention);
1c003912:	0017b863          	p.bneimm	a5,1,1c003922 <InitFlls+0x36>
1c003916:	01c44583          	lbu	a1,28(s0)
1c00391a:	4505                	li	a0,1
1c00391c:	c05595b3          	p.extractu	a1,a1,0,5
1c003920:	35a5                	jal	1c003788 <InitOneFll>

#ifdef __RT_USE_BRIDGE
  __rt_bridge_set_available();
#endif
}
1c003922:	4422                	lw	s0,8(sp)
1c003924:	40b2                	lw	ra,12(sp)
1c003926:	0141                	addi	sp,sp,16
  __rt_bridge_set_available();
1c003928:	f30ff06f          	j	1c003058 <__rt_bridge_set_available>

1c00392c <__rt_pmu_init>:
1c00392c:	1c0067b7          	lui	a5,0x1c006
  if (rt_platform() == ARCHI_PLATFORM_FPGA) {
1c003930:	d707a783          	lw	a5,-656(a5) # 1c005d70 <__rt_platform>
1c003934:	0a17a163          	p.beqimm	a5,1,1c0039d6 <__rt_pmu_init+0xaa>
{
1c003938:	1141                	addi	sp,sp,-16
  __rt_wakeup_use_fast = 0;
1c00393a:	1c0067b7          	lui	a5,0x1c006
  return IP_READ(ARCHI_APB_SOC_CTRL_ADDR, PMU_DCDC_CONFIG_OFFSET);
1c00393e:	1a104637          	lui	a2,0x1a104
{
1c003942:	c606                	sw	ra,12(sp)
  __rt_wakeup_use_fast = 0;
1c003944:	1607a423          	sw	zero,360(a5) # 1c006168 <__rt_wakeup_use_fast>
1c003948:	10062703          	lw	a4,256(a2) # 1a104100 <__l1_end+0xa1040e0>
  return IP_READ(ARCHI_APB_SOC_CTRL_ADDR, PMU_RETENTION_CONFIG_OFFSET);
1c00394c:	10462683          	lw	a3,260(a2)
  PMURetentionState.Raw = GetRetentiveState();
1c003950:	1c0067b7          	lui	a5,0x1c006
1c003954:	d7478793          	addi	a5,a5,-652 # 1c005d74 <SystemStateToSCUFastSeq>
1c003958:	cfd4                	sw	a3,28(a5)
  PMUState.State = RetPMUStateToPMUState[PMURetentionState.Fields.WakeupState];
1c00395a:	c2e696b3          	p.extractu	a3,a3,1,14
1c00395e:	96be                	add	a3,a3,a5
1c003960:	0286c683          	lbu	a3,40(a3) # 1a100028 <__l1_end+0xa100008>
  PMUState.DCDC_Settings[REGU_OFF] = 0;
1c003964:	000786a3          	sb	zero,13(a5)
  PMUState.State = RetPMUStateToPMUState[PMURetentionState.Fields.WakeupState];
1c003968:	00d78423          	sb	a3,8(a5)
  PMUState.DCDC_Settings[REGU_NV]  = __builtin_bitextractu(DCDCValue, DCDC_RANGE, DCDC_Nominal*8);
1c00396c:	c80716b3          	p.extractu	a3,a4,4,0
1c003970:	00d78523          	sb	a3,10(a5)
  PMUState.DCDC_Settings[REGU_LV]  = __builtin_bitextractu(DCDCValue, DCDC_RANGE, DCDC_Low*8);
1c003974:	c90716b3          	p.extractu	a3,a4,4,16
  PMUState.DCDC_Settings[REGU_RET] = __builtin_bitextractu(DCDCValue, DCDC_RANGE, DCDC_Retentive*8);
1c003978:	c9871733          	p.extractu	a4,a4,4,24
  PMUState.DCDC_Settings[REGU_LV]  = __builtin_bitextractu(DCDCValue, DCDC_RANGE, DCDC_Low*8);
1c00397c:	00d785a3          	sb	a3,11(a5)
  PMUState.DCDC_Settings[REGU_RET] = __builtin_bitextractu(DCDCValue, DCDC_RANGE, DCDC_Retentive*8);
1c003980:	00e78623          	sb	a4,12(a5)
  Bypass.Raw = GetPMUBypass();
1c003984:	07062783          	lw	a5,112(a2)
  Bypass.Fields.Bypass = 1;
1c003988:	4705                	li	a4,1
1c00398a:	c00727b3          	p.insert	a5,a4,0,0
  Bypass.Fields.BypassClock = 1;
1c00398e:	c09727b3          	p.insert	a5,a4,0,9
  IP_WRITE(ARCHI_APB_SOC_CTRL_ADDR, APB_SOC_CL_BYPASS_OFFSET, Value);
1c003992:	06f62823          	sw	a5,112(a2)
  InitFlls();
1c003996:	3f99                	jal	1c0038ec <InitFlls>
  soc_eu_fcEventMask_setEvent(ARCHI_SOC_EVENT_CLUSTER_ON_OFF);
1c003998:	457d                	li	a0,31
1c00399a:	39b9                	jal	1c0035f8 <soc_eu_fcEventMask_setEvent>
  soc_eu_fcEventMask_setEvent(ARCHI_SOC_EVENT_MSP);
1c00399c:	02000513          	li	a0,32
1c0039a0:	39a1                	jal	1c0035f8 <soc_eu_fcEventMask_setEvent>
  soc_eu_fcEventMask_setEvent(ARCHI_SOC_EVENT_ICU_MODE_CHANGED);
1c0039a2:	02100513          	li	a0,33
1c0039a6:	3989                	jal	1c0035f8 <soc_eu_fcEventMask_setEvent>
  soc_eu_fcEventMask_setEvent(ARCHI_SOC_EVENT_ICU_OK);
1c0039a8:	02200513          	li	a0,34
1c0039ac:	31b1                	jal	1c0035f8 <soc_eu_fcEventMask_setEvent>
  soc_eu_fcEventMask_setEvent(ARCHI_SOC_EVENT_ICU_DELAYED);
1c0039ae:	02300513          	li	a0,35
1c0039b2:	3199                	jal	1c0035f8 <soc_eu_fcEventMask_setEvent>
  soc_eu_fcEventMask_setEvent(ARCHI_SOC_EVENT_PICL_OK);
1c0039b4:	02400513          	li	a0,36
1c0039b8:	3181                	jal	1c0035f8 <soc_eu_fcEventMask_setEvent>
  soc_eu_fcEventMask_setEvent(ARCHI_SOC_EVENT_SCU_OK);
1c0039ba:	02500513          	li	a0,37
1c0039be:	392d                	jal	1c0035f8 <soc_eu_fcEventMask_setEvent>
  PMU_Write(DLC_IMR, 0x7);
1c0039c0:	1a1077b7          	lui	a5,0x1a107
1c0039c4:	471d                	li	a4,7
1c0039c6:	00e7a623          	sw	a4,12(a5) # 1a10700c <__l1_end+0xa106fec>
  PMU_Write(DLC_IFR, (MAESTRO_EVENT_PICL_OK|MAESTRO_EVENT_SCU_OK));
1c0039ca:	4761                	li	a4,24
1c0039cc:	00e7a823          	sw	a4,16(a5)
}
1c0039d0:	40b2                	lw	ra,12(sp)
1c0039d2:	0141                	addi	sp,sp,16
1c0039d4:	8082                	ret
1c0039d6:	8082                	ret

1c0039d8 <__rt_fll_init>:


unsigned int __rt_fll_init(int fll)
{
  return FllsFrequency[fll];
1c0039d8:	00251793          	slli	a5,a0,0x2
1c0039dc:	1c006537          	lui	a0,0x1c006
1c0039e0:	d7450513          	addi	a0,a0,-652 # 1c005d74 <SystemStateToSCUFastSeq>
1c0039e4:	953e                	add	a0,a0,a5
}
1c0039e6:	5108                	lw	a0,32(a0)
1c0039e8:	8082                	ret

1c0039ea <__rt_fll_deinit>:

void __rt_fll_deinit(int fll)
{
}
1c0039ea:	8082                	ret

1c0039ec <__rt_flls_constructor>:

void __rt_flls_constructor()
{
}
1c0039ec:	8082                	ret

1c0039ee <__rt_fll_set_freq>:

unsigned int __rt_fll_set_freq(int fll, unsigned int frequency)
{
  return SetFllFrequency(fll, frequency, 0);
1c0039ee:	4601                	li	a2,0
1c0039f0:	b96d                	j	1c0036aa <SetFllFrequency>

1c0039f2 <rt_padframe_set>:
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c0039f2:	300476f3          	csrrci	a3,mstatus,8

void rt_padframe_set(rt_padframe_profile_t *profile)
{
  int irq = rt_irq_disable();

  unsigned int *config = profile->config;
1c0039f6:	4158                	lw	a4,4(a0)
  pulp_write32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_PADFUN_OFFSET(id), value);
1c0039f8:	1a1047b7          	lui	a5,0x1a104
1c0039fc:	14078613          	addi	a2,a5,320 # 1a104140 <__l1_end+0xa104120>

  for (int i=0; i<ARCHI_APB_SOC_PADFUN_NB; i++)
  {
    hal_apb_soc_padfun_set(i, config[i]);
1c003a00:	430c                	lw	a1,0(a4)
1c003a02:	c20c                	sw	a1,0(a2)
1c003a04:	434c                	lw	a1,4(a4)
1c003a06:	14478613          	addi	a2,a5,324
1c003a0a:	14878793          	addi	a5,a5,328
1c003a0e:	c20c                	sw	a1,0(a2)
1c003a10:	4718                	lw	a4,8(a4)
1c003a12:	c398                	sw	a4,0(a5)
  __builtin_pulp_spr_write(reg, val);
1c003a14:	30069073          	csrw	mstatus,a3
  }

  rt_irq_restore(irq);
}
1c003a18:	8082                	ret

1c003a1a <__rt_padframe_init>:
  rt_padframe_set(&__rt_padframe_profiles[0]);
1c003a1a:	1c006537          	lui	a0,0x1c006
1c003a1e:	c8850513          	addi	a0,a0,-888 # 1c005c88 <__rt_padframe_profiles>
1c003a22:	bfc1                	j	1c0039f2 <rt_padframe_set>

1c003a24 <l2_memcpy>:
  req = __pi_hyper_cluster_reqs_first;
  if (req)
  {
    __pi_hyper_cluster_req_exec(req);
  }
}
1c003a24:	87aa                	mv	a5,a0
1c003a26:	962e                	add	a2,a2,a1
1c003a28:	00c59363          	bne	a1,a2,1c003a2e <l2_memcpy+0xa>
1c003a2c:	8082                	ret
1c003a2e:	0015c70b          	p.lbu	a4,1(a1!)
1c003a32:	00e780ab          	p.sb	a4,1(a5!)
1c003a36:	bfcd                	j	1c003a28 <l2_memcpy+0x4>

1c003a38 <rt_event_enqueue>:
1c003a38:	300476f3          	csrrci	a3,mstatus,8
1c003a3c:	01c02603          	lw	a2,28(zero) # 1c <_l1_preload_size>
1c003a40:	00052023          	sw	zero,0(a0)
1c003a44:	01c00713          	li	a4,28
1c003a48:	c619                	beqz	a2,1c003a56 <rt_event_enqueue+0x1e>
1c003a4a:	435c                	lw	a5,4(a4)
1c003a4c:	c388                	sw	a0,0(a5)
1c003a4e:	c348                	sw	a0,4(a4)
1c003a50:	30069073          	csrw	mstatus,a3
1c003a54:	8082                	ret
1c003a56:	00a02e23          	sw	a0,28(zero) # 1c <_l1_preload_size>
1c003a5a:	bfd5                	j	1c003a4e <rt_event_enqueue+0x16>

1c003a5c <__pi_hyper_copy_aligned>:
1c003a5c:	40155793          	srai	a5,a0,0x1
1c003a60:	1a102837          	lui	a6,0x1a102
1c003a64:	079e                	slli	a5,a5,0x7
1c003a66:	0512                	slli	a0,a0,0x4
1c003a68:	97c2                	add	a5,a5,a6
1c003a6a:	8941                	andi	a0,a0,16
1c003a6c:	953e                	add	a0,a0,a5
1c003a6e:	20000813          	li	a6,512
1c003a72:	30800793          	li	a5,776
1c003a76:	02d87c63          	bleu	a3,a6,1c003aae <__pi_hyper_copy_aligned+0x52>
1c003a7a:	cbd4                	sw	a3,20(a5)
1c003a7c:	1c0006b7          	lui	a3,0x1c000
1c003a80:	5c868693          	addi	a3,a3,1480 # 1c0005c8 <__rt_hyper_handle_burst>
1c003a84:	c394                	sw	a3,0(a5)
1c003a86:	c3c8                	sw	a0,4(a5)
1c003a88:	c790                	sw	a2,8(a5)
1c003a8a:	c7cc                	sw	a1,12(a5)
1c003a8c:	0107a823          	sw	a6,16(a5)
1c003a90:	20000693          	li	a3,512
1c003a94:	cf98                	sw	a4,24(a5)
1c003a96:	1a1027b7          	lui	a5,0x1a102
1c003a9a:	1ac7a023          	sw	a2,416(a5) # 1a1021a0 <__l1_end+0xa102180>
1c003a9e:	00b52023          	sw	a1,0(a0)
1c003aa2:	00d52223          	sw	a3,4(a0)
1c003aa6:	47c1                	li	a5,16
1c003aa8:	00f52423          	sw	a5,8(a0)
1c003aac:	8082                	ret
1c003aae:	0007a823          	sw	zero,16(a5)
1c003ab2:	b7cd                	j	1c003a94 <__pi_hyper_copy_aligned+0x38>

1c003ab4 <__pi_hyper_copy_exec>:
1c003ab4:	30800813          	li	a6,776
1c003ab8:	00e82e23          	sw	a4,28(a6) # 1a10201c <__l1_end+0xa101ffc>
1c003abc:	fa25b833          	p.bclr	a6,a1,29,2
1c003ac0:	30800793          	li	a5,776
1c003ac4:	00081a63          	bnez	a6,1c003ad8 <__pi_hyper_copy_exec+0x24>
1c003ac8:	fc163833          	p.bclr	a6,a2,30,1
1c003acc:	00081663          	bnez	a6,1c003ad8 <__pi_hyper_copy_exec+0x24>
1c003ad0:	fa26b833          	p.bclr	a6,a3,29,2
1c003ad4:	00080863          	beqz	a6,1c003ae4 <__pi_hyper_copy_exec+0x30>
1c003ad8:	fc153833          	p.bclr	a6,a0,30,1
1c003adc:	00080563          	beqz	a6,1c003ae6 <__pi_hyper_copy_exec+0x32>
1c003ae0:	0026b363          	p.bneimm	a3,2,1c003ae6 <__pi_hyper_copy_exec+0x32>
1c003ae4:	bfa5                	j	1c003a5c <__pi_hyper_copy_aligned>
1c003ae6:	d388                	sw	a0,32(a5)
1c003ae8:	853a                	mv	a0,a4
1c003aea:	d3d0                	sw	a2,36(a5)
1c003aec:	d78c                	sw	a1,40(a5)
1c003aee:	d7d4                	sw	a3,44(a5)
1c003af0:	02078823          	sb	zero,48(a5)
1c003af4:	dbd8                	sw	a4,52(a5)
1c003af6:	a889                	j	1c003b48 <__pi_hyper_copy_misaligned>

1c003af8 <exec_pending_task>:
1c003af8:	30800793          	li	a5,776
1c003afc:	5f98                	lw	a4,56(a5)
1c003afe:	c721                	beqz	a4,1c003b46 <exec_pending_task+0x4e>
1c003b00:	4f54                	lw	a3,28(a4)
1c003b02:	03872803          	lw	a6,56(a4)
1c003b06:	5f4c                	lw	a1,60(a4)
1c003b08:	df94                	sw	a3,56(a5)
1c003b0a:	ee883533          	p.bclr	a0,a6,23,8
1c003b0e:	ce881833          	p.extractu	a6,a6,7,8
1c003b12:	4330                	lw	a2,64(a4)
1c003b14:	4374                	lw	a3,68(a4)
1c003b16:	00081363          	bnez	a6,1c003b1c <exec_pending_task+0x24>
1c003b1a:	bf69                	j	1c003ab4 <__pi_hyper_copy_exec>
1c003b1c:	04c72803          	lw	a6,76(a4)
1c003b20:	04872883          	lw	a7,72(a4)
1c003b24:	d388                	sw	a0,32(a5)
1c003b26:	d3d0                	sw	a2,36(a5)
1c003b28:	853a                	mv	a0,a4
1c003b2a:	0506d633          	p.minu	a2,a3,a6
1c003b2e:	cfd8                	sw	a4,28(a5)
1c003b30:	d78c                	sw	a1,40(a5)
1c003b32:	d7d0                	sw	a2,44(a5)
1c003b34:	02078823          	sb	zero,48(a5)
1c003b38:	dbd8                	sw	a4,52(a5)
1c003b3a:	c3b4                	sw	a3,64(a5)
1c003b3c:	0507a223          	sw	a6,68(a5)
1c003b40:	0517a423          	sw	a7,72(a5)
1c003b44:	a011                	j	1c003b48 <__pi_hyper_copy_misaligned>
1c003b46:	8082                	ret

1c003b48 <__pi_hyper_copy_misaligned>:
1c003b48:	7179                	addi	sp,sp,-48
1c003b4a:	d422                	sw	s0,40(sp)
1c003b4c:	30800793          	li	a5,776
1c003b50:	ce4e                	sw	s3,28(sp)
1c003b52:	89aa                	mv	s3,a0
1c003b54:	5388                	lw	a0,32(a5)
1c003b56:	d606                	sw	ra,44(sp)
1c003b58:	d226                	sw	s1,36(sp)
1c003b5a:	d04a                	sw	s2,32(sp)
1c003b5c:	cc52                	sw	s4,24(sp)
1c003b5e:	ca56                	sw	s5,20(sp)
1c003b60:	c85a                	sw	s6,16(sp)
1c003b62:	c65e                	sw	s7,12(sp)
1c003b64:	c462                	sw	s8,8(sp)
1c003b66:	fc1537b3          	p.bclr	a5,a0,30,1
1c003b6a:	30800413          	li	s0,776
1c003b6e:	e7a1                	bnez	a5,1c003bb6 <__pi_hyper_copy_misaligned+0x6e>
1c003b70:	1c006c37          	lui	s8,0x1c006
1c003b74:	e4cc0913          	addi	s2,s8,-436 # 1c005e4c <__pi_hyper_temp_buffer>
1c003b78:	4a0d                	li	s4,3
1c003b7a:	07c00a93          	li	s5,124
1c003b7e:	00190b13          	addi	s6,s2,1
1c003b82:	5408                	lw	a0,40(s0)
1c003b84:	5444                	lw	s1,44(s0)
1c003b86:	5050                	lw	a2,36(s0)
1c003b88:	00350793          	addi	a5,a0,3
1c003b8c:	c207b7b3          	p.bclr	a5,a5,1,0
1c003b90:	8f89                	sub	a5,a5,a0
1c003b92:	8bbe                	mv	s7,a5
1c003b94:	009a6363          	bltu	s4,s1,1c003b9a <__pi_hyper_copy_misaligned+0x52>
1c003b98:	8ba6                	mv	s7,s1
1c003b9a:	1a0b8d63          	beqz	s7,1c003d54 <__pi_hyper_copy_misaligned+0x20c>
1c003b9e:	03044783          	lbu	a5,48(s0)
1c003ba2:	16079763          	bnez	a5,1c003d10 <__pi_hyper_copy_misaligned+0x1c8>
1c003ba6:	4701                	li	a4,0
1c003ba8:	4691                	li	a3,4
1c003baa:	c0063633          	p.bclr	a2,a2,0,0
1c003bae:	e4cc0593          	addi	a1,s8,-436
1c003bb2:	5008                	lw	a0,32(s0)
1c003bb4:	a889                	j	1c003c06 <__pi_hyper_copy_misaligned+0xbe>
1c003bb6:	540c                	lw	a1,40(s0)
1c003bb8:	04442883          	lw	a7,68(s0)
1c003bbc:	04842303          	lw	t1,72(s0)
1c003bc0:	00358793          	addi	a5,a1,3
1c003bc4:	5050                	lw	a2,36(s0)
1c003bc6:	5454                	lw	a3,44(s0)
1c003bc8:	4038                	lw	a4,64(s0)
1c003bca:	c207b7b3          	p.bclr	a5,a5,1,0
1c003bce:	8f8d                	sub	a5,a5,a1
1c003bd0:	41130333          	sub	t1,t1,a7
1c003bd4:	4801                	li	a6,0
1c003bd6:	4e0d                	li	t3,3
1c003bd8:	84be                	mv	s1,a5
1c003bda:	00de6363          	bltu	t3,a3,1c003be0 <__pi_hyper_copy_misaligned+0x98>
1c003bde:	84b6                	mv	s1,a3
1c003be0:	c0bd                	beqz	s1,1c003c46 <__pi_hyper_copy_misaligned+0xfe>
1c003be2:	00080563          	beqz	a6,1c003bec <__pi_hyper_copy_misaligned+0xa4>
1c003be6:	d050                	sw	a2,36(s0)
1c003be8:	d454                	sw	a3,44(s0)
1c003bea:	c038                	sw	a4,64(s0)
1c003bec:	03044703          	lbu	a4,48(s0)
1c003bf0:	1c006937          	lui	s2,0x1c006
1c003bf4:	e4c90793          	addi	a5,s2,-436 # 1c005e4c <__pi_hyper_temp_buffer>
1c003bf8:	ef01                	bnez	a4,1c003c10 <__pi_hyper_copy_misaligned+0xc8>
1c003bfa:	4691                	li	a3,4
1c003bfc:	c0063633          	p.bclr	a2,a2,0,0
1c003c00:	e4c90593          	addi	a1,s2,-436
1c003c04:	157d                	addi	a0,a0,-1
1c003c06:	3d99                	jal	1c003a5c <__pi_hyper_copy_aligned>
1c003c08:	4785                	li	a5,1
1c003c0a:	02f40823          	sb	a5,48(s0)
1c003c0e:	a23d                	j	1c003d3c <__pi_hyper_copy_misaligned+0x1f4>
1c003c10:	fc163533          	p.bclr	a0,a2,30,1
1c003c14:	953e                	add	a0,a0,a5
1c003c16:	8626                	mv	a2,s1
1c003c18:	02040823          	sb	zero,48(s0)
1c003c1c:	3521                	jal	1c003a24 <l2_memcpy>
1c003c1e:	5050                	lw	a2,36(s0)
1c003c20:	5008                	lw	a0,32(s0)
1c003c22:	4701                	li	a4,0
1c003c24:	4691                	li	a3,4
1c003c26:	c0063633          	p.bclr	a2,a2,0,0
1c003c2a:	e4c90593          	addi	a1,s2,-436
1c003c2e:	353d                	jal	1c003a5c <__pi_hyper_copy_aligned>
1c003c30:	505c                	lw	a5,36(s0)
1c003c32:	97a6                	add	a5,a5,s1
1c003c34:	d05c                	sw	a5,36(s0)
1c003c36:	541c                	lw	a5,40(s0)
1c003c38:	97a6                	add	a5,a5,s1
1c003c3a:	d41c                	sw	a5,40(s0)
1c003c3c:	545c                	lw	a5,44(s0)
1c003c3e:	409784b3          	sub	s1,a5,s1
1c003c42:	d444                	sw	s1,44(s0)
1c003c44:	a8e5                	j	1c003d3c <__pi_hyper_copy_misaligned+0x1f4>
1c003c46:	cebd                	beqz	a3,1c003cc4 <__pi_hyper_copy_misaligned+0x17c>
1c003c48:	00080563          	beqz	a6,1c003c52 <__pi_hyper_copy_misaligned+0x10a>
1c003c4c:	d050                	sw	a2,36(s0)
1c003c4e:	d454                	sw	a3,44(s0)
1c003c50:	c038                	sw	a4,64(s0)
1c003c52:	97b2                	add	a5,a5,a2
1c003c54:	fc17b7b3          	p.bclr	a5,a5,30,1
1c003c58:	c206b4b3          	p.bclr	s1,a3,1,0
1c003c5c:	ef81                	bnez	a5,1c003c74 <__pi_hyper_copy_misaligned+0x12c>
1c003c5e:	4701                	li	a4,0
1c003c60:	86a6                	mv	a3,s1
1c003c62:	3bed                	jal	1c003a5c <__pi_hyper_copy_aligned>
1c003c64:	505c                	lw	a5,36(s0)
1c003c66:	5454                	lw	a3,44(s0)
1c003c68:	97a6                	add	a5,a5,s1
1c003c6a:	d05c                	sw	a5,36(s0)
1c003c6c:	541c                	lw	a5,40(s0)
1c003c6e:	97a6                	add	a5,a5,s1
1c003c70:	d41c                	sw	a5,40(s0)
1c003c72:	a0b1                	j	1c003cbe <__pi_hyper_copy_misaligned+0x176>
1c003c74:	03044703          	lbu	a4,48(s0)
1c003c78:	1c006937          	lui	s2,0x1c006
1c003c7c:	e4c90793          	addi	a5,s2,-436 # 1c005e4c <__pi_hyper_temp_buffer>
1c003c80:	df2d                	beqz	a4,1c003bfa <__pi_hyper_copy_misaligned+0xb2>
1c003c82:	07c00693          	li	a3,124
1c003c86:	04d4d4b3          	p.minu	s1,s1,a3
1c003c8a:	00178513          	addi	a0,a5,1
1c003c8e:	fff48613          	addi	a2,s1,-1
1c003c92:	02040823          	sb	zero,48(s0)
1c003c96:	3379                	jal	1c003a24 <l2_memcpy>
1c003c98:	5050                	lw	a2,36(s0)
1c003c9a:	5008                	lw	a0,32(s0)
1c003c9c:	86a6                	mv	a3,s1
1c003c9e:	4701                	li	a4,0
1c003ca0:	c0063633          	p.bclr	a2,a2,0,0
1c003ca4:	e4c90593          	addi	a1,s2,-436
1c003ca8:	3b55                	jal	1c003a5c <__pi_hyper_copy_aligned>
1c003caa:	505c                	lw	a5,36(s0)
1c003cac:	5454                	lw	a3,44(s0)
1c003cae:	17fd                	addi	a5,a5,-1
1c003cb0:	97a6                	add	a5,a5,s1
1c003cb2:	d05c                	sw	a5,36(s0)
1c003cb4:	541c                	lw	a5,40(s0)
1c003cb6:	0685                	addi	a3,a3,1
1c003cb8:	17fd                	addi	a5,a5,-1
1c003cba:	97a6                	add	a5,a5,s1
1c003cbc:	d41c                	sw	a5,40(s0)
1c003cbe:	409684b3          	sub	s1,a3,s1
1c003cc2:	b741                	j	1c003c42 <__pi_hyper_copy_misaligned+0xfa>
1c003cc4:	e719                	bnez	a4,1c003cd2 <__pi_hyper_copy_misaligned+0x18a>
1c003cc6:	00080c63          	beqz	a6,1c003cde <__pi_hyper_copy_misaligned+0x196>
1c003cca:	d050                	sw	a2,36(s0)
1c003ccc:	02042623          	sw	zero,44(s0)
1c003cd0:	a029                	j	1c003cda <__pi_hyper_copy_misaligned+0x192>
1c003cd2:	02e8e863          	bltu	a7,a4,1c003d02 <__pi_hyper_copy_misaligned+0x1ba>
1c003cd6:	fe081ae3          	bnez	a6,1c003cca <__pi_hyper_copy_misaligned+0x182>
1c003cda:	04042023          	sw	zero,64(s0)
1c003cde:	854e                	mv	a0,s3
1c003ce0:	02042a23          	sw	zero,52(s0)
1c003ce4:	00042e23          	sw	zero,28(s0)
1c003ce8:	3b81                	jal	1c003a38 <rt_event_enqueue>
1c003cea:	5422                	lw	s0,40(sp)
1c003cec:	50b2                	lw	ra,44(sp)
1c003cee:	5492                	lw	s1,36(sp)
1c003cf0:	5902                	lw	s2,32(sp)
1c003cf2:	49f2                	lw	s3,28(sp)
1c003cf4:	4a62                	lw	s4,24(sp)
1c003cf6:	4ad2                	lw	s5,20(sp)
1c003cf8:	4b42                	lw	s6,16(sp)
1c003cfa:	4bb2                	lw	s7,12(sp)
1c003cfc:	4c22                	lw	s8,8(sp)
1c003cfe:	6145                	addi	sp,sp,48
1c003d00:	bbe5                	j	1c003af8 <exec_pending_task>
1c003d02:	41170733          	sub	a4,a4,a7
1c003d06:	961a                	add	a2,a2,t1
1c003d08:	4805                	li	a6,1
1c003d0a:	04e8d6b3          	p.minu	a3,a7,a4
1c003d0e:	b5e9                	j	1c003bd8 <__pi_hyper_copy_misaligned+0x90>
1c003d10:	fc1635b3          	p.bclr	a1,a2,30,1
1c003d14:	95ca                	add	a1,a1,s2
1c003d16:	865e                	mv	a2,s7
1c003d18:	02040823          	sb	zero,48(s0)
1c003d1c:	3321                	jal	1c003a24 <l2_memcpy>
1c003d1e:	505c                	lw	a5,36(s0)
1c003d20:	97de                	add	a5,a5,s7
1c003d22:	d05c                	sw	a5,36(s0)
1c003d24:	541c                	lw	a5,40(s0)
1c003d26:	97de                	add	a5,a5,s7
1c003d28:	d41c                	sw	a5,40(s0)
1c003d2a:	545c                	lw	a5,44(s0)
1c003d2c:	41778bb3          	sub	s7,a5,s7
1c003d30:	03742623          	sw	s7,44(s0)
1c003d34:	e40b97e3          	bnez	s7,1c003b82 <__pi_hyper_copy_misaligned+0x3a>
1c003d38:	545c                	lw	a5,44(s0)
1c003d3a:	c3bd                	beqz	a5,1c003da0 <__pi_hyper_copy_misaligned+0x258>
1c003d3c:	50b2                	lw	ra,44(sp)
1c003d3e:	5422                	lw	s0,40(sp)
1c003d40:	5492                	lw	s1,36(sp)
1c003d42:	5902                	lw	s2,32(sp)
1c003d44:	49f2                	lw	s3,28(sp)
1c003d46:	4a62                	lw	s4,24(sp)
1c003d48:	4ad2                	lw	s5,20(sp)
1c003d4a:	4b42                	lw	s6,16(sp)
1c003d4c:	4bb2                	lw	s7,12(sp)
1c003d4e:	4c22                	lw	s8,8(sp)
1c003d50:	6145                	addi	sp,sp,48
1c003d52:	8082                	ret
1c003d54:	d0f5                	beqz	s1,1c003d38 <__pi_hyper_copy_misaligned+0x1f0>
1c003d56:	97b2                	add	a5,a5,a2
1c003d58:	fc17b7b3          	p.bclr	a5,a5,30,1
1c003d5c:	c204b4b3          	p.bclr	s1,s1,1,0
1c003d60:	e791                	bnez	a5,1c003d6c <__pi_hyper_copy_misaligned+0x224>
1c003d62:	85aa                	mv	a1,a0
1c003d64:	4701                	li	a4,0
1c003d66:	86a6                	mv	a3,s1
1c003d68:	5008                	lw	a0,32(s0)
1c003d6a:	bde5                	j	1c003c62 <__pi_hyper_copy_misaligned+0x11a>
1c003d6c:	03044783          	lbu	a5,48(s0)
1c003d70:	0554d4b3          	p.minu	s1,s1,s5
1c003d74:	e789                	bnez	a5,1c003d7e <__pi_hyper_copy_misaligned+0x236>
1c003d76:	4701                	li	a4,0
1c003d78:	00448693          	addi	a3,s1,4
1c003d7c:	b53d                	j	1c003baa <__pi_hyper_copy_misaligned+0x62>
1c003d7e:	8626                	mv	a2,s1
1c003d80:	85da                	mv	a1,s6
1c003d82:	02040823          	sb	zero,48(s0)
1c003d86:	3979                	jal	1c003a24 <l2_memcpy>
1c003d88:	505c                	lw	a5,36(s0)
1c003d8a:	5454                	lw	a3,44(s0)
1c003d8c:	97a6                	add	a5,a5,s1
1c003d8e:	d05c                	sw	a5,36(s0)
1c003d90:	541c                	lw	a5,40(s0)
1c003d92:	97a6                	add	a5,a5,s1
1c003d94:	409684b3          	sub	s1,a3,s1
1c003d98:	d41c                	sw	a5,40(s0)
1c003d9a:	d444                	sw	s1,44(s0)
1c003d9c:	dcd1                	beqz	s1,1c003d38 <__pi_hyper_copy_misaligned+0x1f0>
1c003d9e:	b3d5                	j	1c003b82 <__pi_hyper_copy_misaligned+0x3a>
1c003da0:	4038                	lw	a4,64(s0)
1c003da2:	df15                	beqz	a4,1c003cde <__pi_hyper_copy_misaligned+0x196>
1c003da4:	407c                	lw	a5,68(s0)
1c003da6:	00e7ff63          	bleu	a4,a5,1c003dc4 <__pi_hyper_copy_misaligned+0x27c>
1c003daa:	8f1d                	sub	a4,a4,a5
1c003dac:	c038                	sw	a4,64(s0)
1c003dae:	4034                	lw	a3,64(s0)
1c003db0:	d69d                	beqz	a3,1c003cde <__pi_hyper_copy_misaligned+0x196>
1c003db2:	5058                	lw	a4,36(s0)
1c003db4:	4430                	lw	a2,72(s0)
1c003db6:	9732                	add	a4,a4,a2
1c003db8:	8f1d                	sub	a4,a4,a5
1c003dba:	04d7d7b3          	p.minu	a5,a5,a3
1c003dbe:	d058                	sw	a4,36(s0)
1c003dc0:	d45c                	sw	a5,44(s0)
1c003dc2:	b3c1                	j	1c003b82 <__pi_hyper_copy_misaligned+0x3a>
1c003dc4:	04042023          	sw	zero,64(s0)
1c003dc8:	b7dd                	j	1c003dae <__pi_hyper_copy_misaligned+0x266>

1c003dca <__rt_hyper_resume_emu_task>:
  __pi_hyper_copy_misaligned(__rt_hyper_pending_emu_task);
1c003dca:	33c02503          	lw	a0,828(zero) # 33c <__rt_hyper_pending_emu_task>
1c003dce:	bbad                	j	1c003b48 <__pi_hyper_copy_misaligned>

1c003dd0 <__rt_hyper_resume_copy>:
  exec_pending_task();
1c003dd0:	b325                	j	1c003af8 <exec_pending_task>

1c003dd2 <__rt_hyper_init>:
{
1c003dd2:	1141                	addi	sp,sp,-16
  __pi_hyper_cluster_reqs_first = NULL;
1c003dd4:	1c006737          	lui	a4,0x1c006
{
1c003dd8:	c422                	sw	s0,8(sp)
1c003dda:	c606                	sw	ra,12(sp)
  __rt_hyper_end_task = NULL;
1c003ddc:	30800793          	li	a5,776
  rt_irq_set_handler(ARCHI_FC_IRQ_HYPER_RX, __rt_hyper_handler);
1c003de0:	1c000437          	lui	s0,0x1c000
  __pi_hyper_cluster_reqs_first = NULL;
1c003de4:	00072023          	sw	zero,0(a4) # 1c006000 <__pi_hyper_cluster_reqs_first>
  __rt_hyper_pending_emu_channel = -1;
1c003de8:	577d                	li	a4,-1
  rt_irq_set_handler(ARCHI_FC_IRQ_HYPER_RX, __rt_hyper_handler);
1c003dea:	5b240593          	addi	a1,s0,1458 # 1c0005b2 <__rt_hyper_handler>
  __rt_hyper_pending_emu_channel = -1;
1c003dee:	d398                	sw	a4,32(a5)
  rt_irq_set_handler(ARCHI_FC_IRQ_HYPER_RX, __rt_hyper_handler);
1c003df0:	4579                	li	a0,30
  __rt_hyper_open_count = 0;
1c003df2:	1c006737          	lui	a4,0x1c006
  __rt_hyper_end_task = NULL;
1c003df6:	0007ac23          	sw	zero,24(a5)
  __rt_hyper_current_task = NULL;
1c003dfa:	0007ae23          	sw	zero,28(a5)
  __rt_hyper_pending_tasks = NULL;
1c003dfe:	0207ac23          	sw	zero,56(a5)
  __rt_hyper_open_count = 0;
1c003e02:	00072223          	sw	zero,4(a4) # 1c006004 <__rt_hyper_open_count>
  __rt_hyper_pending_emu_size = 0;
1c003e06:	0207a623          	sw	zero,44(a5)
  __rt_hyper_pending_emu_size_2d = 0;
1c003e0a:	0407a023          	sw	zero,64(a5)
  rt_irq_set_handler(ARCHI_FC_IRQ_HYPER_RX, __rt_hyper_handler);
1c003e0e:	e3dfe0ef          	jal	ra,1c002c4a <rt_irq_set_handler>
  rt_irq_set_handler(ARCHI_FC_IRQ_HYPER_TX, __rt_hyper_handler);
1c003e12:	5b240593          	addi	a1,s0,1458
}
1c003e16:	4422                	lw	s0,8(sp)
1c003e18:	40b2                	lw	ra,12(sp)
  rt_irq_set_handler(ARCHI_FC_IRQ_HYPER_TX, __rt_hyper_handler);
1c003e1a:	4575                	li	a0,29
}
1c003e1c:	0141                	addi	sp,sp,16
  rt_irq_set_handler(ARCHI_FC_IRQ_HYPER_TX, __rt_hyper_handler);
1c003e1e:	e2dfe06f          	j	1c002c4a <rt_irq_set_handler>

1c003e22 <__pi_gpio_handler>:
  }
}


void __pi_gpio_handler(void *arg)
{
1c003e22:	1141                	addi	sp,sp,-16
  return pulp_read32(ARCHI_GPIO_ADDR + ARCHI_GPIO_INTTYPE(id));
}

static inline unsigned int hal_gpio_intstatus_get()
{
  return pulp_read32(ARCHI_GPIO_ADDR + ARCHI_GPIO_INTSTATUS);
1c003e24:	1a1017b7          	lui	a5,0x1a101
  (void) arg;

  /* Retrieve IRQ status from GPIO. Handle task if needed. */
  pi_gpio_t *gpio = &__rt_gpio[0];
  gpio->irq_status = hal_gpio_intstatus_get();
1c003e28:	1c0066b7          	lui	a3,0x1c006
{
1c003e2c:	c422                	sw	s0,8(sp)
1c003e2e:	4f80                	lw	s0,24(a5)
  gpio->irq_status = hal_gpio_intstatus_get();
1c003e30:	ecc68793          	addi	a5,a3,-308 # 1c005ecc <__rt_gpio>
{
1c003e34:	c226                	sw	s1,4(sp)

  if (gpio->cb != NULL)
1c003e36:	4bc4                	lw	s1,20(a5)
{
1c003e38:	c606                	sw	ra,12(sp)
  gpio->irq_status = hal_gpio_intstatus_get();
1c003e3a:	c780                	sw	s0,8(a5)
  if (gpio->cb != NULL)
1c003e3c:	cc91                	beqz	s1,1c003e58 <__pi_gpio_handler+0x36>
    if (irq_mask & tmp_cb->pin_mask)
1c003e3e:	409c                	lw	a5,0(s1)
1c003e40:	8fe1                	and	a5,a5,s0
1c003e42:	c781                	beqz	a5,1c003e4a <__pi_gpio_handler+0x28>
      tmp_cb->handler(tmp_cb->args);
1c003e44:	40dc                	lw	a5,4(s1)
1c003e46:	4488                	lw	a0,8(s1)
1c003e48:	9782                	jalr	a5
    tmp_cb = tmp_cb->next;
1c003e4a:	44c4                	lw	s1,12(s1)
  while (tmp_cb != NULL)
1c003e4c:	f8ed                	bnez	s1,1c003e3e <__pi_gpio_handler+0x1c>
      }
      irq_mask = irq_mask >> 1;
      pin++;
    }
  }
}
1c003e4e:	40b2                	lw	ra,12(sp)
1c003e50:	4422                	lw	s0,8(sp)
1c003e52:	4492                	lw	s1,4(sp)
1c003e54:	0141                	addi	sp,sp,16
1c003e56:	8082                	ret
1c003e58:	ecc68693          	addi	a3,a3,-308
    irq_mask = (gpio->irq_status & gpio->input_mask);
1c003e5c:	46dc                	lw	a5,12(a3)
    uint8_t pin = 0;
1c003e5e:	4701                	li	a4,0
    irq_mask = (gpio->irq_status & gpio->input_mask);
1c003e60:	8fe1                	and	a5,a5,s0
1c003e62:	01c00513          	li	a0,28
    while (irq_mask)
1c003e66:	d7e5                	beqz	a5,1c003e4e <__pi_gpio_handler+0x2c>
      if (irq_mask & 0x1)
1c003e68:	fc17b633          	p.bclr	a2,a5,30,1
1c003e6c:	c615                	beqz	a2,1c003e98 <__pi_gpio_handler+0x76>
        task = gpio->event_task[pin];
1c003e6e:	00470613          	addi	a2,a4,4
1c003e72:	060a                	slli	a2,a2,0x2
1c003e74:	9636                	add	a2,a2,a3
1c003e76:	4610                	lw	a2,8(a2)
        if (task != NULL)
1c003e78:	c205                	beqz	a2,1c003e98 <__pi_gpio_handler+0x76>
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c003e7a:	30047873          	csrrci	a6,mstatus,8
  if (sched->first) {
1c003e7e:	01c02883          	lw	a7,28(zero) # 1c <_l1_preload_size>
  event->next = NULL;
1c003e82:	00062023          	sw	zero,0(a2)
  if (sched->first) {
1c003e86:	00088e63          	beqz	a7,1c003ea2 <__pi_gpio_handler+0x80>
    sched->last->next = event;
1c003e8a:	00452883          	lw	a7,4(a0)
1c003e8e:	00c8a023          	sw	a2,0(a7) # 1a102000 <__l1_end+0xa101fe0>
  sched->last = event;
1c003e92:	c150                	sw	a2,4(a0)
  __builtin_pulp_spr_write(reg, val);
1c003e94:	30081073          	csrw	mstatus,a6
      pin++;
1c003e98:	0705                	addi	a4,a4,1
      irq_mask = irq_mask >> 1;
1c003e9a:	8385                	srli	a5,a5,0x1
      pin++;
1c003e9c:	0ff77713          	andi	a4,a4,255
1c003ea0:	b7d9                	j	1c003e66 <__pi_gpio_handler+0x44>
    sched->first = event;
1c003ea2:	00c02e23          	sw	a2,28(zero) # 1c <_l1_preload_size>
1c003ea6:	b7f5                	j	1c003e92 <__pi_gpio_handler+0x70>

1c003ea8 <__rt_i2s_resume>:
  conf->pdm = 1;
  conf->dual = 0;
  conf->width = 16;
  conf->id = -1;
  conf->flags = 0;
}
1c003ea8:	1c0067b7          	lui	a5,0x1c006
1c003eac:	4d18                	lw	a4,24(a0)
1c003eae:	1607a783          	lw	a5,352(a5) # 1c006160 <__rt_freq_domains>
1c003eb2:	068416b7          	lui	a3,0x6841
1c003eb6:	90968693          	addi	a3,a3,-1783 # 6840909 <__L2+0x67c0909>
1c003eba:	02e7c7b3          	div	a5,a5,a4
1c003ebe:	02954703          	lbu	a4,41(a0)
1c003ec2:	177d                	addi	a4,a4,-1
1c003ec4:	c0874733          	p.bset	a4,a4,0,8
1c003ec8:	17fd                	addi	a5,a5,-1
1c003eca:	8785                	srai	a5,a5,0x1
1c003ecc:	07c2                	slli	a5,a5,0x10
1c003ece:	8fd9                	or	a5,a5,a4
1c003ed0:	02554703          	lbu	a4,37(a0)
1c003ed4:	9736                	add	a4,a4,a3
1c003ed6:	070a                	slli	a4,a4,0x2
1c003ed8:	c31c                	sw	a5,0(a4)
1c003eda:	8082                	ret

1c003edc <__rt_i2s_setfreq_after>:
1c003edc:	1141                	addi	sp,sp,-16
1c003ede:	1c0067b7          	lui	a5,0x1c006
1c003ee2:	c422                	sw	s0,8(sp)
1c003ee4:	0087a403          	lw	s0,8(a5) # 1c006008 <__rt_i2s_first>
1c003ee8:	c606                	sw	ra,12(sp)
1c003eea:	e411                	bnez	s0,1c003ef6 <__rt_i2s_setfreq_after+0x1a>
1c003eec:	40b2                	lw	ra,12(sp)
1c003eee:	4422                	lw	s0,8(sp)
1c003ef0:	4501                	li	a0,0
1c003ef2:	0141                	addi	sp,sp,16
1c003ef4:	8082                	ret
1c003ef6:	02844783          	lbu	a5,40(s0)
1c003efa:	c399                	beqz	a5,1c003f00 <__rt_i2s_setfreq_after+0x24>
1c003efc:	8522                	mv	a0,s0
1c003efe:	376d                	jal	1c003ea8 <__rt_i2s_resume>
1c003f00:	4c40                	lw	s0,28(s0)
1c003f02:	b7e5                	j	1c003eea <__rt_i2s_setfreq_after+0xe>

1c003f04 <__rt_i2s_setfreq_before>:
1c003f04:	1c0067b7          	lui	a5,0x1c006
1c003f08:	0087a783          	lw	a5,8(a5) # 1c006008 <__rt_i2s_first>
1c003f0c:	068416b7          	lui	a3,0x6841
1c003f10:	90968693          	addi	a3,a3,-1783 # 6840909 <__L2+0x67c0909>
1c003f14:	e399                	bnez	a5,1c003f1a <__rt_i2s_setfreq_before+0x16>
1c003f16:	4501                	li	a0,0
1c003f18:	8082                	ret
1c003f1a:	0287c703          	lbu	a4,40(a5)
1c003f1e:	c719                	beqz	a4,1c003f2c <__rt_i2s_setfreq_before+0x28>
1c003f20:	0257c703          	lbu	a4,37(a5)
1c003f24:	9736                	add	a4,a4,a3
1c003f26:	070a                	slli	a4,a4,0x2
1c003f28:	00072023          	sw	zero,0(a4)
1c003f2c:	4fdc                	lw	a5,28(a5)
1c003f2e:	b7dd                	j	1c003f14 <__rt_i2s_setfreq_before+0x10>

1c003f30 <__rt_i2s_init>:
{
  // In case the peripheral clock can dynamically change, we need to be notified
  // when this happens so that the I2S channels are stopped and resumed
  int err = 0;

  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_i2s_setfreq_before, NULL);
1c003f30:	1c0045b7          	lui	a1,0x1c004
{
1c003f34:	1141                	addi	sp,sp,-16
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_i2s_setfreq_before, NULL);
1c003f36:	4601                	li	a2,0
1c003f38:	f0458593          	addi	a1,a1,-252 # 1c003f04 <__rt_i2s_setfreq_before>
1c003f3c:	4511                	li	a0,4
{
1c003f3e:	c606                	sw	ra,12(sp)
1c003f40:	c422                	sw	s0,8(sp)
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_i2s_setfreq_before, NULL);
1c003f42:	e75fe0ef          	jal	ra,1c002db6 <__rt_cbsys_add>

  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_AFTER, __rt_i2s_setfreq_after, NULL);
1c003f46:	1c0045b7          	lui	a1,0x1c004
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_i2s_setfreq_before, NULL);
1c003f4a:	842a                	mv	s0,a0
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_AFTER, __rt_i2s_setfreq_after, NULL);
1c003f4c:	4601                	li	a2,0
1c003f4e:	edc58593          	addi	a1,a1,-292 # 1c003edc <__rt_i2s_setfreq_after>
1c003f52:	4515                	li	a0,5
1c003f54:	e63fe0ef          	jal	ra,1c002db6 <__rt_cbsys_add>
1c003f58:	8d41                	or	a0,a0,s0

  if (err) rt_fatal("Unable to initialize i2s driver\n");
1c003f5a:	cd19                	beqz	a0,1c003f78 <__rt_i2s_init+0x48>
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c003f5c:	01402673          	csrr	a2,uhartid
1c003f60:	1c006537          	lui	a0,0x1c006
  return (hart_id >> 5) & 0x3f;
1c003f64:	40565593          	srai	a1,a2,0x5
1c003f68:	f265b5b3          	p.bclr	a1,a1,25,6
1c003f6c:	f4563633          	p.bclr	a2,a2,26,5
1c003f70:	b6c50513          	addi	a0,a0,-1172 # 1c005b6c <__clz_tab+0x378>
1c003f74:	2d75                	jal	1c004630 <printf>
1c003f76:	251d                	jal	1c00459c <abort>
}
1c003f78:	40b2                	lw	ra,12(sp)
1c003f7a:	4422                	lw	s0,8(sp)
1c003f7c:	0141                	addi	sp,sp,16
1c003f7e:	8082                	ret

1c003f80 <__rt_himax_init>:
    .capture   = &__rt_himax_capture
};

RT_FC_BOOT_CODE void __attribute__((constructor)) __rt_himax_init()
{
  camera_isAwaked = 0;
1c003f80:	1b0017b7          	lui	a5,0x1b001
1c003f84:	ba078c23          	sb	zero,-1096(a5) # 1b000bb8 <camera_isAwaked>
}
1c003f88:	8082                	ret

1c003f8a <__rt_rtc_init>:
}


RT_FC_BOOT_CODE void __attribute__((constructor)) __rt_rtc_init()
{
  __rtc_handler = NULL;
1c003f8a:	35800793          	li	a5,856
1c003f8e:	0207ac23          	sw	zero,56(a5)
  dev_rtc.open_count = 0;
1c003f92:	02078823          	sb	zero,48(a5)
  __rt_rtc_init_done = 0;
1c003f96:	0207aa23          	sw	zero,52(a5)
}
1c003f9a:	8082                	ret

1c003f9c <__rt_spim_init>:

RT_FC_BOOT_CODE void __attribute__((constructor)) __rt_spim_init()
{
  for (int i=0; i<ARCHI_UDMA_NB_SPIM; i++)
  {
    __rt_spim_open_count[i] = 0;
1c003f9c:	1c0067b7          	lui	a5,0x1c006
1c003fa0:	00c78793          	addi	a5,a5,12 # 1c00600c <__rt_spim_open_count>
1c003fa4:	0007a023          	sw	zero,0(a5)
1c003fa8:	0007a223          	sw	zero,4(a5)
  }
}
1c003fac:	8082                	ret

1c003fae <__rt_io_end_of_flush>:
  if (rt_iodev() == RT_IODEV_UART)
  {
    __rt_io_start(NULL);
    __rt_cbsys_add(RT_CBSYS_STOP, __rt_io_stop, NULL);
    __rt_io_pending_flush = 0;
    rt_event_alloc(NULL, 1);
1c003fae:	1c0067b7          	lui	a5,0x1c006
1c003fb2:	0007ac23          	sw	zero,24(a5) # 1c006018 <__rt_io_pending_flush>
1c003fb6:	00052c23          	sw	zero,24(a0)
1c003fba:	8082                	ret

1c003fbc <__rt_io_uart_wait_req>:
1c003fbc:	1141                	addi	sp,sp,-16
1c003fbe:	c226                	sw	s1,4(sp)
1c003fc0:	84aa                	mv	s1,a0
1c003fc2:	c606                	sw	ra,12(sp)
1c003fc4:	c422                	sw	s0,8(sp)
1c003fc6:	c04a                	sw	s2,0(sp)
1c003fc8:	30047973          	csrrci	s2,mstatus,8
1c003fcc:	1c006437          	lui	s0,0x1c006
1c003fd0:	01440413          	addi	s0,s0,20 # 1c006014 <__rt_io_event_current>
1c003fd4:	4008                	lw	a0,0(s0)
1c003fd6:	c509                	beqz	a0,1c003fe0 <__rt_io_uart_wait_req+0x24>
1c003fd8:	b5eff0ef          	jal	ra,1c003336 <rt_event_wait>
1c003fdc:	00042023          	sw	zero,0(s0)
1c003fe0:	4785                	li	a5,1
1c003fe2:	08f48023          	sb	a5,128(s1)
1c003fe6:	0814c783          	lbu	a5,129(s1)
1c003fea:	00201737          	lui	a4,0x201
1c003fee:	e0470713          	addi	a4,a4,-508 # 200e04 <__L2+0x180e04>
1c003ff2:	04078793          	addi	a5,a5,64
1c003ff6:	07da                	slli	a5,a5,0x16
1c003ff8:	0007e723          	p.sw	zero,a4(a5)
1c003ffc:	30091073          	csrw	mstatus,s2
1c004000:	40b2                	lw	ra,12(sp)
1c004002:	4422                	lw	s0,8(sp)
1c004004:	4492                	lw	s1,4(sp)
1c004006:	4902                	lw	s2,0(sp)
1c004008:	0141                	addi	sp,sp,16
1c00400a:	8082                	ret

1c00400c <__rt_do_putc_host>:
1c00400c:	1c006737          	lui	a4,0x1c006
1c004010:	01c70793          	addi	a5,a4,28 # 1c00601c <__rt_putc_host_buffer_index>
1c004014:	4390                	lw	a2,0(a5)
1c004016:	01c70713          	addi	a4,a4,28
1c00401a:	00160693          	addi	a3,a2,1
1c00401e:	c394                	sw	a3,0(a5)
1c004020:	1c0067b7          	lui	a5,0x1c006
1c004024:	da078593          	addi	a1,a5,-608 # 1c005da0 <__rt_putc_host_buffer>
1c004028:	00a5c623          	p.sb	a0,a2(a1)
1c00402c:	07f00593          	li	a1,127
1c004030:	da078613          	addi	a2,a5,-608
1c004034:	00b68463          	beq	a3,a1,1c00403c <__rt_do_putc_host+0x30>
1c004038:	00a53963          	p.bneimm	a0,10,1c00404a <__rt_do_putc_host+0x3e>
1c00403c:	da078513          	addi	a0,a5,-608
1c004040:	000646a3          	p.sb	zero,a3(a2)
1c004044:	00072023          	sw	zero,0(a4)
1c004048:	abf1                	j	1c004624 <semihost_write0>
1c00404a:	8082                	ret

1c00404c <__rt_io_start>:
1c00404c:	1101                	addi	sp,sp,-32
1c00404e:	0028                	addi	a0,sp,8
1c004050:	ce06                	sw	ra,28(sp)
1c004052:	cc22                	sw	s0,24(sp)
1c004054:	324010ef          	jal	ra,1c005378 <rt_uart_conf_init>
1c004058:	4585                	li	a1,1
1c00405a:	4501                	li	a0,0
1c00405c:	976ff0ef          	jal	ra,1c0031d2 <rt_event_alloc>
1c004060:	547d                	li	s0,-1
1c004062:	ed0d                	bnez	a0,1c00409c <__rt_io_start+0x50>
1c004064:	1c0067b7          	lui	a5,0x1c006
1c004068:	d6c7a783          	lw	a5,-660(a5) # 1c005d6c <__rt_iodev_uart_baudrate>
1c00406c:	842a                	mv	s0,a0
1c00406e:	1c006537          	lui	a0,0x1c006
1c004072:	01c00593          	li	a1,28
1c004076:	f6450513          	addi	a0,a0,-156 # 1c005f64 <__rt_io_event>
1c00407a:	c43e                	sw	a5,8(sp)
1c00407c:	914ff0ef          	jal	ra,1c003190 <__rt_event_init>
1c004080:	1c0067b7          	lui	a5,0x1c006
1c004084:	ff47a503          	lw	a0,-12(a5) # 1c005ff4 <__rt_iodev_uart_channel>
1c004088:	4681                	li	a3,0
1c00408a:	4601                	li	a2,0
1c00408c:	002c                	addi	a1,sp,8
1c00408e:	0511                	addi	a0,a0,4
1c004090:	2f8010ef          	jal	ra,1c005388 <__rt_uart_open>
1c004094:	1c0067b7          	lui	a5,0x1c006
1c004098:	02a7a023          	sw	a0,32(a5) # 1c006020 <_rt_io_uart>
1c00409c:	8522                	mv	a0,s0
1c00409e:	40f2                	lw	ra,28(sp)
1c0040a0:	4462                	lw	s0,24(sp)
1c0040a2:	6105                	addi	sp,sp,32
1c0040a4:	8082                	ret

1c0040a6 <rt_event_execute.isra.4.constprop.12>:
1c0040a6:	1141                	addi	sp,sp,-16
1c0040a8:	c606                	sw	ra,12(sp)
1c0040aa:	c422                	sw	s0,8(sp)
1c0040ac:	30047473          	csrrci	s0,mstatus,8
1c0040b0:	4585                	li	a1,1
1c0040b2:	01c00513          	li	a0,28
1c0040b6:	9f2ff0ef          	jal	ra,1c0032a8 <__rt_event_execute>
1c0040ba:	30041073          	csrw	mstatus,s0
1c0040be:	40b2                	lw	ra,12(sp)
1c0040c0:	4422                	lw	s0,8(sp)
1c0040c2:	0141                	addi	sp,sp,16
1c0040c4:	8082                	ret

1c0040c6 <__rt_io_lock>:
1c0040c6:	1c0067b7          	lui	a5,0x1c006
1c0040ca:	cb07a783          	lw	a5,-848(a5) # 1c005cb0 <__hal_debug_struct+0x10>
1c0040ce:	cf81                	beqz	a5,1c0040e6 <__rt_io_lock+0x20>
1c0040d0:	1c0067b7          	lui	a5,0x1c006
1c0040d4:	0207a783          	lw	a5,32(a5) # 1c006020 <_rt_io_uart>
1c0040d8:	e799                	bnez	a5,1c0040e6 <__rt_io_lock+0x20>
1c0040da:	1c0067b7          	lui	a5,0x1c006
1c0040de:	d687a783          	lw	a5,-664(a5) # 1c005d68 <__rt_iodev>
1c0040e2:	0427b963          	p.bneimm	a5,2,1c004134 <__rt_io_lock+0x6e>
1c0040e6:	7135                	addi	sp,sp,-160
1c0040e8:	014027f3          	csrr	a5,uhartid
1c0040ec:	cf06                	sw	ra,156(sp)
1c0040ee:	ca5797b3          	p.extractu	a5,a5,5,5
1c0040f2:	02000713          	li	a4,32
1c0040f6:	1b001537          	lui	a0,0x1b001
1c0040fa:	00e79963          	bne	a5,a4,1c00410c <__rt_io_lock+0x46>
1c0040fe:	bbc50513          	addi	a0,a0,-1092 # 1b000bbc <__rt_io_fc_lock>
1c004102:	d47fe0ef          	jal	ra,1c002e48 <__rt_fc_lock>
1c004106:	40fa                	lw	ra,156(sp)
1c004108:	610d                	addi	sp,sp,160
1c00410a:	8082                	ret
1c00410c:	004c                	addi	a1,sp,4
1c00410e:	bbc50513          	addi	a0,a0,-1092
1c004112:	d9dfe0ef          	jal	ra,1c002eae <__rt_fc_cluster_lock>
1c004116:	4689                	li	a3,2
1c004118:	00204737          	lui	a4,0x204
1c00411c:	08c14783          	lbu	a5,140(sp)
1c004120:	0ff7f793          	andi	a5,a5,255
1c004124:	f3ed                	bnez	a5,1c004106 <__rt_io_lock+0x40>
1c004126:	00d72423          	sw	a3,8(a4) # 204008 <__L2+0x184008>
1c00412a:	03c76783          	p.elw	a5,60(a4)
1c00412e:	00d72223          	sw	a3,4(a4)
1c004132:	b7ed                	j	1c00411c <__rt_io_lock+0x56>
1c004134:	8082                	ret

1c004136 <__rt_putc_host_cluster_req>:
1c004136:	1141                	addi	sp,sp,-16
1c004138:	c422                	sw	s0,8(sp)
1c00413a:	c606                	sw	ra,12(sp)
1c00413c:	842a                	mv	s0,a0
1c00413e:	08954503          	lbu	a0,137(a0)
1c004142:	35e9                	jal	1c00400c <__rt_do_putc_host>
1c004144:	08844783          	lbu	a5,136(s0)
1c004148:	4705                	li	a4,1
1c00414a:	08e42223          	sw	a4,132(s0)
1c00414e:	00201737          	lui	a4,0x201
1c004152:	40b2                	lw	ra,12(sp)
1c004154:	4422                	lw	s0,8(sp)
1c004156:	04078793          	addi	a5,a5,64
1c00415a:	07da                	slli	a5,a5,0x16
1c00415c:	e0470713          	addi	a4,a4,-508 # 200e04 <__L2+0x180e04>
1c004160:	0007e723          	p.sw	zero,a4(a5)
1c004164:	0141                	addi	sp,sp,16
1c004166:	8082                	ret

1c004168 <__rt_io_unlock>:
1c004168:	1c0067b7          	lui	a5,0x1c006
1c00416c:	cb07a783          	lw	a5,-848(a5) # 1c005cb0 <__hal_debug_struct+0x10>
1c004170:	cf81                	beqz	a5,1c004188 <__rt_io_unlock+0x20>
1c004172:	1c0067b7          	lui	a5,0x1c006
1c004176:	0207a783          	lw	a5,32(a5) # 1c006020 <_rt_io_uart>
1c00417a:	e799                	bnez	a5,1c004188 <__rt_io_unlock+0x20>
1c00417c:	1c0067b7          	lui	a5,0x1c006
1c004180:	d687a783          	lw	a5,-664(a5) # 1c005d68 <__rt_iodev>
1c004184:	0427b963          	p.bneimm	a5,2,1c0041d6 <__rt_io_unlock+0x6e>
1c004188:	7135                	addi	sp,sp,-160
1c00418a:	014027f3          	csrr	a5,uhartid
1c00418e:	cf06                	sw	ra,156(sp)
1c004190:	ca5797b3          	p.extractu	a5,a5,5,5
1c004194:	02000713          	li	a4,32
1c004198:	1b001537          	lui	a0,0x1b001
1c00419c:	00e79963          	bne	a5,a4,1c0041ae <__rt_io_unlock+0x46>
1c0041a0:	bbc50513          	addi	a0,a0,-1092 # 1b000bbc <__rt_io_fc_lock>
1c0041a4:	cd7fe0ef          	jal	ra,1c002e7a <__rt_fc_unlock>
1c0041a8:	40fa                	lw	ra,156(sp)
1c0041aa:	610d                	addi	sp,sp,160
1c0041ac:	8082                	ret
1c0041ae:	004c                	addi	a1,sp,4
1c0041b0:	bbc50513          	addi	a0,a0,-1092
1c0041b4:	d33fe0ef          	jal	ra,1c002ee6 <__rt_fc_cluster_unlock>
1c0041b8:	4689                	li	a3,2
1c0041ba:	00204737          	lui	a4,0x204
1c0041be:	08c14783          	lbu	a5,140(sp)
1c0041c2:	0ff7f793          	andi	a5,a5,255
1c0041c6:	f3ed                	bnez	a5,1c0041a8 <__rt_io_unlock+0x40>
1c0041c8:	00d72423          	sw	a3,8(a4) # 204008 <__L2+0x184008>
1c0041cc:	03c76783          	p.elw	a5,60(a4)
1c0041d0:	00d72223          	sw	a3,4(a4)
1c0041d4:	b7ed                	j	1c0041be <__rt_io_unlock+0x56>
1c0041d6:	8082                	ret

1c0041d8 <__rt_io_uart_flush.constprop.11>:
1c0041d8:	7171                	addi	sp,sp,-176
1c0041da:	d522                	sw	s0,168(sp)
1c0041dc:	d706                	sw	ra,172(sp)
1c0041de:	d326                	sw	s1,164(sp)
1c0041e0:	d14a                	sw	s2,160(sp)
1c0041e2:	cf4e                	sw	s3,156(sp)
1c0041e4:	cd52                	sw	s4,152(sp)
1c0041e6:	1c006437          	lui	s0,0x1c006
1c0041ea:	01842783          	lw	a5,24(s0) # 1c006018 <__rt_io_pending_flush>
1c0041ee:	01840993          	addi	s3,s0,24
1c0041f2:	ebbd                	bnez	a5,1c004268 <__rt_io_uart_flush.constprop.11+0x90>
1c0041f4:	1c006637          	lui	a2,0x1c006
1c0041f8:	ca060793          	addi	a5,a2,-864 # 1c005ca0 <__hal_debug_struct>
1c0041fc:	4f80                	lw	s0,24(a5)
1c0041fe:	ca060a13          	addi	s4,a2,-864
1c004202:	c839                	beqz	s0,1c004258 <__rt_io_uart_flush.constprop.11+0x80>
1c004204:	1c006737          	lui	a4,0x1c006
1c004208:	014027f3          	csrr	a5,uhartid
1c00420c:	02072483          	lw	s1,32(a4) # 1c006020 <_rt_io_uart>
1c004210:	ca5797b3          	p.extractu	a5,a5,5,5
1c004214:	02000713          	li	a4,32
1c004218:	1c006937          	lui	s2,0x1c006
1c00421c:	04e79c63          	bne	a5,a4,1c004274 <__rt_io_uart_flush.constprop.11+0x9c>
1c004220:	1c0045b7          	lui	a1,0x1c004
1c004224:	4785                	li	a5,1
1c004226:	ca060613          	addi	a2,a2,-864
1c00422a:	fae58593          	addi	a1,a1,-82 # 1c003fae <__rt_io_end_of_flush>
1c00422e:	4501                	li	a0,0
1c004230:	00f9a023          	sw	a5,0(s3)
1c004234:	814ff0ef          	jal	ra,1c003248 <rt_event_get>
1c004238:	40cc                	lw	a1,4(s1)
1c00423a:	87aa                	mv	a5,a0
1c00423c:	4701                	li	a4,0
1c00423e:	0586                	slli	a1,a1,0x1
1c004240:	86a2                	mv	a3,s0
1c004242:	cbc90613          	addi	a2,s2,-836 # 1c005cbc <__hal_debug_struct+0x1c>
1c004246:	0585                	addi	a1,a1,1
1c004248:	4501                	li	a0,0
1c00424a:	916ff0ef          	jal	ra,1c003360 <rt_periph_copy>
1c00424e:	3f29                	jal	1c004168 <__rt_io_unlock>
1c004250:	0009a783          	lw	a5,0(s3)
1c004254:	ef91                	bnez	a5,1c004270 <__rt_io_uart_flush.constprop.11+0x98>
1c004256:	3d85                	jal	1c0040c6 <__rt_io_lock>
1c004258:	50ba                	lw	ra,172(sp)
1c00425a:	542a                	lw	s0,168(sp)
1c00425c:	549a                	lw	s1,164(sp)
1c00425e:	590a                	lw	s2,160(sp)
1c004260:	49fa                	lw	s3,156(sp)
1c004262:	4a6a                	lw	s4,152(sp)
1c004264:	614d                	addi	sp,sp,176
1c004266:	8082                	ret
1c004268:	3701                	jal	1c004168 <__rt_io_unlock>
1c00426a:	3d35                	jal	1c0040a6 <rt_event_execute.isra.4.constprop.12>
1c00426c:	3da9                	jal	1c0040c6 <__rt_io_lock>
1c00426e:	bfb5                	j	1c0041ea <__rt_io_uart_flush.constprop.11+0x12>
1c004270:	3d1d                	jal	1c0040a6 <rt_event_execute.isra.4.constprop.12>
1c004272:	bff9                	j	1c004250 <__rt_io_uart_flush.constprop.11+0x78>
1c004274:	868a                	mv	a3,sp
1c004276:	8622                	mv	a2,s0
1c004278:	cbc90593          	addi	a1,s2,-836
1c00427c:	8526                	mv	a0,s1
1c00427e:	1de010ef          	jal	ra,1c00545c <rt_uart_cluster_write>
1c004282:	4689                	li	a3,2
1c004284:	00204737          	lui	a4,0x204
1c004288:	08c14783          	lbu	a5,140(sp)
1c00428c:	0ff7f793          	andi	a5,a5,255
1c004290:	c781                	beqz	a5,1c004298 <__rt_io_uart_flush.constprop.11+0xc0>
1c004292:	000a2c23          	sw	zero,24(s4)
1c004296:	b7c9                	j	1c004258 <__rt_io_uart_flush.constprop.11+0x80>
1c004298:	00d72423          	sw	a3,8(a4) # 204008 <__L2+0x184008>
1c00429c:	03c76783          	p.elw	a5,60(a4)
1c0042a0:	00d72223          	sw	a3,4(a4)
1c0042a4:	b7d5                	j	1c004288 <__rt_io_uart_flush.constprop.11+0xb0>

1c0042a6 <__rt_io_uart_wait_pending>:
1c0042a6:	7135                	addi	sp,sp,-160
1c0042a8:	cd22                	sw	s0,152(sp)
1c0042aa:	cf06                	sw	ra,156(sp)
1c0042ac:	1c006437          	lui	s0,0x1c006
1c0042b0:	01842783          	lw	a5,24(s0) # 1c006018 <__rt_io_pending_flush>
1c0042b4:	eb85                	bnez	a5,1c0042e4 <__rt_io_uart_wait_pending+0x3e>
1c0042b6:	1c006437          	lui	s0,0x1c006
1c0042ba:	01440413          	addi	s0,s0,20 # 1c006014 <__rt_io_event_current>
1c0042be:	4008                	lw	a0,0(s0)
1c0042c0:	cd11                	beqz	a0,1c0042dc <__rt_io_uart_wait_pending+0x36>
1c0042c2:	014027f3          	csrr	a5,uhartid
1c0042c6:	8795                	srai	a5,a5,0x5
1c0042c8:	f267b7b3          	p.bclr	a5,a5,25,6
1c0042cc:	02000713          	li	a4,32
1c0042d0:	00e79e63          	bne	a5,a4,1c0042ec <__rt_io_uart_wait_pending+0x46>
1c0042d4:	862ff0ef          	jal	ra,1c003336 <rt_event_wait>
1c0042d8:	00042023          	sw	zero,0(s0)
1c0042dc:	40fa                	lw	ra,156(sp)
1c0042de:	446a                	lw	s0,152(sp)
1c0042e0:	610d                	addi	sp,sp,160
1c0042e2:	8082                	ret
1c0042e4:	3551                	jal	1c004168 <__rt_io_unlock>
1c0042e6:	33c1                	jal	1c0040a6 <rt_event_execute.isra.4.constprop.12>
1c0042e8:	3bf9                	jal	1c0040c6 <__rt_io_lock>
1c0042ea:	b7d9                	j	1c0042b0 <__rt_io_uart_wait_pending+0xa>
1c0042ec:	08f106a3          	sb	a5,141(sp)
1c0042f0:	1c0047b7          	lui	a5,0x1c004
1c0042f4:	fbc78793          	addi	a5,a5,-68 # 1c003fbc <__rt_io_uart_wait_req>
1c0042f8:	4705                	li	a4,1
1c0042fa:	c83e                	sw	a5,16(sp)
1c0042fc:	0068                	addi	a0,sp,12
1c0042fe:	1c0067b7          	lui	a5,0x1c006
1c004302:	f8e7a423          	sw	a4,-120(a5) # 1c005f88 <__rt_io_event+0x24>
1c004306:	08010623          	sb	zero,140(sp)
1c00430a:	d802                	sw	zero,48(sp)
1c00430c:	da02                	sw	zero,52(sp)
1c00430e:	ca2a                	sw	a0,20(sp)
1c004310:	accfe0ef          	jal	ra,1c0025dc <__rt_cluster_push_fc_event>
1c004314:	4689                	li	a3,2
1c004316:	00204737          	lui	a4,0x204
1c00431a:	08c14783          	lbu	a5,140(sp)
1c00431e:	0ff7f793          	andi	a5,a5,255
1c004322:	ffcd                	bnez	a5,1c0042dc <__rt_io_uart_wait_pending+0x36>
1c004324:	00d72423          	sw	a3,8(a4) # 204008 <__L2+0x184008>
1c004328:	03c76783          	p.elw	a5,60(a4)
1c00432c:	00d72223          	sw	a3,4(a4)
1c004330:	b7ed                	j	1c00431a <__rt_io_uart_wait_pending+0x74>

1c004332 <__rt_io_stop>:
1c004332:	1141                	addi	sp,sp,-16
1c004334:	c422                	sw	s0,8(sp)
1c004336:	1c006437          	lui	s0,0x1c006
1c00433a:	c606                	sw	ra,12(sp)
1c00433c:	02040413          	addi	s0,s0,32 # 1c006020 <_rt_io_uart>
1c004340:	379d                	jal	1c0042a6 <__rt_io_uart_wait_pending>
1c004342:	4008                	lw	a0,0(s0)
1c004344:	4581                	li	a1,0
1c004346:	0ca010ef          	jal	ra,1c005410 <rt_uart_close>
1c00434a:	40b2                	lw	ra,12(sp)
1c00434c:	00042023          	sw	zero,0(s0)
1c004350:	4422                	lw	s0,8(sp)
1c004352:	4501                	li	a0,0
1c004354:	0141                	addi	sp,sp,16
1c004356:	8082                	ret

1c004358 <memset>:
1c004358:	962a                	add	a2,a2,a0
1c00435a:	87aa                	mv	a5,a0
1c00435c:	00c79363          	bne	a5,a2,1c004362 <memset+0xa>
1c004360:	8082                	ret
1c004362:	00b780ab          	p.sb	a1,1(a5!)
1c004366:	bfdd                	j	1c00435c <memset+0x4>

1c004368 <strchr>:
1c004368:	0ff5f593          	andi	a1,a1,255
1c00436c:	00054703          	lbu	a4,0(a0)
1c004370:	87aa                	mv	a5,a0
1c004372:	0505                	addi	a0,a0,1
1c004374:	00b70563          	beq	a4,a1,1c00437e <strchr+0x16>
1c004378:	fb75                	bnez	a4,1c00436c <strchr+0x4>
1c00437a:	c191                	beqz	a1,1c00437e <strchr+0x16>
1c00437c:	4781                	li	a5,0
1c00437e:	853e                	mv	a0,a5
1c004380:	8082                	ret

1c004382 <__rt_putc_debug_bridge>:
1c004382:	1141                	addi	sp,sp,-16
1c004384:	c422                	sw	s0,8(sp)
1c004386:	1c006437          	lui	s0,0x1c006
1c00438a:	c226                	sw	s1,4(sp)
1c00438c:	c606                	sw	ra,12(sp)
1c00438e:	84aa                	mv	s1,a0
1c004390:	ca040413          	addi	s0,s0,-864 # 1c005ca0 <__hal_debug_struct>
1c004394:	485c                	lw	a5,20(s0)
1c004396:	c791                	beqz	a5,1c0043a2 <__rt_putc_debug_bridge+0x20>
1c004398:	06400513          	li	a0,100
1c00439c:	da9fd0ef          	jal	ra,1c002144 <rt_time_wait_us>
1c0043a0:	bfd5                	j	1c004394 <__rt_putc_debug_bridge+0x12>
1c0043a2:	4c1c                	lw	a5,24(s0)
1c0043a4:	00178713          	addi	a4,a5,1
1c0043a8:	97a2                	add	a5,a5,s0
1c0043aa:	00978e23          	sb	s1,28(a5)
1c0043ae:	cc18                	sw	a4,24(s0)
1c0043b0:	4c14                	lw	a3,24(s0)
1c0043b2:	08000793          	li	a5,128
1c0043b6:	00f68463          	beq	a3,a5,1c0043be <__rt_putc_debug_bridge+0x3c>
1c0043ba:	00a4b663          	p.bneimm	s1,10,1c0043c6 <__rt_putc_debug_bridge+0x44>
1c0043be:	c701                	beqz	a4,1c0043c6 <__rt_putc_debug_bridge+0x44>
1c0043c0:	c858                	sw	a4,20(s0)
1c0043c2:	00042c23          	sw	zero,24(s0)
1c0043c6:	4c1c                	lw	a5,24(s0)
1c0043c8:	e799                	bnez	a5,1c0043d6 <__rt_putc_debug_bridge+0x54>
1c0043ca:	4422                	lw	s0,8(sp)
1c0043cc:	40b2                	lw	ra,12(sp)
1c0043ce:	4492                	lw	s1,4(sp)
1c0043d0:	0141                	addi	sp,sp,16
1c0043d2:	ce3fe06f          	j	1c0030b4 <__rt_bridge_printf_flush>
1c0043d6:	40b2                	lw	ra,12(sp)
1c0043d8:	4422                	lw	s0,8(sp)
1c0043da:	4492                	lw	s1,4(sp)
1c0043dc:	0141                	addi	sp,sp,16
1c0043de:	8082                	ret

1c0043e0 <__rt_putc_uart>:
1c0043e0:	1101                	addi	sp,sp,-32
1c0043e2:	c62a                	sw	a0,12(sp)
1c0043e4:	ce06                	sw	ra,28(sp)
1c0043e6:	35c1                	jal	1c0042a6 <__rt_io_uart_wait_pending>
1c0043e8:	1c0067b7          	lui	a5,0x1c006
1c0043ec:	ca078793          	addi	a5,a5,-864 # 1c005ca0 <__hal_debug_struct>
1c0043f0:	4f94                	lw	a3,24(a5)
1c0043f2:	4532                	lw	a0,12(sp)
1c0043f4:	00168713          	addi	a4,a3,1
1c0043f8:	cf98                	sw	a4,24(a5)
1c0043fa:	97b6                	add	a5,a5,a3
1c0043fc:	00a78e23          	sb	a0,28(a5)
1c004400:	08000793          	li	a5,128
1c004404:	00f70463          	beq	a4,a5,1c00440c <__rt_putc_uart+0x2c>
1c004408:	00a53563          	p.bneimm	a0,10,1c004412 <__rt_putc_uart+0x32>
1c00440c:	40f2                	lw	ra,28(sp)
1c00440e:	6105                	addi	sp,sp,32
1c004410:	b3e1                	j	1c0041d8 <__rt_io_uart_flush.constprop.11>
1c004412:	40f2                	lw	ra,28(sp)
1c004414:	6105                	addi	sp,sp,32
1c004416:	8082                	ret

1c004418 <tfp_putc.isra.9>:
1c004418:	1c0067b7          	lui	a5,0x1c006
1c00441c:	d687a783          	lw	a5,-664(a5) # 1c005d68 <__rt_iodev>
1c004420:	7135                	addi	sp,sp,-160
1c004422:	cf06                	sw	ra,156(sp)
1c004424:	0427bf63          	p.bneimm	a5,2,1c004482 <tfp_putc.isra.9+0x6a>
1c004428:	014027f3          	csrr	a5,uhartid
1c00442c:	8795                	srai	a5,a5,0x5
1c00442e:	f267b7b3          	p.bclr	a5,a5,25,6
1c004432:	02000713          	li	a4,32
1c004436:	00e79763          	bne	a5,a4,1c004444 <tfp_putc.isra.9+0x2c>
1c00443a:	bd3ff0ef          	jal	ra,1c00400c <__rt_do_putc_host>
1c00443e:	40fa                	lw	ra,156(sp)
1c004440:	610d                	addi	sp,sp,160
1c004442:	8082                	ret
1c004444:	08f10623          	sb	a5,140(sp)
1c004448:	1c0047b7          	lui	a5,0x1c004
1c00444c:	4705                	li	a4,1
1c00444e:	13678793          	addi	a5,a5,310 # 1c004136 <__rt_putc_host_cluster_req>
1c004452:	08a106a3          	sb	a0,141(sp)
1c004456:	0048                	addi	a0,sp,4
1c004458:	d63a                	sw	a4,44(sp)
1c00445a:	c43e                	sw	a5,8(sp)
1c00445c:	c502                	sw	zero,136(sp)
1c00445e:	ce02                	sw	zero,28(sp)
1c004460:	c62a                	sw	a0,12(sp)
1c004462:	00010c23          	sb	zero,24(sp)
1c004466:	976fe0ef          	jal	ra,1c0025dc <__rt_cluster_push_fc_event>
1c00446a:	4709                	li	a4,2
1c00446c:	002047b7          	lui	a5,0x204
1c004470:	46aa                	lw	a3,136(sp)
1c004472:	f6f1                	bnez	a3,1c00443e <tfp_putc.isra.9+0x26>
1c004474:	00e7a423          	sw	a4,8(a5) # 204008 <__L2+0x184008>
1c004478:	03c7e683          	p.elw	a3,60(a5)
1c00447c:	00e7a223          	sw	a4,4(a5)
1c004480:	bfc5                	j	1c004470 <tfp_putc.isra.9+0x58>
1c004482:	1c0067b7          	lui	a5,0x1c006
1c004486:	0207a783          	lw	a5,32(a5) # 1c006020 <_rt_io_uart>
1c00448a:	c399                	beqz	a5,1c004490 <tfp_putc.isra.9+0x78>
1c00448c:	3f91                	jal	1c0043e0 <__rt_putc_uart>
1c00448e:	bf45                	j	1c00443e <tfp_putc.isra.9+0x26>
1c004490:	1c0067b7          	lui	a5,0x1c006
1c004494:	cb07a783          	lw	a5,-848(a5) # 1c005cb0 <__hal_debug_struct+0x10>
1c004498:	c395                	beqz	a5,1c0044bc <tfp_putc.isra.9+0xa4>
1c00449a:	014027f3          	csrr	a5,uhartid
1c00449e:	00379713          	slli	a4,a5,0x3
1c0044a2:	1a1106b7          	lui	a3,0x1a110
1c0044a6:	ee873733          	p.bclr	a4,a4,23,8
1c0044aa:	9736                	add	a4,a4,a3
1c0044ac:	6689                	lui	a3,0x2
1c0044ae:	078a                	slli	a5,a5,0x2
1c0044b0:	f8068693          	addi	a3,a3,-128 # 1f80 <__rt_stack_size+0x1780>
1c0044b4:	8ff5                	and	a5,a5,a3
1c0044b6:	00a767a3          	p.sw	a0,a5(a4)
1c0044ba:	b751                	j	1c00443e <tfp_putc.isra.9+0x26>
1c0044bc:	35d9                	jal	1c004382 <__rt_putc_debug_bridge>
1c0044be:	b741                	j	1c00443e <tfp_putc.isra.9+0x26>

1c0044c0 <puts>:
1c0044c0:	1141                	addi	sp,sp,-16
1c0044c2:	c422                	sw	s0,8(sp)
1c0044c4:	c606                	sw	ra,12(sp)
1c0044c6:	842a                	mv	s0,a0
1c0044c8:	bffff0ef          	jal	ra,1c0040c6 <__rt_io_lock>
1c0044cc:	0014450b          	p.lbu	a0,1(s0!)
1c0044d0:	c119                	beqz	a0,1c0044d6 <puts+0x16>
1c0044d2:	3799                	jal	1c004418 <tfp_putc.isra.9>
1c0044d4:	bfe5                	j	1c0044cc <puts+0xc>
1c0044d6:	4529                	li	a0,10
1c0044d8:	3781                	jal	1c004418 <tfp_putc.isra.9>
1c0044da:	c8fff0ef          	jal	ra,1c004168 <__rt_io_unlock>
1c0044de:	40b2                	lw	ra,12(sp)
1c0044e0:	4422                	lw	s0,8(sp)
1c0044e2:	4501                	li	a0,0
1c0044e4:	0141                	addi	sp,sp,16
1c0044e6:	8082                	ret

1c0044e8 <fputc_locked>:
1c0044e8:	1141                	addi	sp,sp,-16
1c0044ea:	c422                	sw	s0,8(sp)
1c0044ec:	842a                	mv	s0,a0
1c0044ee:	0ff57513          	andi	a0,a0,255
1c0044f2:	c606                	sw	ra,12(sp)
1c0044f4:	3715                	jal	1c004418 <tfp_putc.isra.9>
1c0044f6:	8522                	mv	a0,s0
1c0044f8:	40b2                	lw	ra,12(sp)
1c0044fa:	4422                	lw	s0,8(sp)
1c0044fc:	0141                	addi	sp,sp,16
1c0044fe:	8082                	ret

1c004500 <_prf_locked>:
1c004500:	1101                	addi	sp,sp,-32
1c004502:	ce06                	sw	ra,28(sp)
1c004504:	c02a                	sw	a0,0(sp)
1c004506:	c62e                	sw	a1,12(sp)
1c004508:	c432                	sw	a2,8(sp)
1c00450a:	c236                	sw	a3,4(sp)
1c00450c:	bbbff0ef          	jal	ra,1c0040c6 <__rt_io_lock>
1c004510:	4692                	lw	a3,4(sp)
1c004512:	4622                	lw	a2,8(sp)
1c004514:	45b2                	lw	a1,12(sp)
1c004516:	4502                	lw	a0,0(sp)
1c004518:	24b5                	jal	1c004784 <_prf>
1c00451a:	c02a                	sw	a0,0(sp)
1c00451c:	c4dff0ef          	jal	ra,1c004168 <__rt_io_unlock>
1c004520:	40f2                	lw	ra,28(sp)
1c004522:	4502                	lw	a0,0(sp)
1c004524:	6105                	addi	sp,sp,32
1c004526:	8082                	ret

1c004528 <exit>:
1c004528:	1101                	addi	sp,sp,-32
1c00452a:	cc22                	sw	s0,24(sp)
1c00452c:	c84a                	sw	s2,16(sp)
1c00452e:	c62a                	sw	a0,12(sp)
1c004530:	ce06                	sw	ra,28(sp)
1c004532:	ca26                	sw	s1,20(sp)
1c004534:	eeafe0ef          	jal	ra,1c002c1e <__rt_deinit>
1c004538:	4532                	lw	a0,12(sp)
1c00453a:	1a104437          	lui	s0,0x1a104
1c00453e:	0a040793          	addi	a5,s0,160 # 1a1040a0 <__l1_end+0xa104080>
1c004542:	c1f54933          	p.bset	s2,a0,0,31
1c004546:	0127a023          	sw	s2,0(a5)
1c00454a:	1c0067b7          	lui	a5,0x1c006
1c00454e:	d687a783          	lw	a5,-664(a5) # 1c005d68 <__rt_iodev>
1c004552:	0027be63          	p.bneimm	a5,2,1c00456e <exit+0x46>
1c004556:	c519                	beqz	a0,1c004564 <exit+0x3c>
1c004558:	00020537          	lui	a0,0x20
1c00455c:	02350513          	addi	a0,a0,35 # 20023 <__L1Cl+0x10023>
1c004560:	20e9                	jal	1c00462a <semihost_exit>
1c004562:	a001                	j	1c004562 <exit+0x3a>
1c004564:	00020537          	lui	a0,0x20
1c004568:	02650513          	addi	a0,a0,38 # 20026 <__L1Cl+0x10026>
1c00456c:	bfd5                	j	1c004560 <exit+0x38>
1c00456e:	1c0064b7          	lui	s1,0x1c006
1c004572:	ca048493          	addi	s1,s1,-864 # 1c005ca0 <__hal_debug_struct>
1c004576:	b3ffe0ef          	jal	ra,1c0030b4 <__rt_bridge_printf_flush>
1c00457a:	0124a623          	sw	s2,12(s1)
1c00457e:	af9fe0ef          	jal	ra,1c003076 <__rt_bridge_send_notif>
1c004582:	449c                	lw	a5,8(s1)
1c004584:	dff9                	beqz	a5,1c004562 <exit+0x3a>
1c004586:	07440413          	addi	s0,s0,116
1c00458a:	401c                	lw	a5,0(s0)
1c00458c:	83a5                	srli	a5,a5,0x9
1c00458e:	f837b7b3          	p.bclr	a5,a5,28,3
1c004592:	fe77bce3          	p.bneimm	a5,7,1c00458a <exit+0x62>
1c004596:	b01fe0ef          	jal	ra,1c003096 <__rt_bridge_clear_notif>
1c00459a:	b7e1                	j	1c004562 <exit+0x3a>

1c00459c <abort>:
1c00459c:	1141                	addi	sp,sp,-16
1c00459e:	557d                	li	a0,-1
1c0045a0:	c606                	sw	ra,12(sp)
1c0045a2:	3759                	jal	1c004528 <exit>

1c0045a4 <__rt_io_init>:
#endif
}

RT_FC_BOOT_CODE void __attribute__((constructor)) __rt_io_init()
{
  __rt_putc_host_buffer_index = 0;
1c0045a4:	1c0067b7          	lui	a5,0x1c006
1c0045a8:	0007ae23          	sw	zero,28(a5) # 1c00601c <__rt_putc_host_buffer_index>
void __rt_fc_cluster_unlock(rt_fc_lock_t *lock, rt_fc_lock_req_t *req);

static inline void __rt_fc_lock_init(rt_fc_lock_t *lock)
{
#if defined(ARCHI_HAS_FC)
  lock->waiting = NULL;
1c0045ac:	1b0017b7          	lui	a5,0x1b001
1c0045b0:	bbc78793          	addi	a5,a5,-1092 # 1b000bbc <__rt_io_fc_lock>
1c0045b4:	0007a223          	sw	zero,4(a5)
  lock->locked = 0;
1c0045b8:	0007a023          	sw	zero,0(a5)
  lock->fc_wait = NULL;
1c0045bc:	0007a623          	sw	zero,12(a5)
  __rt_fc_lock_init(&__rt_io_fc_lock);

#if defined(__RT_USE_UART)
  _rt_io_uart = NULL;
1c0045c0:	1c0067b7          	lui	a5,0x1c006
1c0045c4:	0207a023          	sw	zero,32(a5) # 1c006020 <_rt_io_uart>
  __rt_io_event_current = NULL;
1c0045c8:	1c0067b7          	lui	a5,0x1c006
1c0045cc:	0007aa23          	sw	zero,20(a5) # 1c006014 <__rt_io_event_current>
  return __rt_iodev;
1c0045d0:	1c0067b7          	lui	a5,0x1c006

  if (rt_iodev() == RT_IODEV_UART)
1c0045d4:	d687a783          	lw	a5,-664(a5) # 1c005d68 <__rt_iodev>
1c0045d8:	0217be63          	p.bneimm	a5,1,1c004614 <__rt_io_init+0x70>
  {
    __rt_cbsys_add(RT_CBSYS_START, __rt_io_start, NULL);
1c0045dc:	1c0045b7          	lui	a1,0x1c004
{
1c0045e0:	1141                	addi	sp,sp,-16
    __rt_cbsys_add(RT_CBSYS_START, __rt_io_start, NULL);
1c0045e2:	4601                	li	a2,0
1c0045e4:	04c58593          	addi	a1,a1,76 # 1c00404c <__rt_io_start>
1c0045e8:	4501                	li	a0,0
{
1c0045ea:	c606                	sw	ra,12(sp)
    __rt_cbsys_add(RT_CBSYS_START, __rt_io_start, NULL);
1c0045ec:	fcafe0ef          	jal	ra,1c002db6 <__rt_cbsys_add>
    __rt_cbsys_add(RT_CBSYS_STOP, __rt_io_stop, NULL);
1c0045f0:	1c0045b7          	lui	a1,0x1c004
1c0045f4:	33258593          	addi	a1,a1,818 # 1c004332 <__rt_io_stop>
1c0045f8:	4601                	li	a2,0
1c0045fa:	4505                	li	a0,1
1c0045fc:	fbafe0ef          	jal	ra,1c002db6 <__rt_cbsys_add>
    __rt_io_pending_flush = 0;
    rt_event_alloc(NULL, 1);
  }
#endif

}
1c004600:	40b2                	lw	ra,12(sp)
    __rt_io_pending_flush = 0;
1c004602:	1c0067b7          	lui	a5,0x1c006
1c004606:	0007ac23          	sw	zero,24(a5) # 1c006018 <__rt_io_pending_flush>
    rt_event_alloc(NULL, 1);
1c00460a:	4585                	li	a1,1
1c00460c:	4501                	li	a0,0
}
1c00460e:	0141                	addi	sp,sp,16
    rt_event_alloc(NULL, 1);
1c004610:	bc3fe06f          	j	1c0031d2 <rt_event_alloc>
1c004614:	8082                	ret

1c004616 <__internal_semihost>:
    return __internal_semihost(SEMIHOSTING_SYS_SEEK, (long) args);
}

int semihost_flen(int fd)
{
    return __internal_semihost(SEMIHOSTING_SYS_FLEN, (long) fd);
1c004616:	01f01013          	slli	zero,zero,0x1f
1c00461a:	00100073          	ebreak
1c00461e:	40705013          	srai	zero,zero,0x7
1c004622:	8082                	ret

1c004624 <semihost_write0>:
1c004624:	85aa                	mv	a1,a0
1c004626:	4511                	li	a0,4
1c004628:	b7fd                	j	1c004616 <__internal_semihost>

1c00462a <semihost_exit>:
}

int semihost_exit(int code)
{
    return __internal_semihost(SEMIHOSTING_SYS_EXIT, (long) code);
1c00462a:	85aa                	mv	a1,a0
1c00462c:	4561                	li	a0,24
1c00462e:	b7e5                	j	1c004616 <__internal_semihost>

1c004630 <printf>:

	return r;
}

int printf(const char *format, ...)
{
1c004630:	7139                	addi	sp,sp,-64
1c004632:	d432                	sw	a2,40(sp)
	va_list vargs;
	int     r;

	va_start(vargs, format);
	r = _prf_locked(fputc_locked, DESC(stdout), format, vargs);
1c004634:	862a                	mv	a2,a0
1c004636:	1c004537          	lui	a0,0x1c004
{
1c00463a:	d22e                	sw	a1,36(sp)
1c00463c:	d636                	sw	a3,44(sp)
	r = _prf_locked(fputc_locked, DESC(stdout), format, vargs);
1c00463e:	4589                	li	a1,2
	va_start(vargs, format);
1c004640:	1054                	addi	a3,sp,36
	r = _prf_locked(fputc_locked, DESC(stdout), format, vargs);
1c004642:	4e850513          	addi	a0,a0,1256 # 1c0044e8 <fputc_locked>
{
1c004646:	ce06                	sw	ra,28(sp)
1c004648:	d83a                	sw	a4,48(sp)
1c00464a:	da3e                	sw	a5,52(sp)
1c00464c:	dc42                	sw	a6,56(sp)
1c00464e:	de46                	sw	a7,60(sp)
	va_start(vargs, format);
1c004650:	c636                	sw	a3,12(sp)
	r = _prf_locked(fputc_locked, DESC(stdout), format, vargs);
1c004652:	357d                	jal	1c004500 <_prf_locked>
	va_end(vargs);

	return r;
}
1c004654:	40f2                	lw	ra,28(sp)
1c004656:	6121                	addi	sp,sp,64
1c004658:	8082                	ret

1c00465a <_to_x>:
 * Writes the specified number into the buffer in the given base,
 * using the digit characters 0-9a-z (i.e. base>36 will start writing
 * odd bytes).
 */
static int _to_x(char *buf, unsigned VALTYPE n, unsigned int base)
{
1c00465a:	7179                	addi	sp,sp,-48
1c00465c:	d422                	sw	s0,40(sp)
1c00465e:	d226                	sw	s1,36(sp)
1c004660:	ce4e                	sw	s3,28(sp)
1c004662:	cc52                	sw	s4,24(sp)
1c004664:	ca56                	sw	s5,20(sp)
1c004666:	c85a                	sw	s6,16(sp)
1c004668:	d606                	sw	ra,44(sp)
1c00466a:	d04a                	sw	s2,32(sp)
1c00466c:	c65e                	sw	s7,12(sp)
1c00466e:	84aa                	mv	s1,a0
1c004670:	89ae                	mv	s3,a1
1c004672:	8a32                	mv	s4,a2
1c004674:	8ab6                	mv	s5,a3
1c004676:	842a                	mv	s0,a0

	do {
		unsigned int d = n % base;

		n /= base;
		*buf++ = '0' + d + (d > 9 ? ('a' - '0' - 10) : 0);
1c004678:	4b25                	li	s6,9
		unsigned int d = n % base;
1c00467a:	8656                	mv	a2,s5
1c00467c:	4681                	li	a3,0
1c00467e:	854e                	mv	a0,s3
1c004680:	85d2                	mv	a1,s4
1c004682:	aeafc0ef          	jal	ra,1c00096c <__umoddi3>
		n /= base;
1c004686:	85d2                	mv	a1,s4
		unsigned int d = n % base;
1c004688:	892a                	mv	s2,a0
		n /= base;
1c00468a:	8656                	mv	a2,s5
1c00468c:	854e                	mv	a0,s3
1c00468e:	4681                	li	a3,0
1c004690:	fa1fb0ef          	jal	ra,1c000630 <__udivdi3>
1c004694:	89aa                	mv	s3,a0
1c004696:	8a2e                	mv	s4,a1
		*buf++ = '0' + d + (d > 9 ? ('a' - '0' - 10) : 0);
1c004698:	02700713          	li	a4,39
1c00469c:	012b6363          	bltu	s6,s2,1c0046a2 <_to_x+0x48>
1c0046a0:	4701                	li	a4,0
1c0046a2:	03090913          	addi	s2,s2,48
1c0046a6:	974a                	add	a4,a4,s2
1c0046a8:	00e40023          	sb	a4,0(s0)
	} while (n);
1c0046ac:	8dc9                	or	a1,a1,a0
		*buf++ = '0' + d + (d > 9 ? ('a' - '0' - 10) : 0);
1c0046ae:	00140793          	addi	a5,s0,1
	} while (n);
1c0046b2:	e195                	bnez	a1,1c0046d6 <_to_x+0x7c>

	*buf = 0;
1c0046b4:	00078023          	sb	zero,0(a5)
	len = buf - start;
1c0046b8:	40978533          	sub	a0,a5,s1

	for (buf--; buf > start; buf--, start++) {
1c0046bc:	0084ef63          	bltu	s1,s0,1c0046da <_to_x+0x80>
		*buf = *start;
		*start = tmp;
	}

	return len;
}
1c0046c0:	50b2                	lw	ra,44(sp)
1c0046c2:	5422                	lw	s0,40(sp)
1c0046c4:	5492                	lw	s1,36(sp)
1c0046c6:	5902                	lw	s2,32(sp)
1c0046c8:	49f2                	lw	s3,28(sp)
1c0046ca:	4a62                	lw	s4,24(sp)
1c0046cc:	4ad2                	lw	s5,20(sp)
1c0046ce:	4b42                	lw	s6,16(sp)
1c0046d0:	4bb2                	lw	s7,12(sp)
1c0046d2:	6145                	addi	sp,sp,48
1c0046d4:	8082                	ret
1c0046d6:	843e                	mv	s0,a5
1c0046d8:	b74d                	j	1c00467a <_to_x+0x20>
		*buf = *start;
1c0046da:	0004c703          	lbu	a4,0(s1)
		char tmp = *buf;
1c0046de:	00044783          	lbu	a5,0(s0)
		*buf = *start;
1c0046e2:	fee40fab          	p.sb	a4,-1(s0!)
		*start = tmp;
1c0046e6:	00f480ab          	p.sb	a5,1(s1!)
1c0046ea:	bfc9                	j	1c0046bc <_to_x+0x62>

1c0046ec <_rlrshift>:
	return (buf + _to_udec(buf, value)) - start;
}

static	void _rlrshift(uint64_t *v)
{
	*v = (*v & 1) + (*v >> 1);
1c0046ec:	411c                	lw	a5,0(a0)
1c0046ee:	4154                	lw	a3,4(a0)
1c0046f0:	fc17b733          	p.bclr	a4,a5,30,1
1c0046f4:	01f69613          	slli	a2,a3,0x1f
1c0046f8:	8385                	srli	a5,a5,0x1
1c0046fa:	8fd1                	or	a5,a5,a2
1c0046fc:	97ba                	add	a5,a5,a4
1c0046fe:	8285                	srli	a3,a3,0x1
1c004700:	00e7b733          	sltu	a4,a5,a4
1c004704:	9736                	add	a4,a4,a3
1c004706:	c11c                	sw	a5,0(a0)
1c004708:	c158                	sw	a4,4(a0)
}
1c00470a:	8082                	ret

1c00470c <_ldiv5>:
 * taken from the full 64 bit space.
 */
static void _ldiv5(uint64_t *v)
{
	uint32_t hi;
	uint64_t rem = *v, quot = 0U, q;
1c00470c:	4118                	lw	a4,0(a0)
1c00470e:	4154                	lw	a3,4(a0)
	 */
	rem += 2U;

	for (i = 0; i < 3; i++) {
		hi = rem >> shifts[i];
		q = (uint64_t)(hi / 5U) << shifts[i];
1c004710:	4615                	li	a2,5
	rem += 2U;
1c004712:	00270793          	addi	a5,a4,2
1c004716:	00e7b733          	sltu	a4,a5,a4
1c00471a:	9736                	add	a4,a4,a3
		q = (uint64_t)(hi / 5U) << shifts[i];
1c00471c:	02c755b3          	divu	a1,a4,a2
		rem -= q * 5U;
1c004720:	42b61733          	p.msu	a4,a2,a1
		hi = rem >> shifts[i];
1c004724:	01d71693          	slli	a3,a4,0x1d
1c004728:	0037d713          	srli	a4,a5,0x3
1c00472c:	8f55                	or	a4,a4,a3
		q = (uint64_t)(hi / 5U) << shifts[i];
1c00472e:	02c75733          	divu	a4,a4,a2
1c004732:	01d75693          	srli	a3,a4,0x1d
1c004736:	070e                	slli	a4,a4,0x3
		rem -= q * 5U;
1c004738:	42e617b3          	p.msu	a5,a2,a4
		quot += q;
1c00473c:	95b6                	add	a1,a1,a3
		q = (uint64_t)(hi / 5U) << shifts[i];
1c00473e:	02c7d7b3          	divu	a5,a5,a2
		quot += q;
1c004742:	973e                	add	a4,a4,a5
1c004744:	00f737b3          	sltu	a5,a4,a5
1c004748:	97ae                	add	a5,a5,a1
	}

	*v = quot;
1c00474a:	c118                	sw	a4,0(a0)
1c00474c:	c15c                	sw	a5,4(a0)
}
1c00474e:	8082                	ret

1c004750 <_get_digit>:

static	char _get_digit(uint64_t *fr, int *digit_count)
{
	char rval;

	if (*digit_count > 0) {
1c004750:	419c                	lw	a5,0(a1)
		*digit_count -= 1;
		*fr = *fr * 10U;
		rval = ((*fr >> 60) & 0xF) + '0';
		*fr &= 0x0FFFFFFFFFFFFFFFull;
	} else {
		rval = '0';
1c004752:	03000713          	li	a4,48
	if (*digit_count > 0) {
1c004756:	02f05563          	blez	a5,1c004780 <_get_digit+0x30>
		*digit_count -= 1;
1c00475a:	17fd                	addi	a5,a5,-1
1c00475c:	c19c                	sw	a5,0(a1)
		*fr = *fr * 10U;
1c00475e:	411c                	lw	a5,0(a0)
1c004760:	4729                	li	a4,10
1c004762:	4150                	lw	a2,4(a0)
1c004764:	02f706b3          	mul	a3,a4,a5
1c004768:	02f737b3          	mulhu	a5,a4,a5
		*fr &= 0x0FFFFFFFFFFFFFFFull;
1c00476c:	c114                	sw	a3,0(a0)
		*fr = *fr * 10U;
1c00476e:	42c707b3          	p.mac	a5,a4,a2
		rval = ((*fr >> 60) & 0xF) + '0';
1c004772:	01c7d713          	srli	a4,a5,0x1c
		*fr &= 0x0FFFFFFFFFFFFFFFull;
1c004776:	c7c7b7b3          	p.bclr	a5,a5,3,28
		rval = ((*fr >> 60) & 0xF) + '0';
1c00477a:	03070713          	addi	a4,a4,48
		*fr &= 0x0FFFFFFFFFFFFFFFull;
1c00477e:	c15c                	sw	a5,4(a0)
	}

	return rval;
}
1c004780:	853a                	mv	a0,a4
1c004782:	8082                	ret

1c004784 <_prf>:
	*sptr = p;
	return i;
}

int _prf(int (*func)(), void *dest, const char *format, va_list vargs)
{
1c004784:	7135                	addi	sp,sp,-160
1c004786:	c94a                	sw	s2,144(sp)
1c004788:	c74e                	sw	s3,140(sp)
1c00478a:	c15a                	sw	s6,128(sp)
1c00478c:	dede                	sw	s7,124(sp)
1c00478e:	cf06                	sw	ra,156(sp)
1c004790:	cd22                	sw	s0,152(sp)
1c004792:	cb26                	sw	s1,148(sp)
1c004794:	c552                	sw	s4,136(sp)
1c004796:	c356                	sw	s5,132(sp)
1c004798:	dce2                	sw	s8,120(sp)
1c00479a:	dae6                	sw	s9,116(sp)
1c00479c:	d8ea                	sw	s10,112(sp)
1c00479e:	d6ee                	sw	s11,108(sp)
1c0047a0:	8b2a                	mv	s6,a0
1c0047a2:	8bae                	mv	s7,a1
1c0047a4:	8936                	mv	s2,a3
	struct zero_padding zero;
	VALTYPE val;

#define PUTC(c)	do { if ((*func)(c, dest) == EOF) return EOF; } while (false)

	count = 0;
1c0047a6:	4981                	li	s3,0

	while ((c = *format++)) {
1c0047a8:	00064503          	lbu	a0,0(a2)
1c0047ac:	00160c13          	addi	s8,a2,1
1c0047b0:	c911                	beqz	a0,1c0047c4 <_prf+0x40>
		if (c != '%') {
1c0047b2:	02500793          	li	a5,37
1c0047b6:	14f50563          	beq	a0,a5,1c004900 <_prf+0x17c>
			PUTC(c);
1c0047ba:	85de                	mv	a1,s7
1c0047bc:	9b02                	jalr	s6
1c0047be:	13f53fe3          	p.bneimm	a0,-1,1c0050fc <_prf+0x978>
1c0047c2:	59fd                	li	s3,-1
		}
	}
	return count;

#undef PUTC
}
1c0047c4:	40fa                	lw	ra,156(sp)
1c0047c6:	446a                	lw	s0,152(sp)
1c0047c8:	854e                	mv	a0,s3
1c0047ca:	44da                	lw	s1,148(sp)
1c0047cc:	494a                	lw	s2,144(sp)
1c0047ce:	49ba                	lw	s3,140(sp)
1c0047d0:	4a2a                	lw	s4,136(sp)
1c0047d2:	4a9a                	lw	s5,132(sp)
1c0047d4:	4b0a                	lw	s6,128(sp)
1c0047d6:	5bf6                	lw	s7,124(sp)
1c0047d8:	5c66                	lw	s8,120(sp)
1c0047da:	5cd6                	lw	s9,116(sp)
1c0047dc:	5d46                	lw	s10,112(sp)
1c0047de:	5db6                	lw	s11,108(sp)
1c0047e0:	610d                	addi	sp,sp,160
1c0047e2:	8082                	ret
				switch (c) {
1c0047e4:	108d8663          	beq	s11,s0,1c0048f0 <_prf+0x16c>
1c0047e8:	0fb46863          	bltu	s0,s11,1c0048d8 <_prf+0x154>
1c0047ec:	fc0d8ce3          	beqz	s11,1c0047c4 <_prf+0x40>
1c0047f0:	0ecd8d63          	beq	s11,a2,1c0048ea <_prf+0x166>
					fplus = true;
1c0047f4:	8c52                	mv	s8,s4
			while (strchr("-+ #0", (c = *format++)) != NULL) {
1c0047f6:	000c4d83          	lbu	s11,0(s8)
1c0047fa:	1c006737          	lui	a4,0x1c006
1c0047fe:	bb470513          	addi	a0,a4,-1100 # 1c005bb4 <__clz_tab+0x3c0>
1c004802:	85ee                	mv	a1,s11
1c004804:	c232                	sw	a2,4(sp)
1c004806:	b63ff0ef          	jal	ra,1c004368 <strchr>
1c00480a:	001c0a13          	addi	s4,s8,1
1c00480e:	4612                	lw	a2,4(sp)
1c004810:	f971                	bnez	a0,1c0047e4 <_prf+0x60>
			if (c == '*') {
1c004812:	02a00713          	li	a4,42
1c004816:	10ed9563          	bne	s11,a4,1c004920 <_prf+0x19c>
				width = va_arg(vargs, int);
1c00481a:	00092c83          	lw	s9,0(s2)
1c00481e:	00490713          	addi	a4,s2,4
				if (width < 0) {
1c004822:	000cd663          	bgez	s9,1c00482e <_prf+0xaa>
					fminus = true;
1c004826:	4785                	li	a5,1
					width = -width;
1c004828:	41900cb3          	neg	s9,s9
					fminus = true;
1c00482c:	cc3e                	sw	a5,24(sp)
				c = *format++;
1c00482e:	000a4d83          	lbu	s11,0(s4)
				width = va_arg(vargs, int);
1c004832:	893a                	mv	s2,a4
				c = *format++;
1c004834:	002c0a13          	addi	s4,s8,2
			if (c == '.') {
1c004838:	02e00713          	li	a4,46
			precision = -1;
1c00483c:	547d                	li	s0,-1
			if (c == '.') {
1c00483e:	00ed9f63          	bne	s11,a4,1c00485c <_prf+0xd8>
				if (c == '*') {
1c004842:	000a4703          	lbu	a4,0(s4)
1c004846:	02a00793          	li	a5,42
1c00484a:	10f71e63          	bne	a4,a5,1c004966 <_prf+0x1e2>
					precision = va_arg(vargs, int);
1c00484e:	00092403          	lw	s0,0(s2)
				c = *format++;
1c004852:	0a05                	addi	s4,s4,1
					precision = va_arg(vargs, int);
1c004854:	0911                	addi	s2,s2,4
				c = *format++;
1c004856:	000a4d83          	lbu	s11,0(s4)
1c00485a:	0a05                	addi	s4,s4,1
			if (strchr("hlz", c) != NULL) {
1c00485c:	1c006737          	lui	a4,0x1c006
1c004860:	85ee                	mv	a1,s11
1c004862:	bbc70513          	addi	a0,a4,-1092 # 1c005bbc <__clz_tab+0x3c8>
1c004866:	84ee                	mv	s1,s11
1c004868:	b01ff0ef          	jal	ra,1c004368 <strchr>
1c00486c:	10050e63          	beqz	a0,1c004988 <_prf+0x204>
				if (i == 'l' && c == 'l') {
1c004870:	06c00693          	li	a3,108
				c = *format++;
1c004874:	001a0c13          	addi	s8,s4,1
1c004878:	000a4d83          	lbu	s11,0(s4)
				if (i == 'l' && c == 'l') {
1c00487c:	0ed49963          	bne	s1,a3,1c00496e <_prf+0x1ea>
1c004880:	009d9863          	bne	s11,s1,1c004890 <_prf+0x10c>
					c = *format++;
1c004884:	001a4d83          	lbu	s11,1(s4)
1c004888:	002a0c13          	addi	s8,s4,2
					i = 'L';
1c00488c:	04c00493          	li	s1,76
			switch (c) {
1c004890:	06700693          	li	a3,103
1c004894:	17b6e263          	bltu	a3,s11,1c0049f8 <_prf+0x274>
1c004898:	06500693          	li	a3,101
1c00489c:	32ddfc63          	bleu	a3,s11,1c004bd4 <_prf+0x450>
1c0048a0:	04700693          	li	a3,71
1c0048a4:	0fb6e563          	bltu	a3,s11,1c00498e <_prf+0x20a>
1c0048a8:	04500713          	li	a4,69
1c0048ac:	32edf463          	bleu	a4,s11,1c004bd4 <_prf+0x450>
1c0048b0:	f00d8ae3          	beqz	s11,1c0047c4 <_prf+0x40>
1c0048b4:	02500713          	li	a4,37
1c0048b8:	02ed8de3          	beq	s11,a4,1c0050f2 <_prf+0x96e>
				PUTC('%');
1c0048bc:	85de                	mv	a1,s7
1c0048be:	02500513          	li	a0,37
1c0048c2:	9b02                	jalr	s6
1c0048c4:	eff52fe3          	p.beqimm	a0,-1,1c0047c2 <_prf+0x3e>
				PUTC(c);
1c0048c8:	85de                	mv	a1,s7
1c0048ca:	856e                	mv	a0,s11
1c0048cc:	9b02                	jalr	s6
1c0048ce:	eff52ae3          	p.beqimm	a0,-1,1c0047c2 <_prf+0x3e>
				count += 2;
1c0048d2:	0989                	addi	s3,s3,2
1c0048d4:	02b0006f          	j	1c0050fe <_prf+0x97a>
				switch (c) {
1c0048d8:	039d8163          	beq	s11,s9,1c0048fa <_prf+0x176>
1c0048dc:	009d8c63          	beq	s11,s1,1c0048f4 <_prf+0x170>
1c0048e0:	f1ad9ae3          	bne	s11,s10,1c0047f4 <_prf+0x70>
					fplus = true;
1c0048e4:	4705                	li	a4,1
1c0048e6:	c63a                	sw	a4,12(sp)
					break;
1c0048e8:	b731                	j	1c0047f4 <_prf+0x70>
					fspace = true;
1c0048ea:	4785                	li	a5,1
1c0048ec:	c83e                	sw	a5,16(sp)
					break;
1c0048ee:	b719                	j	1c0047f4 <_prf+0x70>
					falt = true;
1c0048f0:	4a85                	li	s5,1
					break;
1c0048f2:	b709                	j	1c0047f4 <_prf+0x70>
					fzero = true;
1c0048f4:	4705                	li	a4,1
1c0048f6:	ce3a                	sw	a4,28(sp)
					break;
1c0048f8:	bdf5                	j	1c0047f4 <_prf+0x70>
					fminus = true;
1c0048fa:	4785                	li	a5,1
1c0048fc:	cc3e                	sw	a5,24(sp)
1c0048fe:	bddd                	j	1c0047f4 <_prf+0x70>
			fminus = fplus = fspace = falt = fzero = false;
1c004900:	ce02                	sw	zero,28(sp)
1c004902:	c802                	sw	zero,16(sp)
1c004904:	c602                	sw	zero,12(sp)
1c004906:	cc02                	sw	zero,24(sp)
1c004908:	4a81                	li	s5,0
				switch (c) {
1c00490a:	02300413          	li	s0,35
1c00490e:	02d00c93          	li	s9,45
1c004912:	03000493          	li	s1,48
1c004916:	02b00d13          	li	s10,43
1c00491a:	02000613          	li	a2,32
1c00491e:	bde1                	j	1c0047f6 <_prf+0x72>
	return ((((unsigned)c) >= ' ') && (((unsigned)c) <= '~'));
}

static inline int isdigit(int a)
{
	return (((unsigned)(a)-'0') < 10);
1c004920:	fd0d8713          	addi	a4,s11,-48
			} else if (!isdigit(c)) {
1c004924:	46a5                	li	a3,9
				width = 0;
1c004926:	4c81                	li	s9,0
			} else if (!isdigit(c)) {
1c004928:	f0e6e8e3          	bltu	a3,a4,1c004838 <_prf+0xb4>
	while (isdigit(*p)) {
1c00492c:	4725                	li	a4,9
		i = 10 * i + *p++ - '0';
1c00492e:	4629                	li	a2,10
	while (isdigit(*p)) {
1c004930:	8a62                	mv	s4,s8
1c004932:	001a4d8b          	p.lbu	s11,1(s4!)
1c004936:	fd0d8693          	addi	a3,s11,-48
1c00493a:	eed76fe3          	bltu	a4,a3,1c004838 <_prf+0xb4>
		i = 10 * i + *p++ - '0';
1c00493e:	87ee                	mv	a5,s11
1c004940:	42cc87b3          	p.mac	a5,s9,a2
1c004944:	8c52                	mv	s8,s4
1c004946:	fd078c93          	addi	s9,a5,-48
1c00494a:	b7dd                	j	1c004930 <_prf+0x1ac>
1c00494c:	42b407b3          	p.mac	a5,s0,a1
1c004950:	8a3a                	mv	s4,a4
1c004952:	fd078413          	addi	s0,a5,-48
	while (isdigit(*p)) {
1c004956:	8752                	mv	a4,s4
1c004958:	0017478b          	p.lbu	a5,1(a4!)
1c00495c:	fd078613          	addi	a2,a5,-48
1c004960:	fec6f6e3          	bleu	a2,a3,1c00494c <_prf+0x1c8>
1c004964:	bdcd                	j	1c004856 <_prf+0xd2>
	int i = 0;
1c004966:	4401                	li	s0,0
	while (isdigit(*p)) {
1c004968:	46a5                	li	a3,9
		i = 10 * i + *p++ - '0';
1c00496a:	45a9                	li	a1,10
1c00496c:	b7ed                	j	1c004956 <_prf+0x1d2>
				} else if (i == 'h' && c == 'h') {
1c00496e:	06800693          	li	a3,104
1c004972:	f0d49fe3          	bne	s1,a3,1c004890 <_prf+0x10c>
1c004976:	f09d9de3          	bne	s11,s1,1c004890 <_prf+0x10c>
					c = *format++;
1c00497a:	002a0c13          	addi	s8,s4,2
1c00497e:	001a4d83          	lbu	s11,1(s4)
					i = 'H';
1c004982:	04800493          	li	s1,72
1c004986:	b729                	j	1c004890 <_prf+0x10c>
1c004988:	8c52                	mv	s8,s4
			i = 0;
1c00498a:	4481                	li	s1,0
1c00498c:	b711                	j	1c004890 <_prf+0x10c>
			switch (c) {
1c00498e:	06300693          	li	a3,99
1c004992:	12dd8a63          	beq	s11,a3,1c004ac6 <_prf+0x342>
1c004996:	09b6e163          	bltu	a3,s11,1c004a18 <_prf+0x294>
1c00499a:	05800693          	li	a3,88
1c00499e:	f0dd9fe3          	bne	s11,a3,1c0048bc <_prf+0x138>
				switch (i) {
1c0049a2:	06c00693          	li	a3,108
1c0049a6:	6cd48363          	beq	s1,a3,1c00506c <_prf+0x8e8>
1c0049aa:	07a00693          	li	a3,122
1c0049ae:	6ad48f63          	beq	s1,a3,1c00506c <_prf+0x8e8>
1c0049b2:	04c00693          	li	a3,76
1c0049b6:	6ad49b63          	bne	s1,a3,1c00506c <_prf+0x8e8>
					val = va_arg(vargs, unsigned long long);
1c0049ba:	091d                	addi	s2,s2,7
1c0049bc:	c4093933          	p.bclr	s2,s2,2,0
1c0049c0:	00092583          	lw	a1,0(s2)
1c0049c4:	00492603          	lw	a2,4(s2)
1c0049c8:	00890a13          	addi	s4,s2,8
				if (c == 'o') {
1c0049cc:	06f00713          	li	a4,111
1c0049d0:	00c4                	addi	s1,sp,68
1c0049d2:	6aed9d63          	bne	s11,a4,1c00508c <_prf+0x908>
	if (alt_form) {
1c0049d6:	6a0a8163          	beqz	s5,1c005078 <_prf+0x8f4>
		*buf++ = '0';
1c0049da:	03000793          	li	a5,48
1c0049de:	04f10223          	sb	a5,68(sp)
		if (!value) {
1c0049e2:	00c5e7b3          	or	a5,a1,a2
		*buf++ = '0';
1c0049e6:	04510513          	addi	a0,sp,69
		if (!value) {
1c0049ea:	68079863          	bnez	a5,1c00507a <_prf+0x8f6>
			*buf++ = 0;
1c0049ee:	040102a3          	sb	zero,69(sp)
			prefix = 0;
1c0049f2:	4901                	li	s2,0
			return 1;
1c0049f4:	4d85                	li	s11,1
1c0049f6:	a069                	j	1c004a80 <_prf+0x2fc>
			switch (c) {
1c0049f8:	07000693          	li	a3,112
1c0049fc:	62dd8f63          	beq	s11,a3,1c00503a <_prf+0x8b6>
1c004a00:	09b6e663          	bltu	a3,s11,1c004a8c <_prf+0x308>
1c004a04:	06e00693          	li	a3,110
1c004a08:	5edd8463          	beq	s11,a3,1c004ff0 <_prf+0x86c>
1c004a0c:	f9b6ebe3          	bltu	a3,s11,1c0049a2 <_prf+0x21e>
1c004a10:	06900693          	li	a3,105
1c004a14:	eadd94e3          	bne	s11,a3,1c0048bc <_prf+0x138>
				switch (i) {
1c004a18:	06c00793          	li	a5,108
1c004a1c:	18f48563          	beq	s1,a5,1c004ba6 <_prf+0x422>
1c004a20:	07a00793          	li	a5,122
1c004a24:	18f48163          	beq	s1,a5,1c004ba6 <_prf+0x422>
1c004a28:	04c00793          	li	a5,76
1c004a2c:	16f49d63          	bne	s1,a5,1c004ba6 <_prf+0x422>
					val = va_arg(vargs, long long);
1c004a30:	091d                	addi	s2,s2,7
1c004a32:	c4093933          	p.bclr	s2,s2,2,0
1c004a36:	00092583          	lw	a1,0(s2)
1c004a3a:	00492a83          	lw	s5,4(s2)
1c004a3e:	00890a13          	addi	s4,s2,8
1c004a42:	04410d93          	addi	s11,sp,68
	if (value < 0) {
1c004a46:	160ad763          	bgez	s5,1c004bb4 <_prf+0x430>
		*buf++ = '-';
1c004a4a:	02d00793          	li	a5,45
		value = -value;
1c004a4e:	40b005b3          	neg	a1,a1
		*buf++ = '-';
1c004a52:	04f10223          	sb	a5,68(sp)
		value = -value;
1c004a56:	41500633          	neg	a2,s5
1c004a5a:	00b037b3          	snez	a5,a1
1c004a5e:	8e1d                	sub	a2,a2,a5
		*buf++ = ' ';
1c004a60:	04510913          	addi	s2,sp,69
	return _to_x(buf, value, 10);
1c004a64:	854a                	mv	a0,s2
1c004a66:	46a9                	li	a3,10
1c004a68:	bf3ff0ef          	jal	ra,1c00465a <_to_x>
				if (fplus || fspace || val < 0) {
1c004a6c:	47b2                	lw	a5,12(sp)
	return (buf + _to_udec(buf, value)) - start;
1c004a6e:	954a                	add	a0,a0,s2
1c004a70:	41b50db3          	sub	s11,a0,s11
					prefix = 1;
1c004a74:	4905                	li	s2,1
				if (fplus || fspace || val < 0) {
1c004a76:	e789                	bnez	a5,1c004a80 <_prf+0x2fc>
1c004a78:	4742                	lw	a4,16(sp)
1c004a7a:	e319                	bnez	a4,1c004a80 <_prf+0x2fc>
1c004a7c:	01fad913          	srli	s2,s5,0x1f
			if (precision >= 0) {
1c004a80:	04045c63          	bgez	s0,1c004ad8 <_prf+0x354>
			zero.predot = zero.postdot = zero.trail = 0;
1c004a84:	4401                	li	s0,0
1c004a86:	4a81                	li	s5,0
1c004a88:	4681                	li	a3,0
1c004a8a:	a401                	j	1c004c8a <_prf+0x506>
			switch (c) {
1c004a8c:	07500693          	li	a3,117
1c004a90:	f0dd89e3          	beq	s11,a3,1c0049a2 <_prf+0x21e>
1c004a94:	07800693          	li	a3,120
1c004a98:	f0dd85e3          	beq	s11,a3,1c0049a2 <_prf+0x21e>
1c004a9c:	07300713          	li	a4,115
1c004aa0:	e0ed9ee3          	bne	s11,a4,1c0048bc <_prf+0x138>
				cptr = va_arg(vargs, char *);
1c004aa4:	00490a13          	addi	s4,s2,4
1c004aa8:	00092783          	lw	a5,0(s2)
				if (precision < 0) {
1c004aac:	00045663          	bgez	s0,1c004ab8 <_prf+0x334>
					precision = INT_MAX;
1c004ab0:	80000737          	lui	a4,0x80000
1c004ab4:	fff74413          	not	s0,a4
1c004ab8:	86be                	mv	a3,a5
				for (clen = 0; clen < precision; clen++) {
1c004aba:	4d81                	li	s11,0
1c004abc:	5bb41263          	bne	s0,s11,1c005060 <_prf+0x8dc>
1c004ac0:	4901                	li	s2,0
1c004ac2:	4401                	li	s0,0
1c004ac4:	a819                	j	1c004ada <_prf+0x356>
				buf[0] = va_arg(vargs, int);
1c004ac6:	00092783          	lw	a5,0(s2)
1c004aca:	00490a13          	addi	s4,s2,4
				clen = 1;
1c004ace:	4d85                	li	s11,1
				buf[0] = va_arg(vargs, int);
1c004ad0:	04f10223          	sb	a5,68(sp)
				break;
1c004ad4:	4901                	li	s2,0
1c004ad6:	4401                	li	s0,0
1c004ad8:	00dc                	addi	a5,sp,68
				zero_head = precision - clen + prefix;
1c004ada:	41b40d33          	sub	s10,s0,s11
1c004ade:	9d4a                	add	s10,s10,s2
			zero.predot = zero.postdot = zero.trail = 0;
1c004ae0:	4401                	li	s0,0
1c004ae2:	4a81                	li	s5,0
1c004ae4:	4681                	li	a3,0
1c004ae6:	040d6d33          	p.max	s10,s10,zero
			if (!fminus && width > 0) {
1c004aea:	4762                	lw	a4,24(sp)
			width -= clen + zero_head;
1c004aec:	01bd0633          	add	a2,s10,s11
1c004af0:	40cc8cb3          	sub	s9,s9,a2
			if (!fminus && width > 0) {
1c004af4:	e701                	bnez	a4,1c004afc <_prf+0x378>
1c004af6:	84e6                	mv	s1,s9
1c004af8:	63904263          	bgtz	s9,1c00511c <_prf+0x998>
1c004afc:	012784b3          	add	s1,a5,s2
			while (prefix-- > 0) {
1c004b00:	62979463          	bne	a5,s1,1c005128 <_prf+0x9a4>
1c004b04:	84ea                	mv	s1,s10
			while (zero_head-- > 0) {
1c004b06:	14fd                	addi	s1,s1,-1
1c004b08:	63f4bc63          	p.bneimm	s1,-1,1c005140 <_prf+0x9bc>
			clen -= prefix;
1c004b0c:	412d84b3          	sub	s1,s11,s2
1c004b10:	8726                	mv	a4,s1
			if (zero.predot) {
1c004b12:	c295                	beqz	a3,1c004b36 <_prf+0x3b2>
				c = *cptr;
1c004b14:	0007c503          	lbu	a0,0(a5)
				while (isdigit(c)) {
1c004b18:	8dbe                	mv	s11,a5
1c004b1a:	00978833          	add	a6,a5,s1
1c004b1e:	4625                	li	a2,9
1c004b20:	fd050593          	addi	a1,a0,-48
1c004b24:	41b80733          	sub	a4,a6,s11
1c004b28:	62b67863          	bleu	a1,a2,1c005158 <_prf+0x9d4>
1c004b2c:	8636                	mv	a2,a3
				while (zero.predot-- > 0) {
1c004b2e:	64061363          	bnez	a2,1c005174 <_prf+0x9f0>
				clen -= zero.predot;
1c004b32:	8f15                	sub	a4,a4,a3
1c004b34:	87ee                	mv	a5,s11
			if (zero.postdot) {
1c004b36:	020a8e63          	beqz	s5,1c004b72 <_prf+0x3ee>
1c004b3a:	8dbe                	mv	s11,a5
1c004b3c:	00e78833          	add	a6,a5,a4
				} while (c != '.');
1c004b40:	02e00613          	li	a2,46
					c = *cptr++;
1c004b44:	001dc68b          	p.lbu	a3,1(s11!)
					PUTC(c);
1c004b48:	85de                	mv	a1,s7
1c004b4a:	c232                	sw	a2,4(sp)
1c004b4c:	8536                	mv	a0,a3
1c004b4e:	c036                	sw	a3,0(sp)
1c004b50:	c442                	sw	a6,8(sp)
1c004b52:	9b02                	jalr	s6
1c004b54:	4612                	lw	a2,4(sp)
1c004b56:	4682                	lw	a3,0(sp)
1c004b58:	4822                	lw	a6,8(sp)
1c004b5a:	c7f524e3          	p.beqimm	a0,-1,1c0047c2 <_prf+0x3e>
1c004b5e:	41b80733          	sub	a4,a6,s11
				} while (c != '.');
1c004b62:	fec691e3          	bne	a3,a2,1c004b44 <_prf+0x3c0>
1c004b66:	86d6                	mv	a3,s5
				while (zero.postdot-- > 0) {
1c004b68:	62d04563          	bgtz	a3,1c005192 <_prf+0xa0e>
				clen -= zero.postdot;
1c004b6c:	41570733          	sub	a4,a4,s5
					c = *cptr++;
1c004b70:	87ee                	mv	a5,s11
			if (zero.trail) {
1c004b72:	c415                	beqz	s0,1c004b9e <_prf+0x41a>
				c = *cptr;
1c004b74:	0007c503          	lbu	a0,0(a5)
				while (isdigit(c) || c == '.') {
1c004b78:	8dbe                	mv	s11,a5
1c004b7a:	973e                	add	a4,a4,a5
1c004b7c:	4625                	li	a2,9
1c004b7e:	02e00693          	li	a3,46
1c004b82:	fd050593          	addi	a1,a0,-48
1c004b86:	41b70ab3          	sub	s5,a4,s11
1c004b8a:	62b67163          	bleu	a1,a2,1c0051ac <_prf+0xa28>
1c004b8e:	60d50f63          	beq	a0,a3,1c0051ac <_prf+0xa28>
1c004b92:	8722                	mv	a4,s0
				while (zero.trail-- > 0) {
1c004b94:	62e04a63          	bgtz	a4,1c0051c8 <_prf+0xa44>
				clen -= zero.trail;
1c004b98:	408a8733          	sub	a4,s5,s0
1c004b9c:	87ee                	mv	a5,s11
1c004b9e:	843e                	mv	s0,a5
1c004ba0:	00e78ab3          	add	s5,a5,a4
1c004ba4:	a599                	j	1c0051ea <_prf+0xa66>
					val = va_arg(vargs, int);
1c004ba6:	00092583          	lw	a1,0(s2)
1c004baa:	00490a13          	addi	s4,s2,4
1c004bae:	41f5da93          	srai	s5,a1,0x1f
					break;
1c004bb2:	bd41                	j	1c004a42 <_prf+0x2be>
	} else if (fplus) {
1c004bb4:	47b2                	lw	a5,12(sp)
1c004bb6:	c799                	beqz	a5,1c004bc4 <_prf+0x440>
		*buf++ = '+';
1c004bb8:	02b00793          	li	a5,43
		*buf++ = ' ';
1c004bbc:	04f10223          	sb	a5,68(sp)
1c004bc0:	8656                	mv	a2,s5
1c004bc2:	bd79                	j	1c004a60 <_prf+0x2dc>
	} else if (fspace) {
1c004bc4:	4742                	lw	a4,16(sp)
1c004bc6:	c701                	beqz	a4,1c004bce <_prf+0x44a>
		*buf++ = ' ';
1c004bc8:	02000793          	li	a5,32
1c004bcc:	bfc5                	j	1c004bbc <_prf+0x438>
	} else if (fspace) {
1c004bce:	8656                	mv	a2,s5
1c004bd0:	896e                	mv	s2,s11
1c004bd2:	bd49                	j	1c004a64 <_prf+0x2e0>
				u.d = va_arg(vargs, double);
1c004bd4:	091d                	addi	s2,s2,7
1c004bd6:	c4093933          	p.bclr	s2,s2,2,0
				double_val = u.i;
1c004bda:	00092583          	lw	a1,0(s2)
1c004bde:	00492683          	lw	a3,4(s2)
	fract = (double_temp << 11) & ~HIGHBIT64;
1c004be2:	800007b7          	lui	a5,0x80000
1c004be6:	0155d613          	srli	a2,a1,0x15
1c004bea:	00b69713          	slli	a4,a3,0xb
1c004bee:	8f51                	or	a4,a4,a2
1c004bf0:	fff7c793          	not	a5,a5
1c004bf4:	05ae                	slli	a1,a1,0xb
1c004bf6:	8f7d                	and	a4,a4,a5
				u.d = va_arg(vargs, double);
1c004bf8:	00890a13          	addi	s4,s2,8
	fract = (double_temp << 11) & ~HIGHBIT64;
1c004bfc:	d82e                	sw	a1,48(sp)
	exp = double_temp >> 52 & 0x7ff;
1c004bfe:	0146d913          	srli	s2,a3,0x14
	fract = (double_temp << 11) & ~HIGHBIT64;
1c004c02:	da3a                	sw	a4,52(sp)
	exp = double_temp >> 52 & 0x7ff;
1c004c04:	e8b93933          	p.bclr	s2,s2,20,11
	if (sign) {
1c004c08:	0806d863          	bgez	a3,1c004c98 <_prf+0x514>
		*buf++ = '-';
1c004c0c:	02d00693          	li	a3,45
		*buf++ = ' ';
1c004c10:	04d10223          	sb	a3,68(sp)
1c004c14:	04510493          	addi	s1,sp,69
	if (exp == 0x7ff) {
1c004c18:	7ff00693          	li	a3,2047
1c004c1c:	0cd91363          	bne	s2,a3,1c004ce2 <_prf+0x55e>
		if (!fract) {
1c004c20:	8f4d                	or	a4,a4,a1
1c004c22:	fbfd8793          	addi	a5,s11,-65
1c004c26:	00348513          	addi	a0,s1,3
1c004c2a:	eb49                	bnez	a4,1c004cbc <_prf+0x538>
			if (isupper(c)) {
1c004c2c:	4765                	li	a4,25
1c004c2e:	06f76f63          	bltu	a4,a5,1c004cac <_prf+0x528>
				*buf++ = 'I';
1c004c32:	6795                	lui	a5,0x5
1c004c34:	e4978793          	addi	a5,a5,-439 # 4e49 <__rt_stack_size+0x4649>
1c004c38:	00f49023          	sh	a5,0(s1)
				*buf++ = 'N';
1c004c3c:	04600793          	li	a5,70
		return buf - start;
1c004c40:	04410913          	addi	s2,sp,68
				*buf++ = 'a';
1c004c44:	00f48123          	sb	a5,2(s1)
		*buf = 0;
1c004c48:	000481a3          	sb	zero,3(s1)
		return buf - start;
1c004c4c:	41250533          	sub	a0,a0,s2
			zero.predot = zero.postdot = zero.trail = 0;
1c004c50:	4401                	li	s0,0
1c004c52:	4a81                	li	s5,0
1c004c54:	4681                	li	a3,0
				if (fplus || fspace || (buf[0] == '-')) {
1c004c56:	4732                	lw	a4,12(sp)
					prefix = 1;
1c004c58:	4905                	li	s2,1
				if (fplus || fspace || (buf[0] == '-')) {
1c004c5a:	eb09                	bnez	a4,1c004c6c <_prf+0x4e8>
1c004c5c:	47c2                	lw	a5,16(sp)
1c004c5e:	e799                	bnez	a5,1c004c6c <_prf+0x4e8>
1c004c60:	04414903          	lbu	s2,68(sp)
1c004c64:	fd390913          	addi	s2,s2,-45
1c004c68:	00193913          	seqz	s2,s2
				if (!isdigit(buf[prefix])) {
1c004c6c:	1098                	addi	a4,sp,96
1c004c6e:	012707b3          	add	a5,a4,s2
1c004c72:	fe47c783          	lbu	a5,-28(a5)
				clen += zero.predot + zero.postdot + zero.trail;
1c004c76:	015684b3          	add	s1,a3,s5
1c004c7a:	94a2                	add	s1,s1,s0
1c004c7c:	fd078793          	addi	a5,a5,-48
				if (!isdigit(buf[prefix])) {
1c004c80:	4625                	li	a2,9
				clen += zero.predot + zero.postdot + zero.trail;
1c004c82:	00a48db3          	add	s11,s1,a0
				if (!isdigit(buf[prefix])) {
1c004c86:	46f66e63          	bltu	a2,a5,1c005102 <_prf+0x97e>
			} else if (fzero) {
1c004c8a:	47f2                	lw	a5,28(sp)
1c004c8c:	46078b63          	beqz	a5,1c005102 <_prf+0x97e>
				zero_head = width - clen;
1c004c90:	41bc8d33          	sub	s10,s9,s11
1c004c94:	00dc                	addi	a5,sp,68
1c004c96:	bd81                	j	1c004ae6 <_prf+0x362>
	} else if (fplus) {
1c004c98:	47b2                	lw	a5,12(sp)
		*buf++ = '+';
1c004c9a:	02b00693          	li	a3,43
	} else if (fplus) {
1c004c9e:	fbad                	bnez	a5,1c004c10 <_prf+0x48c>
	} else if (fspace) {
1c004ca0:	47c2                	lw	a5,16(sp)
1c004ca2:	00c4                	addi	s1,sp,68
1c004ca4:	dbb5                	beqz	a5,1c004c18 <_prf+0x494>
		*buf++ = ' ';
1c004ca6:	02000693          	li	a3,32
1c004caa:	b79d                	j	1c004c10 <_prf+0x48c>
				*buf++ = 'i';
1c004cac:	679d                	lui	a5,0x7
1c004cae:	e6978793          	addi	a5,a5,-407 # 6e69 <__rt_stack_size+0x6669>
1c004cb2:	00f49023          	sh	a5,0(s1)
				*buf++ = 'n';
1c004cb6:	06600793          	li	a5,102
1c004cba:	b759                	j	1c004c40 <_prf+0x4bc>
			if (isupper(c)) {
1c004cbc:	4765                	li	a4,25
1c004cbe:	00f76a63          	bltu	a4,a5,1c004cd2 <_prf+0x54e>
				*buf++ = 'N';
1c004cc2:	6791                	lui	a5,0x4
1c004cc4:	14e78793          	addi	a5,a5,334 # 414e <__rt_stack_size+0x394e>
1c004cc8:	00f49023          	sh	a5,0(s1)
				*buf++ = 'A';
1c004ccc:	04e00793          	li	a5,78
1c004cd0:	bf85                	j	1c004c40 <_prf+0x4bc>
				*buf++ = 'n';
1c004cd2:	6799                	lui	a5,0x6
1c004cd4:	16e78793          	addi	a5,a5,366 # 616e <__rt_stack_size+0x596e>
1c004cd8:	00f49023          	sh	a5,0(s1)
				*buf++ = 'a';
1c004cdc:	06e00793          	li	a5,110
1c004ce0:	b785                	j	1c004c40 <_prf+0x4bc>
	if (c == 'F') {
1c004ce2:	04600693          	li	a3,70
1c004ce6:	00dd9463          	bne	s11,a3,1c004cee <_prf+0x56a>
		c = 'f';
1c004cea:	06600d93          	li	s11,102
	if ((exp | fract) != 0) {
1c004cee:	41f95613          	srai	a2,s2,0x1f
1c004cf2:	00b966b3          	or	a3,s2,a1
1c004cf6:	8e59                	or	a2,a2,a4
1c004cf8:	8ed1                	or	a3,a3,a2
1c004cfa:	1c068263          	beqz	a3,1c004ebe <_prf+0x73a>
		if (exp == 0) {
1c004cfe:	10090d63          	beqz	s2,1c004e18 <_prf+0x694>
		fract |= HIGHBIT64;
1c004d02:	5752                	lw	a4,52(sp)
1c004d04:	800007b7          	lui	a5,0x80000
		exp -= (1023 - 1);	/* +1 since .1 vs 1. */
1c004d08:	c0290913          	addi	s2,s2,-1022
		fract |= HIGHBIT64;
1c004d0c:	8f5d                	or	a4,a4,a5
1c004d0e:	da3a                	sw	a4,52(sp)
1c004d10:	4d01                	li	s10,0
	while (exp <= -3) {
1c004d12:	5779                	li	a4,-2
1c004d14:	10e94f63          	blt	s2,a4,1c004e32 <_prf+0x6ae>
	while (exp > 0) {
1c004d18:	17204663          	bgtz	s2,1c004e84 <_prf+0x700>
		_rlrshift(&fract);
1c004d1c:	1808                	addi	a0,sp,48
		exp++;
1c004d1e:	0905                	addi	s2,s2,1
		_rlrshift(&fract);
1c004d20:	9cdff0ef          	jal	ra,1c0046ec <_rlrshift>
	while (exp < (0 + 4)) {
1c004d24:	fe493ce3          	p.bneimm	s2,4,1c004d1c <_prf+0x598>
	if (precision < 0) {
1c004d28:	00045363          	bgez	s0,1c004d2e <_prf+0x5aa>
		precision = 6;		/* Default precision if none given */
1c004d2c:	4419                	li	s0,6
	if ((c == 'g') || (c == 'G')) {
1c004d2e:	0dfdf713          	andi	a4,s11,223
1c004d32:	04700693          	li	a3,71
	prune_zero = false;		/* Assume trailing 0's allowed     */
1c004d36:	ca02                	sw	zero,20(sp)
	if ((c == 'g') || (c == 'G')) {
1c004d38:	02d71563          	bne	a4,a3,1c004d62 <_prf+0x5de>
		if (decexp < (-4 + 1) || decexp > precision) {
1c004d3c:	5775                	li	a4,-3
1c004d3e:	00ed4463          	blt	s10,a4,1c004d46 <_prf+0x5c2>
1c004d42:	19a45163          	ble	s10,s0,1c004ec4 <_prf+0x740>
			c += 'e' - 'g';
1c004d46:	ffed8793          	addi	a5,s11,-2
1c004d4a:	0ff7fd93          	andi	s11,a5,255
			if (precision > 0) {
1c004d4e:	4c040e63          	beqz	s0,1c00522a <_prf+0xaa6>
				precision--;
1c004d52:	147d                	addi	s0,s0,-1
		if (!falt && (precision > 0)) {
1c004d54:	4c0a9b63          	bnez	s5,1c00522a <_prf+0xaa6>
1c004d58:	00802933          	sgtz	s2,s0
1c004d5c:	0ff97913          	andi	s2,s2,255
1c004d60:	ca4a                	sw	s2,20(sp)
	if (c == 'f') {
1c004d62:	06600713          	li	a4,102
1c004d66:	4ced9363          	bne	s11,a4,1c00522c <_prf+0xaa8>
		exp = precision + decexp;
1c004d6a:	008d0733          	add	a4,s10,s0
		if (exp < 0) {
1c004d6e:	06600d93          	li	s11,102
1c004d72:	4a075f63          	bgez	a4,1c005230 <_prf+0xaac>
	digit_count = 16;
1c004d76:	4741                	li	a4,16
1c004d78:	d63a                	sw	a4,44(sp)
			exp = 0;
1c004d7a:	4901                	li	s2,0
	ltemp = 0x0800000000000000;
1c004d7c:	4601                	li	a2,0
1c004d7e:	080006b7          	lui	a3,0x8000
1c004d82:	dc32                	sw	a2,56(sp)
1c004d84:	de36                	sw	a3,60(sp)
	while (exp--) {
1c004d86:	197d                	addi	s2,s2,-1
1c004d88:	15f93563          	p.bneimm	s2,-1,1c004ed2 <_prf+0x74e>
	fract += ltemp;
1c004d8c:	5742                	lw	a4,48(sp)
1c004d8e:	56e2                	lw	a3,56(sp)
1c004d90:	5652                	lw	a2,52(sp)
1c004d92:	55f2                	lw	a1,60(sp)
1c004d94:	96ba                	add	a3,a3,a4
1c004d96:	00e6b733          	sltu	a4,a3,a4
1c004d9a:	962e                	add	a2,a2,a1
1c004d9c:	9732                	add	a4,a4,a2
1c004d9e:	da3a                	sw	a4,52(sp)
1c004da0:	d836                	sw	a3,48(sp)
	if ((fract >> 32) & 0xF0000000) {
1c004da2:	f6073733          	p.bclr	a4,a4,27,0
1c004da6:	cb01                	beqz	a4,1c004db6 <_prf+0x632>
		_ldiv5(&fract);
1c004da8:	1808                	addi	a0,sp,48
1c004daa:	963ff0ef          	jal	ra,1c00470c <_ldiv5>
		_rlrshift(&fract);
1c004dae:	1808                	addi	a0,sp,48
1c004db0:	93dff0ef          	jal	ra,1c0046ec <_rlrshift>
		decexp++;
1c004db4:	0d05                	addi	s10,s10,1
	if (c == 'f') {
1c004db6:	06600713          	li	a4,102
1c004dba:	16ed9163          	bne	s11,a4,1c004f1c <_prf+0x798>
		if (decexp > 0) {
1c004dbe:	8926                	mv	s2,s1
1c004dc0:	13a04963          	bgtz	s10,1c004ef2 <_prf+0x76e>
			*buf++ = '0';
1c004dc4:	03000713          	li	a4,48
1c004dc8:	00e48023          	sb	a4,0(s1)
1c004dcc:	00148913          	addi	s2,s1,1
			zero.predot = zero.postdot = zero.trail = 0;
1c004dd0:	4681                	li	a3,0
		if (falt || (precision > 0)) {
1c004dd2:	120a8763          	beqz	s5,1c004f00 <_prf+0x77c>
			*buf++ = '.';
1c004dd6:	02e00593          	li	a1,46
1c004dda:	00b90023          	sb	a1,0(s2)
1c004dde:	00190713          	addi	a4,s2,1
		if (decexp < 0 && precision > 0) {
1c004de2:	440d0263          	beqz	s10,1c005226 <_prf+0xaa2>
1c004de6:	12805863          	blez	s0,1c004f16 <_prf+0x792>
			zp->postdot = -decexp;
1c004dea:	41a00ab3          	neg	s5,s10
1c004dee:	048acab3          	p.min	s5,s5,s0
			precision -= zp->postdot;
1c004df2:	41540433          	sub	s0,s0,s5
			zero.predot = zero.postdot = zero.trail = 0;
1c004df6:	893a                	mv	s2,a4
		while (precision > 0 && digit_count > 0) {
1c004df8:	10805763          	blez	s0,1c004f06 <_prf+0x782>
1c004dfc:	5732                	lw	a4,44(sp)
1c004dfe:	10e05463          	blez	a4,1c004f06 <_prf+0x782>
			*buf++ = _get_digit(&fract, &digit_count);
1c004e02:	106c                	addi	a1,sp,44
1c004e04:	1808                	addi	a0,sp,48
1c004e06:	c036                	sw	a3,0(sp)
1c004e08:	949ff0ef          	jal	ra,1c004750 <_get_digit>
1c004e0c:	00a900ab          	p.sb	a0,1(s2!)
			precision--;
1c004e10:	147d                	addi	s0,s0,-1
1c004e12:	4682                	lw	a3,0(sp)
1c004e14:	b7d5                	j	1c004df8 <_prf+0x674>
				exp--;
1c004e16:	197d                	addi	s2,s2,-1
			while (((fract <<= 1) & HIGHBIT64) == 0) {
1c004e18:	01f5d693          	srli	a3,a1,0x1f
1c004e1c:	0706                	slli	a4,a4,0x1
1c004e1e:	8f55                	or	a4,a4,a3
1c004e20:	0586                	slli	a1,a1,0x1
1c004e22:	fe075ae3          	bgez	a4,1c004e16 <_prf+0x692>
1c004e26:	d82e                	sw	a1,48(sp)
1c004e28:	da3a                	sw	a4,52(sp)
1c004e2a:	bde1                	j	1c004d02 <_prf+0x57e>
			_rlrshift(&fract);
1c004e2c:	1808                	addi	a0,sp,48
1c004e2e:	8bfff0ef          	jal	ra,1c0046ec <_rlrshift>
		while ((fract >> 32) >= (MAXFP1 / 5)) {
1c004e32:	55d2                	lw	a1,52(sp)
1c004e34:	33333737          	lui	a4,0x33333
1c004e38:	33270713          	addi	a4,a4,818 # 33333332 <__l2_end+0x1732d1aa>
1c004e3c:	5642                	lw	a2,48(sp)
1c004e3e:	0905                	addi	s2,s2,1
1c004e40:	feb766e3          	bltu	a4,a1,1c004e2c <_prf+0x6a8>
		fract *= 5U;
1c004e44:	4695                	li	a3,5
1c004e46:	02c6b733          	mulhu	a4,a3,a2
		decexp--;
1c004e4a:	1d7d                	addi	s10,s10,-1
		fract *= 5U;
1c004e4c:	02c68633          	mul	a2,a3,a2
1c004e50:	42b68733          	p.mac	a4,a3,a1
1c004e54:	d832                	sw	a2,48(sp)
		decexp--;
1c004e56:	4681                	li	a3,0
		fract *= 5U;
1c004e58:	da3a                	sw	a4,52(sp)
		while ((fract >> 32) <= (MAXFP1 / 2)) {
1c004e5a:	800007b7          	lui	a5,0x80000
1c004e5e:	fff7c793          	not	a5,a5
1c004e62:	00e7f763          	bleu	a4,a5,1c004e70 <_prf+0x6ec>
1c004e66:	ea0686e3          	beqz	a3,1c004d12 <_prf+0x58e>
1c004e6a:	d832                	sw	a2,48(sp)
1c004e6c:	da3a                	sw	a4,52(sp)
1c004e6e:	b555                	j	1c004d12 <_prf+0x58e>
			fract <<= 1;
1c004e70:	01f65593          	srli	a1,a2,0x1f
1c004e74:	00171693          	slli	a3,a4,0x1
1c004e78:	00d5e733          	or	a4,a1,a3
1c004e7c:	0606                	slli	a2,a2,0x1
			exp--;
1c004e7e:	197d                	addi	s2,s2,-1
1c004e80:	4685                	li	a3,1
1c004e82:	bfe1                	j	1c004e5a <_prf+0x6d6>
		_ldiv5(&fract);
1c004e84:	1808                	addi	a0,sp,48
1c004e86:	887ff0ef          	jal	ra,1c00470c <_ldiv5>
1c004e8a:	5642                	lw	a2,48(sp)
1c004e8c:	5752                	lw	a4,52(sp)
		exp--;
1c004e8e:	197d                	addi	s2,s2,-1
		decexp++;
1c004e90:	0d05                	addi	s10,s10,1
1c004e92:	4681                	li	a3,0
		while ((fract >> 32) <= (MAXFP1 / 2)) {
1c004e94:	800007b7          	lui	a5,0x80000
1c004e98:	fff7c793          	not	a5,a5
1c004e9c:	00e7f763          	bleu	a4,a5,1c004eaa <_prf+0x726>
1c004ea0:	e6068ce3          	beqz	a3,1c004d18 <_prf+0x594>
1c004ea4:	d832                	sw	a2,48(sp)
1c004ea6:	da3a                	sw	a4,52(sp)
1c004ea8:	bd85                	j	1c004d18 <_prf+0x594>
			fract <<= 1;
1c004eaa:	01f65593          	srli	a1,a2,0x1f
1c004eae:	00171693          	slli	a3,a4,0x1
1c004eb2:	00d5e733          	or	a4,a1,a3
1c004eb6:	0606                	slli	a2,a2,0x1
			exp--;
1c004eb8:	197d                	addi	s2,s2,-1
1c004eba:	4685                	li	a3,1
1c004ebc:	bfe1                	j	1c004e94 <_prf+0x710>
	if ((exp | fract) != 0) {
1c004ebe:	4d01                	li	s10,0
1c004ec0:	4901                	li	s2,0
1c004ec2:	bda9                	j	1c004d1c <_prf+0x598>
			precision -= decexp;
1c004ec4:	41a40433          	sub	s0,s0,s10
		if (!falt && (precision > 0)) {
1c004ec8:	ea0a91e3          	bnez	s5,1c004d6a <_prf+0x5e6>
			c = 'f';
1c004ecc:	06600d93          	li	s11,102
1c004ed0:	b561                	j	1c004d58 <_prf+0x5d4>
		_ldiv5(&ltemp);
1c004ed2:	1828                	addi	a0,sp,56
1c004ed4:	839ff0ef          	jal	ra,1c00470c <_ldiv5>
		_rlrshift(&ltemp);
1c004ed8:	1828                	addi	a0,sp,56
1c004eda:	813ff0ef          	jal	ra,1c0046ec <_rlrshift>
1c004ede:	b565                	j	1c004d86 <_prf+0x602>
				*buf++ = _get_digit(&fract, &digit_count);
1c004ee0:	106c                	addi	a1,sp,44
1c004ee2:	1808                	addi	a0,sp,48
1c004ee4:	86dff0ef          	jal	ra,1c004750 <_get_digit>
1c004ee8:	00a900ab          	p.sb	a0,1(s2!)
				decexp--;
1c004eec:	1d7d                	addi	s10,s10,-1
			while (decexp > 0 && digit_count > 0) {
1c004eee:	000d0563          	beqz	s10,1c004ef8 <_prf+0x774>
1c004ef2:	5732                	lw	a4,44(sp)
1c004ef4:	fee046e3          	bgtz	a4,1c004ee0 <_prf+0x75c>
		if (falt || (precision > 0)) {
1c004ef8:	300a9f63          	bnez	s5,1c005216 <_prf+0xa92>
			zp->predot = decexp;
1c004efc:	86ea                	mv	a3,s10
			decexp = 0;
1c004efe:	4d01                	li	s10,0
			zero.predot = zero.postdot = zero.trail = 0;
1c004f00:	4a81                	li	s5,0
		if (falt || (precision > 0)) {
1c004f02:	ec804ae3          	bgtz	s0,1c004dd6 <_prf+0x652>
	if (prune_zero) {
1c004f06:	4752                	lw	a4,20(sp)
1c004f08:	eb31                	bnez	a4,1c004f5c <_prf+0x7d8>
	return buf - start;
1c004f0a:	00c8                	addi	a0,sp,68
	*buf = 0;
1c004f0c:	00090023          	sb	zero,0(s2)
	return buf - start;
1c004f10:	40a90533          	sub	a0,s2,a0
1c004f14:	b389                	j	1c004c56 <_prf+0x4d2>
			*buf++ = '.';
1c004f16:	893a                	mv	s2,a4
			zero.predot = zero.postdot = zero.trail = 0;
1c004f18:	4a81                	li	s5,0
1c004f1a:	b7f5                	j	1c004f06 <_prf+0x782>
		*buf = _get_digit(&fract, &digit_count);
1c004f1c:	106c                	addi	a1,sp,44
1c004f1e:	1808                	addi	a0,sp,48
1c004f20:	831ff0ef          	jal	ra,1c004750 <_get_digit>
1c004f24:	00a48023          	sb	a0,0(s1)
		if (*buf++ != '0') {
1c004f28:	03000713          	li	a4,48
1c004f2c:	00e50363          	beq	a0,a4,1c004f32 <_prf+0x7ae>
			decexp--;
1c004f30:	1d7d                	addi	s10,s10,-1
		if (falt || (precision > 0)) {
1c004f32:	000a9663          	bnez	s5,1c004f3e <_prf+0x7ba>
		if (*buf++ != '0') {
1c004f36:	00148913          	addi	s2,s1,1
		if (falt || (precision > 0)) {
1c004f3a:	00805d63          	blez	s0,1c004f54 <_prf+0x7d0>
			*buf++ = '.';
1c004f3e:	02e00713          	li	a4,46
1c004f42:	00248913          	addi	s2,s1,2
1c004f46:	00e480a3          	sb	a4,1(s1)
		while (precision > 0 && digit_count > 0) {
1c004f4a:	00805563          	blez	s0,1c004f54 <_prf+0x7d0>
1c004f4e:	5732                	lw	a4,44(sp)
1c004f50:	08e04663          	bgtz	a4,1c004fdc <_prf+0x858>
	if (prune_zero) {
1c004f54:	47d2                	lw	a5,20(sp)
			zero.predot = zero.postdot = zero.trail = 0;
1c004f56:	4a81                	li	s5,0
1c004f58:	4681                	li	a3,0
	if (prune_zero) {
1c004f5a:	cf99                	beqz	a5,1c004f78 <_prf+0x7f4>
		while (*--buf == '0')
1c004f5c:	03000513          	li	a0,48
1c004f60:	fff90713          	addi	a4,s2,-1
1c004f64:	00074583          	lbu	a1,0(a4)
1c004f68:	08a58263          	beq	a1,a0,1c004fec <_prf+0x868>
		if (*buf != '.') {
1c004f6c:	02e00513          	li	a0,46
		zp->trail = 0;
1c004f70:	4401                	li	s0,0
		if (*buf != '.') {
1c004f72:	00a59363          	bne	a1,a0,1c004f78 <_prf+0x7f4>
		while (*--buf == '0')
1c004f76:	893a                	mv	s2,a4
	if ((c == 'e') || (c == 'E')) {
1c004f78:	0dfdf713          	andi	a4,s11,223
1c004f7c:	04500593          	li	a1,69
1c004f80:	f8b715e3          	bne	a4,a1,1c004f0a <_prf+0x786>
		*buf++ = c;
1c004f84:	85ca                	mv	a1,s2
1c004f86:	01b5812b          	p.sb	s11,2(a1!)
			*buf++ = '+';
1c004f8a:	02b00793          	li	a5,43
		if (decexp < 0) {
1c004f8e:	000d5663          	bgez	s10,1c004f9a <_prf+0x816>
			decexp = -decexp;
1c004f92:	41a00d33          	neg	s10,s10
			*buf++ = '-';
1c004f96:	02d00793          	li	a5,45
			*buf++ = '+';
1c004f9a:	00f900a3          	sb	a5,1(s2)
		if (decexp >= 100) {
1c004f9e:	06300793          	li	a5,99
1c004fa2:	01a7de63          	ble	s10,a5,1c004fbe <_prf+0x83a>
			*buf++ = (decexp / 100) + '0';
1c004fa6:	06400713          	li	a4,100
1c004faa:	02ed47b3          	div	a5,s10,a4
1c004fae:	00390593          	addi	a1,s2,3
			decexp %= 100;
1c004fb2:	02ed6d33          	rem	s10,s10,a4
			*buf++ = (decexp / 100) + '0';
1c004fb6:	03078793          	addi	a5,a5,48 # 80000030 <pulp__FC+0x80000031>
1c004fba:	00f90123          	sb	a5,2(s2)
		*buf++ = (decexp / 10) + '0';
1c004fbe:	47a9                	li	a5,10
1c004fc0:	892e                	mv	s2,a1
1c004fc2:	02fd4733          	div	a4,s10,a5
		decexp %= 10;
1c004fc6:	02fd68b3          	rem	a7,s10,a5
		*buf++ = (decexp / 10) + '0';
1c004fca:	03070713          	addi	a4,a4,48
1c004fce:	00e9012b          	p.sb	a4,2(s2!)
		*buf++ = decexp + '0';
1c004fd2:	03088893          	addi	a7,a7,48
1c004fd6:	011580a3          	sb	a7,1(a1)
1c004fda:	bf05                	j	1c004f0a <_prf+0x786>
			*buf++ = _get_digit(&fract, &digit_count);
1c004fdc:	106c                	addi	a1,sp,44
1c004fde:	1808                	addi	a0,sp,48
1c004fe0:	f70ff0ef          	jal	ra,1c004750 <_get_digit>
1c004fe4:	00a900ab          	p.sb	a0,1(s2!)
			precision--;
1c004fe8:	147d                	addi	s0,s0,-1
1c004fea:	b785                	j	1c004f4a <_prf+0x7c6>
		while (*--buf == '0')
1c004fec:	893a                	mv	s2,a4
1c004fee:	bf8d                	j	1c004f60 <_prf+0x7dc>
1c004ff0:	8a4a                	mv	s4,s2
				switch (i) {
1c004ff2:	04c00693          	li	a3,76
1c004ff6:	004a278b          	p.lw	a5,4(s4!)
1c004ffa:	02d48a63          	beq	s1,a3,1c00502e <_prf+0x8aa>
1c004ffe:	0096c963          	blt	a3,s1,1c005010 <_prf+0x88c>
1c005002:	04800693          	li	a3,72
1c005006:	02d48063          	beq	s1,a3,1c005026 <_prf+0x8a2>
					*va_arg(vargs, int *) = count;
1c00500a:	0137a023          	sw	s3,0(a5)
					break;
1c00500e:	a801                	j	1c00501e <_prf+0x89a>
				switch (i) {
1c005010:	06800693          	li	a3,104
1c005014:	fed49be3          	bne	s1,a3,1c00500a <_prf+0x886>
					*va_arg(vargs, short *) = count;
1c005018:	874e                	mv	a4,s3
1c00501a:	00e79023          	sh	a4,0(a5)
				continue;
1c00501e:	8952                	mv	s2,s4
1c005020:	8662                	mv	a2,s8
1c005022:	f86ff06f          	j	1c0047a8 <_prf+0x24>
					*va_arg(vargs, char *) = count;
1c005026:	874e                	mv	a4,s3
1c005028:	00e78023          	sb	a4,0(a5)
					break;
1c00502c:	bfcd                	j	1c00501e <_prf+0x89a>
					*va_arg(vargs, long long *) = count;
1c00502e:	41f9d713          	srai	a4,s3,0x1f
1c005032:	0137a023          	sw	s3,0(a5)
1c005036:	c3d8                	sw	a4,4(a5)
					break;
1c005038:	b7dd                	j	1c00501e <_prf+0x89a>
				clen = _to_hex(buf, val, true, 'x');
1c00503a:	00092583          	lw	a1,0(s2)
		*buf++ = '0';
1c00503e:	77e1                	lui	a5,0xffff8
1c005040:	8307c793          	xori	a5,a5,-2000
	len = _to_x(buf, value, 16);
1c005044:	46c1                	li	a3,16
1c005046:	4601                	li	a2,0
1c005048:	04610513          	addi	a0,sp,70
		*buf++ = '0';
1c00504c:	04f11223          	sh	a5,68(sp)
	len = _to_x(buf, value, 16);
1c005050:	e0aff0ef          	jal	ra,1c00465a <_to_x>
				val = (uintptr_t) va_arg(vargs, void *);
1c005054:	00490a13          	addi	s4,s2,4
	return len + (buf - buf0);
1c005058:	00250d93          	addi	s11,a0,2
				prefix = 2;
1c00505c:	4909                	li	s2,2
				break;
1c00505e:	b40d                	j	1c004a80 <_prf+0x2fc>
					if (cptr[clen] == '\0') {
1c005060:	0016c60b          	p.lbu	a2,1(a3!) # 8000001 <__L2+0x7f80001>
1c005064:	a4060ee3          	beqz	a2,1c004ac0 <_prf+0x33c>
				for (clen = 0; clen < precision; clen++) {
1c005068:	0d85                	addi	s11,s11,1
1c00506a:	bc89                	j	1c004abc <_prf+0x338>
					val = va_arg(vargs, unsigned int);
1c00506c:	00490a13          	addi	s4,s2,4
1c005070:	00092583          	lw	a1,0(s2)
1c005074:	4601                	li	a2,0
					break;
1c005076:	ba99                	j	1c0049cc <_prf+0x248>
	if (alt_form) {
1c005078:	8526                	mv	a0,s1
	return (buf - buf0) + _to_x(buf, value, 8);
1c00507a:	46a1                	li	a3,8
1c00507c:	409504b3          	sub	s1,a0,s1
1c005080:	ddaff0ef          	jal	ra,1c00465a <_to_x>
1c005084:	00a48db3          	add	s11,s1,a0
			prefix = 0;
1c005088:	4901                	li	s2,0
1c00508a:	badd                	j	1c004a80 <_prf+0x2fc>
				} else if (c == 'u') {
1c00508c:	07500713          	li	a4,117
1c005090:	00ed9863          	bne	s11,a4,1c0050a0 <_prf+0x91c>
	return _to_x(buf, value, 10);
1c005094:	46a9                	li	a3,10
1c005096:	8526                	mv	a0,s1
1c005098:	dc2ff0ef          	jal	ra,1c00465a <_to_x>
1c00509c:	8daa                	mv	s11,a0
1c00509e:	b7ed                	j	1c005088 <_prf+0x904>
	if (alt_form) {
1c0050a0:	8d26                	mv	s10,s1
1c0050a2:	000a8963          	beqz	s5,1c0050b4 <_prf+0x930>
		*buf++ = '0';
1c0050a6:	7761                	lui	a4,0xffff8
1c0050a8:	83074713          	xori	a4,a4,-2000
1c0050ac:	04e11223          	sh	a4,68(sp)
		*buf++ = 'x';
1c0050b0:	04610d13          	addi	s10,sp,70
	len = _to_x(buf, value, 16);
1c0050b4:	46c1                	li	a3,16
1c0050b6:	856a                	mv	a0,s10
1c0050b8:	da2ff0ef          	jal	ra,1c00465a <_to_x>
	if (prefix == 'X') {
1c0050bc:	05800713          	li	a4,88
1c0050c0:	02ed9263          	bne	s11,a4,1c0050e4 <_prf+0x960>
1c0050c4:	87a6                	mv	a5,s1
		if (*buf >= 'a' && *buf <= 'z') {
1c0050c6:	45e5                	li	a1,25
1c0050c8:	0017c68b          	p.lbu	a3,1(a5!) # ffff8001 <pulp__FC+0xffff8002>
1c0050cc:	f9f68613          	addi	a2,a3,-97
1c0050d0:	0ff67613          	andi	a2,a2,255
1c0050d4:	00c5e563          	bltu	a1,a2,1c0050de <_prf+0x95a>
			*buf += 'A' - 'a';
1c0050d8:	1681                	addi	a3,a3,-32
1c0050da:	fed78fa3          	sb	a3,-1(a5)
	} while (*buf++);
1c0050de:	fff7c703          	lbu	a4,-1(a5)
1c0050e2:	f37d                	bnez	a4,1c0050c8 <_prf+0x944>
	return len + (buf - buf0);
1c0050e4:	409d0733          	sub	a4,s10,s1
1c0050e8:	00a70db3          	add	s11,a4,a0
			prefix = 0;
1c0050ec:	001a9913          	slli	s2,s5,0x1
1c0050f0:	ba41                	j	1c004a80 <_prf+0x2fc>
				PUTC('%');
1c0050f2:	85de                	mv	a1,s7
1c0050f4:	02500513          	li	a0,37
1c0050f8:	ec4ff06f          	j	1c0047bc <_prf+0x38>
				count++;
1c0050fc:	0985                	addi	s3,s3,1
				continue;
1c0050fe:	8a4a                	mv	s4,s2
1c005100:	bf39                	j	1c00501e <_prf+0x89a>
1c005102:	00dc                	addi	a5,sp,68
				zero_head = 0;
1c005104:	4d01                	li	s10,0
1c005106:	b2d5                	j	1c004aea <_prf+0x366>
					PUTC(' ');
1c005108:	85de                	mv	a1,s7
1c00510a:	02000513          	li	a0,32
1c00510e:	c036                	sw	a3,0(sp)
1c005110:	c43e                	sw	a5,8(sp)
1c005112:	9b02                	jalr	s6
1c005114:	4682                	lw	a3,0(sp)
1c005116:	47a2                	lw	a5,8(sp)
1c005118:	ebf52563          	p.beqimm	a0,-1,1c0047c2 <_prf+0x3e>
				while (width-- > 0) {
1c00511c:	14fd                	addi	s1,s1,-1
1c00511e:	fff4b5e3          	p.bneimm	s1,-1,1c005108 <_prf+0x984>
				count += width;
1c005122:	99e6                	add	s3,s3,s9
				while (width-- > 0) {
1c005124:	5cfd                	li	s9,-1
1c005126:	bad9                	j	1c004afc <_prf+0x378>
				PUTC(*cptr++);
1c005128:	0017c50b          	p.lbu	a0,1(a5!)
1c00512c:	85de                	mv	a1,s7
1c00512e:	c036                	sw	a3,0(sp)
1c005130:	c43e                	sw	a5,8(sp)
1c005132:	9b02                	jalr	s6
1c005134:	4682                	lw	a3,0(sp)
1c005136:	47a2                	lw	a5,8(sp)
1c005138:	9df534e3          	p.bneimm	a0,-1,1c004b00 <_prf+0x37c>
1c00513c:	e86ff06f          	j	1c0047c2 <_prf+0x3e>
				PUTC('0');
1c005140:	85de                	mv	a1,s7
1c005142:	03000513          	li	a0,48
1c005146:	c036                	sw	a3,0(sp)
1c005148:	c43e                	sw	a5,8(sp)
1c00514a:	9b02                	jalr	s6
1c00514c:	4682                	lw	a3,0(sp)
1c00514e:	47a2                	lw	a5,8(sp)
1c005150:	9bf53be3          	p.bneimm	a0,-1,1c004b06 <_prf+0x382>
1c005154:	e6eff06f          	j	1c0047c2 <_prf+0x3e>
					PUTC(c);
1c005158:	85de                	mv	a1,s7
1c00515a:	c232                	sw	a2,4(sp)
1c00515c:	c036                	sw	a3,0(sp)
1c00515e:	c442                	sw	a6,8(sp)
1c005160:	9b02                	jalr	s6
1c005162:	4612                	lw	a2,4(sp)
1c005164:	4682                	lw	a3,0(sp)
1c005166:	4822                	lw	a6,8(sp)
1c005168:	e5f52d63          	p.beqimm	a0,-1,1c0047c2 <_prf+0x3e>
					c = *++cptr;
1c00516c:	0d85                	addi	s11,s11,1
1c00516e:	000dc503          	lbu	a0,0(s11)
1c005172:	b27d                	j	1c004b20 <_prf+0x39c>
					PUTC('0');
1c005174:	85de                	mv	a1,s7
1c005176:	03000513          	li	a0,48
1c00517a:	c232                	sw	a2,4(sp)
1c00517c:	c036                	sw	a3,0(sp)
1c00517e:	c43a                	sw	a4,8(sp)
1c005180:	9b02                	jalr	s6
1c005182:	4612                	lw	a2,4(sp)
1c005184:	4682                	lw	a3,0(sp)
1c005186:	4722                	lw	a4,8(sp)
1c005188:	167d                	addi	a2,a2,-1
1c00518a:	9bf532e3          	p.bneimm	a0,-1,1c004b2e <_prf+0x3aa>
1c00518e:	e34ff06f          	j	1c0047c2 <_prf+0x3e>
					PUTC('0');
1c005192:	85de                	mv	a1,s7
1c005194:	03000513          	li	a0,48
1c005198:	c036                	sw	a3,0(sp)
1c00519a:	c43a                	sw	a4,8(sp)
1c00519c:	9b02                	jalr	s6
1c00519e:	4682                	lw	a3,0(sp)
1c0051a0:	4722                	lw	a4,8(sp)
1c0051a2:	16fd                	addi	a3,a3,-1
1c0051a4:	9df532e3          	p.bneimm	a0,-1,1c004b68 <_prf+0x3e4>
1c0051a8:	e1aff06f          	j	1c0047c2 <_prf+0x3e>
					PUTC(c);
1c0051ac:	85de                	mv	a1,s7
1c0051ae:	c232                	sw	a2,4(sp)
1c0051b0:	c036                	sw	a3,0(sp)
1c0051b2:	c43a                	sw	a4,8(sp)
1c0051b4:	9b02                	jalr	s6
1c0051b6:	4612                	lw	a2,4(sp)
1c0051b8:	4682                	lw	a3,0(sp)
1c0051ba:	4722                	lw	a4,8(sp)
1c0051bc:	e1f52363          	p.beqimm	a0,-1,1c0047c2 <_prf+0x3e>
					c = *++cptr;
1c0051c0:	0d85                	addi	s11,s11,1
1c0051c2:	000dc503          	lbu	a0,0(s11)
1c0051c6:	ba75                	j	1c004b82 <_prf+0x3fe>
					PUTC('0');
1c0051c8:	85de                	mv	a1,s7
1c0051ca:	03000513          	li	a0,48
1c0051ce:	c43a                	sw	a4,8(sp)
1c0051d0:	9b02                	jalr	s6
1c0051d2:	4722                	lw	a4,8(sp)
1c0051d4:	177d                	addi	a4,a4,-1
1c0051d6:	9bf53fe3          	p.bneimm	a0,-1,1c004b94 <_prf+0x410>
1c0051da:	de8ff06f          	j	1c0047c2 <_prf+0x3e>
				PUTC(*cptr++);
1c0051de:	0014450b          	p.lbu	a0,1(s0!)
1c0051e2:	85de                	mv	a1,s7
1c0051e4:	9b02                	jalr	s6
1c0051e6:	ddf52e63          	p.beqimm	a0,-1,1c0047c2 <_prf+0x3e>
1c0051ea:	408a87b3          	sub	a5,s5,s0
			while (clen-- > 0) {
1c0051ee:	fef048e3          	bgtz	a5,1c0051de <_prf+0xa5a>
			count += prefix;
1c0051f2:	994e                	add	s2,s2,s3
			count += zero_head;
1c0051f4:	012d09b3          	add	s3,s10,s2
			count += clen;
1c0051f8:	99a6                	add	s3,s3,s1
			if (width > 0) {
1c0051fa:	e39052e3          	blez	s9,1c00501e <_prf+0x89a>
				count += width;
1c0051fe:	99e6                	add	s3,s3,s9
				while (width-- > 0) {
1c005200:	1cfd                	addi	s9,s9,-1
1c005202:	e1fcaee3          	p.beqimm	s9,-1,1c00501e <_prf+0x89a>
					PUTC(' ');
1c005206:	85de                	mv	a1,s7
1c005208:	02000513          	li	a0,32
1c00520c:	9b02                	jalr	s6
1c00520e:	fff539e3          	p.bneimm	a0,-1,1c005200 <_prf+0xa7c>
1c005212:	db0ff06f          	j	1c0047c2 <_prf+0x3e>
			*buf++ = '.';
1c005216:	02e00693          	li	a3,46
1c00521a:	00d90023          	sb	a3,0(s2)
1c00521e:	00190713          	addi	a4,s2,1
			zp->predot = decexp;
1c005222:	86ea                	mv	a3,s10
			decexp = 0;
1c005224:	4d01                	li	s10,0
			zero.predot = zero.postdot = zero.trail = 0;
1c005226:	4a81                	li	s5,0
1c005228:	b6f9                	j	1c004df6 <_prf+0x672>
	prune_zero = false;		/* Assume trailing 0's allowed     */
1c00522a:	ca02                	sw	zero,20(sp)
		exp = precision + 1;
1c00522c:	00140713          	addi	a4,s0,1
	digit_count = 16;
1c005230:	46c1                	li	a3,16
1c005232:	d636                	sw	a3,44(sp)
1c005234:	04d74933          	p.min	s2,a4,a3
1c005238:	b691                	j	1c004d7c <_prf+0x5f8>

1c00523a <__rt_uart_cluster_req_done>:
  }

  return __rt_uart_open(channel, conf, event, dev_name);
  
error:
  rt_warning("[UART] Failed to open uart device\n");
1c00523a:	300476f3          	csrrci	a3,mstatus,8
1c00523e:	4785                	li	a5,1
1c005240:	08f50623          	sb	a5,140(a0)
1c005244:	08d54783          	lbu	a5,141(a0)
1c005248:	00201737          	lui	a4,0x201
1c00524c:	e0470713          	addi	a4,a4,-508 # 200e04 <__L2+0x180e04>
1c005250:	04078793          	addi	a5,a5,64
1c005254:	07da                	slli	a5,a5,0x16
1c005256:	0007e723          	p.sw	zero,a4(a5)
1c00525a:	30069073          	csrw	mstatus,a3
1c00525e:	8082                	ret

1c005260 <__rt_uart_setup.isra.5>:
1c005260:	1c006737          	lui	a4,0x1c006
1c005264:	16072703          	lw	a4,352(a4) # 1c006160 <__rt_freq_domains>
1c005268:	00155793          	srli	a5,a0,0x1
1c00526c:	97ba                	add	a5,a5,a4
1c00526e:	02a7d7b3          	divu	a5,a5,a0
1c005272:	1a102737          	lui	a4,0x1a102
1c005276:	17fd                	addi	a5,a5,-1
1c005278:	07c2                	slli	a5,a5,0x10
1c00527a:	3067e793          	ori	a5,a5,774
1c00527e:	22f72223          	sw	a5,548(a4) # 1a102224 <__l1_end+0xa102204>
1c005282:	8082                	ret

1c005284 <__rt_uart_setfreq_after>:
1c005284:	1c0067b7          	lui	a5,0x1c006
1c005288:	fe478793          	addi	a5,a5,-28 # 1c005fe4 <__rt_uart>
1c00528c:	4398                	lw	a4,0(a5)
1c00528e:	cb09                	beqz	a4,1c0052a0 <__rt_uart_setfreq_after+0x1c>
1c005290:	4788                	lw	a0,8(a5)
1c005292:	1141                	addi	sp,sp,-16
1c005294:	c606                	sw	ra,12(sp)
1c005296:	37e9                	jal	1c005260 <__rt_uart_setup.isra.5>
1c005298:	40b2                	lw	ra,12(sp)
1c00529a:	4501                	li	a0,0
1c00529c:	0141                	addi	sp,sp,16
1c00529e:	8082                	ret
1c0052a0:	4501                	li	a0,0
1c0052a2:	8082                	ret

1c0052a4 <__rt_uart_wait_tx_done.isra.6>:
1c0052a4:	1a102737          	lui	a4,0x1a102
1c0052a8:	1141                	addi	sp,sp,-16
1c0052aa:	21870713          	addi	a4,a4,536 # 1a102218 <__l1_end+0xa1021f8>
1c0052ae:	002046b7          	lui	a3,0x204
1c0052b2:	431c                	lw	a5,0(a4)
1c0052b4:	8bc1                	andi	a5,a5,16
1c0052b6:	e38d                	bnez	a5,1c0052d8 <__rt_uart_wait_tx_done.isra.6+0x34>
1c0052b8:	1a102737          	lui	a4,0x1a102
1c0052bc:	22070713          	addi	a4,a4,544 # 1a102220 <__l1_end+0xa102200>
1c0052c0:	431c                	lw	a5,0(a4)
1c0052c2:	fc17b7b3          	p.bclr	a5,a5,30,1
1c0052c6:	ffed                	bnez	a5,1c0052c0 <__rt_uart_wait_tx_done.isra.6+0x1c>
1c0052c8:	c602                	sw	zero,12(sp)
1c0052ca:	7cf00713          	li	a4,1999
1c0052ce:	47b2                	lw	a5,12(sp)
1c0052d0:	00f75763          	ble	a5,a4,1c0052de <__rt_uart_wait_tx_done.isra.6+0x3a>
1c0052d4:	0141                	addi	sp,sp,16
1c0052d6:	8082                	ret
1c0052d8:	0386e783          	p.elw	a5,56(a3) # 204038 <__L2+0x184038>
1c0052dc:	bfd9                	j	1c0052b2 <__rt_uart_wait_tx_done.isra.6+0xe>
1c0052de:	47b2                	lw	a5,12(sp)
1c0052e0:	0785                	addi	a5,a5,1
1c0052e2:	c63e                	sw	a5,12(sp)
1c0052e4:	b7ed                	j	1c0052ce <__rt_uart_wait_tx_done.isra.6+0x2a>

1c0052e6 <__rt_uart_setfreq_before>:
1c0052e6:	1c0067b7          	lui	a5,0x1c006
1c0052ea:	fe47a783          	lw	a5,-28(a5) # 1c005fe4 <__rt_uart>
1c0052ee:	cf99                	beqz	a5,1c00530c <__rt_uart_setfreq_before+0x26>
1c0052f0:	1141                	addi	sp,sp,-16
1c0052f2:	c606                	sw	ra,12(sp)
1c0052f4:	3f45                	jal	1c0052a4 <__rt_uart_wait_tx_done.isra.6>
1c0052f6:	40b2                	lw	ra,12(sp)
1c0052f8:	005007b7          	lui	a5,0x500
1c0052fc:	1a102737          	lui	a4,0x1a102
1c005300:	0799                	addi	a5,a5,6
1c005302:	22f72223          	sw	a5,548(a4) # 1a102224 <__l1_end+0xa102204>
1c005306:	4501                	li	a0,0
1c005308:	0141                	addi	sp,sp,16
1c00530a:	8082                	ret
1c00530c:	4501                	li	a0,0
1c00530e:	8082                	ret

1c005310 <__rt_uart_cluster_req>:
1c005310:	1141                	addi	sp,sp,-16
1c005312:	c606                	sw	ra,12(sp)
1c005314:	c422                	sw	s0,8(sp)
1c005316:	30047473          	csrrci	s0,mstatus,8
1c00531a:	1c0057b7          	lui	a5,0x1c005
1c00531e:	23a78793          	addi	a5,a5,570 # 1c00523a <__rt_uart_cluster_req_done>
1c005322:	c91c                	sw	a5,16(a0)
1c005324:	4785                	li	a5,1
1c005326:	d91c                	sw	a5,48(a0)
1c005328:	411c                	lw	a5,0(a0)
1c00532a:	02052a23          	sw	zero,52(a0)
1c00532e:	c948                	sw	a0,20(a0)
1c005330:	43cc                	lw	a1,4(a5)
1c005332:	4514                	lw	a3,8(a0)
1c005334:	4150                	lw	a2,4(a0)
1c005336:	0586                	slli	a1,a1,0x1
1c005338:	00c50793          	addi	a5,a0,12
1c00533c:	4701                	li	a4,0
1c00533e:	0585                	addi	a1,a1,1
1c005340:	4501                	li	a0,0
1c005342:	81efe0ef          	jal	ra,1c003360 <rt_periph_copy>
1c005346:	30041073          	csrw	mstatus,s0
1c00534a:	40b2                	lw	ra,12(sp)
1c00534c:	4422                	lw	s0,8(sp)
1c00534e:	0141                	addi	sp,sp,16
1c005350:	8082                	ret

1c005352 <soc_eu_fcEventMask_setEvent>:
1c005352:	47fd                	li	a5,31
1c005354:	4721                	li	a4,8
1c005356:	00a7d463          	ble	a0,a5,1c00535e <soc_eu_fcEventMask_setEvent+0xc>
1c00535a:	1501                	addi	a0,a0,-32
1c00535c:	4711                	li	a4,4
1c00535e:	1a1066b7          	lui	a3,0x1a106
1c005362:	20e6f603          	p.lw	a2,a4(a3)
1c005366:	4785                	li	a5,1
1c005368:	00a79533          	sll	a0,a5,a0
1c00536c:	fff54513          	not	a0,a0
1c005370:	8d71                	and	a0,a0,a2
1c005372:	00a6e723          	p.sw	a0,a4(a3)
1c005376:	8082                	ret

1c005378 <rt_uart_conf_init>:
1c005378:	000997b7          	lui	a5,0x99
1c00537c:	96878793          	addi	a5,a5,-1688 # 98968 <__L2+0x18968>
1c005380:	c11c                	sw	a5,0(a0)
1c005382:	57fd                	li	a5,-1
1c005384:	c15c                	sw	a5,4(a0)
1c005386:	8082                	ret

1c005388 <__rt_uart_open>:
1c005388:	1141                	addi	sp,sp,-16
1c00538a:	c606                	sw	ra,12(sp)
1c00538c:	c422                	sw	s0,8(sp)
1c00538e:	c226                	sw	s1,4(sp)
1c005390:	c04a                	sw	s2,0(sp)
1c005392:	30047973          	csrrci	s2,mstatus,8
1c005396:	cd8d                	beqz	a1,1c0053d0 <__rt_uart_open+0x48>
1c005398:	4198                	lw	a4,0(a1)
1c00539a:	1c0066b7          	lui	a3,0x1c006
1c00539e:	ffc50793          	addi	a5,a0,-4
1c0053a2:	fe468413          	addi	s0,a3,-28 # 1c005fe4 <__rt_uart>
1c0053a6:	0792                	slli	a5,a5,0x4
1c0053a8:	943e                	add	s0,s0,a5
1c0053aa:	4010                	lw	a2,0(s0)
1c0053ac:	fe468693          	addi	a3,a3,-28
1c0053b0:	c60d                	beqz	a2,1c0053da <__rt_uart_open+0x52>
1c0053b2:	c589                	beqz	a1,1c0053bc <__rt_uart_open+0x34>
1c0053b4:	418c                	lw	a1,0(a1)
1c0053b6:	4418                	lw	a4,8(s0)
1c0053b8:	04e59a63          	bne	a1,a4,1c00540c <__rt_uart_open+0x84>
1c0053bc:	0605                	addi	a2,a2,1
1c0053be:	00c6e7a3          	p.sw	a2,a5(a3)
1c0053c2:	8522                	mv	a0,s0
1c0053c4:	40b2                	lw	ra,12(sp)
1c0053c6:	4422                	lw	s0,8(sp)
1c0053c8:	4492                	lw	s1,4(sp)
1c0053ca:	4902                	lw	s2,0(sp)
1c0053cc:	0141                	addi	sp,sp,16
1c0053ce:	8082                	ret
1c0053d0:	00099737          	lui	a4,0x99
1c0053d4:	96870713          	addi	a4,a4,-1688 # 98968 <__L2+0x18968>
1c0053d8:	b7c9                	j	1c00539a <__rt_uart_open+0x12>
1c0053da:	c418                	sw	a4,8(s0)
1c0053dc:	4785                	li	a5,1
1c0053de:	1a102737          	lui	a4,0x1a102
1c0053e2:	78070713          	addi	a4,a4,1920 # 1a102780 <__l1_end+0xa102760>
1c0053e6:	c01c                	sw	a5,0(s0)
1c0053e8:	c048                	sw	a0,4(s0)
1c0053ea:	4314                	lw	a3,0(a4)
1c0053ec:	00a797b3          	sll	a5,a5,a0
1c0053f0:	00151493          	slli	s1,a0,0x1
1c0053f4:	8fd5                	or	a5,a5,a3
1c0053f6:	c31c                	sw	a5,0(a4)
1c0053f8:	8526                	mv	a0,s1
1c0053fa:	3fa1                	jal	1c005352 <soc_eu_fcEventMask_setEvent>
1c0053fc:	00148513          	addi	a0,s1,1
1c005400:	3f89                	jal	1c005352 <soc_eu_fcEventMask_setEvent>
1c005402:	4408                	lw	a0,8(s0)
1c005404:	3db1                	jal	1c005260 <__rt_uart_setup.isra.5>
1c005406:	30091073          	csrw	mstatus,s2
1c00540a:	bf65                	j	1c0053c2 <__rt_uart_open+0x3a>
1c00540c:	4401                	li	s0,0
1c00540e:	bf55                	j	1c0053c2 <__rt_uart_open+0x3a>

1c005410 <rt_uart_close>:
}



void rt_uart_close(rt_uart_t *uart, rt_event_t *event)
{
1c005410:	1141                	addi	sp,sp,-16
1c005412:	c606                	sw	ra,12(sp)
1c005414:	c422                	sw	s0,8(sp)
1c005416:	c226                	sw	s1,4(sp)
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c005418:	300474f3          	csrrci	s1,mstatus,8
  int irq = rt_irq_disable();

  rt_trace(RT_TRACE_DEV_CTRL, "[UART] Closing uart device (handle: %p)\n", uart);

  uart->open_count--;
1c00541c:	411c                	lw	a5,0(a0)
1c00541e:	17fd                	addi	a5,a5,-1
1c005420:	c11c                	sw	a5,0(a0)

  if (uart->open_count == 0)
1c005422:	e795                	bnez	a5,1c00544e <rt_uart_close+0x3e>
1c005424:	842a                	mv	s0,a0
  {
      // First wait for pending transfers to finish before stoppping uart in case
      // some printf are still pending
      __rt_uart_wait_tx_done(uart);
1c005426:	3dbd                	jal	1c0052a4 <__rt_uart_wait_tx_done.isra.6>

  pulp_write32(ARCHI_UDMA_ADDR + UDMA_UART_OFFSET(channel) + UDMA_CHANNEL_CUSTOM_OFFSET + UART_SETUP_OFFSET, val);
}

static inline void plp_uart_disable(int channel) {
  pulp_write32(ARCHI_UDMA_ADDR + UDMA_UART_OFFSET(channel) + UDMA_CHANNEL_CUSTOM_OFFSET + UART_SETUP_OFFSET, 0x00500006);
1c005428:	1a102737          	lui	a4,0x1a102
1c00542c:	005007b7          	lui	a5,0x500
1c005430:	22470693          	addi	a3,a4,548 # 1a102224 <__l1_end+0xa102204>
1c005434:	0799                	addi	a5,a5,6
1c005436:	c29c                	sw	a5,0(a3)
      // Set enable bits for uart channel back to 0 
      // This is needed to be able to propagate new configs when re-opening
      plp_uart_disable(uart->channel - ARCHI_UDMA_UART_ID(0));      

      // Then stop the uart
      plp_udma_cg_set(plp_udma_cg_get() & ~(1<<uart->channel));
1c005438:	4050                	lw	a2,4(s0)
  return pulp_read32(ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_UDMA_OFFSET + UDMA_CONF_OFFSET + UDMA_CONF_CG_OFFSET);
1c00543a:	78070713          	addi	a4,a4,1920
1c00543e:	4314                	lw	a3,0(a4)
1c005440:	4785                	li	a5,1
1c005442:	00c797b3          	sll	a5,a5,a2
1c005446:	fff7c793          	not	a5,a5
1c00544a:	8ff5                	and	a5,a5,a3
  pulp_write32(ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_UDMA_OFFSET + UDMA_CONF_OFFSET + UDMA_CONF_CG_OFFSET, value);
1c00544c:	c31c                	sw	a5,0(a4)
  __builtin_pulp_spr_write(reg, val);
1c00544e:	30049073          	csrw	mstatus,s1
  }

  rt_irq_restore(irq);
}
1c005452:	40b2                	lw	ra,12(sp)
1c005454:	4422                	lw	s0,8(sp)
1c005456:	4492                	lw	s1,4(sp)
1c005458:	0141                	addi	sp,sp,16
1c00545a:	8082                	ret

1c00545c <rt_uart_cluster_write>:
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c00545c:	014027f3          	csrr	a5,uhartid
  return (hart_id >> 5) & 0x3f;
1c005460:	8795                	srai	a5,a5,0x5
1c005462:	f267b7b3          	p.bclr	a5,a5,25,6
void rt_uart_cluster_write(rt_uart_t *handle, void *buffer, size_t size, rt_uart_req_t *req)
{
  req->uart = handle;
  req->buffer = buffer;
  req->size = size;
  req->cid = rt_cluster_id();
1c005466:	08f686a3          	sb	a5,141(a3)
  event->arg[0] = (uintptr_t)callback;
1c00546a:	1c0057b7          	lui	a5,0x1c005
1c00546e:	31078793          	addi	a5,a5,784 # 1c005310 <__rt_uart_cluster_req>
1c005472:	ca9c                	sw	a5,16(a3)
  event->implem.pending = 1;  
1c005474:	4785                	li	a5,1
  req->uart = handle;
1c005476:	c288                	sw	a0,0(a3)
  req->buffer = buffer;
1c005478:	c2cc                	sw	a1,4(a3)
  req->size = size;
1c00547a:	c690                	sw	a2,8(a3)
  req->done = 0;
1c00547c:	08068623          	sb	zero,140(a3)
  event->implem.keep = 0;
1c005480:	0206aa23          	sw	zero,52(a3)
  event->arg[1] = (uintptr_t)arg;
1c005484:	cad4                	sw	a3,20(a3)
  event->implem.pending = 1;  
1c005486:	da9c                	sw	a5,48(a3)
  __rt_init_event(&req->event, __rt_cluster_sched_get(), __rt_uart_cluster_req, (void *)req);
  __rt_event_set_pending(&req->event);
  __rt_cluster_push_fc_event(&req->event);
1c005488:	00c68513          	addi	a0,a3,12
1c00548c:	950fd06f          	j	1c0025dc <__rt_cluster_push_fc_event>

1c005490 <__rt_uart_init>:
{
  // In case the peripheral clock can dynamically change, we need to be notified
  // when this happens so that we flush pending transfers before updating the frequency
  int err = 0;

  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_uart_setfreq_before, NULL);
1c005490:	1c0055b7          	lui	a1,0x1c005
{
1c005494:	1141                	addi	sp,sp,-16
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_uart_setfreq_before, NULL);
1c005496:	4601                	li	a2,0
1c005498:	2e658593          	addi	a1,a1,742 # 1c0052e6 <__rt_uart_setfreq_before>
1c00549c:	4511                	li	a0,4
{
1c00549e:	c606                	sw	ra,12(sp)
1c0054a0:	c422                	sw	s0,8(sp)
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_uart_setfreq_before, NULL);
1c0054a2:	915fd0ef          	jal	ra,1c002db6 <__rt_cbsys_add>

  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_AFTER, __rt_uart_setfreq_after, NULL);
1c0054a6:	1c0055b7          	lui	a1,0x1c005
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_uart_setfreq_before, NULL);
1c0054aa:	842a                	mv	s0,a0
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_AFTER, __rt_uart_setfreq_after, NULL);
1c0054ac:	4601                	li	a2,0
1c0054ae:	28458593          	addi	a1,a1,644 # 1c005284 <__rt_uart_setfreq_after>
1c0054b2:	4515                	li	a0,5
1c0054b4:	903fd0ef          	jal	ra,1c002db6 <__rt_cbsys_add>


  for (int i=0; i<ARCHI_UDMA_NB_UART; i++)
  {
    __rt_uart[i].open_count = 0;
1c0054b8:	1c0067b7          	lui	a5,0x1c006
1c0054bc:	fe07a223          	sw	zero,-28(a5) # 1c005fe4 <__rt_uart>
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_AFTER, __rt_uart_setfreq_after, NULL);
1c0054c0:	8d41                	or	a0,a0,s0
  }

  if (err) rt_fatal("Unable to initialize uart driver\n");
1c0054c2:	c10d                	beqz	a0,1c0054e4 <__rt_uart_init+0x54>
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c0054c4:	01402673          	csrr	a2,uhartid
1c0054c8:	1c006537          	lui	a0,0x1c006
  return (hart_id >> 5) & 0x3f;
1c0054cc:	40565593          	srai	a1,a2,0x5
1c0054d0:	f265b5b3          	p.bclr	a1,a1,25,6
1c0054d4:	f4563633          	p.bclr	a2,a2,26,5
1c0054d8:	bc050513          	addi	a0,a0,-1088 # 1c005bc0 <__clz_tab+0x3cc>
1c0054dc:	954ff0ef          	jal	ra,1c004630 <printf>
1c0054e0:	8bcff0ef          	jal	ra,1c00459c <abort>
}
1c0054e4:	40b2                	lw	ra,12(sp)
1c0054e6:	4422                	lw	s0,8(sp)
1c0054e8:	0141                	addi	sp,sp,16
1c0054ea:	8082                	ret

1c0054ec <__cluster_text_start>:
  .global __rt_pe_start
__rt_pe_start:

#endif

    csrr    a0, 0xF14
1c0054ec:	f1402573          	csrr	a0,mhartid
    andi    a1, a0, 0x1f
1c0054f0:	01f57593          	andi	a1,a0,31
    srli    a0, a0, 5
1c0054f4:	8115                	srli	a0,a0,0x5
    
    // Activate a few events
    li      t0, (1<<PULP_DISPATCH_EVENT) | (1<<PULP_HW_BAR_EVENT) | (1<<PULP_MUTEX_EVENT)
1c0054f6:	000702b7          	lui	t0,0x70
    li      t1, ARCHI_EU_DEMUX_ADDR
1c0054fa:	00204337          	lui	t1,0x204
    sw      t0, EU_CORE_MASK(t1)
1c0054fe:	00532023          	sw	t0,0(t1) # 204000 <__L2+0x184000>

#ifndef ARCHI_NO_L1_TINY
    sw      x0, %tiny(__rt_dma_first_pending)(x0)
1c005502:	00002a23          	sw	zero,20(zero) # 14 <__rt_bridge_eeprom_handle>

#ifdef ARCHI_HAS_CC
    li      t2, ARCHI_CC_CORE_ID
    bne     a1, t2, __rt_slave_start
#else
    bne     a1, x0, __rt_slave_start
1c005506:	10059063          	bnez	a1,1c005606 <__rt_slave_start>
#endif

    li      t0, (1<<ARCHI_CL_EVT_DMA1)
1c00550a:	20000293          	li	t0,512
    li      t1, ARCHI_EU_DEMUX_ADDR
1c00550e:	00204337          	lui	t1,0x204
    sw      t0, EU_CORE_MASK_IRQ_OR(t1)
1c005512:	00532a23          	sw	t0,20(t1) # 204014 <__L2+0x184014>



    // Prepare few values that will be kept in saved registers to optimize the loop
    la      s0, __rt_cluster_pool
1c005516:	e3ffb417          	auipc	s0,0xe3ffb
1c00551a:	aee40413          	addi	s0,s0,-1298 # 4 <__rt_bridge_flash_handle>
    li      s3, ARCHI_EU_DEMUX_ADDR
1c00551e:	002049b7          	lui	s3,0x204
    li      s4, 1<<RT_CLUSTER_CALL_EVT
1c005522:	4a09                	li	s4,2
    la      s5, __rt_master_event
1c005524:	00000a97          	auipc	s5,0x0
1c005528:	038a8a93          	addi	s5,s5,56 # 1c00555c <__rt_master_event>
    la      s7, __rt_fc_cluster_data
1c00552c:	00001b97          	auipc	s7,0x1
1c005530:	c0cb8b93          	addi	s7,s7,-1012 # 1c006138 <__rt_fc_cluster_data>
    li      t2, RT_FC_CLUSTER_DATA_T_SIZEOF
1c005534:	02800393          	li	t2,40
    mul     t2, t2, a0
1c005538:	02a383b3          	mul	t2,t2,a0
    add     s7, s7, t2
1c00553c:	9b9e                	add	s7,s7,t2
    addi    s7, s7, RT_FC_CLUSTER_DATA_T_EVENTS
1c00553e:	0b91                	addi	s7,s7,4
#if defined(ARCHI_HAS_FC)
#if defined(ITC_VERSION)
    li      s9, ARCHI_FC_ITC_ADDR + ITC_STATUS_SET_OFFSET
    li      s8, 1<<RT_FC_ENQUEUE_EVENT
#else
    li      s9, ARCHI_FC_GLOBAL_ADDR + ARCHI_FC_PERIPHERALS_OFFSET + ARCHI_FC_EU_OFFSET + EU_SW_EVENTS_AREA_BASE + EU_CORE_TRIGG_SW_EVENT + (RT_FC_ENQUEUE_EVENT << 2)
1c005540:	1b201cb7          	lui	s9,0x1b201
1c005544:	e04c8c93          	addi	s9,s9,-508 # 1b200e04 <__fc_tcdm_end+0x1ffa34>
    li      s8, 1
1c005548:	4c05                	li	s8,1
    // In case there is no FC, the event must be sent to cluster 0 event unit
    li      s9, ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(0) + ARCHI_EU_OFFSET + EU_SW_EVENTS_AREA_BASE + EU_CORE_TRIGG_SW_EVENT + (RT_FC_ENQUEUE_EVENT << 2)
    li      s8, 1    
#endif
#ifndef ARCHI_HAS_NO_DISPATCH
    la      s10, __rt_set_slave_stack
1c00554a:	00000d17          	auipc	s10,0x0
1c00554e:	0fad0d13          	addi	s10,s10,250 # 1c005644 <__rt_set_slave_stack>
    ori     s10, s10, 1
1c005552:	001d6d13          	ori	s10,s10,1
#endif

    csrwi   0x300, 0x8
1c005556:	30045073          	csrwi	mstatus,8

    j       __rt_master_loop
1c00555a:	a819                	j	1c005570 <__rt_master_loop>

1c00555c <__rt_master_event>:



__rt_master_event:
    beq     s6, x0, __rt_master_loop
1c00555c:	000b0a63          	beqz	s6,1c005570 <__rt_master_loop>

1c005560 <__rt_push_event_to_fc_retry>:

__rt_push_event_to_fc_retry:
    // Now we have to push the termination event to FC side
    // First wait until the slot for posting events is free
    lw      t0, 0(s7)
1c005560:	000ba283          	lw	t0,0(s7)
    bne     t0, x0, __rt_push_event_to_fc_wait
1c005564:	08029a63          	bnez	t0,1c0055f8 <__rt_push_event_to_fc_wait>

    // Push it
    sw      s6, 0(s7)
1c005568:	016ba023          	sw	s6,0(s7)

    // And notify the FC side with a HW event in case it is sleeping
    sw      s8, 0(s9)
1c00556c:	018ca023          	sw	s8,0(s9)

1c005570 <__rt_master_loop>:


__rt_master_loop:
    // Check if a task is ready in the pool
    lw      t3, 0(s0)
1c005570:	00042e03          	lw	t3,0(s0)
    // Check if a call is ready, e.g. if nb_pe is not zero
    // otherwise go to sleep
    beq     t3, x0, __rt_master_sleep
1c005574:	060e0b63          	beqz	t3,1c0055ea <__rt_master_sleep>

1c005578 <__rt_master_loop_update_next>:

__rt_master_loop_update_next:
    lw      t4, RT_CLUSTER_TASK_NEXT(t3)
1c005578:	020e2e83          	lw	t4,32(t3)
    sw      x0, RT_CLUSTER_TASK_PENDING(t3)
1c00557c:	020e2223          	sw	zero,36(t3)
    sw      t4, 0(s0)
1c005580:	01d42023          	sw	t4,0(s0)

    // Check again next pointer in case it was updated by the FC.
    // If so, do it it again as this will ensure that either we see the new
    // value or the FC sees our write
    lw      t5, RT_CLUSTER_TASK_NEXT(t3)
1c005584:	020e2f03          	lw	t5,32(t3)
    bne     t4, t5, __rt_master_loop_update_next
1c005588:	ffee98e3          	bne	t4,t5,1c005578 <__rt_master_loop_update_next>
    li      a4, 0
    ebreak
#endif

#ifdef __RT_USE_ASSERT
    csrwi   0x7D0, 0
1c00558c:	7d005073          	csrwi	0x7d0,0
#endif

    // Reads entry point information
    lw      a0, RT_CLUSTER_TASK_ARG(t3)
1c005590:	004e2503          	lw	a0,4(t3)
    lw      t0, RT_CLUSTER_TASK_ENTRY(t3)
1c005594:	000e2283          	lw	t0,0(t3)
    lw      sp, RT_CLUSTER_TASK_STACKS(t3)
1c005598:	008e2103          	lw	sp,8(t3)
    lw      t1, RT_CLUSTER_TASK_STACK_SIZE(t3)
1c00559c:	00ce2303          	lw	t1,12(t3)
    lw      t2, RT_CLUSTER_TASK_SLAVE_STACK_SIZE(t3)
1c0055a0:	010e2383          	lw	t2,16(t3)
    lw      t5, RT_CLUSTER_TASK_CORE_MASK(t3)
1c0055a4:	028e2f03          	lw	t5,40(t3)
    lw      s6, RT_CLUSTER_TASK_COMPLETION_CALLBACK(t3)
1c0055a8:	018e2b03          	lw	s6,24(t3)
    lw      t6, RT_CLUSTER_TASK_NB_CORES(t3)
1c0055ac:	014e2f83          	lw	t6,20(t3)
    mv      ra, s5
1c0055b0:	80d6                	mv	ra,s5

    add     sp, sp, t1
1c0055b2:	911a                	add	sp,sp,t1

#ifdef ARCHI_NO_L1_TINY
    la      t4, __rt_cluster_nb_active_pe
    sw      t6, 0(t4)
#else
    sw      t6, %tiny(__rt_cluster_nb_active_pe)(x0)
1c0055b4:	01f02c23          	sw	t6,24(zero) # 18 <__rt_first_free>
#endif

#ifdef __RT_USE_ASSERT
    // Update stack checking information
    beqz    t1, __rt_no_stack_check
1c0055b8:	00030a63          	beqz	t1,1c0055cc <__rt_no_stack_check>
    sub     t4, sp, t1
1c0055bc:	40610eb3          	sub	t4,sp,t1
    csrw    0x7D1, t4
1c0055c0:	7d1e9073          	csrw	0x7d1,t4
    csrw    0x7D2, sp
1c0055c4:	7d211073          	csrw	0x7d2,sp
    csrwi   0x7D0, 1
1c0055c8:	7d00d073          	csrwi	0x7d0,1

1c0055cc <__rt_no_stack_check>:
#endif

__rt_no_stack_check:
    // Whatever the number of cores, we need to setup the barrier as the master code is compiled to use it
    sw      t5, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_TEAM_CONFIG(s3)
1c0055cc:	09e9a223          	sw	t5,132(s3) # 204084 <__L2+0x184084>
#ifdef ARCHI_HAS_CC
    // When we have a cluster controller, don't configure the slave barrier
    // if we don't have have any slave
    beqz    t5, __rt_master_no_slave_barrier
#endif
    sw      t5, EU_BARRIER_DEMUX_OFFSET + EU_HW_BARR_TRIGGER_MASK(s3)
1c0055d0:	21e9a023          	sw	t5,512(s3)
    sw      t5, EU_BARRIER_DEMUX_OFFSET + EU_HW_BARR_TARGET_MASK(s3)
1c0055d4:	21e9a623          	sw	t5,524(s3)

1c0055d8 <__rt_master_no_slave_barrier>:
    sw      t6, EU_BARRIER_DEMUX_OFFSET + EU_HW_BARR_TARGET_MASK + EU_BARRIER_SIZE(s3)
#endif

    // Set stack on slaves
    // For that we push first the function for setting stack, then the stack size and the base
    p.beqimm t5, 0, __rt_master_loop_no_slave
1c0055d8:	000f2863          	p.beqimm	t5,0,1c0055e8 <__rt_master_loop_no_slave>
    sw      s10, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_FIFO_ACCESS(s3)
1c0055dc:	09a9a023          	sw	s10,128(s3)
    sw      t2, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_FIFO_ACCESS(s3)
1c0055e0:	0879a023          	sw	t2,128(s3)
    sw      sp, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_FIFO_ACCESS(s3)
1c0055e4:	0829a023          	sw	sp,128(s3)

1c0055e8 <__rt_master_loop_no_slave>:

__rt_master_loop_no_slave:

    // Call the entry point, this will directly come back to the master loop
    jr      t0
1c0055e8:	8282                	jr	t0

1c0055ea <__rt_master_sleep>:
    lw      a1, %tiny(__rt_pe_trace)(x0)
    li      a2, 1
    ebreak
#endif

    sw      s4, EU_CORE_MASK_OR(s3)
1c0055ea:	0149a423          	sw	s4,8(s3)
    p.elw   x0, EU_CORE_EVENT_WAIT_CLEAR(s3)
1c0055ee:	03c9e003          	p.elw	zero,60(s3)
    sw      s4, EU_CORE_MASK_AND(s3)
1c0055f2:	0149a223          	sw	s4,4(s3)
    j       __rt_master_loop
1c0055f6:	bfad                	j	1c005570 <__rt_master_loop>

1c0055f8 <__rt_push_event_to_fc_wait>:




__rt_push_event_to_fc_wait:
    sw      s4, EU_CORE_MASK_OR(s3)
1c0055f8:	0149a423          	sw	s4,8(s3)
    p.elw   x0, EU_CORE_EVENT_WAIT_CLEAR(s3)
1c0055fc:	03c9e003          	p.elw	zero,60(s3)
    sw      s4, EU_CORE_MASK_AND(s3)
1c005600:	0149a223          	sw	s4,4(s3)
    j       __rt_push_event_to_fc_retry
1c005604:	bfb1                	j	1c005560 <__rt_push_event_to_fc_retry>

1c005606 <__rt_slave_start>:
__rt_slave_start:


#ifndef ARCHI_HAS_NO_DISPATCH

    li      s2, ARCHI_EU_DEMUX_ADDR
1c005606:	00204937          	lui	s2,0x204
    csrr    s3, 0xF14
1c00560a:	f14029f3          	csrr	s3,mhartid
    and     s3, s3, 0x1f
1c00560e:	01f9f993          	andi	s3,s3,31
    la      s4, __rt_fork_return
1c005612:	00000a17          	auipc	s4,0x0
1c005616:	012a0a13          	addi	s4,s4,18 # 1c005624 <__rt_fork_return>
    la      s5, __rt_wait_for_dispatch
1c00561a:	00000a97          	auipc	s5,0x0
1c00561e:	00ea8a93          	addi	s5,s5,14 # 1c005628 <__rt_wait_for_dispatch>
    j       __rt_wait_for_dispatch
1c005622:	a019                	j	1c005628 <__rt_wait_for_dispatch>

1c005624 <__rt_fork_return>:
    // When the cluster has a controller barrier 0 is used for normal team barrier
    // and barrier 1 is used for end of offload
    p.elw   t0, EU_BARRIER_DEMUX_OFFSET + EU_HW_BARR_TRIGGER_WAIT_CLEAR + EU_BARRIER_SIZE(s2)
#else
#ifndef ARCHI_HAS_NO_BARRIER
    p.elw   t0, EU_BARRIER_DEMUX_OFFSET + EU_HW_BARR_TRIGGER_WAIT_CLEAR(s2)
1c005624:	21c96283          	p.elw	t0,540(s2) # 20421c <__L2+0x18421c>

1c005628 <__rt_wait_for_dispatch>:
    li      a2, 1
    ebreak
#endif

    // Wait for PC + arg information from dispatcher
    p.elw   t0, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_FIFO_ACCESS(s2)
1c005628:	08096283          	p.elw	t0,128(s2)
    p.elw   a0, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_FIFO_ACCESS(s2)
1c00562c:	08096503          	p.elw	a0,128(s2)
    ebreak
    mv      a0, t1
#endif

    // Check if this is an entry with a barrier at the end (fork entry)
    andi    t1, t0, 1
1c005630:	0012f313          	andi	t1,t0,1
    bne     t1, zero, __rt_other_entry
1c005634:	00031563          	bnez	t1,1c00563e <__rt_other_entry>

1c005638 <__rt_fork_entry>:

__rt_fork_entry:

    // Jump to the handler and prepare r9 to jump back just before the main loop
    add     ra, s4, x0
1c005638:	000a00b3          	add	ra,s4,zero
    jr      t0
1c00563c:	8282                	jr	t0

1c00563e <__rt_other_entry>:

__rt_other_entry:

  // Jump to the handler and prepare r9 to jump back directly to the main loop
    add     ra, s5, x0
1c00563e:	000a80b3          	add	ra,s5,zero
    jr      t0
1c005642:	8282                	jr	t0

1c005644 <__rt_set_slave_stack>:

  .global __rt_set_slave_stack
__rt_set_slave_stack:

#ifdef __RT_USE_ASSERT
    csrwi   0x7D0, 0
1c005644:	7d005073          	csrwi	0x7d0,0
#endif

    // Multiply the stack size by the core ID and add the stack base to get our stack
    p.elw   t0, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_FIFO_ACCESS(s2)
1c005648:	08096283          	p.elw	t0,128(s2)
    // If the cluster has a cluster controller, the first slave has core ID 0
    // and thus we need to take the next stack
    addi     t5, s3, 1
    p.mul   t4, t5, a0
#else
    p.mul   t4, s3, a0
1c00564c:	02a98eb3          	mul	t4,s3,a0
#endif
    add     sp, t4, t0
1c005650:	005e8133          	add	sp,t4,t0

#ifdef __RT_USE_ASSERT
    beqz    a0, __rt_no_stack_check_end
1c005654:	c909                	beqz	a0,1c005666 <__rt_no_stack_check_end>
    sub     t4, sp, a0
1c005656:	40a10eb3          	sub	t4,sp,a0
    csrw    0x7D1, t4
1c00565a:	7d1e9073          	csrw	0x7d1,t4
    csrw    0x7D2, sp
1c00565e:	7d211073          	csrw	0x7d2,sp
    csrwi   0x7D0, 1
1c005662:	7d00d073          	csrwi	0x7d0,1

1c005666 <__rt_no_stack_check_end>:
#endif
__rt_no_stack_check_end:
    ret
1c005666:	8082                	ret

1c005668 <__rt_dma_2d>:
#if defined(ARCHI_HAS_CLUSTER)
#ifndef ARCHI_NO_L1_TINY
    .global __rt_dma_2d
__rt_dma_2d:

    sw  x8, -4(sp)
1c005668:	fe812e23          	sw	s0,-4(sp)
    sw  x9, -8(sp)
1c00566c:	fe912c23          	sw	s1,-8(sp)
    sw  a0, -12(sp)
1c005670:	fea12a23          	sw	a0,-12(sp)
    sw  a1, -16(sp)
1c005674:	feb12823          	sw	a1,-16(sp)
    sw  a2, -20(sp)
1c005678:	fec12623          	sw	a2,-20(sp)

    li  a2, ARCHI_MCHAN_DEMUX_ADDR
1c00567c:	00204637          	lui	a2,0x204
1c005680:	40060613          	addi	a2,a2,1024 # 204400 <__L2+0x184400>

    lw  x8, %tiny(__rt_dma_first_pending)(x0)
1c005684:	01402403          	lw	s0,20(zero) # 14 <__rt_bridge_eeprom_handle>

    lw  a1, CL_DMA_CMD_T_ID(x8)
1c005688:	400c                	lw	a1,0(s0)
    lw  a0, CL_DMA_CMD_T_SIZE(x8)
1c00568a:	4408                	lw	a0,8(s0)
    p.bsetr a1, x0, a1
1c00568c:	80b045b3          	p.bsetr	a1,zero,a1
    sw  a1, MCHAN_STATUS_OFFSET(a2)
1c005690:	c24c                	sw	a1,4(a2)
    lw  a1, CL_DMA_CMD_T_LENGTH(x8)
1c005692:	480c                	lw	a1,16(s0)

    beqz a0, __rt_dma_2d_done
1c005694:	c131                	beqz	a0,1c0056d8 <__rt_dma_2d_done>

1c005696 <__rt_dma_2d_redo>:

__rt_dma_2d_redo:
    lw  x9, CL_DMA_CMD_T_CMD(x8)
1c005696:	4044                	lw	s1,4(s0)
    
    bgt a0, a1, __rt_dma_2d_not_last
1c005698:	00a5c363          	blt	a1,a0,1c00569e <__rt_dma_2d_not_last>
    mv  a1, a0
1c00569c:	85aa                	mv	a1,a0

1c00569e <__rt_dma_2d_not_last>:

__rt_dma_2d_not_last:
    lw  a0, MCHAN_CMD_OFFSET(a2)
1c00569e:	4208                	lw	a0,0(a2)
    sw  a0, CL_DMA_CMD_T_ID(x8)
1c0056a0:	c008                	sw	a0,0(s0)

    lw  a0, CL_DMA_CMD_T_SIZE(x8)
1c0056a2:	4408                	lw	a0,8(s0)

    p.inserti x9, a1, MCHAN_CMD_CMD_LEN_WIDTH-1, MCHAN_CMD_CMD_LEN_BIT
1c0056a4:	de05a4b3          	p.insert	s1,a1,15,0

    sw  x9, MCHAN_CMD_OFFSET(a2)   // cmd
1c0056a8:	c204                	sw	s1,0(a2)

    sub a0, a0, a1
1c0056aa:	8d0d                	sub	a0,a0,a1
    sw  a0, CL_DMA_CMD_T_SIZE(x8)
1c0056ac:	c408                	sw	a0,8(s0)

    lw  a0, CL_DMA_CMD_T_LOC_ADDR(x8)
1c0056ae:	4848                	lw	a0,20(s0)

    sw  a0, MCHAN_CMD_OFFSET(a2)   // local address
1c0056b0:	c208                	sw	a0,0(a2)
    add a0, a0, a1
1c0056b2:	952e                	add	a0,a0,a1
    sw  a0, CL_DMA_CMD_T_LOC_ADDR(x8)
1c0056b4:	c848                	sw	a0,20(s0)


    lw  a0, CL_DMA_CMD_T_EXT_ADDR(x8)
1c0056b6:	4c08                	lw	a0,24(s0)
    lw  a1, CL_DMA_CMD_T_STRIDE(x8)
1c0056b8:	444c                	lw	a1,12(s0)

    sw  a0, MCHAN_CMD_OFFSET(a2)   // external address
1c0056ba:	c208                	sw	a0,0(a2)
    add a0, a0, a1
1c0056bc:	952e                	add	a0,a0,a1
    sw  a0, CL_DMA_CMD_T_EXT_ADDR(x8)
1c0056be:	cc08                	sw	a0,24(s0)

1c0056c0 <__rt_dma_2d_exit>:

__rt_dma_2d_exit:
    lw  x8, -4(sp)
1c0056c0:	ffc12403          	lw	s0,-4(sp)
    lw  x9, -8(sp)
1c0056c4:	ff812483          	lw	s1,-8(sp)
    lw  a0, -12(sp)
1c0056c8:	ff412503          	lw	a0,-12(sp)
    lw  a1, -16(sp)
1c0056cc:	ff012583          	lw	a1,-16(sp)
    lw  a2, -20(sp)
1c0056d0:	fec12603          	lw	a2,-20(sp)

    mret
1c0056d4:	30200073          	mret

1c0056d8 <__rt_dma_2d_done>:

__rt_dma_2d_done:
    sw  x0, CL_DMA_CMD_T_EXT_ADDR(x8)
1c0056d8:	00042c23          	sw	zero,24(s0)

    lw  x9, CL_DMA_CMD_T_NEXT(x8)
1c0056dc:	4c44                	lw	s1,28(s0)
    sw  x9, %tiny(__rt_dma_first_pending)(x0)
1c0056de:	00902a23          	sw	s1,20(zero) # 14 <__rt_bridge_eeprom_handle>

    li  x8, ARCHI_EU_DEMUX_ADDR + EU_SW_EVENTS_DEMUX_OFFSET + (RT_DMA_EVENT<<2)
1c0056e2:	00204437          	lui	s0,0x204
1c0056e6:	11440413          	addi	s0,s0,276 # 204114 <__L2+0x184114>
    sw  x0, EU_CORE_TRIGG_SW_EVENT(x8)
1c0056ea:	00042023          	sw	zero,0(s0)

    beqz x9, __rt_dma_2d_exit
1c0056ee:	d8e9                	beqz	s1,1c0056c0 <__rt_dma_2d_exit>

    mv  x8, x9
1c0056f0:	8426                	mv	s0,s1

    lw  a0, CL_DMA_CMD_T_SIZE(x8)
1c0056f2:	4408                	lw	a0,8(s0)
    lw  a1, CL_DMA_CMD_T_LENGTH(x8)
1c0056f4:	480c                	lw	a1,16(s0)

    j   __rt_dma_2d_redo
1c0056f6:	b745                	j	1c005696 <__rt_dma_2d_redo>
