{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1594636749020 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.1 Build 200 11/30/2016 SJ Standard Edition " "Version 16.1.1 Build 200 11/30/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1594636749024 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 13 06:39:08 2020 " "Processing started: Mon Jul 13 06:39:08 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1594636749024 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594636749024 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CmplxSquare -c CmplxSquare " "Command: quartus_map --read_settings_files=on --write_settings_files=off CmplxSquare -c CmplxSquare" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594636749024 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1594636749397 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1594636749397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmplxsquare_qsys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cmplxsquare_qsys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CmplxSquare_QSYS-behavior " "Found design unit 1: CmplxSquare_QSYS-behavior" {  } { { "CmplxSquare_QSYS.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/CmplxSquare/CmplxSquare_QSYS.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594636757186 ""} { "Info" "ISGN_ENTITY_NAME" "1 CmplxSquare_QSYS " "Found entity 1: CmplxSquare_QSYS" {  } { { "CmplxSquare_QSYS.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/CmplxSquare/CmplxSquare_QSYS.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594636757186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594636757186 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cmplxsquare_lpm.vhd 2 1 " "Using design file cmplxsquare_lpm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CmplxSquare_LPM-behavior " "Found design unit 1: CmplxSquare_LPM-behavior" {  } { { "cmplxsquare_lpm.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/CmplxSquare/cmplxsquare_lpm.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594636757234 ""} { "Info" "ISGN_ENTITY_NAME" "1 CmplxSquare_LPM " "Found entity 1: CmplxSquare_LPM" {  } { { "cmplxsquare_lpm.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/CmplxSquare/cmplxsquare_lpm.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594636757234 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1594636757234 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CmplxSquare_LPM " "Elaborating entity \"CmplxSquare_LPM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1594636757234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT LPM_MULT:mult1 " "Elaborating entity \"LPM_MULT\" for hierarchy \"LPM_MULT:mult1\"" {  } { { "CmplxSquare_LPM.vhd" "mult1" { Text "C:/Users/Raymond Yang/Desktop/FPGA/CmplxSquare/CmplxSquare_LPM.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594636757258 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_MULT:mult1 " "Elaborated megafunction instantiation \"LPM_MULT:mult1\"" {  } { { "CmplxSquare_LPM.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/CmplxSquare/CmplxSquare_LPM.vhd" 39 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594636757259 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_MULT:mult1 " "Instantiated megafunction \"LPM_MULT:mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594636757259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594636757259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594636757259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594636757259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 4 " "Parameter \"LPM_PIPELINE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594636757259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594636757259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594636757259 ""}  } { { "CmplxSquare_LPM.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/CmplxSquare/CmplxSquare_LPM.vhd" 39 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1594636757259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tbn.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tbn.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tbn " "Found entity 1: mult_tbn" {  } { { "db/mult_tbn.v" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/CmplxSquare/db/mult_tbn.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594636757293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594636757293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_tbn LPM_MULT:mult1\|mult_tbn:auto_generated " "Elaborating entity \"mult_tbn\" for hierarchy \"LPM_MULT:mult1\|mult_tbn:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594636757293 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_yy\[0\] GND " "Pin \"o_yy\[0\]\" is stuck at GND" {  } { { "CmplxSquare_LPM.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/CmplxSquare/CmplxSquare_LPM.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594636757989 "|CmplxSquare_LPM|o_yy[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1594636757989 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1594636758078 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "660 " "660 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1594636758343 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1594636758619 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594636758619 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1172 " "Implemented 1172 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "66 " "Implemented 66 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1594636758793 ""} { "Info" "ICUT_CUT_TM_OPINS" "130 " "Implemented 130 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1594636758793 ""} { "Info" "ICUT_CUT_TM_LCELLS" "967 " "Implemented 967 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1594636758793 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "9 " "Implemented 9 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1594636758793 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1594636758793 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4912 " "Peak virtual memory: 4912 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1594636758829 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 13 06:39:18 2020 " "Processing ended: Mon Jul 13 06:39:18 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1594636758829 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1594636758829 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1594636758829 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1594636758829 ""}
