
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>./bp_be/src/v/bp_be_calculator/bp_be_pipe_mul.v Cov: 96.2% </h3>
<pre style="margin:0; padding:0 ">   1: /**</pre>
<pre style="margin:0; padding:0 ">   2:  *</pre>
<pre style="margin:0; padding:0 ">   3:  * Name:</pre>
<pre style="margin:0; padding:0 ">   4:  *   bp_be_pipe_mul.v</pre>
<pre style="margin:0; padding:0 ">   5:  * </pre>
<pre style="margin:0; padding:0 ">   6:  * Description:</pre>
<pre style="margin:0; padding:0 ">   7:  *   Pipeline for RISC-V float instructions. Handles float and double computation.</pre>
<pre style="margin:0; padding:0 ">   8:  *</pre>
<pre style="margin:0; padding:0 ">   9:  * Parameters:</pre>
<pre style="margin:0; padding:0 ">  10:  *</pre>
<pre style="margin:0; padding:0 ">  11:  * Inputs:</pre>
<pre style="margin:0; padding:0 ">  12:  *   clk_i            -</pre>
<pre style="margin:0; padding:0 ">  13:  *   reset_i          -</pre>
<pre style="margin:0; padding:0 ">  14:  *</pre>
<pre style="margin:0; padding:0 ">  15:  *   decode_i         - All of the stage register information needed for a dispatched instruction</pre>
<pre style="margin:0; padding:0 ">  16:  *   rs1_i            - Source register data for the dispatched instruction</pre>
<pre style="margin:0; padding:0 ">  17:  *   rs2_i            - Source register data for the dispatched instruction</pre>
<pre style="margin:0; padding:0 ">  18:  *</pre>
<pre style="margin:0; padding:0 ">  19:  * Outputs:</pre>
<pre style="margin:0; padding:0 ">  20:  *   data_o           - The calculated result of the instruction</pre>
<pre style="margin:0; padding:0 ">  21:  *   </pre>
<pre style="margin:0; padding:0 ">  22:  * Keywords:</pre>
<pre style="margin:0; padding:0 ">  23:  *   calculator, mul, div, rv64m</pre>
<pre style="margin:0; padding:0 ">  24:  *</pre>
<pre style="margin:0; padding:0 ">  25:  * Notes:</pre>
<pre style="margin:0; padding:0 ">  26:  *</pre>
<pre style="margin:0; padding:0 ">  27:  */</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  28: module bp_be_pipe_mul</pre>
<pre style="margin:0; padding:0 ">  29:   import bp_be_pkg::*;</pre>
<pre style="margin:0; padding:0 ">  30:   import bp_common_rv64_pkg::*;</pre>
<pre style="margin:0; padding:0 ">  31:  #(// Generated parameters</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  32:    localparam decode_width_lp      = `bp_be_decode_width</pre>
<pre style="margin:0; padding:0 ">  33:    // From RISC-V specifications</pre>
<pre style="margin:0; padding:0 ">  34:    , localparam reg_data_width_lp = rv64_reg_data_width_gp</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  35:    )</pre>
<pre style="margin:0; padding:0 ">  36:   (input                            clk_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  37:    , input                          reset_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  38: </pre>
<pre style="margin:0; padding:0 ">  39:    // Common pipeline interface</pre>
<pre style="margin:0; padding:0 ">  40:    , input                          kill_ex1_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  41:    , input                          kill_ex2_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  42: </pre>
<pre style="margin:0; padding:0 ">  43:    , input [decode_width_lp-1:0]    decode_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  44:    , input [reg_data_width_lp-1:0]  rs1_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  45:    , input [reg_data_width_lp-1:0]  rs2_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  46: </pre>
<pre style="margin:0; padding:0 ">  47:    // Pipeline result</pre>
<pre style="margin:0; padding:0 ">  48:    , output logic [reg_data_width_lp-1:0] data_o</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  49:    );</pre>
<pre style="margin:0; padding:0 ">  50: </pre>
<pre style="margin:0; padding:0 ">  51: // Cast input and output ports </pre>
<pre style="margin:0; padding:0 ">  52: bp_be_decode_s    decode;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  53: </pre>
<pre style="margin:0; padding:0 ">  54: assign decode = decode_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  55: </pre>
<pre style="margin:0; padding:0 ">  56: // Suppress unused signal warnings</pre>
<pre style="margin:0; padding:0 ">  57: wire unused0 = clk_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  58: wire unused1 = reset_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  59: wire unused2 = kill_ex1_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  60: wire unused3 = kill_ex2_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  61: </pre>
<pre style="margin:0; padding:0 ">  62: wire [decode_width_lp-1:0]    unused4 = decode_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  63: wire [reg_data_width_lp-1:0]  unused5 = rs1_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  64: wire [reg_data_width_lp-1:0]  unused6 = rs2_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  65: </pre>
<pre style="margin:0; padding:0 ">  66: // Submodule connections</pre>
<pre style="margin:0; padding:0 ">  67: </pre>
<pre style="margin:0; padding:0 ">  68: // Module instantiations</pre>
<pre style="margin:0; padding:0 ">  69: assign data_o = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  70: </pre>
<pre style="margin:0; padding:0 ">  71: always_comb </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  72:   begin : runtime_assertions</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  73:     // Fires immediately after reset</pre>
<pre style="margin:0; padding:0 ">  74:     //assert(reset_i | ~decode.pipe_mul_v) </pre>
<pre style="margin:0; padding:0 ">  75:     //  else $warning("RV64M is not currently supported");</pre>
<pre style="margin:0; padding:0 ">  76:   end</pre>
<pre style="margin:0; padding:0 ">  77: </pre>
<pre style="margin:0; padding:0 ">  78: endmodule : bp_be_pipe_mul</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  79: </pre>
</body>
</html>
