Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri May 22 10:43:02 2020
| Host         : NicolaPC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a35t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    21 |
|    Minimum number of control sets                        |    21 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    65 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    21 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     2 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             123 |           26 |
| No           | No                    | Yes                    |              22 |            7 |
| No           | Yes                   | No                     |              92 |           31 |
| Yes          | No                    | No                     |              36 |           10 |
| Yes          | No                    | Yes                    |              49 |           12 |
| Yes          | Yes                   | No                     |             101 |           27 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|             Clock Signal            |                                               Enable Signal                                              |                                                                   Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count |
+-------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/AXI4Stream_Depacketi_0/U0/FSM_sequential_state[2]_i_1_n_0                                     | reset_IBUF                                                                                                                                           |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                          | design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                          | design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/rx_baud_tick_reg_n_0                         |                                                                                                                                                      |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                          | design_1_i/axis_switch_0/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_20_axis_switch_arbiter/areset_r                                           |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/E[0]                                         | reset_IBUF                                                                                                                                           |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in[7]_i_1_n_0                              | reset_IBUF                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_count[2]_i_1_n_0                     | reset_IBUF                                                                                                                                           |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_vec                             | reset_IBUF                                                                                                                                           |                3 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                          | design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                5 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/AXI4Stream_7Segment_0/U0/digit_select_anode_int                                               | reset_IBUF                                                                                                                                           |                3 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                          | design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                6 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                          | design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                5 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/AXI4Stream_Depacketi_0/U0/data_sr0                                                            |                                                                                                                                                      |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/AXI4Stream_GPI_0/U0/m_axis_tdata0                                                             |                                                                                                                                                      |                6 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/AXI4Stream_7Segment_0/U0/nibbles[0][3]_i_1_n_0                                                | reset_IBUF                                                                                                                                           |                4 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]          | design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                6 |             23 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]          | design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                6 |             23 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0] | design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                9 |             34 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                          | reset_IBUF                                                                                                                                           |               16 |             57 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                          |                                                                                                                                                      |               26 |            123 |
+-------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


