# Reading E:/intelFPGA/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do dled_driver_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying E:/intelFPGA/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/rtl {H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/rtl/crystal_1KHz.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:37:16 on May 18,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/rtl" H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/rtl/crystal_1KHz.v 
# -- Compiling module crystal_1KHz
# 
# Top level modules:
# 	crystal_1KHz
# End time: 01:37:16 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/rtl {H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/rtl/loop_shifter_8b.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:37:16 on May 18,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/rtl" H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/rtl/loop_shifter_8b.v 
# -- Compiling module loop_shifter_8b
# 
# Top level modules:
# 	loop_shifter_8b
# End time: 01:37:17 on May 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/rtl {H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/rtl/dled_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:37:17 on May 18,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/rtl" H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/rtl/dled_decoder.v 
# -- Compiling module dled_decoder
# 
# Top level modules:
# 	dled_decoder
# End time: 01:37:17 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/rtl {H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/rtl/dled_disp_data_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:37:17 on May 18,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/rtl" H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/rtl/dled_disp_data_decoder.v 
# -- Compiling module dled_disp_data_decoder
# 
# Top level modules:
# 	dled_disp_data_decoder
# End time: 01:37:17 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/rtl {H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/rtl/dled_module_enable.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:37:17 on May 18,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/rtl" H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/rtl/dled_module_enable.v 
# -- Compiling module dled_module_enable
# 
# Top level modules:
# 	dled_module_enable
# End time: 01:37:17 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/rtl {H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/rtl/dled_hex8.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:37:17 on May 18,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/rtl" H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/rtl/dled_hex8.v 
# -- Compiling module dled_hex8
# 
# Top level modules:
# 	dled_hex8
# End time: 01:37:17 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/rtl {H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/rtl/HC595_Driver.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:37:17 on May 18,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/rtl" H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/rtl/HC595_Driver.v 
# -- Compiling module HC595_Driver
# 
# Top level modules:
# 	HC595_Driver
# End time: 01:37:17 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/rtl {H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/rtl/HXE_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:37:17 on May 18,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/rtl" H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/rtl/HXE_top.v 
# -- Compiling module HXE_top
# 
# Top level modules:
# 	HXE_top
# End time: 01:37:17 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib hex_data
# ** Warning: (vlib-34) Library already exists at "hex_data".
# vmap hex_data hex_data
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap hex_data hex_data 
# Modifying modelsim.ini
# vlog -vlog01compat -work hex_data +incdir+h:/my_workshop/learn_fpga/exercises/test/prj/dled_control/prj/db/ip/hex_data {h:/my_workshop/learn_fpga/exercises/test/prj/dled_control/prj/db/ip/hex_data/hex_data.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:37:17 on May 18,2019
# vlog -reportprogress 300 -vlog01compat -work hex_data "+incdir+h:/my_workshop/learn_fpga/exercises/test/prj/dled_control/prj/db/ip/hex_data" h:/my_workshop/learn_fpga/exercises/test/prj/dled_control/prj/db/ip/hex_data/hex_data.v 
# -- Compiling module hex_data
# 
# Top level modules:
# 	hex_data
# End time: 01:37:17 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work hex_data +incdir+h:/my_workshop/learn_fpga/exercises/test/prj/dled_control/prj/db/ip/hex_data/submodules {h:/my_workshop/learn_fpga/exercises/test/prj/dled_control/prj/db/ip/hex_data/submodules/altsource_probe_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:37:18 on May 18,2019
# vlog -reportprogress 300 -vlog01compat -work hex_data "+incdir+h:/my_workshop/learn_fpga/exercises/test/prj/dled_control/prj/db/ip/hex_data/submodules" h:/my_workshop/learn_fpga/exercises/test/prj/dled_control/prj/db/ip/hex_data/submodules/altsource_probe_top.v 
# -- Compiling module altsource_probe_top
# 
# Top level modules:
# 	altsource_probe_top
# End time: 01:37:18 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/prj/../testbench {H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/prj/../testbench/dled_hex8_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:37:18 on May 18,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/prj/../testbench" H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/prj/../testbench/dled_hex8_tb.v 
# -- Compiling module dled_hex8_tb
# ** Warning: H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/prj/../testbench/dled_hex8_tb.v(37): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	dled_hex8_tb
# End time: 01:37:18 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L hex_data -voptargs="+acc"  dled_hex8_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L hex_data -voptargs=""+acc"" dled_hex8_tb 
# Start time: 01:37:18 on May 18,2019
# Loading work.dled_hex8_tb
# Loading work.dled_hex8
# Loading work.crystal_1KHz
# Loading work.loop_shifter_8b
# Loading work.dled_decoder
# Loading work.dled_disp_data_decoder
# Loading work.dled_module_enable
# ** Warning: (vsim-3015) H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/prj/../testbench/dled_hex8_tb.v(15): [PCDPC] - Port size (7) does not match connection size (4) for port 'seg'. The port definition is at: H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/rtl/dled_hex8.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dled_hex8_tb/dled_hex80 File: H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/rtl/dled_hex8.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/prj/../testbench/dled_hex8_tb.v(39)
#    Time: 60000800 ns  Iteration: 0  Instance: /dled_hex8_tb
# Break in Module dled_hex8_tb at H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/prj/../testbench/dled_hex8_tb.v line 39
add wave -position insertpoint  \
sim:/dled_hex8_tb/dled_hex80/sel_r
restart
# ** Warning: (vsim-3015) H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/prj/../testbench/dled_hex8_tb.v(15): [PCDPC] - Port size (7) does not match connection size (4) for port 'seg'. The port definition is at: H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/rtl/dled_hex8.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dled_hex8_tb/dled_hex80 File: H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/rtl/dled_hex8.v
run -all
# ** Note: $stop    : H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/prj/../testbench/dled_hex8_tb.v(39)
#    Time: 60000800 ns  Iteration: 0  Instance: /dled_hex8_tb
# Break in Module dled_hex8_tb at H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/prj/../testbench/dled_hex8_tb.v line 39
add wave -position insertpoint  \
sim:/dled_hex8_tb/dled_hex80/data_tmp
restart
# ** Warning: (vsim-3015) H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/prj/../testbench/dled_hex8_tb.v(15): [PCDPC] - Port size (7) does not match connection size (4) for port 'seg'. The port definition is at: H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/rtl/dled_hex8.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dled_hex8_tb/dled_hex80 File: H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/rtl/dled_hex8.v
run -all
# ** Note: $stop    : H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/prj/../testbench/dled_hex8_tb.v(39)
#    Time: 60000800 ns  Iteration: 0  Instance: /dled_hex8_tb
# Break in Module dled_hex8_tb at H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/prj/../testbench/dled_hex8_tb.v line 39
# End time: 01:52:31 on May 18,2019, Elapsed time: 0:15:13
# Errors: 0, Warnings: 3
