{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1530880839717 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1530880839717 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 06 20:40:39 2018 " "Processing started: Fri Jul 06 20:40:39 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1530880839717 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530880839717 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off shuzizhong -c shuzizhong " "Command: quartus_map --read_settings_files=on --write_settings_files=off shuzizhong -c shuzizhong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530880839717 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1530880841862 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1530880841862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "szz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file szz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 szz-Behavioral " "Found design unit 1: szz-Behavioral" {  } { { "szz.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/szz.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530880877232 ""} { "Info" "ISGN_ENTITY_NAME" "1 szz " "Found entity 1: szz" {  } { { "szz.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/szz.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530880877232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530880877232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-mc " "Found design unit 1: counter-mc" {  } { { "counter.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530880877278 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/counter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530880877278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530880877278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file freq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 freq_div-Behavioral " "Found design unit 1: freq_div-Behavioral" {  } { { "freq.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/freq.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530880877341 ""} { "Info" "ISGN_ENTITY_NAME" "1 freq_div " "Found entity 1: freq_div" {  } { { "freq.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/freq.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530880877341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530880877341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-Behavioral " "Found design unit 1: display-Behavioral" {  } { { "display.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/display.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530880877388 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/display.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530880877388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530880877388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scanner.vhd 2 1 " "Found 2 design units, including 1 entities, in source file scanner.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scanner-Behavioral " "Found design unit 1: scanner-Behavioral" {  } { { "scanner.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/scanner.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530880877434 ""} { "Info" "ISGN_ENTITY_NAME" "1 scanner " "Found entity 1: scanner" {  } { { "scanner.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/scanner.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530880877434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530880877434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 block2 " "Found entity 1: block2" {  } { { "block2.bdf" "" { Schematic "//Mac/Home/Desktop/WIN10/shuzizhong/block2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530880877497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530880877497 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "szz " "Elaborating entity \"szz\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1530880877684 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "secc szz.vhd(20) " "Verilog HDL or VHDL warning at szz.vhd(20): object \"secc\" assigned a value but never read" {  } { { "szz.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/szz.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1530880877700 "|szz"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "minc szz.vhd(20) " "Verilog HDL or VHDL warning at szz.vhd(20): object \"minc\" assigned a value but never read" {  } { { "szz.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/szz.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1530880877700 "|szz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:u1 " "Elaborating entity \"freq_div\" for hierarchy \"freq_div:u1\"" {  } { { "szz.vhd" "u1" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/szz.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530880877778 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_counter_1KHz freq.vhd(32) " "VHDL Process Statement warning at freq.vhd(32): signal \"temp_counter_1KHz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "freq.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/freq.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1530880877778 "|szz|freq_div:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_counter_1Hz freq.vhd(48) " "VHDL Process Statement warning at freq.vhd(48): signal \"temp_counter_1Hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "freq.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/freq.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1530880877778 "|szz|freq_div:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scanner scanner:u2 " "Elaborating entity \"scanner\" for hierarchy \"scanner:u2\"" {  } { { "szz.vhd" "u2" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/szz.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530880877825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:u3 " "Elaborating entity \"counter\" for hierarchy \"counter:u3\"" {  } { { "szz.vhd" "u3" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/szz.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530880877887 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clr counter.vhd(24) " "VHDL Process Statement warning at counter.vhd(24): signal \"clr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/counter.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1530880877887 "|szz|counter:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "set counter.vhd(24) " "VHDL Process Statement warning at counter.vhd(24): signal \"set\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/counter.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1530880877887 "|szz|counter:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clr counter.vhd(25) " "VHDL Process Statement warning at counter.vhd(25): signal \"clr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/counter.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1530880877887 "|szz|counter:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "set counter.vhd(29) " "VHDL Process Statement warning at counter.vhd(29): signal \"set\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/counter.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1530880877887 "|szz|counter:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seccnt1 counter.vhd(51) " "VHDL Process Statement warning at counter.vhd(51): signal \"seccnt1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/counter.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1530880877887 "|szz|counter:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seccnt0 counter.vhd(52) " "VHDL Process Statement warning at counter.vhd(52): signal \"seccnt0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/counter.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1530880877887 "|szz|counter:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seccarry counter.vhd(53) " "VHDL Process Statement warning at counter.vhd(53): signal \"seccarry\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/counter.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1530880877887 "|szz|counter:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clr counter.vhd(58) " "VHDL Process Statement warning at counter.vhd(58): signal \"clr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/counter.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1530880877887 "|szz|counter:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "set counter.vhd(58) " "VHDL Process Statement warning at counter.vhd(58): signal \"set\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/counter.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1530880877887 "|szz|counter:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clr counter.vhd(59) " "VHDL Process Statement warning at counter.vhd(59): signal \"clr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/counter.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1530880877887 "|szz|counter:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "set counter.vhd(63) " "VHDL Process Statement warning at counter.vhd(63): signal \"set\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/counter.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1530880877887 "|szz|counter:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mincnt1 counter.vhd(85) " "VHDL Process Statement warning at counter.vhd(85): signal \"mincnt1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/counter.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1530880877887 "|szz|counter:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mincnt0 counter.vhd(86) " "VHDL Process Statement warning at counter.vhd(86): signal \"mincnt0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/counter.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1530880877887 "|szz|counter:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mincarry counter.vhd(87) " "VHDL Process Statement warning at counter.vhd(87): signal \"mincarry\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/counter.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1530880877887 "|szz|counter:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clr counter.vhd(92) " "VHDL Process Statement warning at counter.vhd(92): signal \"clr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/counter.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1530880877887 "|szz|counter:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "set counter.vhd(92) " "VHDL Process Statement warning at counter.vhd(92): signal \"set\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/counter.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1530880877887 "|szz|counter:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clr counter.vhd(93) " "VHDL Process Statement warning at counter.vhd(93): signal \"clr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/counter.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1530880877887 "|szz|counter:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "set counter.vhd(97) " "VHDL Process Statement warning at counter.vhd(97): signal \"set\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/counter.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1530880877887 "|szz|counter:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "houcnt1 counter.vhd(116) " "VHDL Process Statement warning at counter.vhd(116): signal \"houcnt1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/counter.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1530880877887 "|szz|counter:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "houcnt0 counter.vhd(117) " "VHDL Process Statement warning at counter.vhd(117): signal \"houcnt0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/counter.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1530880877887 "|szz|counter:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:u4 " "Elaborating entity \"display\" for hierarchy \"display:u4\"" {  } { { "szz.vhd" "u4" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/szz.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530880877950 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dig_temp display.vhd(32) " "VHDL Process Statement warning at display.vhd(32): signal \"dig_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/display.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1530880877950 "|szz|display:u4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dig_temp display.vhd(19) " "VHDL Process Statement warning at display.vhd(19): inferring latch(es) for signal or variable \"dig_temp\", which holds its previous value in one or more paths through the process" {  } { { "display.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/display.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1530880877950 "|szz|display:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig_temp\[0\] display.vhd(19) " "Inferred latch for \"dig_temp\[0\]\" at display.vhd(19)" {  } { { "display.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/display.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530880877950 "|szz|display:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig_temp\[1\] display.vhd(19) " "Inferred latch for \"dig_temp\[1\]\" at display.vhd(19)" {  } { { "display.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/display.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530880877950 "|szz|display:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig_temp\[2\] display.vhd(19) " "Inferred latch for \"dig_temp\[2\]\" at display.vhd(19)" {  } { { "display.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/display.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530880877950 "|szz|display:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig_temp\[3\] display.vhd(19) " "Inferred latch for \"dig_temp\[3\]\" at display.vhd(19)" {  } { { "display.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/display.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530880877950 "|szz|display:u4"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:u4\|dig_temp\[0\] " "Latch display:u4\|dig_temp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA scanner:u2\|led_sel\[5\] " "Ports D and ENA on the latch are fed by the same signal scanner:u2\|led_sel\[5\]" {  } { { "scanner.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/scanner.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530880879263 ""}  } { { "display.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/display.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530880879263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:u4\|dig_temp\[1\] " "Latch display:u4\|dig_temp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA scanner:u2\|led_sel\[5\] " "Ports D and ENA on the latch are fed by the same signal scanner:u2\|led_sel\[5\]" {  } { { "scanner.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/scanner.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530880879263 ""}  } { { "display.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/display.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530880879263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:u4\|dig_temp\[2\] " "Latch display:u4\|dig_temp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA scanner:u2\|led_sel\[5\] " "Ports D and ENA on the latch are fed by the same signal scanner:u2\|led_sel\[5\]" {  } { { "scanner.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/scanner.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530880879263 ""}  } { { "display.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/display.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530880879263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:u4\|dig_temp\[3\] " "Latch display:u4\|dig_temp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA scanner:u2\|led_sel\[5\] " "Ports D and ENA on the latch are fed by the same signal scanner:u2\|led_sel\[5\]" {  } { { "scanner.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/scanner.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530880879263 ""}  } { { "display.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/display.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530880879263 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:u3\|seccnt1\[0\] counter:u3\|seccnt1\[0\]~_emulated counter:u3\|seccnt1\[0\]~1 " "Register \"counter:u3\|seccnt1\[0\]\" is converted into an equivalent circuit using register \"counter:u3\|seccnt1\[0\]~_emulated\" and latch \"counter:u3\|seccnt1\[0\]~1\"" {  } { { "counter.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/counter.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1530880879263 "|szz|counter:u3|seccnt1[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:u3\|mincnt0\[0\] counter:u3\|mincnt0\[0\]~_emulated counter:u3\|seccnt1\[0\]~1 " "Register \"counter:u3\|mincnt0\[0\]\" is converted into an equivalent circuit using register \"counter:u3\|mincnt0\[0\]~_emulated\" and latch \"counter:u3\|seccnt1\[0\]~1\"" {  } { { "counter.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/counter.vhd" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1530880879263 "|szz|counter:u3|mincnt0[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:u3\|mincnt1\[0\] counter:u3\|mincnt1\[0\]~_emulated counter:u3\|seccnt1\[0\]~1 " "Register \"counter:u3\|mincnt1\[0\]\" is converted into an equivalent circuit using register \"counter:u3\|mincnt1\[0\]~_emulated\" and latch \"counter:u3\|seccnt1\[0\]~1\"" {  } { { "counter.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/counter.vhd" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1530880879263 "|szz|counter:u3|mincnt1[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:u3\|seccnt0\[0\] counter:u3\|seccnt0\[0\]~_emulated counter:u3\|seccnt1\[0\]~1 " "Register \"counter:u3\|seccnt0\[0\]\" is converted into an equivalent circuit using register \"counter:u3\|seccnt0\[0\]~_emulated\" and latch \"counter:u3\|seccnt1\[0\]~1\"" {  } { { "counter.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/counter.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1530880879263 "|szz|counter:u3|seccnt0[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:u3\|seccnt1\[2\] counter:u3\|seccnt1\[2\]~_emulated counter:u3\|seccnt1\[0\]~1 " "Register \"counter:u3\|seccnt1\[2\]\" is converted into an equivalent circuit using register \"counter:u3\|seccnt1\[2\]~_emulated\" and latch \"counter:u3\|seccnt1\[0\]~1\"" {  } { { "counter.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/counter.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1530880879263 "|szz|counter:u3|seccnt1[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:u3\|mincnt1\[2\] counter:u3\|mincnt1\[2\]~_emulated counter:u3\|seccnt1\[0\]~1 " "Register \"counter:u3\|mincnt1\[2\]\" is converted into an equivalent circuit using register \"counter:u3\|mincnt1\[2\]~_emulated\" and latch \"counter:u3\|seccnt1\[0\]~1\"" {  } { { "counter.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/counter.vhd" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1530880879263 "|szz|counter:u3|mincnt1[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:u3\|seccnt0\[2\] counter:u3\|seccnt0\[2\]~_emulated counter:u3\|seccnt1\[0\]~1 " "Register \"counter:u3\|seccnt0\[2\]\" is converted into an equivalent circuit using register \"counter:u3\|seccnt0\[2\]~_emulated\" and latch \"counter:u3\|seccnt1\[0\]~1\"" {  } { { "counter.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/counter.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1530880879263 "|szz|counter:u3|seccnt0[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:u3\|mincnt0\[3\] counter:u3\|mincnt0\[3\]~_emulated counter:u3\|seccnt1\[0\]~1 " "Register \"counter:u3\|mincnt0\[3\]\" is converted into an equivalent circuit using register \"counter:u3\|mincnt0\[3\]~_emulated\" and latch \"counter:u3\|seccnt1\[0\]~1\"" {  } { { "counter.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/counter.vhd" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1530880879263 "|szz|counter:u3|mincnt0[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1530880879263 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "speaker VCC " "Pin \"speaker\" is stuck at VCC" {  } { { "szz.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/szz.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1530880879325 "|szz|speaker"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1530880879325 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1530880879561 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1530880881327 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530880881327 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "155 " "Implemented 155 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1530880882218 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1530880882218 ""} { "Info" "ICUT_CUT_TM_LCELLS" "137 " "Implemented 137 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1530880882218 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1530880882218 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4820 " "Peak virtual memory: 4820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1530880882281 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 06 20:41:22 2018 " "Processing ended: Fri Jul 06 20:41:22 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1530880882281 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1530880882281 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1530880882281 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1530880882281 ""}
