
---------- Begin Simulation Statistics ----------
final_tick                               1119304562000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 324611                       # Simulator instruction rate (inst/s)
host_mem_usage                                1228848                       # Number of bytes of host memory used
host_op_rate                                   523345                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2804.31                       # Real time elapsed on the host
host_tick_rate                              399137843                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   910308776                       # Number of instructions simulated
sim_ops                                    1467618808                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.119305                       # Number of seconds simulated
sim_ticks                                1119304562000                       # Number of ticks simulated
system.cpu0.Branches                         51700966                       # Number of branches fetched
system.cpu0.committedInsts                  521646033                       # Number of instructions committed
system.cpu0.committedOps                    891170673                       # Number of ops (including micro ops) committed
system.cpu0.dtb.rdAccesses                  122669198                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        24007                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                   64029671                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                       803945                       # TLB misses on write requests
system.cpu0.idle_fraction                    0.002975                       # Percentage of idle cycles
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                  752690104                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          365                       # TLB misses on write requests
system.cpu0.not_idle_fraction                0.997025                       # Percentage of non-idle cycles
system.cpu0.numCycles                      2238609124                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles              2231950097.998006                       # Number of busy cycles
system.cpu0.num_cc_register_reads           230076263                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          228321484                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts     30662452                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses             363580203                       # Number of float alu accesses
system.cpu0.num_fp_insts                    363580203                       # number of float instructions
system.cpu0.num_fp_register_reads           555158094                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes          323562131                       # number of times the floating registers were written
system.cpu0.num_func_calls                   14691115                       # number of times a function call or return occured
system.cpu0.num_idle_cycles              6659026.001994                       # Number of idle cycles
system.cpu0.num_int_alu_accesses            631033826                       # Number of integer alu accesses
system.cpu0.num_int_insts                   631033826                       # number of integer instructions
system.cpu0.num_int_register_reads         1299748490                       # number of times the integer registers were read
system.cpu0.num_int_register_writes         449326745                       # number of times the integer registers were written
system.cpu0.num_load_insts                  122669161                       # Number of load instructions
system.cpu0.num_mem_refs                    186698820                       # number of memory refs
system.cpu0.num_store_insts                  64029659                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                92363      0.01%      0.01% # Class of executed instruction
system.cpu0.op_class::IntAlu                521801912     58.55%     58.56% # Class of executed instruction
system.cpu0.op_class::IntMult                 2098409      0.24%     58.80% # Class of executed instruction
system.cpu0.op_class::IntDiv                    38272      0.00%     58.80% # Class of executed instruction
system.cpu0.op_class::FloatAdd               48610963      5.45%     64.26% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     64.26% # Class of executed instruction
system.cpu0.op_class::FloatCvt                    192      0.00%     64.26% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     64.26% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     64.26% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     64.26% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     64.26% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     64.26% # Class of executed instruction
system.cpu0.op_class::SimdAdd                    2134      0.00%     64.26% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     64.26% # Class of executed instruction
system.cpu0.op_class::SimdAlu                25886069      2.90%     67.16% # Class of executed instruction
system.cpu0.op_class::SimdCmp                      20      0.00%     67.16% # Class of executed instruction
system.cpu0.op_class::SimdCvt                    4206      0.00%     67.16% # Class of executed instruction
system.cpu0.op_class::SimdMisc                4439212      0.50%     67.66% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     67.66% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     67.66% # Class of executed instruction
system.cpu0.op_class::SimdShift                   952      0.00%     67.66% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     67.66% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     67.66% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     67.66% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd           55288068      6.20%     73.86% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     73.86% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     73.86% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt            5699110      0.64%     74.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv            1049602      0.12%     74.62% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     74.62% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult          39484018      4.43%     79.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     79.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     79.05% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     79.05% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     79.05% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     79.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     79.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     79.05% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     79.05% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     79.05% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     79.05% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     79.05% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     79.05% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     79.05% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     79.05% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     79.05% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     79.05% # Class of executed instruction
system.cpu0.op_class::MemRead                55574579      6.24%     85.29% # Class of executed instruction
system.cpu0.op_class::MemWrite               32049171      3.60%     88.88% # Class of executed instruction
system.cpu0.op_class::FloatMemRead           67094582      7.53%     96.41% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite          31980488      3.59%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                 891194322                       # Class of executed instruction
system.cpu0.workload.numSyscalls                  131                       # Number of system calls
system.cpu1.Branches                          7988627                       # Number of branches fetched
system.cpu1.committedInsts                  129555406                       # Number of instructions committed
system.cpu1.committedOps                    192151007                       # Number of ops (including micro ops) committed
system.cpu1.dtb.rdAccesses                   22686544                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         9374                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                   14155282                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                       787471                       # TLB misses on write requests
system.cpu1.idle_fraction                    0.703092                       # Percentage of idle cycles
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                  197017482                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                           88                       # TLB misses on write requests
system.cpu1.not_idle_fraction                0.296908                       # Percentage of non-idle cycles
system.cpu1.numCycles                      2238463647                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles              664617696.718695                       # Number of busy cycles
system.cpu1.num_cc_register_reads            53121374                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes           58929897                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts      7528111                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses             102146078                       # Number of float alu accesses
system.cpu1.num_fp_insts                    102146078                       # number of float instructions
system.cpu1.num_fp_register_reads           141009108                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes           88543626                       # number of times the floating registers were written
system.cpu1.num_func_calls                       1519                       # number of times a function call or return occured
system.cpu1.num_idle_cycles              1573845950.281305                       # Number of idle cycles
system.cpu1.num_int_alu_accesses            122899599                       # Number of integer alu accesses
system.cpu1.num_int_insts                   122899599                       # number of integer instructions
system.cpu1.num_int_register_reads          259019315                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          81464673                       # number of times the integer registers were written
system.cpu1.num_load_insts                   22686541                       # Number of load instructions
system.cpu1.num_mem_refs                     36841823                       # number of memory refs
system.cpu1.num_store_insts                  14155282                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                76865      0.04%      0.04% # Class of executed instruction
system.cpu1.op_class::IntAlu                108042448     56.23%     56.27% # Class of executed instruction
system.cpu1.op_class::IntMult                      65      0.00%     56.27% # Class of executed instruction
system.cpu1.op_class::IntDiv                    36016      0.02%     56.29% # Class of executed instruction
system.cpu1.op_class::FloatAdd               19365950     10.08%     66.36% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     66.36% # Class of executed instruction
system.cpu1.op_class::FloatCvt                     80      0.00%     66.36% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     66.36% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     66.36% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     66.36% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     66.36% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     66.36% # Class of executed instruction
system.cpu1.op_class::SimdAdd                     470      0.00%     66.37% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     66.37% # Class of executed instruction
system.cpu1.op_class::SimdAlu                     186      0.00%     66.37% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     66.37% # Class of executed instruction
system.cpu1.op_class::SimdCvt                     324      0.00%     66.37% # Class of executed instruction
system.cpu1.op_class::SimdMisc                    310      0.00%     66.37% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     66.37% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     66.37% # Class of executed instruction
system.cpu1.op_class::SimdShift                   236      0.00%     66.37% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     66.37% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     66.37% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     66.37% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd           16252928      8.46%     74.82% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     74.82% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     74.82% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     74.82% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     74.82% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     74.82% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult          11534336      6.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::MemRead                 3318168      1.73%     82.55% # Class of executed instruction
system.cpu1.op_class::MemWrite                 553040      0.29%     82.84% # Class of executed instruction
system.cpu1.op_class::FloatMemRead           19368373     10.08%     92.92% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite          13602242      7.08%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                 192152037                       # Class of executed instruction
system.cpu2.Branches                          7988488                       # Number of branches fetched
system.cpu2.committedInsts                  129553845                       # Number of instructions committed
system.cpu2.committedOps                    192148496                       # Number of ops (including micro ops) committed
system.cpu2.dtb.rdAccesses                   22686234                       # TLB accesses on read requests
system.cpu2.dtb.rdMisses                         9369                       # TLB misses on read requests
system.cpu2.dtb.wrAccesses                   14155162                       # TLB accesses on write requests
system.cpu2.dtb.wrMisses                       787473                       # TLB misses on write requests
system.cpu2.idle_fraction                    0.703261                       # Percentage of idle cycles
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrAccesses                  197039477                       # TLB accesses on write requests
system.cpu2.itb.wrMisses                           85                       # TLB misses on write requests
system.cpu2.not_idle_fraction                0.296739                       # Percentage of non-idle cycles
system.cpu2.numCycles                      2238463929                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles              664240349.928274                       # Number of busy cycles
system.cpu2.num_cc_register_reads            53120167                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes           58927818                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts      7527988                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses             102145841                       # Number of float alu accesses
system.cpu2.num_fp_insts                    102145841                       # number of float instructions
system.cpu2.num_fp_register_reads           141008816                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes           88543459                       # number of times the floating registers were written
system.cpu2.num_func_calls                       1513                       # number of times a function call or return occured
system.cpu2.num_idle_cycles              1574223579.071726                       # Number of idle cycles
system.cpu2.num_int_alu_accesses            122897183                       # Number of integer alu accesses
system.cpu2.num_int_insts                   122897183                       # number of integer instructions
system.cpu2.num_int_register_reads          259014284                       # number of times the integer registers were read
system.cpu2.num_int_register_writes          81462545                       # number of times the integer registers were written
system.cpu2.num_load_insts                   22686231                       # Number of load instructions
system.cpu2.num_mem_refs                     36841393                       # number of memory refs
system.cpu2.num_store_insts                  14155162                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                76833      0.04%      0.04% # Class of executed instruction
system.cpu2.op_class::IntAlu                108040544     56.23%     56.27% # Class of executed instruction
system.cpu2.op_class::IntMult                      62      0.00%     56.27% # Class of executed instruction
system.cpu2.op_class::IntDiv                    36001      0.02%     56.29% # Class of executed instruction
system.cpu2.op_class::FloatAdd               19365939     10.08%     66.36% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     66.36% # Class of executed instruction
system.cpu2.op_class::FloatCvt                     64      0.00%     66.36% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     66.36% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     66.36% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     66.36% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     66.36% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     66.36% # Class of executed instruction
system.cpu2.op_class::SimdAdd                     452      0.00%     66.36% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     66.36% # Class of executed instruction
system.cpu2.op_class::SimdAlu                     163      0.00%     66.37% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     66.37% # Class of executed instruction
system.cpu2.op_class::SimdCvt                     288      0.00%     66.37% # Class of executed instruction
system.cpu2.op_class::SimdMisc                    292      0.00%     66.37% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     66.37% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     66.37% # Class of executed instruction
system.cpu2.op_class::SimdShift                   231      0.00%     66.37% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     66.37% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     66.37% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     66.37% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd           16252928      8.46%     74.82% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     74.82% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     74.82% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     74.82% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     74.82% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     74.82% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult          11534336      6.00%     80.83% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     80.83% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     80.83% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     80.83% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     80.83% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     80.83% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     80.83% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     80.83% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     80.83% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     80.83% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     80.83% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     80.83% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     80.83% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     80.83% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     80.83% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     80.83% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     80.83% # Class of executed instruction
system.cpu2.op_class::MemRead                 3317930      1.73%     82.55% # Class of executed instruction
system.cpu2.op_class::MemWrite                 552956      0.29%     82.84% # Class of executed instruction
system.cpu2.op_class::FloatMemRead           19368301     10.08%     92.92% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite          13602206      7.08%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                 192149526                       # Class of executed instruction
system.cpu3.Branches                          7988590                       # Number of branches fetched
system.cpu3.committedInsts                  129553492                       # Number of instructions committed
system.cpu3.committedOps                    192148632                       # Number of ops (including micro ops) committed
system.cpu3.dtb.rdAccesses                   22686372                       # TLB accesses on read requests
system.cpu3.dtb.rdMisses                         9362                       # TLB misses on read requests
system.cpu3.dtb.wrAccesses                   14155213                       # TLB accesses on write requests
system.cpu3.dtb.wrMisses                       787473                       # TLB misses on write requests
system.cpu3.idle_fraction                    0.701831                       # Percentage of idle cycles
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrAccesses                  197063095                       # TLB accesses on write requests
system.cpu3.itb.wrMisses                           84                       # TLB misses on write requests
system.cpu3.not_idle_fraction                0.298169                       # Percentage of non-idle cycles
system.cpu3.numCycles                      2238463804                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles              667439964.116020                       # Number of busy cycles
system.cpu3.num_cc_register_reads            53120722                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes           58926472                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts      7528063                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses             102145933                       # Number of float alu accesses
system.cpu3.num_fp_insts                    102145933                       # number of float instructions
system.cpu3.num_fp_register_reads           141008966                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes           88543535                       # number of times the floating registers were written
system.cpu3.num_func_calls                       1515                       # number of times a function call or return occured
system.cpu3.num_idle_cycles              1571023839.883980                       # Number of idle cycles
system.cpu3.num_int_alu_accesses            122897283                       # Number of integer alu accesses
system.cpu3.num_int_insts                   122897283                       # number of integer instructions
system.cpu3.num_int_register_reads          259014445                       # number of times the integer registers were read
system.cpu3.num_int_register_writes          81462465                       # number of times the integer registers were written
system.cpu3.num_load_insts                   22686368                       # Number of load instructions
system.cpu3.num_mem_refs                     36841581                       # number of memory refs
system.cpu3.num_store_insts                  14155213                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                76842      0.04%      0.04% # Class of executed instruction
system.cpu3.op_class::IntAlu                108040442     56.23%     56.27% # Class of executed instruction
system.cpu3.op_class::IntMult                      39      0.00%     56.27% # Class of executed instruction
system.cpu3.op_class::IntDiv                    36008      0.02%     56.29% # Class of executed instruction
system.cpu3.op_class::FloatAdd               19365941     10.08%     66.36% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     66.36% # Class of executed instruction
system.cpu3.op_class::FloatCvt                     64      0.00%     66.36% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     66.36% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     66.36% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     66.36% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     66.36% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     66.36% # Class of executed instruction
system.cpu3.op_class::SimdAdd                     452      0.00%     66.36% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     66.36% # Class of executed instruction
system.cpu3.op_class::SimdAlu                     177      0.00%     66.36% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     66.36% # Class of executed instruction
system.cpu3.op_class::SimdCvt                     308      0.00%     66.37% # Class of executed instruction
system.cpu3.op_class::SimdMisc                    316      0.00%     66.37% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     66.37% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     66.37% # Class of executed instruction
system.cpu3.op_class::SimdShift                   231      0.00%     66.37% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     66.37% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     66.37% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     66.37% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd           16252928      8.46%     74.82% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     74.82% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     74.82% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     74.82% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     74.82% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     74.82% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult          11534336      6.00%     80.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     80.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     80.83% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     80.83% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     80.83% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     80.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     80.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     80.83% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     80.83% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     80.83% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     80.83% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     80.83% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     80.83% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     80.83% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     80.83% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     80.83% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     80.83% # Class of executed instruction
system.cpu3.op_class::MemRead                 3318051      1.73%     82.55% # Class of executed instruction
system.cpu3.op_class::MemWrite                 553001      0.29%     82.84% # Class of executed instruction
system.cpu3.op_class::FloatMemRead           19368317     10.08%     92.92% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite          13602212      7.08%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                 192149665                       # Class of executed instruction
system.ruby.Directory_Controller.I.deallocTBE |     1092935     25.02%     25.02% |     1095639     25.08%     50.11% |     1091924     25.00%     75.11% |     1087251     24.89%    100.00%
system.ruby.Directory_Controller.I.deallocTBE::total      4367749                      
system.ruby.Directory_Controller.I_GetML1C1_0.Progress |      476417     25.05%     25.05% |      476654     25.06%     50.10% |      474896     24.97%     75.07% |      474270     24.93%    100.00%
system.ruby.Directory_Controller.I_GetML1C1_0.Progress::total      1902237                      
system.ruby.Directory_Controller.I_GetML1C1_0.Stallreqto_in |           0      0.00%      0.00% |           0      0.00%      0.00% |           3    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.I_GetML1C1_0.Stallreqto_in::total            3                      
system.ruby.Directory_Controller.I_GetSL1C1_0.Progress |      617398     25.01%     25.01% |      619834     25.10%     50.11% |      617907     25.03%     75.14% |      613881     24.86%    100.00%
system.ruby.Directory_Controller.I_GetSL1C1_0.Progress::total      2469020                      
system.ruby.Directory_Controller.I_GetSL1C1_0.Stallreqto_in |         203     50.50%     50.50% |          82     20.40%     70.90% |          46     11.44%     82.34% |          71     17.66%    100.00%
system.ruby.Directory_Controller.I_GetSL1C1_0.Stallreqto_in::total          402                      
system.ruby.Directory_Controller.M.allocTBE |          27      8.85%      8.85% |          25      8.20%     17.05% |         107     35.08%     52.13% |         146     47.87%    100.00%
system.ruby.Directory_Controller.M.allocTBE::total          305                      
system.ruby.Directory_Controller.M.deallocTBE |      734822     25.03%     25.03% |      735344     25.05%     50.08% |      733130     24.97%     75.05% |      732280     24.95%    100.00%
system.ruby.Directory_Controller.M.deallocTBE::total      2935576                      
system.ruby.Directory_Controller.M_GetM.Progress |          17     11.49%     11.49% |          10      6.76%     18.24% |          44     29.73%     47.97% |          77     52.03%    100.00%
system.ruby.Directory_Controller.M_GetM.Progress::total          148                      
system.ruby.Directory_Controller.M_GetM.Stallreqto_in |           0      0.00%      0.00% |           0      0.00%      0.00% |          15     13.76%     13.76% |          94     86.24%    100.00%
system.ruby.Directory_Controller.M_GetM.Stallreqto_in::total          109                      
system.ruby.Directory_Controller.M_GetS.Progress |          10      6.37%      6.37% |          15      9.55%     15.92% |          63     40.13%     56.05% |          69     43.95%    100.00%
system.ruby.Directory_Controller.M_GetS.Progress::total          157                      
system.ruby.Directory_Controller.M_GetS.Stallreqto_in |           0      0.00%      0.00% |           0      0.00%      0.00% |          15     46.88%     46.88% |          17     53.12%    100.00%
system.ruby.Directory_Controller.M_GetS.Stallreqto_in::total           32                      
system.ruby.Directory_Controller.M_GetS_WBL1C1_0.Progress |          10      6.37%      6.37% |          15      9.55%     15.92% |          63     40.13%     56.05% |          69     43.95%    100.00%
system.ruby.Directory_Controller.M_GetS_WBL1C1_0.Progress::total          157                      
system.ruby.Directory_Controller.M_GetS_WBL1C1_0.Stallreqto_in |           2      6.06%      6.06% |           0      0.00%      6.06% |          10     30.30%     36.36% |          21     63.64%    100.00%
system.ruby.Directory_Controller.M_GetS_WBL1C1_0.Stallreqto_in::total           33                      
system.ruby.Directory_Controller.M_PutML1C1_0.Progress |      734188     25.03%     25.03% |      734752     25.05%     50.08% |      732446     24.97%     75.06% |      731520     24.94%    100.00%
system.ruby.Directory_Controller.M_PutML1C1_0.Progress::total      2932906                      
system.ruby.Directory_Controller.Progress |     2099797     25.02%     25.02% |     2103674     25.07%     50.09% |     2095655     24.97%     75.07% |     2092102     24.93%    100.00%
system.ruby.Directory_Controller.Progress::total      8391228                      
system.ruby.Directory_Controller.S.deallocTBE |      644015     25.01%     25.01% |      647143     25.13%     50.13% |      641906     24.92%     75.06% |      642353     24.94%    100.00%
system.ruby.Directory_Controller.S.deallocTBE::total      2575417                      
system.ruby.Directory_Controller.S_GetML1C1_0.Progress |           6      3.92%      3.92% |          18     11.76%     15.69% |          65     42.48%     58.17% |          64     41.83%    100.00%
system.ruby.Directory_Controller.S_GetML1C1_0.Progress::total          153                      
system.ruby.Directory_Controller.S_GetML1C1_0.Stallreqto_in |           8     66.67%     66.67% |           0      0.00%     66.67% |           1      8.33%     75.00% |           3     25.00%    100.00%
system.ruby.Directory_Controller.S_GetML1C1_0.Stallreqto_in::total           12                      
system.ruby.Directory_Controller.S_GetML1C1_1.Progress |      258379     25.01%     25.01% |      258662     25.04%     50.05% |      258123     24.99%     75.04% |      257866     24.96%    100.00%
system.ruby.Directory_Controller.S_GetML1C1_1.Progress::total      1033030                      
system.ruby.Directory_Controller.S_GetML1C1_2.Progress |           3     37.50%     37.50% |           0      0.00%     37.50% |           2     25.00%     62.50% |           3     37.50%    100.00%
system.ruby.Directory_Controller.S_GetML1C1_2.Progress::total            8                      
system.ruby.Directory_Controller.S_GetSL1C1_0.Progress |       13369     25.03%     25.03% |       13714     25.68%     50.71% |       12046     22.55%     73.26% |       14283     26.74%    100.00%
system.ruby.Directory_Controller.S_GetSL1C1_0.Progress::total        53412                      
system.ruby.Directory_Controller.S_GetSL1C1_0.Stallreqto_in |         108     22.09%     22.09% |         114     23.31%     45.40% |         110     22.49%     67.89% |         157     32.11%    100.00%
system.ruby.Directory_Controller.S_GetSL1C1_0.Stallreqto_in::total          489                      
system.ruby.Directory_Controller.Stallreqto_in |         321     29.72%     29.72% |         196     18.15%     47.87% |         200     18.52%     66.39% |         363     33.61%    100.00%
system.ruby.Directory_Controller.Stallreqto_in::total         1080                      
system.ruby.Directory_Controller.allocTBE |          27      8.85%      8.85% |          25      8.20%     17.05% |         107     35.08%     52.13% |         146     47.87%    100.00%
system.ruby.Directory_Controller.allocTBE::total          305                      
system.ruby.Directory_Controller.deallocTBE |     2471772     25.02%     25.02% |     2478126     25.09%     50.11% |     2466960     24.97%     75.08% |     2461884     24.92%    100.00%
system.ruby.Directory_Controller.deallocTBE::total      9878742                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples   1343698537                      
system.ruby.IFETCH.hit_latency_hist_seqr |  1343698537    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total   1343698537                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size           32                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket          319                      
system.ruby.IFETCH.latency_hist_seqr::samples   1343810058                      
system.ruby.IFETCH.latency_hist_seqr::mean     0.000000                      
system.ruby.IFETCH.latency_hist_seqr::stdev     0.004556                      
system.ruby.IFETCH.latency_hist_seqr     |  1343810057    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total   1343810058                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size           32                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket          319                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples       111521                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean     0.001497                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev     0.500078                      
system.ruby.IFETCH.miss_latency_hist_seqr |      111520    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total       111521                      
system.ruby.L1Cache_Controller.I.allocI_load |      856985     33.97%     33.97% |      550794     21.83%     55.81% |      545276     21.62%     77.42% |      569534     22.58%    100.00%
system.ruby.L1Cache_Controller.I.allocI_load::total      2522589                      
system.ruby.L1Cache_Controller.I.allocI_store |      695180     36.54%     36.54% |      400514     21.05%     57.60% |      407009     21.39%     78.99% |      399676     21.01%    100.00%
system.ruby.L1Cache_Controller.I.allocI_store::total      1902379                      
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in |     1551141     35.09%     35.09% |      950300     21.50%     56.58% |      951272     21.52%     78.10% |      968202     21.90%    100.00%
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in::total      4420915                      
system.ruby.L1Cache_Controller.I_store.Progress |          17     50.00%     50.00% |           7     20.59%     70.59% |           6     17.65%     88.24% |           4     11.76%    100.00%
system.ruby.L1Cache_Controller.I_store.Progress::total           34                      
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in |          22     26.51%     26.51% |          26     31.33%     57.83% |          19     22.89%     80.72% |          16     19.28%    100.00%
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in::total           83                      
system.ruby.L1Cache_Controller.M.MloadMEvent |    70729524     62.90%     62.90% |    13897409     12.36%     75.26% |    13915865     12.38%     87.64% |    13897438     12.36%    100.00%
system.ruby.L1Cache_Controller.M.MloadMEvent::total    112440236                      
system.ruby.L1Cache_Controller.M.MstoreMEvent |    63389075     59.99%     59.99% |    14092875     13.34%     73.33% |    14090719     13.34%     86.66% |    14094091     13.34%    100.00%
system.ruby.L1Cache_Controller.M.MstoreMEvent::total    105666760                      
system.ruby.L1Cache_Controller.M.allocTBE |     1162671     39.64%     39.64% |      589821     20.11%     59.75% |      591885     20.18%     79.93% |      588529     20.07%    100.00%
system.ruby.L1Cache_Controller.M.allocTBE::total      2932906                      
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in |     1163253     39.63%     39.63% |      590523     20.12%     59.74% |      592563     20.19%     79.93% |      589237     20.07%    100.00%
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in::total      2935576                      
system.ruby.L1Cache_Controller.M_evict.Progress |     1162671     39.64%     39.64% |      589821     20.11%     59.75% |      591885     20.18%     79.93% |      588529     20.07%    100.00%
system.ruby.L1Cache_Controller.M_evict.Progress::total      2932906                      
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in |     5521472     39.64%     39.64% |     2801650     20.11%     59.75% |     2811515     20.18%     79.93% |     2795560     20.07%    100.00%
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in::total     13930197                      
system.ruby.L1Cache_Controller.MloadMEvent |    70729524     62.90%     62.90% |    13897409     12.36%     75.26% |    13915865     12.38%     87.64% |    13897438     12.36%    100.00%
system.ruby.L1Cache_Controller.MloadMEvent::total    112440236                      
system.ruby.L1Cache_Controller.MstoreMEvent |    63389075     59.99%     59.99% |    14092875     13.34%     73.33% |    14090719     13.34%     86.66% |    14094091     13.34%    100.00%
system.ruby.L1Cache_Controller.MstoreMEvent::total    105666760                      
system.ruby.L1Cache_Controller.Progress  |     2019177     37.02%     37.02% |     1140288     20.91%     57.93% |     1136794     20.84%     78.77% |     1157733     21.23%    100.00%
system.ruby.L1Cache_Controller.Progress::total      5453992                      
system.ruby.L1Cache_Controller.S.SloadSEvent |   803226393     56.67%     56.67% |   204726673     14.44%     71.11% |   204735420     14.44%     85.55% |   204753345     14.45%    100.00%
system.ruby.L1Cache_Controller.S.SloadSEvent::total   1417441831                      
system.ruby.L1Cache_Controller.S.allocTBE |      856442     33.97%     33.97% |      550407     21.83%     55.81% |      544863     21.61%     77.42% |      569156     22.58%    100.00%
system.ruby.L1Cache_Controller.S.allocTBE::total      2520868                      
system.ruby.L1Cache_Controller.S.deallocTBE |          57     36.31%     36.31% |          33     21.02%     57.32% |          36     22.93%     80.25% |          31     19.75%    100.00%
system.ruby.L1Cache_Controller.S.deallocTBE::total          157                      
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in |      856985     33.97%     33.97% |      550794     21.83%     55.81% |      545276     21.62%     77.42% |      569534     22.58%    100.00%
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in::total      2522589                      
system.ruby.L1Cache_Controller.S_evict.Progress |      388369     26.11%     26.11% |      360398     24.23%     50.33% |      359309     24.15%     74.48% |      379595     25.52%    100.00%
system.ruby.L1Cache_Controller.S_evict.Progress::total      1487671                      
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in |     1068045     26.10%     26.10% |      991286     24.22%     50.32% |      988958     24.17%     74.49% |     1043971     25.51%    100.00%
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in::total      4092260                      
system.ruby.L1Cache_Controller.S_store.Progress |      468120     45.30%     45.30% |      190062     18.39%     63.69% |      185594     17.96%     81.65% |      189605     18.35%    100.00%
system.ruby.L1Cache_Controller.S_store.Progress::total      1033381                      
system.ruby.L1Cache_Controller.S_store.Stallfwdfrom_in |           8     33.33%     33.33% |          10     41.67%     75.00% |           4     16.67%     91.67% |           2      8.33%    100.00%
system.ruby.L1Cache_Controller.S_store.Stallfwdfrom_in::total           24                      
system.ruby.L1Cache_Controller.SloadSEvent |   803226393     56.67%     56.67% |   204726673     14.44%     71.11% |   204735420     14.44%     85.55% |   204753345     14.45%    100.00%
system.ruby.L1Cache_Controller.SloadSEvent::total   1417441831                      
system.ruby.L1Cache_Controller.Stallfwdfrom_in |          30     28.04%     28.04% |          36     33.64%     61.68% |          23     21.50%     83.18% |          18     16.82%    100.00%
system.ruby.L1Cache_Controller.Stallfwdfrom_in::total          107                      
system.ruby.L1Cache_Controller.Stallmandatory_in |     6589517     36.56%     36.56% |     3792936     21.05%     57.61% |     3800473     21.09%     78.70% |     3839531     21.30%    100.00%
system.ruby.L1Cache_Controller.Stallmandatory_in::total     18022457                      
system.ruby.L1Cache_Controller.allocI_load |      856985     33.97%     33.97% |      550794     21.83%     55.81% |      545276     21.62%     77.42% |      569534     22.58%    100.00%
system.ruby.L1Cache_Controller.allocI_load::total      2522589                      
system.ruby.L1Cache_Controller.allocI_store |      695180     36.54%     36.54% |      400514     21.05%     57.60% |      407009     21.39%     78.99% |      399676     21.01%    100.00%
system.ruby.L1Cache_Controller.allocI_store::total      1902379                      
system.ruby.L1Cache_Controller.allocTBE  |     2019113     37.02%     37.02% |     1140228     20.91%     57.93% |     1136748     20.84%     78.77% |     1157685     21.23%    100.00%
system.ruby.L1Cache_Controller.allocTBE::total      5453774                      
system.ruby.L1Cache_Controller.deallocTBE |          57     36.31%     36.31% |          33     21.02%     57.32% |          36     22.93%     80.25% |          31     19.75%    100.00%
system.ruby.L1Cache_Controller.deallocTBE::total          157                      
system.ruby.L1Cache_Controller.deallocfwdfrom_in |     1551141     35.09%     35.09% |      950300     21.50%     56.58% |      951272     21.52%     78.10% |      968202     21.90%    100.00%
system.ruby.L1Cache_Controller.deallocfwdfrom_in::total      4420915                      
system.ruby.L1Cache_Controller.externalloadSrespfrom_in |      856985     33.97%     33.97% |      550794     21.83%     55.81% |      545276     21.62%     77.42% |      569534     22.58%    100.00%
system.ruby.L1Cache_Controller.externalloadSrespfrom_in::total      2522589                      
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in |     1163253     39.63%     39.63% |      590523     20.12%     59.74% |      592563     20.19%     79.93% |      589237     20.07%    100.00%
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in::total      2935576                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples    186183530                      
system.ruby.LD.hit_latency_hist_seqr     |   186183530    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total    186183530                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples    188594598                      
system.ruby.LD.latency_hist_seqr         |   188594598    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total     188594598                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples      2411068                      
system.ruby.LD.miss_latency_hist_seqr    |     2411068    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total      2411068                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples          471                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |         471    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total          471                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples          705                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |         705    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total          705                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples          234                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |         234    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total          234                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples          705                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |         705    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total          705                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples          705                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |         705    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total          705                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples      2118138                      
system.ruby.RMW_Read.hit_latency_hist_seqr |     2118138    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total      2118138                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples      2118649                      
system.ruby.RMW_Read.latency_hist_seqr   |     2118649    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total      2118649                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples          511                      
system.ruby.RMW_Read.miss_latency_hist_seqr |         511    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total          511                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples    103547446                      
system.ruby.ST.hit_latency_hist_seqr     |   103547446    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total    103547446                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples    106482277                      
system.ruby.ST.latency_hist_seqr         |   106482277    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total     106482277                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples      2934831                      
system.ruby.ST.miss_latency_hist_seqr    |     2934831    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total      2934831                      
system.ruby.dir_cntrl0.fwdFrom.avg_buf_msgs     0.002965                       # Average number of messages in buffer
system.ruby.dir_cntrl0.fwdFrom.avg_stall_time  2999.927244                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.reqTo.avg_buf_msgs     0.001106                       # Average number of messages in buffer
system.ruby.dir_cntrl0.reqTo.avg_stall_time  3847.952358                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToMemory.avg_buf_msgs     0.000938                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToMemory.avg_stall_time   499.999821                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respFrom.avg_buf_msgs     0.003660                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respFrom.avg_stall_time  3000.025603                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respTo.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respTo.avg_stall_time  4489.579033                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.001689                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.999797                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.fwdFrom.avg_buf_msgs     0.002973                       # Average number of messages in buffer
system.ruby.dir_cntrl1.fwdFrom.avg_stall_time  2999.926590                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.reqTo.avg_buf_msgs     0.001108                       # Average number of messages in buffer
system.ruby.dir_cntrl1.reqTo.avg_stall_time  4592.199953                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.requestToMemory.avg_buf_msgs     0.000940                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToMemory.avg_stall_time   499.999855                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respFrom.avg_buf_msgs     0.003669                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respFrom.avg_stall_time  3000.022035                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respTo.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respTo.avg_stall_time  4208.409280                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.001691                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.999831                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.fwdFrom.avg_buf_msgs     0.002959                       # Average number of messages in buffer
system.ruby.dir_cntrl2.fwdFrom.avg_stall_time  2999.970748                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.reqTo.avg_buf_msgs     0.001103                       # Average number of messages in buffer
system.ruby.dir_cntrl2.reqTo.avg_stall_time  4518.716602                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.requestToMemory.avg_buf_msgs     0.000936                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToMemory.avg_stall_time   499.999998                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respFrom.avg_buf_msgs     0.003654                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respFrom.avg_stall_time  3000.026301                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respTo.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respTo.avg_stall_time  4257.589202                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.001685                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.999970                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.fwdFrom.avg_buf_msgs     0.002953                       # Average number of messages in buffer
system.ruby.dir_cntrl3.fwdFrom.avg_stall_time  2999.970324                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.reqTo.avg_buf_msgs     0.001101                       # Average number of messages in buffer
system.ruby.dir_cntrl3.reqTo.avg_stall_time  5314.559201                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.requestToMemory.avg_buf_msgs     0.000934                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToMemory.avg_stall_time   499.999889                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respFrom.avg_buf_msgs     0.003647                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respFrom.avg_stall_time  3000.025243                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respTo.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respTo.avg_stall_time  4449.002849                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.001681                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.999865                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples   1635548827                      
system.ruby.hit_latency_hist_seqr        |  1635548827    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total   1635548827                      
system.ruby.l1_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl0.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.fully_busy_cycles            14                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.fwdFrom.avg_buf_msgs     0.001096                       # Average number of messages in buffer
system.ruby.l1_cntrl0.fwdFrom.avg_stall_time  6503.374360                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.449056                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time  2684.003787                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.reqTo.avg_buf_msgs     0.001595                       # Average number of messages in buffer
system.ruby.l1_cntrl0.reqTo.avg_stall_time   500.000000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respFrom.avg_buf_msgs     0.000902                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respFrom.avg_stall_time 16606.410417                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respTo.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respTo.avg_stall_time   150.302873                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl1.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl1.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl1.fully_busy_cycles             4                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.fwdFrom.avg_buf_msgs     0.319815                       # Average number of messages in buffer
system.ruby.l1_cntrl1.fwdFrom.avg_stall_time  1957.099140                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.121409                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time  1375.666282                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.reqTo.avg_buf_msgs     0.000934                       # Average number of messages in buffer
system.ruby.l1_cntrl1.reqTo.avg_stall_time   150.302907                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respFrom.avg_buf_msgs     0.000510                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respFrom.avg_stall_time  4980.650700                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respTo.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respTo.avg_stall_time   150.298910                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl2.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl2.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl2.fully_busy_cycles             3                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl2.fwdFrom.avg_buf_msgs     0.038241                       # Average number of messages in buffer
system.ruby.l1_cntrl2.fwdFrom.avg_stall_time  1963.940295                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.121452                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time  1374.229835                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.reqTo.avg_buf_msgs     0.000933                       # Average number of messages in buffer
system.ruby.l1_cntrl2.reqTo.avg_stall_time   150.300507                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respFrom.avg_buf_msgs     0.000508                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respFrom.avg_stall_time  5077.733633                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respTo.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respTo.avg_stall_time   150.297786                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl3.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl3.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl3.fully_busy_cycles             5                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.fwdFrom.avg_buf_msgs     0.752432                       # Average number of messages in buffer
system.ruby.l1_cntrl3.fwdFrom.avg_stall_time  1957.645262                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.121638                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time  1384.527331                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.reqTo.avg_buf_msgs     0.000950                       # Average number of messages in buffer
system.ruby.l1_cntrl3.reqTo.avg_stall_time   150.298699                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respFrom.avg_buf_msgs     0.000518                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respFrom.avg_stall_time  5002.207942                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respTo.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respTo.avg_stall_time   150.297786                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size           32                      
system.ruby.latency_hist_seqr::max_bucket          319                      
system.ruby.latency_hist_seqr::samples     1641006992                      
system.ruby.latency_hist_seqr::mean          0.000000                      
system.ruby.latency_hist_seqr::stdev         0.004123                      
system.ruby.latency_hist_seqr            |  1641006991    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total       1641006992                      
system.ruby.miss_latency_hist_seqr::bucket_size           32                      
system.ruby.miss_latency_hist_seqr::max_bucket          319                      
system.ruby.miss_latency_hist_seqr::samples      5458165                      
system.ruby.miss_latency_hist_seqr::mean     0.000031                      
system.ruby.miss_latency_hist_seqr::stdev     0.071481                      
system.ruby.miss_latency_hist_seqr       |     5458164    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total      5458165                      
system.ruby.network.average_flit_latency    17.070195                      
system.ruby.network.average_flit_network_latency    13.096517                      
system.ruby.network.average_flit_queueing_latency     3.973679                      
system.ruby.network.average_flit_vnet_latency |   15.438945                       |    5.001105                       |   11.794348                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.average_flit_vqueue_latency |    6.000010                       |    6.000000                       |           1                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.average_hops             0.999432                      
system.ruby.network.average_packet_latency    17.121551                      
system.ruby.network.average_packet_network_latency    13.621461                      
system.ruby.network.average_packet_queueing_latency     3.500090                      
system.ruby.network.average_packet_vnet_latency |   25.445772                       |    5.001105                       |   10.945643                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.average_packet_vqueue_latency |    5.999860                       |    6.000000                       |           1                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.avg_link_utilization     0.071447                      
system.ruby.network.avg_vc_load          |    0.027320     38.24%     38.24% |    0.003154      4.41%     42.65% |    0.003048      4.27%     46.92% |    0.003048      4.27%     51.18% |    0.004440      6.21%     57.40% |    0.000496      0.69%     58.09% |    0.000494      0.69%     58.78% |    0.000494      0.69%     59.47% |    0.020930     29.29%     88.77% |    0.003189      4.46%     93.23% |    0.002090      2.93%     96.16% |    0.002744      3.84%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.avg_vc_load::total       0.071447                      
system.ruby.network.ext_in_link_utilization     53324006                      
system.ruby.network.ext_out_link_utilization     53324006                      
system.ruby.network.flit_network_latency |   421368245                       |    22110315                       |   254880178                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.flit_queueing_latency |   163755584                       |    26526517                       |    21610366                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.flits_injected       |    27292554     51.18%     51.18% |     4421086      8.29%     59.47% |    21610366     40.53%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.flits_injected::total     53324006                      
system.ruby.network.flits_received       |    27292554     51.18%     51.18% |     4421086      8.29%     59.47% |    21610366     40.53%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.flits_received::total     53324006                      
system.ruby.network.int_link_utilization     53293727                      
system.ruby.network.packet_network_latency |   138900172                       |    22110315                       |   108129182                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.packet_queueing_latency |    32751280                       |    26526517                       |     9878742                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.packets_injected     |     5458674     27.63%     27.63% |     4421086     22.38%     50.00% |     9878742     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.packets_injected::total     19758502                      
system.ruby.network.packets_received     |     5458674     27.63%     27.63% |     4421086     22.38%     50.00% |     9878742     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.packets_received::total     19758502                      
system.ruby.network.routers0.buffer_reads     31013957                      
system.ruby.network.routers0.buffer_writes     31013957                      
system.ruby.network.routers0.crossbar_activity     31013957                      
system.ruby.network.routers0.sw_input_arbiter_activity     31063691                      
system.ruby.network.routers0.sw_output_arbiter_activity     31013957                      
system.ruby.network.routers1.buffer_reads     25434457                      
system.ruby.network.routers1.buffer_writes     25434457                      
system.ruby.network.routers1.crossbar_activity     25434457                      
system.ruby.network.routers1.sw_input_arbiter_activity     25483574                      
system.ruby.network.routers1.sw_output_arbiter_activity     25434457                      
system.ruby.network.routers2.buffer_reads     25659294                      
system.ruby.network.routers2.buffer_writes     25659294                      
system.ruby.network.routers2.crossbar_activity     25659294                      
system.ruby.network.routers2.sw_input_arbiter_activity     25708888                      
system.ruby.network.routers2.sw_output_arbiter_activity     25659294                      
system.ruby.network.routers3.buffer_reads     24510025                      
system.ruby.network.routers3.buffer_writes     24510025                      
system.ruby.network.routers3.crossbar_activity     24510025                      
system.ruby.network.routers3.sw_input_arbiter_activity     24559356                      
system.ruby.network.routers3.sw_output_arbiter_activity     24510025                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples   1641006992                      
system.ruby.outstanding_req_hist_seqr::mean     1.000000                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000000                      
system.ruby.outstanding_req_hist_seqr::stdev     0.000190                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |  1641006933    100.00%    100.00% |          59      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total   1641006992                      
system.switch_cpus0.committedInsts                  0                       # Number of instructions committed
system.switch_cpus0.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus0.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus0.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus0.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus0.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts                   0                       # number of integer instructions
system.switch_cpus0.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts                  0                       # Number of load instructions
system.switch_cpus0.num_mem_refs                    0                       # number of memory refs
system.switch_cpus0.num_store_insts                 0                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus0.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus0.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus0.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus0.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus0.op_class::total                 0                       # Class of executed instruction
system.switch_cpus1.committedInsts                  0                       # Number of instructions committed
system.switch_cpus1.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus1.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus1.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus1.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus1.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts                   0                       # number of integer instructions
system.switch_cpus1.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts                  0                       # Number of load instructions
system.switch_cpus1.num_mem_refs                    0                       # number of memory refs
system.switch_cpus1.num_store_insts                 0                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus1.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus1.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus1.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus1.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus1.op_class::total                 0                       # Class of executed instruction
system.switch_cpus2.committedInsts                  0                       # Number of instructions committed
system.switch_cpus2.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus2.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus2.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus2.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus2.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts                   0                       # number of integer instructions
system.switch_cpus2.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts                  0                       # Number of load instructions
system.switch_cpus2.num_mem_refs                    0                       # number of memory refs
system.switch_cpus2.num_store_insts                 0                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus2.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus2.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus2.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus2.op_class::total                 0                       # Class of executed instruction
system.switch_cpus3.committedInsts                  0                       # Number of instructions committed
system.switch_cpus3.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus3.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus3.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus3.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus3.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts                    0                       # number of float instructions
system.switch_cpus3.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts                   0                       # number of integer instructions
system.switch_cpus3.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts                  0                       # Number of load instructions
system.switch_cpus3.num_mem_refs                    0                       # number of memory refs
system.switch_cpus3.num_store_insts                 0                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus3.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus3.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus3.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus3.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus3.op_class::total                 0                       # Class of executed instruction
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 1119304562000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 1119304562000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 1119304562000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 1119304562000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions             31                       # Number of power state transitions
system.cpu2.power_state.ticksClkGated::samples           15                       # Distribution of time spent in the clock gated state
system.cpu2.power_state.ticksClkGated::mean 283318133.333333                       # Distribution of time spent in the clock gated state
system.cpu2.power_state.ticksClkGated::stdev 801450372.696086                       # Distribution of time spent in the clock gated state
system.cpu2.power_state.ticksClkGated::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.power_state.ticksClkGated::min_value       160000                       # Distribution of time spent in the clock gated state
system.cpu2.power_state.ticksClkGated::max_value   2928072500                       # Distribution of time spent in the clock gated state
system.cpu2.power_state.ticksClkGated::total           15                       # Distribution of time spent in the clock gated state
system.cpu2.power_state.pwrStateResidencyTicks::ON 1115054790000                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::CLK_GATED   4249772000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions             23                       # Number of power state transitions
system.cpu3.power_state.ticksClkGated::samples           11                       # Distribution of time spent in the clock gated state
system.cpu3.power_state.ticksClkGated::mean 240521272.727273                       # Distribution of time spent in the clock gated state
system.cpu3.power_state.ticksClkGated::stdev 652381664.469288                       # Distribution of time spent in the clock gated state
system.cpu3.power_state.ticksClkGated::1000-5e+10           11    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.power_state.ticksClkGated::min_value       289500                       # Distribution of time spent in the clock gated state
system.cpu3.power_state.ticksClkGated::max_value   2170747500                       # Distribution of time spent in the clock gated state
system.cpu3.power_state.ticksClkGated::total           11                       # Distribution of time spent in the clock gated state
system.cpu3.power_state.pwrStateResidencyTicks::ON 1116658828000                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::CLK_GATED   2645734000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions             25                       # Number of power state transitions
system.cpu0.power_state.ticksClkGated::samples           12                       # Distribution of time spent in the clock gated state
system.cpu0.power_state.ticksClkGated::mean 277459416.666667                       # Distribution of time spent in the clock gated state
system.cpu0.power_state.ticksClkGated::stdev 902141019.140674                       # Distribution of time spent in the clock gated state
system.cpu0.power_state.ticksClkGated::1000-5e+10           12    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.power_state.ticksClkGated::min_value       405000                       # Distribution of time spent in the clock gated state
system.cpu0.power_state.ticksClkGated::max_value   3140960000                       # Distribution of time spent in the clock gated state
system.cpu0.power_state.ticksClkGated::total           12                       # Distribution of time spent in the clock gated state
system.cpu0.power_state.pwrStateResidencyTicks::ON 1115975049000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::CLK_GATED   3329513000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions             23                       # Number of power state transitions
system.cpu1.power_state.ticksClkGated::samples           11                       # Distribution of time spent in the clock gated state
system.cpu1.power_state.ticksClkGated::mean 369661545.454545                       # Distribution of time spent in the clock gated state
system.cpu1.power_state.ticksClkGated::stdev 817778364.719422                       # Distribution of time spent in the clock gated state
system.cpu1.power_state.ticksClkGated::1000-5e+10           11    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.power_state.ticksClkGated::min_value       247000                       # Distribution of time spent in the clock gated state
system.cpu1.power_state.ticksClkGated::max_value   2525204000                       # Distribution of time spent in the clock gated state
system.cpu1.power_state.ticksClkGated::total           11                       # Distribution of time spent in the clock gated state
system.cpu1.power_state.pwrStateResidencyTicks::ON 1115238285000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED   4066277000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.network.netifs6.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs7.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs4.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs5.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs2.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs3.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs0.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs1.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.dir_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2     87234496                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total          87234496                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::.ruby.dir_cntrl2     46880576                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total       46880576                       # Number of bytes written to this memory
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2      1363039                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total            1363039                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::.ruby.dir_cntrl2       732509                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total            732509                       # Number of write requests responded to by this memory
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2     77936336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total             77936336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::.ruby.dir_cntrl2     41883664                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total            41883664                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2    119819999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total           119819999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples   1837811.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.priorityMaxLatency     0.002575183500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.numReadWriteTurnArounds        42452                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numWriteReadTurnArounds        42452                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.numStayReadState            3215879                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState            664494                       # Number of times bus staying in WRITE state
system.mem_ctrls2.readReqs                    1363039                       # Number of read requests accepted
system.mem_ctrls2.writeReqs                    732509                       # Number of write requests accepted
system.mem_ctrls2.readBursts                  1363039                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                  732509                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.servicedByWrQ                231308                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                26429                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0            75164                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1            67139                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2            64072                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3            63884                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4            63207                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5            64285                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6            65646                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7            84605                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8           102296                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9            78893                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10           66267                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11           64343                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12           65059                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13           71760                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14           65853                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15           69258                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0            44344                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1            44735                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2            43980                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3            43919                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4            43673                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5            44045                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6            44336                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7            43805                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8            43219                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9            43806                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10           44042                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11           43472                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12           43689                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13           44791                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14           45119                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15           45083                       # Per bank write bursts
system.mem_ctrls2.avgRdQLen                      1.02                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                     25.32                       # Average write queue length when enqueuing
system.mem_ctrls2.totQLat                 19442473752                       # Total ticks spent queuing
system.mem_ctrls2.totBusLat                5658655000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totMemAccLat            40662430002                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.avgQLat                    17179.41                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               35929.41                       # Average memory access latency per DRAM burst
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.readRowHits                  556993                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                 379918                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                49.22                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate               53.81                       # Row buffer hit rate for writes
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6              1363039                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6              732509                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                1022443                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                 100088                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                   8744                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                    456                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                 11845                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                 12741                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                 37284                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                 42419                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                 43199                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                 43268                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                 43152                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                 43150                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                 43158                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                 43153                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                 43147                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                 43116                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                 43075                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                 42940                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                 42761                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                 42600                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                 42472                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                 42473                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                   101                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     9                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     2                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples       900871                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   130.559656                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean    96.525171                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   160.996175                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127       553189     61.41%     61.41% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255       264074     29.31%     90.72% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383        29884      3.32%     94.04% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511        14933      1.66%     95.69% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639        10222      1.13%     96.83% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767         6043      0.67%     97.50% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895         4886      0.54%     98.04% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023         4582      0.51%     98.55% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151        13058      1.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total       900871                       # Bytes accessed per row activation
system.mem_ctrls2.rdPerTurnAround::samples        42452                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::mean     26.658579                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::stdev    17.005991                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::0-15          5590     13.17%     13.17% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::16-31        25559     60.21%     73.37% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::32-47         7799     18.37%     91.75% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::48-63         2007      4.73%     96.47% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::64-79          708      1.67%     98.14% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::80-95          355      0.84%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::96-111          195      0.46%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::112-127           94      0.22%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::128-143           55      0.13%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::144-159           45      0.11%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::160-175           16      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::176-191           13      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::192-207            4      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::208-223            4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::224-239            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::240-255            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::288-303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::384-399            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::total        42452                       # Reads before turning the bus around for writes
system.mem_ctrls2.wrPerTurnAround::samples        42452                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::mean     16.631914                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::gmean    16.602849                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::stdev     1.004739                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::16           29823     70.25%     70.25% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::17             456      1.07%     71.33% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::18           10389     24.47%     95.80% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::19            1567      3.69%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::20             199      0.47%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::21              14      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::22               3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::23               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::total        42452                       # Writes before turning the bus around for reads
system.mem_ctrls2.bytesReadDRAM              72430784                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ               14803712                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten               45187712                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys               87234496                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys            46880576                       # Total written bytes from the system interface side
system.mem_ctrls2.avgRdBW                       64.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                       40.37                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                    77.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                    41.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        0.82                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.51                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.32                       # Data bus utilization in percentage for writes
system.mem_ctrls2.totGap                 1119304268500                       # Total gap between requests
system.mem_ctrls2.avgGap                    534134.40                       # Average gap between requests
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2     72430784                       # Per-master bytes read from memory
system.mem_ctrls2.masterWriteBytes::.ruby.dir_cntrl2     45187712                       # Per-master bytes write to memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 64710523.354411207139                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterWriteRate::.ruby.dir_cntrl2 40371239.012246608734                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2      1363039                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterWriteAccesses::.ruby.dir_cntrl2       732509                       # Per-master write serviced memory accesses
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2  40662430002                       # Per-master read total memory access latency
system.mem_ctrls2.masterWriteTotalLat::.ruby.dir_cntrl2 27269075562511                       # Per-master write total memory access latency
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     29832.18                       # Per-master read average memory access latency
system.mem_ctrls2.masterWriteAvgLat::.ruby.dir_cntrl2  37226949.52                       # Per-master write average memory access latency
system.mem_ctrls2.pageHitRate                   50.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.rank1.actEnergy          3225744900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank1.preEnergy          1714508895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank1.readEnergy         4167825060                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank1.writeEnergy        1843813620                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank1.refreshEnergy    88356343920.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank1.actBackEnergy    241421075220                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank1.preBackEnergy    226510993920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank1.totalEnergy      567240305535                       # Total energy per rank (pJ)
system.mem_ctrls2.rank1.averagePower       506.779231                       # Core power per rank (mW)
system.mem_ctrls2.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank1.memoryStateTime::IDLE 586554413782                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::REF  37375780000                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT 495374368218                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.actEnergy          3206524020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank0.preEnergy          1704296550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank0.readEnergy         3912734280                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank0.writeEnergy        1841809140                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank0.refreshEnergy    88356343920.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank0.actBackEnergy    228947859840                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank0.preBackEnergy    237014754240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank0.totalEnergy      564984321990                       # Total energy per rank (pJ)
system.mem_ctrls2.rank0.averagePower       504.763709                       # Core power per rank (mW)
system.mem_ctrls2.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank0.memoryStateTime::IDLE 613978930785                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::REF  37375780000                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT 467949851215                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3     87063488                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total          87063488                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_written::.ruby.dir_cntrl3     46821696                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total       46821696                       # Number of bytes written to this memory
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3      1360367                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total            1360367                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::.ruby.dir_cntrl3       731589                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total            731589                       # Number of write requests responded to by this memory
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3     77783555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total             77783555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::.ruby.dir_cntrl3     41831060                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total            41831060                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3    119614615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total           119614615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples   1835634.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.priorityMaxLatency     0.002396359500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.numReadWriteTurnArounds        42464                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numWriteReadTurnArounds        42464                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.numStayReadState            3210915                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState            664124                       # Number of times bus staying in WRITE state
system.mem_ctrls3.readReqs                    1360367                       # Number of read requests accepted
system.mem_ctrls3.writeReqs                    731589                       # Number of write requests accepted
system.mem_ctrls3.readBursts                  1360367                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                  731589                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.servicedByWrQ                230410                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                25912                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0            76267                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1            67361                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2            63920                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3            63956                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4            63042                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5            64056                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6            65655                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7            83740                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8           102565                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9            78874                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10           66162                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11           64413                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12           65412                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13           69049                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14           65924                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15           69561                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0            44285                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1            44577                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2            44071                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3            43908                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4            43703                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5            44037                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6            44270                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7            43571                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8            43283                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9            43941                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10           43991                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11           43513                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12           43740                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13           44735                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14           45053                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15           44969                       # Per bank write bursts
system.mem_ctrls3.avgRdQLen                      1.02                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                     25.33                       # Average write queue length when enqueuing
system.mem_ctrls3.totQLat                 19508149612                       # Total ticks spent queuing
system.mem_ctrls3.totBusLat                5649785000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totMemAccLat            40694843362                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.avgQLat                    17264.51                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               36014.51                       # Average memory access latency per DRAM burst
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.readRowHits                  553760                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                 380151                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                49.01                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate               53.87                       # Row buffer hit rate for writes
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6              1360367                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6              731589                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                1020579                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                 100219                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                   8747                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                    412                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                 11583                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                 12455                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                 37155                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                 42412                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                 43204                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                 43214                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                 43172                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                 43226                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                 43146                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                 43175                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                 43200                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                 43196                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                 43105                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                 42943                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                 42771                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                 42597                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                 42486                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                 42474                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                   129                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                    17                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     2                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples       901688                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   130.287053                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean    96.350582                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   160.909861                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127       554779     61.53%     61.53% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255       264104     29.29%     90.82% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383        29232      3.24%     94.06% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511        14628      1.62%     95.68% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639        10381      1.15%     96.83% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767         6012      0.67%     97.50% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895         4949      0.55%     98.05% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023         4507      0.50%     98.55% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151        13096      1.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total       901688                       # Bytes accessed per row activation
system.mem_ctrls3.rdPerTurnAround::samples        42464                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::mean     26.609104                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::stdev    17.016861                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::0-15          5657     13.32%     13.32% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::16-31        25722     60.57%     73.90% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::32-47         7692     18.11%     92.01% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::48-63         1869      4.40%     96.41% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::64-79          719      1.69%     98.10% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::80-95          366      0.86%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::96-111          194      0.46%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::112-127          108      0.25%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::128-143           50      0.12%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::144-159           33      0.08%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::160-175           28      0.07%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::176-191           11      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::192-207            6      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::208-223            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::224-239            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::272-287            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::320-335            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::368-383            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::total        42464                       # Reads before turning the bus around for writes
system.mem_ctrls3.wrPerTurnAround::samples        42464                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::mean     16.617535                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::gmean    16.588959                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::stdev     0.996206                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::16           30097     70.88%     70.88% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::17             465      1.10%     71.97% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::18           10170     23.95%     95.92% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::19            1533      3.61%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::20             177      0.42%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::21              21      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::22               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::total        42464                       # Writes before turning the bus around for reads
system.mem_ctrls3.bytesReadDRAM              72317248                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ               14746240                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten               45161408                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys               87063488                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys            46821696                       # Total written bytes from the system interface side
system.mem_ctrls3.avgRdBW                       64.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                       40.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                    77.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                    41.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        0.82                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.50                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.32                       # Data bus utilization in percentage for writes
system.mem_ctrls3.totGap                 1119303907500                       # Total gap between requests
system.mem_ctrls3.avgGap                    535051.36                       # Average gap between requests
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3     72317248                       # Per-master bytes read from memory
system.mem_ctrls3.masterWriteBytes::.ruby.dir_cntrl3     45161408                       # Per-master bytes write to memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 64609088.942496426404                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterWriteRate::.ruby.dir_cntrl3 40347738.705991268158                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3      1360367                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterWriteAccesses::.ruby.dir_cntrl3       731589                       # Per-master write serviced memory accesses
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3  40694843362                       # Per-master read total memory access latency
system.mem_ctrls3.masterWriteTotalLat::.ruby.dir_cntrl3 27258390210696                       # Per-master write total memory access latency
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     29914.61                       # Per-master read average memory access latency
system.mem_ctrls3.masterWriteAvgLat::.ruby.dir_cntrl3  37259158.09                       # Per-master write average memory access latency
system.mem_ctrls3.pageHitRate                   50.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.rank1.actEnergy          3233820240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank1.preEnergy          1718801040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank1.readEnergy         4155194400                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank1.writeEnergy        1843834500                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank1.refreshEnergy    88356343920.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank1.actBackEnergy    240789884580                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank1.preBackEnergy    227042522880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank1.totalEnergy      567140401560                       # Total energy per rank (pJ)
system.mem_ctrls3.rank1.averagePower       506.689976                       # Core power per rank (mW)
system.mem_ctrls3.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank1.memoryStateTime::IDLE 587938903693                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::REF  37375780000                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT 493989878307                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.actEnergy          3204267780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank0.preEnergy          1703104920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank0.readEnergy         3912698580                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank0.writeEnergy        1839642840                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank0.refreshEnergy    88356343920.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank0.actBackEnergy    228081600630                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank0.preBackEnergy    237744235680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank0.totalEnergy      564841894350                       # Total energy per rank (pJ)
system.mem_ctrls3.rank0.averagePower       504.636462                       # Core power per rank (mW)
system.mem_ctrls3.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank0.memoryStateTime::IDLE 615884688972                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::REF  37375780000                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT 466044093028                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0     87396608                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          87396608                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.ruby.dir_cntrl0     46988672                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       46988672                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0      1365572                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            1365572                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.ruby.dir_cntrl0       734198                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            734198                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0     78081168                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             78081168                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.ruby.dir_cntrl0     41980238                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            41980238                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0    120061406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           120061406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples   1838356.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.002607714500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        42487                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        42487                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            3218287                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            664823                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    1365572                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    734198                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  1365572                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  734198                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                233665                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                27749                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            75774                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            68028                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            63869                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            64052                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            63071                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            64322                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            65550                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            83898                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           102538                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            78985                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           66104                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           64375                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           65330                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           70598                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           65987                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           69426                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            44398                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            44709                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            43910                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            44043                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            43771                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            43975                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            44324                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            44283                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            43197                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            43956                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           44049                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           43505                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           43658                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           44618                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           45093                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           44931                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      1.02                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.32                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 19352453523                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                5659535000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            40575709773                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    17097.21                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               35847.21                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  558272                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 380418                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                49.32                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               53.85                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              1365572                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              734198                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                1023525                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                  99368                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                   8569                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                    445                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 11780                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 12666                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 37206                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 42481                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 43252                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 43270                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 43195                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 43191                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 43215                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 43164                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 43210                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 43156                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 43141                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 42998                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 42770                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 42622                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 42505                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 42495                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   103                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       899631                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   130.778312                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean    96.730159                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   160.925182                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127       550247     61.16%     61.16% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       265744     29.54%     90.70% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        29797      3.31%     94.01% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        15075      1.68%     95.69% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        10368      1.15%     96.84% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         5979      0.66%     97.51% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         4764      0.53%     98.04% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023         4576      0.51%     98.55% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        13081      1.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       899631                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        42487                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     26.640102                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    17.021147                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-15          5680     13.37%     13.37% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-31        25732     60.56%     73.93% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-47         7584     17.85%     91.78% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-63         1952      4.59%     96.38% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-79          764      1.80%     98.18% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-95          345      0.81%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-111          179      0.42%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-127          100      0.24%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-143           72      0.17%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-159           28      0.07%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::160-175           21      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::176-191           18      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::192-207            6      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::208-223            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::224-239            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::240-255            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::400-415            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        42487                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        42487                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     16.626733                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    16.597938                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.999875                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           29915     70.41%     70.41% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             492      1.16%     71.57% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           10313     24.27%     95.84% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19            1580      3.72%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             169      0.40%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21              15      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::23               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        42487                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              72442048                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ               14954560                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               45210880                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               87396608                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            46988672                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       64.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       40.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    78.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    41.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.82                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.51                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.32                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1119304100500                       # Total gap between requests
system.mem_ctrls0.avgGap                    533060.34                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0     72442048                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.ruby.dir_cntrl0     45210880                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 64720586.745897673070                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.ruby.dir_cntrl0 40391937.578826740384                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0      1365572                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.ruby.dir_cntrl0       734198                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0  40575709773                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.ruby.dir_cntrl0 27274360430424                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     29713.34                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.ruby.dir_cntrl0  37148508.21                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   51.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          3226630260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          1714979475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         4165069020                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        1842696540                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    88356343920.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    241979740770                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    226040538720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      567325998705                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       506.855791                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 585324624607                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  37375780000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 496604157393                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          3196777920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          1699120170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         3916746960                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        1844815860                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    88356343920.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    229989954360                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    236137200960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      565140960150                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       504.903651                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 611685313112                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  37375780000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 470243468888                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1     87608448                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          87608448                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.ruby.dir_cntrl1     47025088                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       47025088                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1      1368882                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            1368882                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.ruby.dir_cntrl1       734767                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            734767                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1     78270429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             78270429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.ruby.dir_cntrl1     42012773                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            42012773                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1    120283201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           120283201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples   1843150.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.002584216500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        42555                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        42555                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            3226138                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            665727                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    1368882                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    734767                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  1368882                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  734767                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                233168                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                27331                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            76055                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            67578                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            64187                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            63980                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            63117                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            64047                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            65835                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            85022                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           103251                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            78868                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           66064                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           64362                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           65458                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           71834                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           65924                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           70132                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            44353                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            44672                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            44065                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            44073                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            43808                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            44071                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            44395                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            44527                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            43292                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            43962                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           44053                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           43469                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           43844                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           44722                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           45066                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           45033                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      1.02                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.28                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 19483888749                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                5678570000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            40778526249                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    17155.63                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               35905.63                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  559342                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 381683                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                49.25                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               53.95                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              1368882                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              734767                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                1026212                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 100524                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                   8581                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                    397                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 11753                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 12589                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 37297                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 42502                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 43319                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 43293                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 43279                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 43267                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 43278                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 43219                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 43314                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 43294                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 43191                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 43022                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 42846                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 42696                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 42581                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 42566                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   101                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                    11                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       902089                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   130.762016                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean    96.733592                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   160.919110                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127       551396     61.12%     61.12% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       266758     29.57%     90.70% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        30149      3.34%     94.04% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        14905      1.65%     95.69% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        10291      1.14%     96.83% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         6135      0.68%     97.51% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895         4767      0.53%     98.04% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         4601      0.51%     98.55% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        13087      1.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       902089                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        42555                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     26.687228                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    17.083103                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-15          5675     13.34%     13.34% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-31        25658     60.29%     73.63% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-47         7763     18.24%     91.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-63         1960      4.61%     96.48% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-79          708      1.66%     98.14% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-95          344      0.81%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-111          179      0.42%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-127          109      0.26%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-143           65      0.15%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-159           47      0.11%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::160-175           22      0.05%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::176-191           12      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::192-207            6      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::224-239            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::240-255            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::368-383            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        42555                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        42555                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     16.623311                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    16.594536                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.999761                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           30049     70.61%     70.61% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             472      1.11%     71.72% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           10281     24.16%     95.88% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            1551      3.64%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             176      0.41%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21              23      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        42555                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              72685696                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ               14922752                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               45273920                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               87608448                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            47025088                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       64.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       40.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    78.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    42.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.82                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.51                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.32                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1119304163000                       # Total gap between requests
system.mem_ctrls1.avgGap                    532077.43                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1     72685696                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.ruby.dir_cntrl1     45273920                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 64938264.765153348446                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.ruby.dir_cntrl1 40448258.264134548604                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1      1368882                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.ruby.dir_cntrl1       734767                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1  40778526249                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.ruby.dir_cntrl1 27221900113784                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     29789.66                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.ruby.dir_cntrl1  37048343.37                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   51.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          3235833720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          1719875025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         4183276020                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        1844962020                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    88356343920.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    241710508110                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    226267260960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      567318059775                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       506.848698                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 585916025016                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  37375780000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 496012756984                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          3205117440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          1703552730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         3925721940                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        1847692080                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    88356343920.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    229765251810                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    236326424160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      565130104080                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       504.893952                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 612184303188                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  37375780000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 469744478812                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED 1119304562000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
