Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: MC_25LC640A_CONTROLLER.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MC_25LC640A_CONTROLLER.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MC_25LC640A_CONTROLLER"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : MC_25LC640A_CONTROLLER
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/GitHub/VHDL_Modules/SPI/Library/SPI/SCLK_CE_GEN.vhd" in Library SPI.
Architecture behavioral of Entity sclk_ce_gen is up to date.
Compiling vhdl file "D:/GitHub/VHDL_Modules/SPI/Library/SPI/SPI_MASTER_TX.vhd" in Library SPI.
Architecture behavioral of Entity spi_master_tx is up to date.
Compiling vhdl file "D:/GitHub/VHDL_Modules/SPI/Library/SPI/FIFO.vhd" in Library SPI.
Architecture behavioral of Entity fifo is up to date.
Compiling vhdl file "D:/GitHub/VHDL_Modules/SPI/Library/SPI/SPI_MASTER_RX.vhd" in Library SPI.
Architecture behavioral of Entity spi_master_rx is up to date.
Compiling vhdl file "D:/GitHub/VHDL_Modules/SPI/Library/SPI/mod_m_counter.vhd" in Library SPI.
Architecture behavioral of Entity mod_m_counter is up to date.
Compiling vhdl file "D:/GitHub/VHDL_Modules/SPI/Library/SPI/SPI_MASTER_MODULE.vhd" in Library SPI.
Architecture behavioral of Entity spi_master_module is up to date.
Compiling vhdl file "D:/GitHub/VHDL_Modules/EEPROM/MC_25LC640A_Library/MC_25LC640A_TYPES.vhd" in Library MC_25LC640A_Library.
Compiling vhdl file "D:/GitHub/VHDL_Modules/EEPROM/MC_25LC640A_Library/MC_25LC640A_CONTROLLER.vhd" in Library MC_25LC640A_Library.
Architecture behavioral of Entity mc_25lc640a_controller is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <MC_25LC640A_CONTROLLER> in library <MC_25LC640A_Library> (architecture <behavioral>).

Analyzing hierarchy for entity <SPI_MASTER_MODULE> in library <SPI> (architecture <Behavioral>) with generics.
	ADDRESS_WIDTH = 1
	CLK_DIV_BITS = 4
	CLK_DIV_COUNT = 16
	FIFO_W = 2
	N = 8
	PHA = '0'
	POL = '0'
	SLAVES = 1

Analyzing hierarchy for entity <SCLK_CE_GEN> in library <SPI> (architecture <behavioral>) with generics.
	N = 8
	POL = '0'

Analyzing hierarchy for entity <SPI_MASTER_TX> in library <SPI> (architecture <behavioral>) with generics.
	N = 8
	PHA = '0'
	POL = '0'

Analyzing hierarchy for entity <FIFO> in library <SPI> (architecture <behavioral>) with generics.
	B = 8
	W = 2

Analyzing hierarchy for entity <SPI_MASTER_RX> in library <SPI> (architecture <behavioral>) with generics.
	N = 8
	PHA = '0'
	POL = '0'

Analyzing hierarchy for entity <mod_m_counter> in library <SPI> (architecture <behavioral>) with generics.
	M = 16
	N = 4


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <MC_25LC640A_CONTROLLER> in library <MC_25LC640A_Library> (Architecture <behavioral>).
Entity <MC_25LC640A_CONTROLLER> analyzed. Unit <MC_25LC640A_CONTROLLER> generated.

Analyzing generic Entity <SPI_MASTER_MODULE> in library <SPI> (Architecture <Behavioral>).
	ADDRESS_WIDTH = 1
	CLK_DIV_BITS = 4
	CLK_DIV_COUNT = 16
	FIFO_W = 2
	N = 8
	PHA = '0'
	POL = '0'
	SLAVES = 1
WARNING:Xst:790 - "D:/GitHub/VHDL_Modules/SPI/Library/SPI/SPI_MASTER_MODULE.vhd" line 249: Index value(s) does not match array range, simulation mismatch.
Entity <SPI_MASTER_MODULE> analyzed. Unit <SPI_MASTER_MODULE> generated.

Analyzing generic Entity <SCLK_CE_GEN> in library <SPI> (Architecture <behavioral>).
	N = 8
	POL = '0'
Entity <SCLK_CE_GEN> analyzed. Unit <SCLK_CE_GEN> generated.

Analyzing generic Entity <SPI_MASTER_TX> in library <SPI> (Architecture <behavioral>).
	N = 8
	PHA = '0'
	POL = '0'
Entity <SPI_MASTER_TX> analyzed. Unit <SPI_MASTER_TX> generated.

Analyzing generic Entity <FIFO> in library <SPI> (Architecture <behavioral>).
	B = 8
	W = 2
Entity <FIFO> analyzed. Unit <FIFO> generated.

Analyzing generic Entity <SPI_MASTER_RX> in library <SPI> (Architecture <behavioral>).
	N = 8
	PHA = '0'
	POL = '0'
Entity <SPI_MASTER_RX> analyzed. Unit <SPI_MASTER_RX> generated.

Analyzing generic Entity <mod_m_counter> in library <SPI> (Architecture <behavioral>).
	M = 16
	N = 4
Entity <mod_m_counter> analyzed. Unit <mod_m_counter> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <SCLK_CE_GEN>.
    Related source file is "D:/GitHub/VHDL_Modules/SPI/Library/SPI/SCLK_CE_GEN.vhd".
    Found 1-bit register for signal <busy_current>.
    Found 1-bit register for signal <ce_current>.
    Found 4-bit comparator lessequal for signal <ce_current$cmp_le0000> created at line 93.
    Found 4-bit register for signal <counter_current>.
    Found 4-bit adder for signal <counter_current$addsub0000>.
    Found 4-bit comparator greatequal for signal <counter_current$cmp_ge0000> created at line 87.
    Found 1-bit register for signal <sclk_current>.
    Found 1-bit register for signal <state_current<0>>.
    Found 4-bit comparator greater for signal <state_next_0$cmp_gt0000> created at line 93.
    Found 32-bit comparator greater for signal <state_next_0$cmp_gt0001> created at line 97.
    Found 32-bit comparator lessequal for signal <state_next_0$cmp_le0000> created at line 93.
    Found 4-bit comparator less for signal <state_next_0$cmp_lt0000> created at line 87.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   6 Comparator(s).
Unit <SCLK_CE_GEN> synthesized.


Synthesizing Unit <SPI_MASTER_TX>.
    Related source file is "D:/GitHub/VHDL_Modules/SPI/Library/SPI/SPI_MASTER_TX.vhd".
WARNING:Xst:646 - Signal <delay_current> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit register for signal <counter_current>.
    Found 4-bit adder for signal <counter_current$addsub0000> created at line 102.
    Found 8-bit register for signal <data_reg>.
    Found 1-bit xor2 for signal <sclk_edge$xor0000> created at line 47.
    Found 1-bit register for signal <sclk_prev>.
    Found 1-bit register for signal <state_current<0>>.
    Found 1-bit register for signal <tx_done_current>.
    Summary:
	inferred  15 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <SPI_MASTER_TX> synthesized.


Synthesizing Unit <FIFO>.
    Related source file is "D:/GitHub/VHDL_Modules/SPI/Library/SPI/FIFO.vhd".
    Found 8-bit 4-to-1 multiplexer for signal <R_DATA>.
    Found 32-bit register for signal <array_reg>.
    Found 1-bit register for signal <empty_reg>.
    Found 2-bit comparator equal for signal <empty_reg$cmp_eq0000> created at line 100.
    Found 1-bit 4-to-1 multiplexer for signal <empty_reg$mux0000> created at line 94.
    Found 1-bit register for signal <full_reg>.
    Found 2-bit comparator equal for signal <full_reg$cmp_eq0000> created at line 108.
    Found 1-bit 4-to-1 multiplexer for signal <full_reg$mux0000> created at line 94.
    Found 2-bit register for signal <r_ptr_reg>.
    Found 2-bit 4-to-1 multiplexer for signal <r_ptr_reg$mux0000> created at line 94.
    Found 2-bit adder for signal <r_ptr_succ$add0000> created at line 82.
    Found 2-bit register for signal <w_ptr_reg>.
    Found 2-bit 4-to-1 multiplexer for signal <w_ptr_reg$mux0000> created at line 94.
    Found 2-bit adder for signal <w_ptr_succ$add0000> created at line 81.
    Summary:
	inferred  38 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <FIFO> synthesized.


Synthesizing Unit <SPI_MASTER_RX>.
    Related source file is "D:/GitHub/VHDL_Modules/SPI/Library/SPI/SPI_MASTER_RX.vhd".
    Found 1-bit register for signal <ce_prev>.
    Found 4-bit register for signal <counter_current>.
    Found 4-bit adder for signal <counter_current$addsub0000> created at line 101.
    Found 8-bit register for signal <data_reg>.
    Found 1-bit register for signal <rx_done_current>.
    Found 1-bit register for signal <rx_done_en_current>.
    Found 1-bit xor2 for signal <sclk_edge$xor0000> created at line 46.
    Found 1-bit register for signal <sclk_prev>.
    Found 1-bit register for signal <state_current<0>>.
    Summary:
	inferred  17 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <SPI_MASTER_RX> synthesized.


Synthesizing Unit <mod_m_counter>.
    Related source file is "D:/GitHub/VHDL_Modules/SPI/Library/SPI/mod_m_counter.vhd".
    Found 4-bit adder for signal <r_next$addsub0000> created at line 47.
    Found 4-bit register for signal <r_reg>.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <mod_m_counter> synthesized.


Synthesizing Unit <SPI_MASTER_MODULE>.
    Related source file is "D:/GitHub/VHDL_Modules/SPI/Library/SPI/SPI_MASTER_MODULE.vhd".
WARNING:Xst:647 - Input <ADDRESS<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <start_rx_signal>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <SPI_MASTER_MODULE> synthesized.


Synthesizing Unit <MC_25LC640A_CONTROLLER>.
    Related source file is "D:/GitHub/VHDL_Modules/EEPROM/MC_25LC640A_Library/MC_25LC640A_CONTROLLER.vhd".
WARNING:Xst:1306 - Output <WP> is never assigned.
WARNING:Xst:647 - Input <CONSEC_WR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <output_buffer_full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <output_buffer_data> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <input_buffer_full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <exec_state_curr>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 46                                             |
    | Inputs             | 8                                              |
    | Outputs            | 5                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Clock enable       | exec_state_curr$and0000   (positive)           |
    | Power Up State     | command                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 8-bit latch for signal <spi_data_out>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 16-bit register for signal <addr_curr>.
    Found 1-bit register for signal <busy_curr>.
    Found 1-bit register for signal <cont_curr>.
    Found 9-bit comparator greatequal for signal <cont_curr$cmp_ge0000> created at line 166.
    Found 9-bit comparator greatequal for signal <cont_curr$cmp_ge0001> created at line 167.
    Found 9-bit comparator greatequal for signal <cont_curr$cmp_ge0002> created at line 270.
    Found 9-bit comparator greatequal for signal <cont_curr$cmp_ge0003> created at line 271.
    Found 9-bit comparator less for signal <cont_curr$cmp_lt0000> created at line 166.
    Found 9-bit comparator less for signal <cont_curr$cmp_lt0001> created at line 270.
    Found 1-bit register for signal <hold_curr>.
    Found 4-bit register for signal <opr_curr>.
    Found 1-bit register for signal <read_data_curr>.
    Found 9-bit up counter for signal <sclk_counter_current>.
    Found 8-bit register for signal <spi_data_in_reg>.
    Found 1-bit xor2 for signal <spi_sclk_edge$xor0000> created at line 75.
    Found 1-bit register for signal <spi_sclk_prev>.
    Found 1-bit register for signal <start_rx_curr>.
    Found 1-bit register for signal <start_tx_curr>.
    Found 1-bit register for signal <state_curr<0>>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  36 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <MC_25LC640A_CONTROLLER> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 8
 2-bit adder                                           : 4
 4-bit adder                                           : 4
# Counters                                             : 1
 9-bit up counter                                      : 1
# Registers                                            : 46
 1-bit register                                        : 25
 16-bit register                                       : 1
 2-bit register                                        : 4
 4-bit register                                        : 5
 8-bit register                                        : 11
# Latches                                              : 1
 8-bit latch                                           : 1
# Comparators                                          : 16
 2-bit comparator equal                                : 4
 32-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 1
 4-bit comparator greatequal                           : 1
 4-bit comparator greater                              : 1
 4-bit comparator less                                 : 1
 4-bit comparator lessequal                            : 1
 9-bit comparator greatequal                           : 4
 9-bit comparator less                                 : 2
# Multiplexers                                         : 10
 1-bit 4-to-1 multiplexer                              : 4
 2-bit 4-to-1 multiplexer                              : 4
 8-bit 4-to-1 multiplexer                              : 2
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <exec_state_curr/FSM> on signal <exec_state_curr[1:3]> with gray encoding.
--------------------------
 State        | Encoding
--------------------------
 command      | 000
 address_high | 001
 address_low  | 011
 data         | 010
 waiting      | 110
--------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 8
 2-bit adder                                           : 4
 4-bit adder                                           : 4
# Counters                                             : 1
 9-bit up counter                                      : 1
# Registers                                            : 157
 Flip-Flops                                            : 157
# Latches                                              : 1
 8-bit latch                                           : 1
# Comparators                                          : 16
 2-bit comparator equal                                : 4
 32-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 1
 4-bit comparator greatequal                           : 1
 4-bit comparator greater                              : 1
 4-bit comparator less                                 : 1
 4-bit comparator lessequal                            : 1
 9-bit comparator greatequal                           : 4
 9-bit comparator less                                 : 2
# Multiplexers                                         : 10
 1-bit 4-to-1 multiplexer                              : 4
 2-bit 4-to-1 multiplexer                              : 4
 8-bit 4-to-1 multiplexer                              : 2
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <MC_25LC640A_CONTROLLER> ...

Optimizing unit <SCLK_CE_GEN> ...

Optimizing unit <SPI_MASTER_TX> ...

Optimizing unit <FIFO> ...

Optimizing unit <SPI_MASTER_RX> ...
WARNING:Xst:1710 - FF/Latch <counter_current_3> (without init value) has a constant value of 0 in block <SPI_MASTER_RX>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <counter_current_3> (without init value) has a constant value of 0 in block <SPI_MASTER_RX>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <mod_m_counter> ...

Optimizing unit <SPI_MASTER_MODULE> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <SPI_INST/Inst_SPI_MASTER_RX/sclk_prev> in Unit <MC_25LC640A_CONTROLLER> is equivalent to the following FF/Latch, which will be removed : <SPI_INST/Inst_SPI_MASTER_TX/sclk_prev> 
Found area constraint ratio of 100 (+ 5) on block MC_25LC640A_CONTROLLER, actual ratio is 16.
FlipFlop exec_state_curr_FSM_FFd2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 168
 Flip-Flops                                            : 168

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : MC_25LC640A_CONTROLLER.ngr
Top Level Output File Name         : MC_25LC640A_CONTROLLER
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 52

Cell Usage :
# BELS                             : 304
#      GND                         : 1
#      INV                         : 4
#      LUT2                        : 33
#      LUT2_D                      : 4
#      LUT2_L                      : 2
#      LUT3                        : 67
#      LUT3_D                      : 4
#      LUT3_L                      : 5
#      LUT4                        : 121
#      LUT4_D                      : 4
#      LUT4_L                      : 14
#      MUXCY                       : 8
#      MUXF5                       : 28
#      XORCY                       : 9
# FlipFlops/Latches                : 176
#      FDC                         : 25
#      FDCE                        : 112
#      FDE                         : 25
#      FDP                         : 5
#      FDPE                        : 1
#      LD                          : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 44
#      IBUF                        : 31
#      OBUF                        : 13
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                      160  out of    960    16%  
 Number of Slice Flip Flops:            176  out of   1920     9%  
 Number of 4 input LUTs:                258  out of   1920    13%  
 Number of IOs:                          52
 Number of bonded IOBs:                  45  out of     83    54%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------+-------------------------------+-------+
Clock Signal                        | Clock buffer(FF name)         | Load  |
------------------------------------+-------------------------------+-------+
CLK                                 | BUFGP                         | 167   |
state_curr_0                        | NONE(spi_data_out_0)          | 8     |
SPI_INST/Inst_SCLK_CE_GEN/ce_current| NONE(SPI_INST/start_rx_signal)| 1     |
------------------------------------+-------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+-------------------------------+-------+
Control Signal                     | Buffer(FF name)               | Load  |
-----------------------------------+-------------------------------+-------+
RESET                              | IBUF                          | 142   |
start_rx_curr(start_rx_curr:Q)     | NONE(SPI_INST/start_rx_signal)| 1     |
-----------------------------------+-------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.734ns (Maximum Frequency: 174.407MHz)
   Minimum input arrival time before clock: 5.832ns
   Maximum output required time after clock: 4.519ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 5.734ns (frequency: 174.407MHz)
  Total number of paths / destination ports: 1330 / 250
-------------------------------------------------------------------------
Delay:               5.734ns (Levels of Logic = 4)
  Source:            exec_state_curr_FSM_FFd3 (FF)
  Destination:       start_tx_curr (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: exec_state_curr_FSM_FFd3 to start_tx_curr
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             23   0.514   1.091  exec_state_curr_FSM_FFd3 (exec_state_curr_FSM_FFd3)
     LUT4:I1->O            1   0.612   0.387  spi_data_out_mux0007<0>31_SW1 (N471)
     LUT4:I2->O            3   0.612   0.454  spi_data_out_mux0007<0>31 (N19)
     LUT4:I3->O            6   0.612   0.572  start_tx_next1 (N3)
     LUT4:I3->O            1   0.612   0.000  start_tx_next121 (start_tx_next)
     FDC:D                     0.268          start_tx_curr
    ----------------------------------------
    Total                      5.734ns (3.230ns logic, 2.504ns route)
                                       (56.3% logic, 43.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'state_curr_0'
  Clock period: 3.130ns (frequency: 319.484MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               3.130ns (Levels of Logic = 2)
  Source:            spi_data_out_1 (LATCH)
  Destination:       spi_data_out_1 (LATCH)
  Source Clock:      state_curr_0 falling
  Destination Clock: state_curr_0 falling

  Data Path: spi_data_out_1 to spi_data_out_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.588   0.690  spi_data_out_1 (spi_data_out_1)
     LUT4:I0->O            1   0.612   0.360  spi_data_out_mux0007<1>60 (spi_data_out_mux0007<1>60)
     LUT4:I3->O            1   0.612   0.000  spi_data_out_mux0007<1>210 (spi_data_out_mux0007<1>)
     LD:D                      0.268          spi_data_out_1
    ----------------------------------------
    Total                      3.130ns (2.080ns logic, 1.050ns route)
                                       (66.5% logic, 33.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 77 / 49
-------------------------------------------------------------------------
Offset:              4.310ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       opr_curr_0 (FF)
  Destination Clock: CLK rising

  Data Path: RESET to opr_curr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           145   1.106   1.172  RESET_IBUF (RESET_IBUF)
     LUT3:I1->O           20   0.612   0.937  opr_curr_and00001 (opr_curr_and0000)
     FDE:CE                    0.483          opr_curr_0
    ----------------------------------------
    Total                      4.310ns (2.201ns logic, 2.109ns route)
                                       (51.1% logic, 48.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'state_curr_0'
  Total number of paths / destination ports: 14 / 8
-------------------------------------------------------------------------
Offset:              5.832ns (Levels of Logic = 6)
  Source:            DATA_OUT<1> (PAD)
  Destination:       spi_data_out_1 (LATCH)
  Destination Clock: state_curr_0 falling

  Data Path: DATA_OUT<1> to spi_data_out_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.106   0.410  DATA_OUT_1_IBUF (DATA_OUT_1_IBUF)
     LUT4:I2->O            1   0.612   0.000  spi_data_out_mux0007<1>1181 (spi_data_out_mux0007<1>1181)
     MUXF5:I1->O           1   0.278   0.387  spi_data_out_mux0007<1>118_f5 (spi_data_out_mux0007<1>118)
     LUT4:I2->O            1   0.612   0.509  spi_data_out_mux0007<1>166 (spi_data_out_mux0007<1>166)
     LUT4:I0->O            1   0.612   0.426  spi_data_out_mux0007<1>210_SW0 (N78)
     LUT4:I1->O            1   0.612   0.000  spi_data_out_mux0007<1>210 (spi_data_out_mux0007<1>)
     LD:D                      0.268          spi_data_out_1
    ----------------------------------------
    Total                      5.832ns (4.100ns logic, 1.732ns route)
                                       (70.3% logic, 29.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 13 / 13
-------------------------------------------------------------------------
Offset:              4.519ns (Levels of Logic = 1)
  Source:            SPI_INST/Inst_SCLK_CE_GEN/sclk_current (FF)
  Destination:       SCK (PAD)
  Source Clock:      CLK rising

  Data Path: SPI_INST/Inst_SCLK_CE_GEN/sclk_current to SCK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            13   0.514   0.836  SPI_INST/Inst_SCLK_CE_GEN/sclk_current (SPI_INST/Inst_SCLK_CE_GEN/sclk_current)
     OBUF:I->O                 3.169          SCK_OBUF (SCK)
    ----------------------------------------
    Total                      4.519ns (3.683ns logic, 0.836ns route)
                                       (81.5% logic, 18.5% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.56 secs
 
--> 

Total memory usage is 283712 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   11 (   0 filtered)
Number of infos    :    3 (   0 filtered)

