<block name="ti_cic_filter_top_v2.vpr.net" instance="FPGA_packed_netlist[0]">
	<inputs>
		clk din din_valid ble0_ban1 
	</inputs>

	<outputs>
		out:dout_8 out:dout_7 out:dout_6 out:dout_5 out:dout_4 out:dout_3 out:dout_2 out:dout_1 out:dout_0 out:dout_valid 
	</outputs>

	<clocks>
		clk 
	</clocks>

	<block name="n875" instance="clb[0]" mode="clb">
		<inputs>
			<port name="I">n826 n1041 n827 n1002 n870 n986 n814 open open n419_1 n776 n1042 n1122 n1123 n1047 open n1001 open n1003 n987 n877 n878 n1129 n1125 n1043 open open open </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open ble[10].out[0]->direct1  open </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n1000" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[16]->complete1  clb.I[3]->complete1  clb.I[18]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1000" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1000" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1000 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n999" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->complete1  clb.I[11]->complete1  ble[0].out[0]->complete1  clb.I[19]->complete1  clb.I[24]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n999" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n999" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n999 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1046" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[16]->complete1  clb.I[3]->complete1  clb.I[18]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1046" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1046" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1046 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1045" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->complete1  clb.I[12]->complete1  clb.I[13]->complete1  clb.I[14]->complete1  clb.I[23]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1045" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1045" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1045 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1128" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->complete1  clb.I[12]->complete1  clb.I[13]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1128" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1128" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1128 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n876" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[20]->complete1  clb.I[21]->complete1  clb.I[5]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n876" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n876" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n876 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n418" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->complete1  clb.I[10]->complete1  clb.I[6]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n418" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n418" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n418 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n874" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->complete1  clb.I[2]->complete1  clb.I[4]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n874" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n874" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n874 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n825" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->complete1  clb.I[2]->complete1  clb.I[4]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n825" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n825" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n825 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1044" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->complete1  clb.I[11]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1044" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1044" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n1044 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n417" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">ble[11].out[0]->complete1  ble[6].out[0]->complete1  ble[8].out[0]->complete1  ble[7].out[0]->complete1  clb.I[22]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n417" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n417" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n417 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n875" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->complete1  ble[1].out[0]->complete1  ble[9].out[0]->complete1  ble[3].out[0]->complete1  ble[4].out[0]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n875" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n875" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n875 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n1047" instance="clb[1]" mode="clb">
		<inputs>
			<port name="I">open n1049 n1104 n1050 n1066 n1105 n1095 n1083 n1084 n1065 n1097 open open open n1121 open n1008 n1024 n1090 n1072 n1076 n1112 n1103 n1085 n1039 n1099 n1016 open </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open open ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n1082" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->complete1  clb.I[8]->complete1  clb.I[23]->complete1  clb.I[26]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1082" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1082" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1082 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1081" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->complete1  clb.I[18]->complete1  clb.I[6]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1081" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1081" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1081 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1075" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[16]->complete1  clb.I[17]->complete1  clb.I[24]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1075" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1075" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1075 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1102" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[22]->complete1  clb.I[2]->complete1  clb.I[5]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1102" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1102" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1102 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1101" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->complete1  clb.I[20]->complete1  ble[1].out[0]->complete1  ble[3].out[0]->complete1  clb.I[21]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1101" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1101" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1101 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1096" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->complete1  clb.I[10]->complete1  ble[2].out[0]->complete1  clb.I[20]->complete1  ble[1].out[0]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1096" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1096" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1096 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1074" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->complete1  clb.I[20]->complete1  ble[1].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1074" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1074" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1074 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1098" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->complete1  clb.I[25]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1098" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1098" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n1098 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1073" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->complete1  ble[7].out[0]->complete1  ble[6].out[0]->complete1  clb.I[9]->complete1  clb.I[10]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1073" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1073" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1073 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1048" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->complete1  clb.I[3]->complete1  clb.I[4]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1048" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1048" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1048 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1100" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->complete1  ble[7].out[0]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1100" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1100" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n1100 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1047" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">ble[9].out[0]->complete1  ble[8].out[0]->complete1  ble[10].out[0]->complete1  ble[4].out[0]->complete1  clb.I[14]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1047" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1047" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1047 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n1252" instance="clb[2]" mode="clb">
		<inputs>
			<port name="I">n1501 n1500 n1503 n1452 n1499 n1193 n1255 n1495 open n1132 sample_buffer_valid n1451 n1356 n1360 n1361 n1131 n1188 n1446 n1450 n1247 n1248 open n1362 n417 n1130 n1189 open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  ble[1].out[0]->direct1  ble[2].out[0]->direct1  open ble[4].out[0]->direct1  ble[5].out[0]->direct1  ble[6].out[0]->direct1  ble[7].out[0]->direct1  open ble[9].out[0]->direct1  open open </port>
		</outputs>
		<clocks>
			<port name="clk">clk </port>
		</clocks>
		<block name="n1249" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[15]->complete1  clb.I[9]->complete1  clb.I[16]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1249" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1249" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1249 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1192" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[5]->complete1  clb.I[19]->complete1  clb.I[20]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1192" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1192" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1192 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n443" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->complete1  ble[3].out[0]->complete1  ble[2].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="n443" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n443" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n443 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="dout_5" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">dout_5 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n1511" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->complete1  clb.I[22]->complete1  clb.I[17]->complete1  clb.I[18]->complete1  clb.I[11]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1511" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1511" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1511 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n447" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[11].out[0]->complete1  clb.I[4]->complete1  clb.I[1]->complete1  clb.I[10]->complete1  ble[4].out[0]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="n447" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n447" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n447 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="dout_6" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">dout_6 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n1254" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[23]->complete1  clb.I[24]->complete1  clb.I[25]->complete1  ble[1].out[0]->complete1  ble[0].out[0]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1254" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1254" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1254 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1253" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->complete1  clb.I[6]->complete1  clb.I[12]->complete1  clb.I[13]->complete1  clb.I[14]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1253" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1253" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1253 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n427" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->complete1  ble[8].out[0]->complete1  clb.I[0]->complete1  clb.I[2]->complete1  ble[7].out[0]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="n427" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n427" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n427 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="dout_8" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">dout_8 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n1251" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">ble[11].out[0]->complete1  clb.I[4]->complete1  clb.I[1]->complete1  clb.I[3]->complete1  clb.I[7]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1251" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1251" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1251 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n451" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  clb.I[3]->complete1  clb.I[7]->complete1  clb.I[10]->complete1  ble[9].out[0]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="n451" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n451" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n451 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="dout_7" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">dout_7 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n1514" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">ble[11].out[0]->complete1  clb.I[4]->complete1  clb.I[1]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1514" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1514" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1514 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1252" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->complete1  clb.I[22]->complete1  clb.I[17]->complete1  clb.I[18]->complete1  clb.I[11]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1252" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1252" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1252 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n826" instance="clb[3]" mode="clb">
		<inputs>
			<port name="I">n476 n779 n520 n556 n599 n695 n717 n706 open open n707 n721 n731 open open n746 n871 n736 n828 open n422 n627 n735 n873 open open open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  open ble[2].out[0]->direct1  open ble[4].out[0]->direct1  ble[5].out[0]->direct1  ble[6].out[0]->direct1  open open ble[9].out[0]->direct1  open ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n877" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->complete1  clb.I[16]->complete1  clb.I[18]->complete1  clb.I[23]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n877" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n877" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n877 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n694" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[5]->complete1  clb.I[7]->complete1  clb.I[10]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n694" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n694" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n694 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n872" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->complete1  ble[3].out[0]->complete1  clb.I[22]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n872" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n872" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n872 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n716" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[6]->complete1  clb.I[11]->complete1  clb.I[12]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n716" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n716" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n716 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n693" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->complete1  ble[3].out[0]->complete1  clb.I[22]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n693" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n693" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n693 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n419_1" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  ble[4].out[0]->complete1  clb.I[15]->complete1  ble[6].out[0]->complete1  clb.I[21]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n419_1" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n419_1" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n419_1 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n420" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->complete1  clb.I[3]->complete1  clb.I[4]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n420" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n420" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n420 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n421" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[20]->complete1  clb.I[0]->complete1  clb.I[2]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n421" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n421" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n421 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n778" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->complete1  clb.I[3]->complete1  clb.I[4]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n778" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n778" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n778 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n776" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  ble[8].out[0]->complete1  clb.I[17]->complete1  clb.I[1]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n776" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n776" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n776 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n777" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->complete1  clb.I[15]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n777" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n777" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n777 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n826" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  ble[8].out[0]->complete1  clb.I[17]->complete1  clb.I[1]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n826" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n826" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n826 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n423_1" instance="clb[4]" mode="clb">
		<inputs>
			<port name="I">n676 n447_1 n430 n630 n649 n445 n478 n653 n654 open n436 open n435_1 n498 n509_1 n429 n426 n444 n446 ble0_ban1 open n663 n438 open n462 n437 sample_buffer~26 sample_buffer~29 </port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]->direct1  ble[2].out[0]->direct1  ble[3].out[0]->direct1  open open ble[6].out[0]->direct1  ble[7].out[0]->direct1  open ble[9].out[0]->direct1  ble[10].out[0]->direct1  open </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n425" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[16]->complete1  clb.I[15]->complete1  clb.I[19]->complete1  clb.I[26]->complete1  clb.I[27]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n425" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n425" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n425 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n508" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->complete1  clb.I[2]->complete1  clb.I[12]->complete1  clb.I[10]->complete1  clb.I[25]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n508" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n508" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n508 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n735" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->complete1  clb.I[6]->complete1  clb.I[13]->complete1  ble[1].out[0]->complete1  clb.I[14]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n735" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n735" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n735 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n476" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->complete1  clb.I[6]->complete1  clb.I[13]->complete1  ble[1].out[0]->complete1  clb.I[14]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n476" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n476" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n476 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n477" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->complete1  clb.I[22]->complete1  clb.I[17]->complete1  clb.I[5]->complete1  clb.I[18]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n477" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n477" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n477 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n424" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->complete1  clb.I[2]->complete1  clb.I[12]->complete1  clb.I[10]->complete1  clb.I[25]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n424" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n424" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n424 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1175" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->complete1  clb.I[21]->complete1  clb.I[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1175" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1175" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1175 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n627" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->complete1  clb.I[21]->complete1  clb.I[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n627" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n627" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n627 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n628" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  clb.I[3]->complete1  clb.I[4]->complete1  clb.I[7]->complete1  clb.I[8]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n628" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n628" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n628 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n422" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[11].out[0]->complete1  clb.I[1]->complete1  clb.I[24]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n422" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n422" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n422 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n629" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">ble[11].out[0]->complete1  clb.I[1]->complete1  clb.I[24]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n629" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n629" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n629 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n423_1" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->complete1  clb.I[22]->complete1  clb.I[17]->complete1  clb.I[5]->complete1  clb.I[18]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n423_1" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n423_1" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n423_1 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n695" instance="clb[5]" mode="clb">
		<inputs>
			<port name="I">n701 n856 n657 open n840 n703 n549_1 n696 n842 n437 n770 n521 n533 open n435_1 n706 open n702 n436 n768 n769 n539_1 n546 n707 open n771 n748 n705 </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  ble[1].out[0]->direct1  open ble[3].out[0]->direct1  ble[4].out[0]->direct1  ble[5].out[0]->direct1  ble[6].out[0]->direct1  ble[7].out[0]->direct1  ble[8].out[0]->direct1  ble[9].out[0]->direct1  ble[10].out[0]->direct1  ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n839" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->complete1  clb.I[4]->complete1  clb.I[8]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n839" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n839" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n839 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n841" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->complete1  ble[2].out[0]->complete1  clb.I[5]->complete1  clb.I[2]->complete1  clb.I[27]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n841" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n841" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n841 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n700" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->complete1  clb.I[17]->complete1  clb.I[14]->complete1  clb.I[18]->complete1  clb.I[9]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n700" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n700" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n700 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n747" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[21]->complete1  clb.I[22]->complete1  clb.I[6]->complete1  clb.I[11]->complete1  clb.I[12]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n747" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n747" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n747 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n766" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[21]->complete1  clb.I[22]->complete1  clb.I[6]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n766" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n766" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n766 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n767" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->complete1  clb.I[20]->complete1  clb.I[10]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n767" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n767" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n767 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n853" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->complete1  ble[5].out[0]->complete1  clb.I[25]->complete1  ble[3].out[0]->complete1  clb.I[26]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n853" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n853" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n853 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n855" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->complete1  ble[5].out[0]->complete1  clb.I[25]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n855" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n855" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n855 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n871" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  ble[7].out[0]->complete1  clb.I[1]->complete1  ble[6].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n871" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n871" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n871 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n987" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  ble[7].out[0]->complete1  clb.I[1]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n987" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n987" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n987 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n854" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">ble[11].out[0]->complete1  clb.I[15]->complete1  clb.I[23]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n854" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n854" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n854 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n695" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->complete1  ble[2].out[0]->complete1  clb.I[5]->complete1  clb.I[2]->complete1  clb.I[27]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n695" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n695" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n695 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n717" instance="clb[6]" mode="clb">
		<inputs>
			<port name="I">n894 n839 n719 open open n720 open n718 n728 open n832 n731 open open open open n722 n725 open n882 n883 n833 open open open open open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  ble[1].out[0]->direct1  open open open open ble[6].out[0]->direct1  ble[7].out[0]->direct1  ble[8].out[0]->direct1  open open ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n721" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[16]->complete1  clb.I[17]->complete1  clb.I[8]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n721" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n721" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n721 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1001" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->complete1  clb.I[19]->complete1  clb.I[20]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1001" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1001" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1001 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n831" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[16]->complete1  clb.I[17]->complete1  clb.I[8]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n831" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n831" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n831 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n881" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->complete1  clb.I[10]->complete1  clb.I[21]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n881" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n881" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n881 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n830" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->complete1  clb.I[10]->complete1  clb.I[21]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n830" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n830" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n830 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n880" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->complete1  clb.I[19]->complete1  clb.I[20]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n880" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n880" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n880 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1041" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[9].out[0]->complete1  ble[5].out[0]->complete1  clb.I[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1041" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1041" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1041 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n878" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[9].out[0]->complete1  ble[5].out[0]->complete1  clb.I[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n878" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n878" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n878 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n828" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  ble[4].out[0]->complete1  clb.I[1]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n828" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n828" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n828 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n879" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  ble[4].out[0]->complete1  clb.I[1]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n879" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n879" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n879 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n829" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">ble[11].out[0]->complete1  ble[0].out[0]->complete1  clb.I[11]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n829" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n829" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n829 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n717" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->complete1  clb.I[2]->complete1  clb.I[5]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n717" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n717" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n717 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n719" instance="clb[7]" mode="clb">
		<inputs>
			<port name="I">n782 n588 n702 n592 n593 n435_1 n652 n701 open open n582 n436 open n741 open n718 open n732 n733 n577 n578 n650 n651 n720 n437 open n734 open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  open open open ble[4].out[0]->direct1  open open ble[7].out[0]->direct1  ble[8].out[0]->direct1  open open ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n738" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->complete1  ble[1].out[0]->complete1  clb.I[13]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n738" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n738" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n738 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n740" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->complete1  clb.I[3]->complete1  clb.I[4]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n740" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n740" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n740 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n739" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  clb.I[18]->complete1  clb.I[26]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n739" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n739" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n739 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n745" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[21]->complete1  clb.I[22]->complete1  clb.I[6]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n745" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n745" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n745 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n742" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  ble[5].out[0]->complete1  ble[3].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n742" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n742" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n742 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n744" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->complete1  clb.I[20]->complete1  clb.I[10]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n744" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n744" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n744 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n780" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->complete1  ble[1].out[0]->complete1  clb.I[13]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n780" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n780" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n780 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n779" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[9].out[0]->complete1  ble[6].out[0]->complete1  clb.I[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n779" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n779" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n779 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n873" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">ble[9].out[0]->complete1  ble[6].out[0]->complete1  clb.I[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n873" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n873" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n873 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n781" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  ble[5].out[0]->complete1  ble[3].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n781" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n781" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n781 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n743" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">ble[11].out[0]->complete1  clb.I[15]->complete1  clb.I[23]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n743" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n743" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n743 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n719" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->complete1  clb.I[2]->complete1  clb.I[5]->complete1  clb.I[11]->complete1  clb.I[24]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n719" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n719" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n719 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n722" instance="clb[8]" mode="clb">
		<inputs>
			<port name="I">n734 n513 n724 n291 open n456 n519_1 n473 open open n434 n608 n474_1 open open n86 ble0_ban1 open open n699 n518 n510 n502 sample_buffer~36 open open open n457 </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  ble[1].out[0]->direct1  ble[2].out[0]->direct1  open ble[4].out[0]->direct1  ble[5].out[0]->direct1  ble[6].out[0]->direct1  ble[7].out[0]->direct1  ble[8].out[0]->direct1  ble[9].out[0]->direct1  open ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">clk </port>
		</clocks>
		<block name="sample_buffer~19" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[15]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="sample_buffer~19" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~19 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="sample_buffer~56" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="sample_buffer~56" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~56 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n468" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[16]->complete1  ble[0].out[0]->complete1  clb.I[23]->complete1  ble[1].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n468" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n468" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n468 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n698" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->complete1  clb.I[11]->complete1  clb.I[12]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n698" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n698" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n698 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n696" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->complete1  ble[3].out[0]->complete1  clb.I[19]->complete1  clb.I[20]->complete1  clb.I[10]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n696" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n696" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n696 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n697" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[21]->complete1  clb.I[6]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n697" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n697" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n697 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n732" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->complete1  ble[3].out[0]->complete1  clb.I[19]->complete1  clb.I[20]->complete1  clb.I[10]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n732" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n732" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n732 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n731" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[9].out[0]->complete1  ble[6].out[0]->complete1  clb.I[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n731" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n731" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n731 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n537" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->complete1  clb.I[1]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n537" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n537" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n537 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n733" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  clb.I[22]->complete1  clb.I[2]->complete1  clb.I[5]->complete1  clb.I[27]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n733" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n733" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n733 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n723" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->complete1  clb.I[7]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n723" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n723" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n723 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n722" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  clb.I[22]->complete1  clb.I[2]->complete1  clb.I[5]->complete1  clb.I[27]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n722" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n722" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n722 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n701" instance="clb[9]" mode="clb">
		<inputs>
			<port name="I">n141 open n429 n251 open open n1037 n426 open open open open open open open open n126 n1078 ble0_ban1 open n1036 n1025 n1031 open open n920 open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  ble[1].out[0]->direct1  ble[2].out[0]->direct1  ble[3].out[0]->direct1  ble[4].out[0]->direct1  ble[5].out[0]->direct1  open open ble[8].out[0]->direct1  ble[9].out[0]->direct1  ble[10].out[0]->direct1  ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">clk </port>
		</clocks>
		<block name="sample_buffer~26" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[16]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="sample_buffer~26" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~26 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="sample_buffer~29" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="sample_buffer~29" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~29 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n1114" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->complete1  clb.I[17]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1114" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1114" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n1114 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1080" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->complete1  clb.I[21]->complete1  clb.I[22]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1080" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1080" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1080 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1024" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->complete1  clb.I[21]->complete1  clb.I[22]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1024" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1024" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1024 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1111" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->complete1  clb.I[20]->complete1  clb.I[6]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1111" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1111" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1111 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1035" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->complete1  clb.I[20]->complete1  clb.I[6]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1035" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1035" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1035 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1038" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->complete1  ble[10].out[0]->complete1  ble[8].out[0]->complete1  clb.I[25]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1038" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1038" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1038 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n919" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->complete1  ble[0].out[0]->complete1  ble[1].out[0]->complete1  ble[9].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n919" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n919" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n919 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="sample_buffer~49" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="sample_buffer~49" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~49 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n440" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->complete1  ble[0].out[0]->complete1  ble[1].out[0]->complete1  ble[9].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n440" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n440" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n440 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n701" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->complete1  clb.I[2]->complete1  clb.I[18]->complete1  ble[0].out[0]->complete1  ble[1].out[0]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n701" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n701" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n701 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n702" instance="clb[10]" mode="clb">
		<inputs>
			<port name="I">n346 n547 open n236 open ble0_ban1 open open n505 open n429 open open open open open n411 n515 open n570 n453 n598 n517 n554_1 open open open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  ble[1].out[0]->direct1  ble[2].out[0]->direct1  ble[3].out[0]->direct1  ble[4].out[0]->direct1  ble[5].out[0]->direct1  ble[6].out[0]->direct1  ble[7].out[0]->direct1  ble[8].out[0]->direct1  ble[9].out[0]->direct1  ble[10].out[0]->direct1  ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">clk </port>
		</clocks>
		<block name="sample_buffer~9" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[16]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="sample_buffer~9" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~9 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="sample_buffer~66" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="sample_buffer~66" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~66 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n594" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->complete1  clb.I[8]->complete1  clb.I[23]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n594" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n594" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n594 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n593" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->complete1  ble[2].out[0]->complete1  clb.I[20]->complete1  clb.I[10]->complete1  clb.I[21]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n593" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n593" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n593 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n595" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  ble[5].out[0]->complete1  clb.I[19]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n595" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n595" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n595 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n596" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->complete1  ble[7].out[0]->complete1  ble[6].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n596" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n596" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n596 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n597" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[5]->complete1  ble[9].out[0]->complete1  ble[1].out[0]->complete1  ble[0].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n597" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n597" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n597 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n489_1" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[5]->complete1  ble[9].out[0]->complete1  ble[1].out[0]->complete1  ble[0].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n489_1" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n489_1" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n489_1 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n516" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[5]->complete1  ble[9].out[0]->complete1  ble[1].out[0]->complete1  ble[0].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n516" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n516" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n516 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="sample_buffer~46" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="sample_buffer~46" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~46 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n584" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  ble[8].out[0]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n584" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n584" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n584 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n702" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  clb.I[22]->complete1  clb.I[5]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n702" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n702" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n702 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n426" instance="clb[11]" mode="clb">
		<inputs>
			<port name="I">n331 n544_1 ble0_ban1 n221 open n444 n441 open open open n554_1 n834 n835 n838 n852 open n51 n899 n936 n714 n450 n555 open n844 n440 open n921 n528 </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  ble[1].out[0]->direct1  ble[2].out[0]->direct1  open ble[4].out[0]->direct1  ble[5].out[0]->direct1  ble[6].out[0]->direct1  ble[7].out[0]->direct1  ble[8].out[0]->direct1  ble[9].out[0]->direct1  ble[10].out[0]->direct1  ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">clk </port>
		</clocks>
		<block name="sample_buffer~12" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[16]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="sample_buffer~12" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~12 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="sample_buffer~63" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="sample_buffer~63" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~63 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n1051" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->complete1  clb.I[17]->complete1  clb.I[26]->complete1  clb.I[18]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1051" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1051" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1051 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1052" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->complete1  clb.I[11]->complete1  clb.I[12]->complete1  clb.I[13]->complete1  clb.I[23]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1052" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1052" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1052 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n713" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[27]->complete1  clb.I[5]->complete1  clb.I[6]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n713" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n713" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n713 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n712" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[20]->complete1  clb.I[10]->complete1  clb.I[21]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n712" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n712" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n712 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n851" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->complete1  ble[5].out[0]->complete1  ble[4].out[0]->complete1  clb.I[19]->complete1  clb.I[14]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n851" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n851" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n851 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n727" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  ble[8].out[0]->complete1  clb.I[2]->complete1  clb.I[24]->complete1  clb.I[1]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n727" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n727" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n727 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n428" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  ble[9].out[0]->complete1  ble[0].out[0]->complete1  ble[1].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n428" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n428" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n428 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="sample_buffer~43" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="sample_buffer~43" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~43 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n427_1" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  ble[9].out[0]->complete1  ble[0].out[0]->complete1  ble[1].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n427_1" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n427_1" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n427_1 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n426" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  ble[8].out[0]->complete1  clb.I[2]->complete1  ble[9].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n426" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n426" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n426 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n718" instance="clb[12]" mode="clb">
		<inputs>
			<port name="I">n41 open n585 n231 open n444 n483 n560 open open n480 open ble0_ban1 n473 open open n341 n561 open open open n562 n584 open open open open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  ble[1].out[0]->direct1  ble[2].out[0]->direct1  ble[3].out[0]->direct1  ble[4].out[0]->direct1  ble[5].out[0]->direct1  ble[6].out[0]->direct1  ble[7].out[0]->direct1  ble[8].out[0]->direct1  ble[9].out[0]->direct1  ble[10].out[0]->direct1  ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">clk </port>
		</clocks>
		<block name="sample_buffer~65" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[16]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="sample_buffer~65" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~65 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="sample_buffer~10" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="sample_buffer~10" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~10 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n916" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->complete1  ble[1].out[0]->complete1  ble[9].out[0]->complete1  ble[0].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n916" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n916" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n916 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n642" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->complete1  ble[1].out[0]->complete1  ble[9].out[0]->complete1  ble[0].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n642" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n642" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n642 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n652" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->complete1  clb.I[10]->complete1  clb.I[21]->complete1  clb.I[5]->complete1  clb.I[6]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n652" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n652" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n652 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n559" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  ble[7].out[0]->complete1  clb.I[7]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n559" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n559" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n559 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n528" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->complete1  ble[1].out[0]->complete1  ble[9].out[0]->complete1  ble[0].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n528" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n528" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n528 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n527" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->complete1  clb.I[12]->complete1  ble[1].out[0]->complete1  ble[9].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n527" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n527" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n527 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n582" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  clb.I[22]->complete1  clb.I[2]->complete1  clb.I[17]->complete1  clb.I[13]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n582" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n582" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n582 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="sample_buffer~45" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="sample_buffer~45" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~45 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n583" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->complete1  clb.I[7]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n583" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n583" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n583 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n718" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  clb.I[22]->complete1  clb.I[2]->complete1  clb.I[17]->complete1  clb.I[13]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n718" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n718" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n718 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n510" instance="clb[13]" mode="clb">
		<inputs>
			<port name="I">n186 open ble0_ban1 n81 open n962 open open n938 n635 n958 open n517 open open open n296 open open n800 n475 n801 n960 n945 open open open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  ble[1].out[0]->direct1  ble[2].out[0]->direct1  ble[3].out[0]->direct1  ble[4].out[0]->direct1  open ble[6].out[0]->direct1  ble[7].out[0]->direct1  ble[8].out[0]->direct1  ble[9].out[0]->direct1  ble[10].out[0]->direct1  ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">clk </port>
		</clocks>
		<block name="sample_buffer~57" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[16]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="sample_buffer~57" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~57 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="sample_buffer~37" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="sample_buffer~37" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~37 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n1065" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->complete1  clb.I[8]->complete1  clb.I[23]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1065" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1065" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1065 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n985" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->complete1  clb.I[22]->complete1  clb.I[5]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n985" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n985" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n985 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n956" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->complete1  clb.I[22]->complete1  clb.I[5]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n956" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n956" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n956 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n957" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->complete1  clb.I[10]->complete1  clb.I[19]->complete1  clb.I[20]->complete1  clb.I[21]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n957" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n957" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n957 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n959" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  clb.I[2]->complete1  ble[9].out[0]->complete1  clb.I[9]->complete1  clb.I[12]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n959" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n959" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n959 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n934" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  ble[9].out[0]->complete1  ble[1].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n934" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n934" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n934 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n574" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  ble[9].out[0]->complete1  ble[1].out[0]->complete1  ble[0].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n574" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n574" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n574 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="sample_buffer~18" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="sample_buffer~18" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~18 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n511" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  ble[1].out[0]->complete1  ble[0].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n511" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n511" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n511 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n510" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  clb.I[2]->complete1  ble[9].out[0]->complete1  ble[1].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n510" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n510" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n510 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n513" instance="clb[14]" mode="clb">
		<inputs>
			<port name="I">n789 n454 ble0_ban1 n437 n800 sample_buffer~46 n801 n922 n926 n931 n802 n519_1 sample_buffer~27 open open open n985 n475 n443_1 open n798 n973 sample_buffer~29 sample_buffer~28 open open open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  ble[1].out[0]->direct1  ble[2].out[0]->direct1  open open ble[5].out[0]->direct1  open open ble[8].out[0]->direct1  open open ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n991" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->complete1  ble[9].out[0]->complete1  clb.I[16]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n991" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n991" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n991 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n799" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->complete1  clb.I[17]->complete1  clb.I[6]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n799" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n799" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n799 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n981" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->complete1  ble[9].out[0]->complete1  clb.I[16]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n981" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n981" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n981 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n983" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[20]->complete1  ble[1].out[0]->complete1  clb.I[10]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n983" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n983" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n983 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n982" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  ble[6].out[0]->complete1  ble[5].out[0]->complete1  clb.I[21]->complete1  ble[3].out[0]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n982" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n982" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n982 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n974" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  ble[6].out[0]->complete1  clb.I[20]->complete1  ble[1].out[0]->complete1  clb.I[10]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n974" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n974" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n974 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n791" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  clb.I[18]->complete1  clb.I[0]->complete1  clb.I[1]->complete1  clb.I[3]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n791" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n791" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n791 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n788" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  clb.I[0]->complete1  clb.I[1]->complete1  clb.I[3]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n788" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n788" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n788 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n787" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  ble[7].out[0]->complete1  ble[6].out[0]->complete1  clb.I[18]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n787" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n787" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n787 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n984" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->complete1  clb.I[8]->complete1  clb.I[9]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n984" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n984" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n984 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n790" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  ble[11].out[0]->complete1  clb.I[11]->complete1  clb.I[12]->complete1  clb.I[23]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n790" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n790" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n790 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n513" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  clb.I[22]->complete1  clb.I[5]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n513" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n513" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n513 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n515" instance="clb[15]" mode="clb">
		<inputs>
			<port name="I">n96 open ble0_ban1 n176 n800 n949 n596 n496 n491 open open n950 open open n474_1 open n286 open n1062 open n932 open n947 n1064 open open open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  ble[1].out[0]->direct1  ble[2].out[0]->direct1  ble[3].out[0]->direct1  ble[4].out[0]->direct1  ble[5].out[0]->direct1  open open ble[8].out[0]->direct1  ble[9].out[0]->direct1  open ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">clk </port>
		</clocks>
		<block name="sample_buffer~55" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[16]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="sample_buffer~55" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~55 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="sample_buffer~20" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="sample_buffer~20" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~20 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n1107" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->complete1  clb.I[18]->complete1  clb.I[23]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1107" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1107" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1107 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1063" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->complete1  clb.I[20]->complete1  clb.I[6]->complete1  clb.I[22]->complete1  clb.I[14]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1063" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1063" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1063 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1069" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->complete1  clb.I[5]->complete1  clb.I[11]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1069" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1069" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1069 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n945" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->complete1  clb.I[5]->complete1  clb.I[11]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n945" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n945" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n945 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n946" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->complete1  clb.I[20]->complete1  clb.I[6]->complete1  clb.I[22]->complete1  clb.I[14]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n946" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n946" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n946 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n948" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  ble[10].out[0]->complete1  clb.I[4]->complete1  clb.I[7]->complete1  clb.I[8]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n948" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n948" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n948 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n848" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  ble[10].out[0]->complete1  clb.I[4]->complete1  clb.I[7]->complete1  clb.I[8]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n848" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n848" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n848 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="sample_buffer~35" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="sample_buffer~35" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~35 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n849" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  ble[1].out[0]->complete1  ble[9].out[0]->complete1  ble[0].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n849" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n849" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n849 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n515" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  ble[1].out[0]->complete1  ble[9].out[0]->complete1  ble[0].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n515" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n515" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n515 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n748" instance="clb[16]" mode="clb">
		<inputs>
			<port name="I">n591 n590 n756 open n573 n992 n763 n581 n435_1 n796 n509_1 open n452 n785 n786 n450 open n570 n574 n498 n508 n991 n751 n579 n460_1 open open open </port>
		</inputs>
		<outputs>
			<port name="O">open open ble[2].out[0]->direct1  ble[3].out[0]->direct1  ble[4].out[0]->direct1  open ble[6].out[0]->direct1  ble[7].out[0]->direct1  open ble[9].out[0]->direct1  open ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n589" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->complete1  clb.I[8]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n589" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n589" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n589 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n749" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->complete1  clb.I[1]->complete1  clb.I[0]->complete1  clb.I[17]->complete1  clb.I[18]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n749" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n749" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n749 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n989" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[13]->complete1  clb.I[14]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n989" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n989" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n989 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n988" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->complete1  ble[2].out[0]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n988" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n988" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n988 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1043" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->complete1  ble[3].out[0]->complete1  clb.I[21]->complete1  clb.I[5]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1043" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1043" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1043 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n784" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->complete1  clb.I[20]->complete1  clb.I[10]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n784" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n784" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n784 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n782" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->complete1  ble[5].out[0]->complete1  clb.I[13]->complete1  clb.I[14]->complete1  clb.I[9]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n782" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n782" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n782 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n990" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->complete1  ble[5].out[0]->complete1  clb.I[13]->complete1  clb.I[14]->complete1  clb.I[9]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n990" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n990" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n990 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n783" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->complete1  ble[10].out[0]->complete1  clb.I[22]->complete1  clb.I[2]->complete1  clb.I[6]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n783" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n783" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n783 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n588" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->complete1  clb.I[1]->complete1  clb.I[0]->complete1  clb.I[17]->complete1  clb.I[18]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n588" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n588" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n588 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n750" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[23]->complete1  clb.I[7]->complete1  clb.I[24]->complete1  clb.I[12]->complete1  clb.I[15]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n750" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n750" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n750 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n748" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->complete1  ble[10].out[0]->complete1  clb.I[22]->complete1  clb.I[2]->complete1  clb.I[6]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n748" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n748" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n748 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n521" instance="clb[17]" mode="clb">
		<inputs>
			<port name="I">n46 open n434 n336 open open open n529_1 open open open n527 open open n532 open n226 open ble0_ban1 open open open n530 n502 n525 open open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  ble[1].out[0]->direct1  ble[2].out[0]->direct1  ble[3].out[0]->direct1  ble[4].out[0]->direct1  ble[5].out[0]->direct1  ble[6].out[0]->direct1  ble[7].out[0]->direct1  ble[8].out[0]->direct1  ble[9].out[0]->direct1  ble[10].out[0]->direct1  ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">clk </port>
		</clocks>
		<block name="sample_buffer~44" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[16]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="sample_buffer~44" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~44 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="sample_buffer~11" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="sample_buffer~11" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~11 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n709" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[24]->complete1  ble[4].out[0]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n709" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n709" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n709 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n806" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->complete1  ble[1].out[0]->complete1  ble[0].out[0]->complete1  ble[9].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n806" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n806" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n806 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n551" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->complete1  ble[1].out[0]->complete1  ble[0].out[0]->complete1  ble[9].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n551" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n551" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n551 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n487" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->complete1  ble[1].out[0]->complete1  ble[0].out[0]->complete1  ble[9].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n487" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n487" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n487 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n524_1" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->complete1  ble[1].out[0]->complete1  ble[0].out[0]->complete1  ble[9].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n524_1" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n524_1" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n524_1 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n523" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->complete1  clb.I[18]->complete1  ble[1].out[0]->complete1  ble[0].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n523" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n523" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n523 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n522" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[23]->complete1  ble[7].out[0]->complete1  clb.I[24]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n522" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n522" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n522 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="sample_buffer~64" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="sample_buffer~64" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~64 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n526" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[11]->complete1  clb.I[7]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n526" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n526" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n526 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n521" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->complete1  ble[10].out[0]->complete1  clb.I[22]->complete1  clb.I[2]->complete1  clb.I[14]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n521" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n521" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n521 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n1049" instance="clb[18]" mode="clb">
		<inputs>
			<port name="I">n848 n850 n981 n789 n437 n472 n926 n945 n931 open n942 n956 n762 n493 n450 ble0_ban1 open n454 n847 n940 n941 n429 n963 n536 n658 n513 open open </port>
		</inputs>
		<outputs>
			<port name="O">open open ble[2].out[0]->direct1  open open open ble[6].out[0]->direct1  open ble[8].out[0]->direct1  ble[9].out[0]->direct1  ble[10].out[0]->direct1  ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n924" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[15]->complete1  clb.I[13]->complete1  clb.I[14]->complete1  clb.I[24]->complete1  clb.I[25]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n924" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n924" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n924 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n925" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->complete1  clb.I[17]->complete1  clb.I[4]->complete1  clb.I[15]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n925" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n925" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n925 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n922" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->complete1  ble[0].out[0]->complete1  ble[1].out[0]->complete1  clb.I[21]->complete1  clb.I[5]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n922" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n922" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n922 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n923" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->complete1  clb.I[23]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n923" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n923" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n923 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n944" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->complete1  ble[0].out[0]->complete1  ble[1].out[0]->complete1  clb.I[21]->complete1  clb.I[5]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n944" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n944" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n944 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n939" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->complete1  clb.I[20]->complete1  clb.I[10]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n939" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n939" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n939 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1056" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->complete1  ble[7].out[0]->complete1  ble[4].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1056" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1056" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1056 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n943" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->complete1  clb.I[0]->complete1  clb.I[1]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n943" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n943" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n943 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n938" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->complete1  ble[7].out[0]->complete1  ble[4].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n938" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n938" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n938 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n921" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->complete1  clb.I[6]->complete1  clb.I[8]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n921" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n921" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n921 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n937" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->complete1  clb.I[7]->complete1  clb.I[11]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n937" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n937" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n937 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1049" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  clb.I[22]->complete1  clb.I[2]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1049" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1049" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1049 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n579" instance="clb[19]" mode="clb">
		<inputs>
			<port name="I">n181 open n580 n306 open n440 open n426 open ble0_ban1 open n434 open open open n581 open n196 n71 open open open n560 open sample_buffer~26 n452 open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  ble[1].out[0]->direct1  ble[2].out[0]->direct1  ble[3].out[0]->direct1  ble[4].out[0]->direct1  ble[5].out[0]->direct1  ble[6].out[0]->direct1  ble[7].out[0]->direct1  ble[8].out[0]->direct1  ble[9].out[0]->direct1  ble[10].out[0]->direct1  ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">clk </port>
		</clocks>
		<block name="sample_buffer~39" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="sample_buffer~39" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~39 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="sample_buffer~36" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="sample_buffer~36" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~36 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n958" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[25]->complete1  ble[7].out[0]->complete1  ble[3].out[0]->complete1  clb.I[22]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n958" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n958" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n958 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n813" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->complete1  ble[6].out[0]->complete1  ble[9].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n813" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n813" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n813 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n643" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->complete1  ble[0].out[0]->complete1  ble[6].out[0]->complete1  ble[9].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n643" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n643" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n643 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n446" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->complete1  ble[0].out[0]->complete1  ble[6].out[0]->complete1  ble[9].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n446" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n446" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n446 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="sample_buffer~16" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="sample_buffer~16" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~16 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n450" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->complete1  ble[0].out[0]->complete1  ble[6].out[0]->complete1  ble[9].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n450" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n450" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n450 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n460_1" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->complete1  ble[1].out[0]->complete1  ble[0].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n460_1" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n460_1" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n460_1 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="sample_buffer~59" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="sample_buffer~59" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~59 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n578" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">ble[11].out[0]->complete1  clb.I[15]->complete1  ble[8].out[0]->complete1  clb.I[25]->complete1  ble[7].out[0]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n578" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n578" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n578 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n579" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->complete1  clb.I[2]->complete1  clb.I[5]->complete1  clb.I[11]->complete1  clb.I[24]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n579" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n579" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n579 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n590" instance="clb[20]" mode="clb">
		<inputs>
			<port name="I">n568 n474_1 n206 open n457 n847 open n639 n442 n569 n515 open open open open n759 n848 open ble0_ban1 n473 n524_1 n487 n755 sample_buffer~35 n850 open n516 open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  ble[1].out[0]->direct1  open ble[3].out[0]->direct1  ble[4].out[0]->direct1  ble[5].out[0]->direct1  ble[6].out[0]->direct1  open ble[8].out[0]->direct1  open ble[10].out[0]->direct1  ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">clk </port>
		</clocks>
		<block name="n936" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->complete1  ble[9].out[0]->complete1  clb.I[5]->complete1  clb.I[16]->complete1  clb.I[24]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n936" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n936" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n936 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="sample_buffer~40" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="sample_buffer~40" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~40 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n845" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->complete1  clb.I[18]->complete1  clb.I[20]->complete1  clb.I[21]->complete1  clb.I[22]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n845" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n845" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n845 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n437" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->complete1  clb.I[23]->complete1  ble[1].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n437" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n437" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n437 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n566" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->complete1  clb.I[9]->complete1  clb.I[10]->complete1  clb.I[26]->complete1  clb.I[19]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n566" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n566" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n566 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n577" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->complete1  clb.I[9]->complete1  clb.I[10]->complete1  clb.I[26]->complete1  clb.I[19]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n577" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n577" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n577 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n844" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->complete1  ble[9].out[0]->complete1  clb.I[5]->complete1  clb.I[16]->complete1  clb.I[24]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n844" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n844" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n844 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n567" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  clb.I[0]->complete1  clb.I[1]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n567" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n567" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n567 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n548" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[23]->complete1  ble[1].out[0]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n548" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n548" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n548 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n846" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->complete1  clb.I[7]->complete1  clb.I[8]->complete1  clb.I[15]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n846" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n846" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n846 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n547" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->complete1  clb.I[18]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n547" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n547" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n547 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n590" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  clb.I[0]->complete1  clb.I[1]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n590" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n590" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n590 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n1050" instance="clb[21]" mode="clb">
		<inputs>
			<port name="I">n908 n911 n1051 n903 n936 open open open open n1060 n1063 open n901 open open open n1059 n1065 n921 open n1062 n1064 n1049 n1056 open n906 open n909 </port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]->direct1  ble[2].out[0]->direct1  open open ble[5].out[0]->direct1  open open open ble[9].out[0]->direct1  open ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n1057" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->complete1  clb.I[16]->complete1  clb.I[27]->complete1  clb.I[9]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1057" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1057" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1057 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n900" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->complete1  clb.I[3]->complete1  clb.I[25]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n900" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n900" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n900 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1123" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  ble[3].out[0]->complete1  clb.I[22]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1123" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1123" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1123 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1124" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  ble[8].out[0]->complete1  clb.I[17]->complete1  ble[5].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1124" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1124" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1124 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1061" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[20]->complete1  clb.I[10]->complete1  clb.I[21]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1061" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1061" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1061 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1097" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->complete1  clb.I[18]->complete1  clb.I[23]->complete1  ble[0].out[0]->complete1  ble[4].out[0]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1097" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1097" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1097 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1058" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->complete1  clb.I[3]->complete1  clb.I[25]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1058" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1058" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1058 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1054" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->complete1  ble[1].out[0]->complete1  clb.I[0]->complete1  clb.I[1]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1054" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1054" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1054 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1055" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[23]->complete1  ble[0].out[0]->complete1  ble[4].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1055" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1055" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1055 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1104" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[23]->complete1  ble[0].out[0]->complete1  ble[4].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1104" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1104" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1104 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1053" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->complete1  clb.I[18]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1053" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1053" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n1053 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1050" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  ble[10].out[0]->complete1  ble[8].out[0]->complete1  clb.I[17]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1050" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1050" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1050 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n533" instance="clb[22]" mode="clb">
		<inputs>
			<port name="I">n66 sample_buffer~40 n538 open ble0_ban1 n466 n544_1 sample_buffer~31 sample_buffer~35 sample_buffer~44 n429 sample_buffer~26 sample_buffer~29 open n470 open n316 open n472 open open n969 n537 n441 open open open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  ble[1].out[0]->direct1  ble[2].out[0]->direct1  ble[3].out[0]->direct1  open ble[5].out[0]->direct1  open ble[7].out[0]->direct1  ble[8].out[0]->direct1  open ble[10].out[0]->direct1  ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">clk </port>
		</clocks>
		<block name="sample_buffer~60" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[16]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="sample_buffer~60" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~60 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="sample_buffer~15" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="sample_buffer~15" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~15 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n1095" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->complete1  ble[6].out[0]->complete1  clb.I[21]->complete1  clb.I[6]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1095" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1095" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1095 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n966" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->complete1  ble[6].out[0]->complete1  clb.I[21]->complete1  clb.I[6]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n966" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n966" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n966 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n970" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->complete1  ble[7].out[0]->complete1  ble[5].out[0]->complete1  clb.I[10]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n970" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n970" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n970 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n762" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->complete1  ble[1].out[0]->complete1  clb.I[1]->complete1  ble[0].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n762" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n762" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n762 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n967" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->complete1  ble[9].out[0]->complete1  clb.I[11]->complete1  clb.I[12]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n967" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n967" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n967 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n536" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->complete1  ble[1].out[0]->complete1  clb.I[1]->complete1  ble[0].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n536" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n536" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n536 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n535" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->complete1  clb.I[4]->complete1  ble[1].out[0]->complete1  clb.I[1]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n535" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n535" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n535 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n968" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->complete1  clb.I[1]->complete1  clb.I[7]->complete1  clb.I[8]->complete1  clb.I[9]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n968" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n968" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n968 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n534_1" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->complete1  clb.I[18]->complete1  clb.I[23]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n534_1" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n534_1" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n534_1 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n533" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  clb.I[22]->complete1  clb.I[2]->complete1  clb.I[5]->complete1  clb.I[14]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n533" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n533" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n533 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n502" instance="clb[23]" mode="clb">
		<inputs>
			<port name="I">n76 n301 ble0_ban1 open n1107 n1111 open open open sample_buffer~32 sample_buffer~43 open open open n1109 open n191 open open n1033 n1034 n801 n1091 open open open open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  ble[1].out[0]->direct1  ble[2].out[0]->direct1  ble[3].out[0]->direct1  ble[4].out[0]->direct1  open ble[6].out[0]->direct1  open ble[8].out[0]->direct1  ble[9].out[0]->direct1  ble[10].out[0]->direct1  ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">clk </port>
		</clocks>
		<block name="sample_buffer~38" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[16]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="sample_buffer~38" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~38 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="sample_buffer~17" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="sample_buffer~17" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~17 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n906" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  ble[7].out[0]->complete1  clb.I[9]->complete1  clb.I[10]->complete1  clb.I[21]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n906" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n906" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n906 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1110" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->complete1  clb.I[19]->complete1  clb.I[20]->complete1  clb.I[21]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1110" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1110" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1110 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1031" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->complete1  clb.I[19]->complete1  clb.I[20]->complete1  clb.I[21]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1031" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1031" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1031 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1032" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  ble[7].out[0]->complete1  clb.I[9]->complete1  clb.I[10]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1032" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1032" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1032 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1108" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->complete1  clb.I[22]->complete1  clb.I[14]->complete1  clb.I[5]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1108" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1108" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1108 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n907" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  ble[1].out[0]->complete1  ble[0].out[0]->complete1  ble[8].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n907" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n907" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n907 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="sample_buffer~58" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="sample_buffer~58" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~58 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n1113" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->complete1  clb.I[4]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1113" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1113" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n1113 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n503" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  ble[1].out[0]->complete1  ble[0].out[0]->complete1  ble[8].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n503" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n503" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n503 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n502" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  clb.I[2]->complete1  ble[1].out[0]->complete1  ble[0].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n502" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n502" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n502 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n529_1" instance="clb[24]" mode="clb">
		<inputs>
			<port name="I">sample_buffer~45 n151 open n453 n456 ble0_ban1 open n460_1 n503 n801 sample_buffer~0 n565 open open open n642 n928 n396 open n941 n942 sample_buffer~55 n547 open open open open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  ble[1].out[0]->direct1  open open ble[4].out[0]->direct1  ble[5].out[0]->direct1  ble[6].out[0]->direct1  ble[7].out[0]->direct1  open ble[9].out[0]->direct1  ble[10].out[0]->direct1  ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">clk </port>
		</clocks>
		<block name="sample_buffer~75" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="sample_buffer~75" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~75 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="sample_buffer~30" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="sample_buffer~30" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~30 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n929" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  ble[7].out[0]->complete1  clb.I[9]->complete1  ble[3].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n929" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n929" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n929 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n930" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[5]->complete1  clb.I[10]->complete1  clb.I[21]->complete1  ble[0].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n930" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n930" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n930 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1064" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->complete1  clb.I[19]->complete1  clb.I[20]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1064" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1064" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1064 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n940" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  ble[7].out[0]->complete1  clb.I[9]->complete1  ble[3].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n940" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n940" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n940 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n926" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->complete1  clb.I[22]->complete1  clb.I[3]->complete1  ble[8].out[0]->complete1  clb.I[11]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n926" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n926" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n926 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n452" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[5]->complete1  ble[1].out[0]->complete1  clb.I[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n452" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n452" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n452 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n927" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[5]->complete1  clb.I[4]->complete1  clb.I[8]->complete1  clb.I[15]->complete1  clb.I[16]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n927" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n927" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n927 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n949" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->complete1  clb.I[22]->complete1  clb.I[3]->complete1  ble[8].out[0]->complete1  clb.I[11]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n949" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n949" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n949 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n555" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[5]->complete1  ble[1].out[0]->complete1  clb.I[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n555" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n555" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n555 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n529_1" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->complete1  clb.I[5]->complete1  ble[1].out[0]->complete1  clb.I[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n529_1" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n529_1" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n529_1 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n573" instance="clb[25]" mode="clb">
		<inputs>
			<port name="I">n499_1 n575 n464_1 n507 n441 n517 n915 n435_1 n918 par_dout_valid n916 par_dout~6 open open open n574 n917 ble0_ban1 sample_buffer~49 open open n789 n474_1 sample_buffer~53 sample_buffer~57 open open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  ble[1].out[0]->direct1  open ble[3].out[0]->direct1  open ble[5].out[0]->direct1  ble[6].out[0]->direct1  ble[7].out[0]->direct1  open ble[9].out[0]->direct1  ble[10].out[0]->direct1  ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">clk </port>
		</clocks>
		<block name="sample_buffer~69" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  ble[0].out[0]->complete1  clb.I[9]->complete1  clb.I[23]->complete1  clb.I[24]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="n361" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n361" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n361 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="sample_buffer~69" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~69 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="sample_buffer~6" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->complete1  clb.I[9]->complete1  clb.I[11]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="n366" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n366" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n366 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="sample_buffer~6" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~6 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n912" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  ble[4].out[0]->complete1  clb.I[21]->complete1  clb.I[22]->complete1  clb.I[5]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n912" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n912" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n912 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1033" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  ble[4].out[0]->complete1  clb.I[21]->complete1  clb.I[22]->complete1  clb.I[5]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1033" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1033" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1033 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n913" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  clb.I[18]->complete1  ble[1].out[0]->complete1  ble[0].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n913" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n913" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n913 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n436" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  clb.I[18]->complete1  ble[1].out[0]->complete1  ble[0].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n436" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n436" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n436 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1062" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->complete1  ble[8].out[0]->complete1  clb.I[8]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1062" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1062" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1062 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n651" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  clb.I[0]->complete1  clb.I[1]->complete1  clb.I[2]->complete1  clb.I[3]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n651" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n651" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n651 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n914" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->complete1  clb.I[6]->complete1  clb.I[10]->complete1  clb.I[16]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n914" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n914" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n914 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n911" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->complete1  ble[8].out[0]->complete1  clb.I[8]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n911" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n911" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n911 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n572" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">ble[11].out[0]->complete1  clb.I[7]->complete1  clb.I[15]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n572" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n572" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n572 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n573" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->complete1  clb.I[17]->complete1  clb.I[18]->complete1  ble[1].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n573" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n573" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n573 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n1042" instance="clb[26]" mode="clb">
		<inputs>
			<port name="I">n1005 n885 n1043 n888 n890 n1001 n868 n987 open n858 n972 open n1068 open open n989 n975 n996 n997 n859 n860 n864 n867 n991 n796 n998 n1072 n889 </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  ble[1].out[0]->direct1  open open ble[4].out[0]->direct1  open open ble[7].out[0]->direct1  ble[8].out[0]->direct1  ble[9].out[0]->direct1  ble[10].out[0]->direct1  ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n1067" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->complete1  clb.I[16]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1067" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1067" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n1067 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1066" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->complete1  clb.I[0]->complete1  ble[0].out[0]->complete1  clb.I[12]->complete1  clb.I[26]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1066" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1066" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1066 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n995" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  clb.I[18]->complete1  clb.I[25]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n995" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n995" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n995 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n993" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[21]->complete1  clb.I[22]->complete1  clb.I[6]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n993" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n993" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n993 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1040" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->complete1  ble[5].out[0]->complete1  ble[2].out[0]->complete1  clb.I[1]->complete1  ble[8].out[0]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1040" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1040" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1040 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n994" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->complete1  clb.I[19]->complete1  clb.I[20]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n994" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n994" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n994 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1004" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->complete1  ble[5].out[0]->complete1  ble[2].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1004" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1004" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1004 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n992" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->complete1  ble[5].out[0]->complete1  ble[2].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n992" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n992" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n992 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n887" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->complete1  clb.I[27]->complete1  clb.I[4]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n887" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n887" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n887 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1003" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->complete1  ble[8].out[0]->complete1  ble[4].out[0]->complete1  ble[6].out[0]->complete1  clb.I[0]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1003" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1003" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1003 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1002" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[23]->complete1  clb.I[15]->complete1  ble[7].out[0]->complete1  clb.I[24]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1002" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1002" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1002 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1042" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->complete1  clb.I[2]->complete1  clb.I[5]->complete1  ble[10].out[0]->complete1  ble[9].out[0]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1042" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1042" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1042 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n1076" instance="clb[27]" mode="clb">
		<inputs>
			<port name="I">n1059 ble0_ban1 n1060 n561 n1020 n1023 n505 n1015 n1013 n928 n909 open n443_1 open open open n1016 n442 n726 n901 n903 n906 n1080 open open n1011 open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  open open ble[3].out[0]->direct1  open open open ble[7].out[0]->direct1  open ble[9].out[0]->direct1  open ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n1116" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[16]->complete1  ble[9].out[0]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1116" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1116" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n1116 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1012" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->complete1  clb.I[17]->complete1  clb.I[12]->complete1  clb.I[25]->complete1  clb.I[8]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1012" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1012" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1012 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1009" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->complete1  ble[1].out[0]->complete1  ble[8].out[0]->complete1  clb.I[16]->complete1  clb.I[1]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1009" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1009" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1009 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1008" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->complete1  ble[5].out[0]->complete1  clb.I[5]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1008" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1008" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1008 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1079" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->complete1  clb.I[19]->complete1  clb.I[20]->complete1  clb.I[21]->complete1  clb.I[2]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1079" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1079" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1079 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1019" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->complete1  clb.I[4]->complete1  clb.I[9]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1019" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1019" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1019 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1010" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  clb.I[12]->complete1  clb.I[25]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1010" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1010" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1010 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1078" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->complete1  clb.I[0]->complete1  ble[2].out[0]->complete1  ble[5].out[0]->complete1  clb.I[5]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1078" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1078" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1078 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1014" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->complete1  clb.I[6]->complete1  clb.I[7]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1014" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1014" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1014 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1083" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->complete1  ble[1].out[0]->complete1  ble[8].out[0]->complete1  clb.I[1]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1083" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1083" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1083 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1077" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->complete1  ble[5].out[0]->complete1  clb.I[5]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1077" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1077" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1077 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1076" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  ble[7].out[0]->complete1  clb.I[22]->complete1  ble[4].out[0]->complete1  clb.I[0]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1076" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1076" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1076 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n963" instance="clb[28]" mode="clb">
		<inputs>
			<port name="I">n1069 n975 open n978 open open open n976 n934 n932 n518 n974 sample_buffer~19 open open n966 n977 open n973 n596 n474_1 n470 n915 ble0_ban1 n971 sample_buffer~36 open n465 </port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]->direct1  open ble[3].out[0]->direct1  open open open ble[7].out[0]->direct1  ble[8].out[0]->direct1  ble[9].out[0]->direct1  open ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n1071" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->complete1  clb.I[16]->complete1  clb.I[3]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1071" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1071" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1071 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1068" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->complete1  clb.I[0]->complete1  ble[0].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1068" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1068" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1068 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n933" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[27]->complete1  clb.I[8]->complete1  clb.I[23]->complete1  clb.I[12]->complete1  clb.I[25]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n933" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n933" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n933 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n931" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->complete1  clb.I[19]->complete1  ble[2].out[0]->complete1  ble[4].out[0]->complete1  clb.I[20]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n931" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n931" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n931 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n935" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->complete1  clb.I[21]->complete1  clb.I[22]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n935" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n935" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n935 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n965" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->complete1  clb.I[19]->complete1  ble[2].out[0]->complete1  ble[4].out[0]->complete1  clb.I[20]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n965" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n965" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n965 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1070" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->complete1  clb.I[15]->complete1  clb.I[24]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1070" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1070" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1070 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n972" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->complete1  clb.I[11]->complete1  ble[5].out[0]->complete1  clb.I[15]->complete1  clb.I[24]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n972" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n972" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n972 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1103" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->complete1  clb.I[0]->complete1  ble[0].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1103" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1103" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1103 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1099" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->complete1  clb.I[1]->complete1  ble[6].out[0]->complete1  clb.I[0]->complete1  ble[0].out[0]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1099" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1099" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1099 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n964" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->complete1  clb.I[15]->complete1  clb.I[24]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n964" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n964" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n964 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n963" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  ble[7].out[0]->complete1  clb.I[1]->complete1  clb.I[18]->complete1  clb.I[11]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n963" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n963" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n963 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n840" instance="clb[29]" mode="clb">
		<inputs>
			<port name="I">n896 n937 n770 n963 n489_1 n519_1 n490 n841 n536 n472 n542 n842 n491 sample_buffer~72 open open open open n433 n543 open open n769 ble0_ban1 sample_buffer~3 n981 sample_buffer~52 open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  open open ble[3].out[0]->direct1  open ble[5].out[0]->direct1  open ble[7].out[0]->direct1  ble[8].out[0]->direct1  open ble[10].out[0]->direct1  ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n728" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->complete1  clb.I[10]->complete1  clb.I[5]->complete1  ble[9].out[0]->complete1  ble[1].out[0]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n728" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n728" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n728 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n730" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->complete1  clb.I[6]->complete1  clb.I[12]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n730" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n730" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n730 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n541" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->complete1  clb.I[23]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n541" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n541" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n541 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n539_1" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->complete1  clb.I[19]->complete1  clb.I[8]->complete1  ble[6].out[0]->complete1  clb.I[9]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n539_1" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n539_1" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n539_1 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n540" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->complete1  clb.I[10]->complete1  clb.I[5]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n540" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n540" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n540 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n768" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->complete1  clb.I[19]->complete1  clb.I[8]->complete1  ble[6].out[0]->complete1  clb.I[9]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n768" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n768" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n768 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n545" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[23]->complete1  clb.I[24]->complete1  clb.I[26]->complete1  clb.I[13]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n545" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n545" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n545 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n894" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  clb.I[0]->complete1  clb.I[1]->complete1  clb.I[3]->complete1  clb.I[25]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n894" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n894" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n894 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n834" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->complete1  clb.I[10]->complete1  clb.I[5]->complete1  ble[9].out[0]->complete1  ble[1].out[0]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n834" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n834" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n834 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n729" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->complete1  ble[6].out[0]->complete1  clb.I[9]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n729" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n729" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n729 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n895" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">ble[11].out[0]->complete1  clb.I[7]->complete1  clb.I[11]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n895" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n895" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n895 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n840" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->complete1  clb.I[22]->complete1  clb.I[2]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n840" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n840" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n840 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n986" instance="clb[30]" mode="clb">
		<inputs>
			<port name="I">n1024 n910 n988 n900 n979 n990 n998 n987 n451_1 n1008 n889 n991 n518 n466 open n877 n639 n442 n759 n434 n888 n890 n996 n878 n992 n911 n486 n457 </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  ble[1].out[0]->direct1  ble[2].out[0]->direct1  open ble[4].out[0]->direct1  open ble[6].out[0]->direct1  ble[7].out[0]->direct1  ble[8].out[0]->direct1  ble[9].out[0]->direct1  ble[10].out[0]->direct1  ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n980" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  clb.I[18]->complete1  clb.I[27]->complete1  clb.I[16]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n980" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n980" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n980 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n997" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->complete1  ble[0].out[0]->complete1  clb.I[12]->complete1  clb.I[13]->complete1  clb.I[19]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n997" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n997" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n997 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1039" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->complete1  ble[6].out[0]->complete1  clb.I[25]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1039" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1039" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1039 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1006" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[22]->complete1  ble[1].out[0]->complete1  clb.I[6]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1006" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1006" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1006 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1072" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->complete1  ble[5].out[0]->complete1  clb.I[9]->complete1  clb.I[0]->complete1  ble[2].out[0]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1072" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1072" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1072 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1007" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[20]->complete1  clb.I[10]->complete1  clb.I[21]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1007" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1007" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1007 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n908" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->complete1  clb.I[26]->complete1  clb.I[17]->complete1  clb.I[18]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n908" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n908" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n908 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1005" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->complete1  ble[5].out[0]->complete1  clb.I[9]->complete1  clb.I[0]->complete1  ble[2].out[0]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1005" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1005" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1005 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n909" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->complete1  clb.I[8]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n909" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n909" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n909 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n899" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->complete1  ble[6].out[0]->complete1  clb.I[25]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n899" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n899" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n899 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1129" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">ble[11].out[0]->complete1  clb.I[15]->complete1  clb.I[23]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1129" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1129" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1129 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n986" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->complete1  clb.I[2]->complete1  clb.I[5]->complete1  clb.I[11]->complete1  clb.I[24]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n986" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n986" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n986 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n786" instance="clb[31]" mode="clb">
		<inputs>
			<port name="I">sample_buffer~19 sample_buffer~36 n429 n798 n803 n457 sample_buffer~56 n787 n505 n810 n518 n443_1 ble0_ban1 n468 open n598 n799 n802 open n466 n434 n440 n428 open n597 open open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  ble[1].out[0]->direct1  ble[2].out[0]->direct1  open open ble[5].out[0]->direct1  open ble[7].out[0]->direct1  ble[8].out[0]->direct1  ble[9].out[0]->direct1  open ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n961" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->complete1  clb.I[8]->complete1  clb.I[24]->complete1  ble[8].out[0]->complete1  clb.I[1]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n961" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n961" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n961 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n467" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->complete1  clb.I[13]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n467" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n467" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n467 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n962" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->complete1  ble[4].out[0]->complete1  ble[6].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n962" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n962" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n962 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n793" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[21]->complete1  clb.I[22]->complete1  clb.I[2]->complete1  clb.I[12]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n793" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n793" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n793 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n794" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->complete1  clb.I[19]->complete1  clb.I[20]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n794" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n794" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n794 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n885" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->complete1  ble[7].out[0]->complete1  ble[9].out[0]->complete1  clb.I[4]->complete1  clb.I[9]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n885" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n885" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n885 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n795" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->complete1  clb.I[8]->complete1  clb.I[24]->complete1  ble[8].out[0]->complete1  clb.I[1]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n795" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n795" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n795 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n886" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  ble[3].out[0]->complete1  ble[4].out[0]->complete1  ble[6].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n886" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n886" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n886 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n469_1" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->complete1  clb.I[1]->complete1  clb.I[0]->complete1  clb.I[6]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n469_1" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n469_1" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n469_1 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n797" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->complete1  clb.I[16]->complete1  clb.I[17]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n797" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n797" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n797 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n792" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[5]->complete1  clb.I[15]->complete1  clb.I[11]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n792" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n792" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n792 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n786" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->complete1  ble[10].out[0]->complete1  ble[3].out[0]->complete1  ble[4].out[0]->complete1  ble[6].out[0]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n786" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n786" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n786 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n785" instance="clb[32]" mode="clb">
		<inputs>
			<port name="I">n470 n519_1 n457 n166 n574 n598 n326 n56 open open n458 open open open n443_1 open n216 open n515 open n433 ble0_ban1 n775 n489_1 open open open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  ble[1].out[0]->direct1  ble[2].out[0]->direct1  ble[3].out[0]->direct1  open ble[5].out[0]->direct1  ble[6].out[0]->direct1  open ble[8].out[0]->direct1  ble[9].out[0]->direct1  ble[10].out[0]->direct1  ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">clk </port>
		</clocks>
		<block name="sample_buffer~42" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[16]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="sample_buffer~42" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~42 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="sample_buffer~33" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="sample_buffer~33" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~33 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n517" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->complete1  ble[0].out[0]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n517" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n517" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n517 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n474_1" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[21]->complete1  ble[1].out[0]->complete1  ble[0].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n474_1" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n474_1" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n474_1 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n774" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->complete1  clb.I[20]->complete1  clb.I[10]->complete1  clb.I[21]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n774" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n774" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n774 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n859" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->complete1  ble[4].out[0]->complete1  clb.I[18]->complete1  ble[3].out[0]->complete1  clb.I[23]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n859" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n859" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n859 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n542" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[21]->complete1  ble[0].out[0]->complete1  ble[9].out[0]->complete1  ble[8].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n542" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n542" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n542 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n773" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->complete1  clb.I[0]->complete1  clb.I[1]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n773" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n773" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n773 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="sample_buffer~62" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[6]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="sample_buffer~62" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~62 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="sample_buffer~13" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="sample_buffer~13" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~13 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n772" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->complete1  ble[4].out[0]->complete1  clb.I[18]->complete1  ble[3].out[0]->complete1  clb.I[23]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n772" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n772" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n772 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n785" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  clb.I[22]->complete1  clb.I[2]->complete1  clb.I[5]->complete1  clb.I[14]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n785" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n785" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n785 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n973" instance="clb[33]" mode="clb">
		<inputs>
			<port name="I">n435_1 n440 sample_buffer~58 n976 n564 n429 n519_1 n978 sample_buffer~11 n461 n806 n486 sample_buffer~15 open n809 n442 par_dout_valid n428 n513 sample_buffer~28 n808 sample_buffer~17 sample_buffer~38 open open open open ble0_ban1 </port>
		</inputs>
		<outputs>
			<port name="O">open open ble[2].out[0]->direct1  open open open ble[6].out[0]->direct1  ble[7].out[0]->direct1  ble[8].out[0]->direct1  ble[9].out[0]->direct1  open ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">clk </port>
		</clocks>
		<block name="n892" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[27]->complete1  clb.I[18]->complete1  ble[8].out[0]->complete1  clb.I[19]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n892" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n892" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n892 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n891" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[27]->complete1  clb.I[1]->complete1  clb.I[17]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n891" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n891" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n891 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n977" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->complete1  ble[1].out[0]->complete1  ble[0].out[0]->complete1  clb.I[5]->complete1  clb.I[6]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n977" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n977" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n977 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n893" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->complete1  clb.I[9]->complete1  clb.I[10]->complete1  ble[4].out[0]->complete1  clb.I[27]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n893" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n893" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n893 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n807" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[27]->complete1  clb.I[21]->complete1  clb.I[22]->complete1  clb.I[2]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n807" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n807" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n807 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n805" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->complete1  clb.I[9]->complete1  clb.I[10]->complete1  ble[4].out[0]->complete1  clb.I[27]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n805" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n805" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n805 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n890" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->complete1  ble[1].out[0]->complete1  ble[0].out[0]->complete1  clb.I[5]->complete1  clb.I[6]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n890" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n890" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n890 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n803" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  ble[5].out[0]->complete1  clb.I[0]->complete1  clb.I[20]->complete1  clb.I[14]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n803" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n803" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n803 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="sample_buffer~27" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[27]->complete1  ble[8].out[0]->complete1  clb.I[8]->complete1  clb.I[12]->complete1  clb.I[16]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="n131" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n131" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n131 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="sample_buffer~27" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~27 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n975" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->complete1  clb.I[3]->complete1  clb.I[7]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n975" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n975" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n975 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n804" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[11]->complete1  clb.I[15]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n804" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n804" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n804 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n973" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  ble[5].out[0]->complete1  clb.I[0]->complete1  clb.I[20]->complete1  clb.I[14]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n973" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n973" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n973 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n835" instance="clb[34]" mode="clb">
		<inputs>
			<port name="I">n515 n111 open n271 n470 open open open open n519_1 sample_buffer~44 n444 open sample_buffer~32 n489_1 open open open n574 n156 n474_1 open open open open ble0_ban1 open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  ble[1].out[0]->direct1  ble[2].out[0]->direct1  ble[3].out[0]->direct1  ble[4].out[0]->direct1  open ble[6].out[0]->direct1  ble[7].out[0]->direct1  ble[8].out[0]->direct1  ble[9].out[0]->direct1  open ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">clk </port>
		</clocks>
		<block name="n445" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[25]->complete1  ble[1].out[0]->complete1  clb.I[13]->complete1  ble[9].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n445" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n445" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n445 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="sample_buffer~23" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="sample_buffer~23" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~23 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n453" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[25]->complete1  ble[3].out[0]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n453" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n453" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n453 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n454" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->complete1  clb.I[10]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n454" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n454" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n454 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n565" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[25]->complete1  ble[8].out[0]->complete1  clb.I[10]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n565" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n565" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n565 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n836" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->complete1  clb.I[4]->complete1  clb.I[9]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n836" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n836" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n836 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n481" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[25]->complete1  ble[1].out[0]->complete1  clb.I[13]->complete1  ble[9].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n481" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n481" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n481 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n998" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->complete1  ble[10].out[0]->complete1  clb.I[0]->complete1  clb.I[20]->complete1  clb.I[14]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n998" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n998" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n998 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="sample_buffer~31" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="sample_buffer~31" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~31 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="sample_buffer~52" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="sample_buffer~52" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~52 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n837" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[11]->complete1  ble[6].out[0]->complete1  ble[4].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n837" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n837" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n837 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n835" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->complete1  ble[10].out[0]->complete1  clb.I[0]->complete1  clb.I[20]->complete1  clb.I[14]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n835" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n835" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n835 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n1025" instance="clb[35]" mode="clb">
		<inputs>
			<port name="I">n1085 n1029 sample_buffer~4 n489_1 n1113 sample_buffer~51 n1086 n1114 n1116 n459 ble0_ban1 sample_buffer~71 n1090 n1087 n1088 n1106 n1092 n1117 n516 n597 n955 sample_buffer~0 sample_buffer~75 n482 open open open open </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open ble[7].out[0]->direct1  ble[8].out[0]->direct1  ble[9].out[0]->direct1  open ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n1115" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->complete1  ble[6].out[0]->complete1  clb.I[8]->complete1  clb.I[17]->complete1  clb.I[0]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1115" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1115" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1115 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1120" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[6]->complete1  clb.I[13]->complete1  clb.I[14]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1120" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1120" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1120 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1119" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->complete1  clb.I[16]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1119" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1119" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n1119 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1093" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[23]->complete1  ble[4].out[0]->complete1  clb.I[9]->complete1  clb.I[10]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1093" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1093" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1093 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1028" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->complete1  clb.I[2]->complete1  clb.I[5]->complete1  clb.I[11]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1028" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1028" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1028 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1026" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->complete1  clb.I[19]->complete1  clb.I[20]->complete1  clb.I[21]->complete1  clb.I[22]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1026" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1026" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1026 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1118" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->complete1  clb.I[18]->complete1  clb.I[3]->complete1  ble[2].out[0]->complete1  ble[1].out[0]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1118" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1118" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1118 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1084" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->complete1  ble[10].out[0]->complete1  clb.I[1]->complete1  clb.I[18]->complete1  clb.I[3]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1084" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1084" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1084 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1112" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->complete1  clb.I[4]->complete1  clb.I[7]->complete1  clb.I[15]->complete1  clb.I[12]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1112" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1112" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1112 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1091" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->complete1  clb.I[18]->complete1  clb.I[3]->complete1  ble[3].out[0]->complete1  clb.I[16]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1091" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1091" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1091 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1027" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[23]->complete1  ble[4].out[0]->complete1  clb.I[9]->complete1  clb.I[10]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1027" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1027" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1027 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1025" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->complete1  ble[10].out[0]->complete1  clb.I[1]->complete1  clb.I[18]->complete1  clb.I[3]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1025" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1025" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1025 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n498" instance="clb[36]" mode="clb">
		<inputs>
			<port name="I">n464_1 n136 open open sample_buffer~27 open open open sample_buffer~3 n246 open n502 ble0_ban1 n1022 n507 n456 open sample_buffer~52 sample_buffer~72 open n504_1 open open n457 open open open open </port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]->direct1  ble[2].out[0]->direct1  ble[3].out[0]->direct1  ble[4].out[0]->direct1  ble[5].out[0]->direct1  ble[6].out[0]->direct1  ble[7].out[0]->direct1  ble[8].out[0]->direct1  ble[9].out[0]->direct1  open ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">clk </port>
		</clocks>
		<block name="n1021" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->complete1  clb.I[8]->complete1  clb.I[17]->complete1  clb.I[18]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1021" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1021" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1021 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="sample_buffer~28" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="sample_buffer~28" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~28 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n432" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->complete1  clb.I[4]->complete1  ble[1].out[0]->complete1  ble[8].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n432" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n432" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n432 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n433" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->complete1  clb.I[4]->complete1  ble[1].out[0]->complete1  ble[8].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n433" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n433" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n433 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n500" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->complete1  clb.I[12]->complete1  clb.I[4]->complete1  ble[1].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n500" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n500" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n500 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n499_1" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->complete1  ble[2].out[0]->complete1  ble[3].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n499_1" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n499_1" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n499_1 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1020" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->complete1  ble[3].out[0]->complete1  clb.I[12]->complete1  ble[0].out[0]->complete1  clb.I[13]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1020" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1020" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1020 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n592" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->complete1  ble[10].out[0]->complete1  clb.I[0]->complete1  clb.I[20]->complete1  clb.I[14]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n592" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n592" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n592 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="sample_buffer~48" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="sample_buffer~48" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~48 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n1092" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->complete1  ble[3].out[0]->complete1  clb.I[12]->complete1  ble[0].out[0]->complete1  clb.I[13]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1092" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1092" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1092 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n501" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[11]->complete1  clb.I[15]->complete1  clb.I[23]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n501" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n501" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n501 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n498" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->complete1  ble[10].out[0]->complete1  clb.I[0]->complete1  clb.I[20]->complete1  clb.I[14]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n498" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n498" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n498 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n847" instance="clb[37]" mode="clb">
		<inputs>
			<port name="I">n406 open n445 n953 n351 n524_1 open n789 n954 n519_1 open open open open n934 open sample_buffer~57 n241 n459 sample_buffer~18 open open sample_buffer~50 ble0_ban1 open open sample_buffer~37 open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  ble[1].out[0]->direct1  open ble[3].out[0]->direct1  ble[4].out[0]->direct1  ble[5].out[0]->direct1  ble[6].out[0]->direct1  open ble[8].out[0]->direct1  ble[9].out[0]->direct1  ble[10].out[0]->direct1  ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">clk </port>
		</clocks>
		<block name="n951" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[23]->complete1  ble[2].out[0]->complete1  clb.I[14]->complete1  clb.I[18]->complete1  clb.I[22]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n951" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n951" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n951 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="sample_buffer~8" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="sample_buffer~8" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~8 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n952" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[23]->complete1  ble[4].out[0]->complete1  ble[8].out[0]->complete1  ble[1].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n952" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n952" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n952 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n458" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[23]->complete1  ble[4].out[0]->complete1  ble[8].out[0]->complete1  ble[1].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n458" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n458" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n458 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="sample_buffer~47" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="sample_buffer~47" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~47 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n1029" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[23]->complete1  ble[7].out[0]->complete1  clb.I[19]->complete1  clb.I[26]->complete1  clb.I[16]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1029" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1029" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1029 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1036" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[23]->complete1  ble[2].out[0]->complete1  clb.I[14]->complete1  clb.I[18]->complete1  clb.I[22]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1036" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1036" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1036 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1030" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[23]->complete1  ble[4].out[0]->complete1  ble[8].out[0]->complete1  ble[1].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1030" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1030" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1030 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="sample_buffer~67" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="sample_buffer~67" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~67 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n1059" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->complete1  clb.I[3]->complete1  clb.I[8]->complete1  clb.I[9]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1059" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1059" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1059 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n544_1" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[23]->complete1  ble[4].out[0]->complete1  ble[8].out[0]->complete1  ble[1].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n544_1" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n544_1" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n544_1 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n847" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->complete1  clb.I[2]->complete1  ble[10].out[0]->complete1  clb.I[5]->complete1  clb.I[23]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n847" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n847" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n847 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n941" instance="clb[38]" mode="clb">
		<inputs>
			<port name="I">n683 n678 sample_buffer~19 n680 sample_buffer~42 ble0_ban1 n474_1 sample_buffer~13 open sample_buffer~62 n467 n475 open open sample_buffer~36 open n473 open open sample_buffer~47 n471 open n934 open open n684 sample_buffer~28 open </port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]->direct1  ble[2].out[0]->direct1  open ble[4].out[0]->direct1  ble[5].out[0]->direct1  ble[6].out[0]->direct1  ble[7].out[0]->direct1  open ble[9].out[0]->direct1  ble[10].out[0]->direct1  ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n679" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->complete1  clb.I[20]->complete1  clb.I[16]->complete1  clb.I[6]->complete1  clb.I[11]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n679" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n679" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n679 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n676" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->complete1  clb.I[0]->complete1  clb.I[25]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n676" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n676" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n676 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n470" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[5]->complete1  clb.I[26]->complete1  clb.I[19]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n470" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n470" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n470 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n463" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->complete1  clb.I[10]->complete1  ble[2].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n463" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n463" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n463 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1187" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->complete1  clb.I[0]->complete1  clb.I[25]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1187" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1187" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1187 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n466" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[5]->complete1  clb.I[7]->complete1  clb.I[4]->complete1  clb.I[9]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n466" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n466" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n466 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n462" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->complete1  clb.I[20]->complete1  clb.I[16]->complete1  clb.I[6]->complete1  clb.I[11]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n462" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n462" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n462 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n464_1" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  ble[5].out[0]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n464_1" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n464_1" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n464_1 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n677" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->complete1  clb.I[1]->complete1  clb.I[3]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n677" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n677" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n677 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1185" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->complete1  clb.I[1]->complete1  clb.I[3]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1185" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1185" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1185 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n465" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[5]->complete1  clb.I[7]->complete1  clb.I[4]->complete1  clb.I[9]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n465" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n465" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n465 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n941" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  clb.I[22]->complete1  clb.I[5]->complete1  clb.I[2]->complete1  clb.I[14]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n941" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n941" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n941 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n969" instance="clb[39]" mode="clb">
		<inputs>
			<port name="I">sample_buffer~52 n371 n524_1 open n951 open sample_buffer~50 sample_buffer~23 n954 n161 open open open open open open n311 ble0_ban1 open sample_buffer~43 open open n445 open open open n427_1 open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  ble[1].out[0]->direct1  ble[2].out[0]->direct1  ble[3].out[0]->direct1  ble[4].out[0]->direct1  ble[5].out[0]->direct1  ble[6].out[0]->direct1  ble[7].out[0]->direct1  ble[8].out[0]->direct1  ble[9].out[0]->direct1  ble[10].out[0]->direct1  ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">clk </port>
		</clocks>
		<block name="n953" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  clb.I[26]->complete1  ble[2].out[0]->complete1  ble[6].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n953" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n953" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n953 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="sample_buffer~70" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="sample_buffer~70" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~70 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n761" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  clb.I[6]->complete1  ble[4].out[0]->complete1  ble[1].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n761" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n761" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n761 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n850" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  ble[5].out[0]->complete1  clb.I[26]->complete1  ble[2].out[0]->complete1  ble[6].out[0]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n850" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n850" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n850 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="sample_buffer~5" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[16]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="sample_buffer~5" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~5 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n519_1" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  ble[8].out[0]->complete1  clb.I[19]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n519_1" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n519_1" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n519_1 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n457" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  clb.I[6]->complete1  ble[4].out[0]->complete1  ble[1].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n457" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n457" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n457 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n482" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  clb.I[7]->complete1  ble[8].out[0]->complete1  clb.I[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n482" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n482" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n482 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="sample_buffer~32" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="sample_buffer~32" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~32 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n950" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->complete1  ble[0].out[0]->complete1  clb.I[4]->complete1  clb.I[8]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n950" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n950" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n950 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n789" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  clb.I[7]->complete1  ble[8].out[0]->complete1  clb.I[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n789" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n789" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n789 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n969" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  clb.I[22]->complete1  clb.I[2]->complete1  clb.I[17]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n969" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n969" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n969 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n932" instance="clb[40]" mode="clb">
		<inputs>
			<port name="I">n61 open open n121 n211 n321 n1086 open open n524_1 n955 open open open open open open ble0_ban1 open sample_buffer~50 open open open open open sample_buffer~30 open n1088 </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  ble[1].out[0]->direct1  ble[2].out[0]->direct1  ble[3].out[0]->direct1  ble[4].out[0]->direct1  open open ble[7].out[0]->direct1  ble[8].out[0]->direct1  ble[9].out[0]->direct1  ble[10].out[0]->direct1  ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">clk </port>
		</clocks>
		<block name="n1085" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->complete1  clb.I[6]->complete1  clb.I[27]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1085" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1085" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1085 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="sample_buffer~14" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="sample_buffer~14" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~14 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n1087" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  ble[5].out[0]->complete1  ble[6].out[0]->complete1  clb.I[9]->complete1  clb.I[10]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1087" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1087" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1087 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1016" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  ble[5].out[0]->complete1  ble[6].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1016" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1016" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1016 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="sample_buffer~41" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="sample_buffer~41" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~41 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n1018" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  ble[1].out[0]->complete1  ble[4].out[0]->complete1  ble[8].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1018" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1018" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1018 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1017" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  ble[9].out[0]->complete1  clb.I[25]->complete1  clb.I[19]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1017" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1017" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1017 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n635" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  ble[1].out[0]->complete1  ble[4].out[0]->complete1  ble[8].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n635" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n635" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n635 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="sample_buffer~61" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[5]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="sample_buffer~61" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~61 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="sample_buffer~25" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="sample_buffer~25" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~25 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n608" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  ble[1].out[0]->complete1  ble[4].out[0]->complete1  ble[8].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n608" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n608" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n608 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n932" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->complete1  ble[10].out[0]->complete1  clb.I[17]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n932" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n932" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n932 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n726" instance="clb[41]" mode="clb">
		<inputs>
			<port name="I">n916 n441 n442 par_dout_valid n753 par_dout~4 open n486 sample_buffer~55 sample_buffer~59 n1111 n928 open sample_buffer~39 open n1020 open open open n1091 n1110 ble0_ban1 open open n915 open sample_buffer~35 open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  ble[1].out[0]->direct1  ble[2].out[0]->direct1  ble[3].out[0]->direct1  ble[4].out[0]->direct1  ble[5].out[0]->direct1  ble[6].out[0]->direct1  ble[7].out[0]->direct1  ble[8].out[0]->direct1  ble[9].out[0]->direct1  ble[10].out[0]->direct1  ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">clk </port>
		</clocks>
		<block name="n554_1" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[21]->complete1  ble[1].out[0]->complete1  ble[4].out[0]->complete1  ble[8].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n554_1" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n554_1" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n554_1 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="sample_buffer~4" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->complete1  clb.I[3]->complete1  clb.I[5]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="n256" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n256" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n256 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="sample_buffer~4" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~4 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n560" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[21]->complete1  ble[1].out[0]->complete1  ble[4].out[0]->complete1  ble[8].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n560" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n560" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n560 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n917" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[21]->complete1  ble[1].out[0]->complete1  ble[4].out[0]->complete1  ble[8].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n917" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n917" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n917 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="sample_buffer~51" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[21]->complete1  ble[4].out[0]->complete1  clb.I[3]->complete1  clb.I[26]->complete1  clb.I[13]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="n266" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n266" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n266 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="sample_buffer~51" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~51 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n1117" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  clb.I[19]->complete1  clb.I[20]->complete1  clb.I[10]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1117" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1117" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1117 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n658" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[21]->complete1  ble[1].out[0]->complete1  ble[4].out[0]->complete1  ble[8].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n658" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n658" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n658 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1094" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->complete1  clb.I[24]->complete1  clb.I[0]->complete1  ble[3].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1094" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1094" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1094 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="sample_buffer~71" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[21]->complete1  ble[8].out[0]->complete1  clb.I[3]->complete1  clb.I[8]->complete1  clb.I[9]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="n376" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n376" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n376 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="sample_buffer~71" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~71 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n752" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->complete1  ble[2].out[0]->complete1  clb.I[4]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n752" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n752" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n752 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1109" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">ble[11].out[0]->complete1  clb.I[15]->complete1  ble[7].out[0]->complete1  clb.I[11]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1109" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1109" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1109 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n726" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->complete1  clb.I[2]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n726" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n726" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n726 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n903" instance="clb[42]" mode="clb">
		<inputs>
			<port name="I">n401 open open n281 sample_buffer~48 open open n469_1 open n356 open open open open open open open open ble0_ban1 open sample_buffer~5 sample_buffer~9 par_dout_valid sample_buffer~34 open open open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  ble[1].out[0]->direct1  ble[2].out[0]->direct1  ble[3].out[0]->direct1  ble[4].out[0]->direct1  open ble[6].out[0]->direct1  ble[7].out[0]->direct1  ble[8].out[0]->direct1  ble[9].out[0]->direct1  open ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">clk </port>
		</clocks>
		<block name="n800" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->complete1  ble[4].out[0]->complete1  clb.I[23]->complete1  ble[9].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n800" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n800" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n800 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="sample_buffer~7" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="sample_buffer~7" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~7 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n505" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->complete1  clb.I[4]->complete1  ble[8].out[0]->complete1  ble[1].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n505" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n505" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n505 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n561" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->complete1  clb.I[4]->complete1  ble[8].out[0]->complete1  ble[1].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n561" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n561" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n561 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="sample_buffer~21" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->complete1  ble[4].out[0]->complete1  clb.I[20]->complete1  clb.I[21]->complete1  clb.I[22]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="n101" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n101" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n101 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="sample_buffer~21" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~21 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n905" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->complete1  ble[4].out[0]->complete1  clb.I[23]->complete1  ble[9].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n905" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n905" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n905 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n491" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->complete1  clb.I[4]->complete1  ble[8].out[0]->complete1  ble[1].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n491" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n491" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n491 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1034" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->complete1  ble[10].out[0]->complete1  ble[5].out[0]->complete1  clb.I[18]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1034" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1034" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1034 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="sample_buffer~68" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="sample_buffer~68" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~68 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="sample_buffer~54" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="sample_buffer~54" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~54 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n904" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->complete1  clb.I[4]->complete1  ble[8].out[0]->complete1  ble[1].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n904" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n904" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n904 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n903" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->complete1  ble[10].out[0]->complete1  ble[5].out[0]->complete1  clb.I[18]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n903" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n903" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n903 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n901" instance="clb[43]" mode="clb">
		<inputs>
			<port name="I">par_dout_valid n865 n450 par_dout~3 ble0_ban1 n643 sample_buffer~56 n608 open sample_buffer~52 n428 n473 n440 n760 open sample_buffer~60 open open open n758 n762 n436 n467 n513 open open open open </port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]->direct1  ble[2].out[0]->direct1  ble[3].out[0]->direct1  ble[4].out[0]->direct1  ble[5].out[0]->direct1  ble[6].out[0]->direct1  ble[7].out[0]->direct1  ble[8].out[0]->direct1  ble[9].out[0]->direct1  open ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">clk </port>
		</clocks>
		<block name="n866" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->complete1  ble[3].out[0]->complete1  clb.I[12]->complete1  clb.I[10]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n866" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n866" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n866 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="sample_buffer~3" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->complete1  clb.I[0]->complete1  clb.I[3]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="n201" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n201" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n201 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="sample_buffer~3" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~3 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n757" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->complete1  ble[3].out[0]->complete1  clb.I[12]->complete1  clb.I[10]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n757" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n757" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n757 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n586" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->complete1  ble[1].out[0]->complete1  clb.I[9]->complete1  ble[8].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n586" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n586" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n586 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n889" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->complete1  clb.I[22]->complete1  clb.I[1]->complete1  clb.I[11]->complete1  clb.I[23]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n889" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n889" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n889 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n429" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->complete1  ble[1].out[0]->complete1  clb.I[9]->complete1  ble[8].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n429" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n429" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n429 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n867" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->complete1  clb.I[19]->complete1  clb.I[13]->complete1  clb.I[20]->complete1  clb.I[21]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n867" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n867" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n867 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1037" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->complete1  clb.I[2]->complete1  ble[10].out[0]->complete1  clb.I[5]->complete1  clb.I[4]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1037" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1037" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1037 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="sample_buffer~72" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->complete1  ble[8].out[0]->complete1  clb.I[0]->complete1  clb.I[6]->complete1  clb.I[15]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="n381" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n381" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n381 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="sample_buffer~72" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~72 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n864" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->complete1  clb.I[22]->complete1  clb.I[1]->complete1  clb.I[11]->complete1  clb.I[23]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n864" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n864" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n864 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n902" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->complete1  ble[1].out[0]->complete1  clb.I[9]->complete1  ble[8].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n902" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n902" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n902 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n901" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->complete1  clb.I[2]->complete1  ble[10].out[0]->complete1  clb.I[5]->complete1  clb.I[4]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n901" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n901" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n901 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n442" instance="clb[44]" mode="clb">
		<inputs>
			<port name="I">sample_buffer~54 n91 sample_buffer~37 open n391 open open n36 open open open sample_buffer~38 open open open open open ble0_ban1 open sample_buffer~55 sample_buffer~75 open open open open open open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  ble[1].out[0]->direct1  ble[2].out[0]->direct1  ble[3].out[0]->direct1  ble[4].out[0]->direct1  ble[5].out[0]->direct1  ble[6].out[0]->direct1  ble[7].out[0]->direct1  ble[8].out[0]->direct1  ble[9].out[0]->direct1  ble[10].out[0]->direct1  ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">clk </port>
		</clocks>
		<block name="n443_1" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  clb.I[2]->complete1  clb.I[11]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n443_1" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n443_1" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n443_1 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="sample_buffer~1" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="sample_buffer~1" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~1 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n1011" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  ble[1].out[0]->complete1  clb.I[0]->complete1  ble[8].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1011" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1011" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1011 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n758" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  ble[7].out[0]->complete1  ble[1].out[0]->complete1  ble[8].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n758" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n758" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n758 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1013" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  ble[9].out[0]->complete1  clb.I[19]->complete1  clb.I[20]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1013" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1013" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1013 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n486" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  ble[1].out[0]->complete1  clb.I[0]->complete1  ble[8].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n486" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n486" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n486 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1086" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  ble[11].out[0]->complete1  ble[2].out[0]->complete1  ble[0].out[0]->complete1  ble[4].out[0]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1086" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1086" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1086 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n759" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  ble[1].out[0]->complete1  clb.I[0]->complete1  ble[8].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n759" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n759" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n759 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="sample_buffer~74" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="sample_buffer~74" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~74 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="sample_buffer~0" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="sample_buffer~0" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~0 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n1060" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">ble[11].out[0]->complete1  ble[5].out[0]->complete1  ble[7].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1060" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1060" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1060 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n442" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  clb.I[2]->complete1  clb.I[11]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n442" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n442" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n442 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n461" instance="clb[45]" mode="clb">
		<inputs>
			<port name="I">sample_buffer~31 n863 ble0_ban1 open n548 open open n756 n763 n524_1 n487 open open open open open n859 open sample_buffer~51 n752 n473 n513 open n116 open open n467 n860 </port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]->direct1  ble[2].out[0]->direct1  open ble[4].out[0]->direct1  ble[5].out[0]->direct1  ble[6].out[0]->direct1  ble[7].out[0]->direct1  ble[8].out[0]->direct1  open ble[10].out[0]->direct1  ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">clk </port>
		</clocks>
		<block name="n857" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->complete1  clb.I[16]->complete1  clb.I[27]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n857" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n857" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n857 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n856" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->complete1  clb.I[1]->complete1  ble[9].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n856" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n856" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n856 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n858" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->complete1  clb.I[26]->complete1  clb.I[19]->complete1  clb.I[20]->complete1  clb.I[21]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n858" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n858" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n858 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n754" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  ble[7].out[0]->complete1  clb.I[4]->complete1  clb.I[9]->complete1  clb.I[10]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n754" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n754" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n754 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n882" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->complete1  clb.I[1]->complete1  ble[9].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n882" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n882" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n882 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n525" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  ble[8].out[0]->complete1  clb.I[0]->complete1  clb.I[18]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n525" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n525" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n525 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n751" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->complete1  clb.I[26]->complete1  clb.I[19]->complete1  clb.I[20]->complete1  clb.I[21]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n751" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n751" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n751 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n755" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  ble[8].out[0]->complete1  clb.I[0]->complete1  clb.I[18]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n755" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n755" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n755 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="sample_buffer~24" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[23]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="sample_buffer~24" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~24 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n869" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->complete1  clb.I[7]->complete1  clb.I[8]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n869" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n869" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n869 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n564" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  ble[8].out[0]->complete1  clb.I[0]->complete1  clb.I[18]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n564" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n564" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n564 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n461" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  ble[8].out[0]->complete1  clb.I[0]->complete1  clb.I[18]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n461" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n461" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n461 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n496" instance="clb[46]" mode="clb">
		<inputs>
			<port name="I">n610 open ble0_ban1 open n517 sample_buffer~54 n609 open n616 n456 n440 open open n586 n426 n601 open open n608 n434 sample_buffer~26 open sample_buffer~21 n171 open n532 open n580 </port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]->direct1  open ble[3].out[0]->direct1  ble[4].out[0]->direct1  open open ble[7].out[0]->direct1  ble[8].out[0]->direct1  ble[9].out[0]->direct1  ble[10].out[0]->direct1  ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">clk </port>
		</clocks>
		<block name="n600" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->complete1  clb.I[15]->complete1  clb.I[6]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n600" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n600" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n600 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n599" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->complete1  clb.I[0]->complete1  clb.I[8]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n599" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n599" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n599 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n605" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->complete1  clb.I[27]->complete1  clb.I[10]->complete1  clb.I[19]->complete1  clb.I[20]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n605" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n605" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n605 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n650" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->complete1  ble[2].out[0]->complete1  clb.I[25]->complete1  clb.I[9]->complete1  clb.I[13]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n650" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n650" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n650 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n683" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->complete1  clb.I[15]->complete1  clb.I[6]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n683" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n683" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n683 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n606" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  ble[10].out[0]->complete1  clb.I[18]->complete1  clb.I[4]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n606" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n606" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n606 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n604" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->complete1  ble[2].out[0]->complete1  clb.I[25]->complete1  clb.I[9]->complete1  clb.I[13]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n604" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n604" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n604 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n568" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  clb.I[22]->complete1  ble[8].out[0]->complete1  clb.I[5]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n568" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n568" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n568 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="sample_buffer~34" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[23]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="sample_buffer~34" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~34 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n824" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->complete1  clb.I[0]->complete1  clb.I[8]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n824" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n824" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n824 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n607" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  clb.I[22]->complete1  clb.I[5]->complete1  ble[11].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n607" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n607" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n607 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n496" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  clb.I[22]->complete1  ble[8].out[0]->complete1  clb.I[5]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n496" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n496" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n496 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n493" instance="clb[47]" mode="clb">
		<inputs>
			<port name="I">n709 n552 ble0_ban1 n146 open sample_buffer~46 open n276 open n496 n386 sample_buffer~28 sample_buffer~47 n753 sample_buffer~39 open open n452 n446 n494_1 open open sample_buffer~29 open n862 n560 n441 sample_buffer~36 </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  ble[1].out[0]->direct1  ble[2].out[0]->direct1  ble[3].out[0]->direct1  ble[4].out[0]->direct1  ble[5].out[0]->direct1  ble[6].out[0]->direct1  ble[7].out[0]->direct1  ble[8].out[0]->direct1  ble[9].out[0]->direct1  ble[10].out[0]->direct1  ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">clk </port>
		</clocks>
		<block name="n861" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->complete1  clb.I[17]->complete1  clb.I[18]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n861" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n861" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n861 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="sample_buffer~2" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="sample_buffer~2" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~2 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n1022" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  ble[1].out[0]->complete1  ble[9].out[0]->complete1  ble[8].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1022" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1022" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1022 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n497" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  ble[1].out[0]->complete1  ble[9].out[0]->complete1  ble[8].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n497" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n497" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n497 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n996" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->complete1  clb.I[24]->complete1  clb.I[25]->complete1  clb.I[26]->complete1  clb.I[13]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n996" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n996" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n996 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n710" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  clb.I[9]->complete1  ble[3].out[0]->complete1  clb.I[27]->complete1  clb.I[14]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n710" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n710" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n710 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n801" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  ble[1].out[0]->complete1  ble[9].out[0]->complete1  ble[8].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n801" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n801" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n801 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n838" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  clb.I[0]->complete1  ble[5].out[0]->complete1  clb.I[19]->complete1  clb.I[1]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n838" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n838" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n838 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="sample_buffer~73" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="sample_buffer~73" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~73 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="sample_buffer~53" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="sample_buffer~53" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~53 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n591" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  ble[11].out[0]->complete1  clb.I[11]->complete1  clb.I[12]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n591" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n591" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n591 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n493" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  clb.I[22]->complete1  clb.I[5]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n493" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n493" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n493 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n639" instance="clb[48]" mode="clb">
		<inputs>
			<port name="I">sample_buffer~30 n560 ble0_ban1 n452 n261 sample_buffer~25 open open open n483 open open n761 n436 open open n450 n813 open open open open open open open n758 n762 open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  open ble[2].out[0]->direct1  ble[3].out[0]->direct1  ble[4].out[0]->direct1  ble[5].out[0]->direct1  open ble[7].out[0]->direct1  ble[8].out[0]->direct1  ble[9].out[0]->direct1  ble[10].out[0]->direct1  ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">clk </port>
		</clocks>
		<block name="n888" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->complete1  clb.I[25]->complete1  ble[1].out[0]->complete1  clb.I[26]->complete1  clb.I[13]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n888" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n888" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n888 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n812" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->complete1  clb.I[3]->complete1  clb.I[16]->complete1  clb.I[17]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n812" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n812" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n812 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n620" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  clb.I[5]->complete1  clb.I[0]->complete1  ble[8].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n620" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n620" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n620 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n928" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  clb.I[5]->complete1  clb.I[0]->complete1  ble[8].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n928" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n928" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n928 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n810" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->complete1  clb.I[25]->complete1  ble[1].out[0]->complete1  clb.I[26]->complete1  clb.I[13]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n810" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n810" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n810 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n598" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  clb.I[5]->complete1  clb.I[0]->complete1  ble[8].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n598" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n598" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n598 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n811" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  ble[7].out[0]->complete1  ble[2].out[0]->complete1  clb.I[9]->complete1  clb.I[12]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n811" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n811" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n811 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n456" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  clb.I[5]->complete1  clb.I[0]->complete1  ble[8].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n456" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n456" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n456 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="sample_buffer~50" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="sample_buffer~50" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~50 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n760" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  ble[7].out[0]->complete1  ble[2].out[0]->complete1  clb.I[9]->complete1  clb.I[12]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n760" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n760" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n760 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n638" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  ble[11].out[0]->complete1  ble[7].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n638" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n638" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n638 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n639" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  clb.I[5]->complete1  clb.I[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n639" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n639" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n639 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n955" instance="clb[49]" mode="clb">
		<inputs>
			<port name="I">sample_buffer~0 sample_buffer~75 ble0_ban1 sample_buffer~55 n1172 sample_buffer~64 sample_buffer~15 n1173 open n1169 sample_buffer~69 n597 sample_buffer~40 sample_buffer~60 n1171 open n517 n443_1 n470 n726 n961 sample_buffer~6 sample_buffer~11 open n821 n493 n489_1 sample_buffer~49 </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  ble[1].out[0]->direct1  ble[2].out[0]->direct1  ble[3].out[0]->direct1  open ble[5].out[0]->direct1  ble[6].out[0]->direct1  ble[7].out[0]->direct1  ble[8].out[0]->direct1  ble[9].out[0]->direct1  ble[10].out[0]->direct1  ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n822" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  ble[2].out[0]->complete1  clb.I[16]->complete1  clb.I[17]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n822" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n822" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n822 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1168" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->complete1  clb.I[9]->complete1  clb.I[14]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1168" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1168" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1168 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n808" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  clb.I[27]->complete1  clb.I[10]->complete1  clb.I[21]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n808" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n808" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n808 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n960" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->complete1  clb.I[19]->complete1  clb.I[20]->complete1  ble[6].out[0]->complete1  ble[2].out[0]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n960" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n960" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n960 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1170" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->complete1  clb.I[24]->complete1  clb.I[25]->complete1  clb.I[26]->complete1  clb.I[18]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1170" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1170" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1170 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n971" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->complete1  clb.I[19]->complete1  clb.I[20]->complete1  ble[6].out[0]->complete1  ble[2].out[0]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n971" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n971" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n971 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n435_1" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  clb.I[6]->complete1  clb.I[12]->complete1  clb.I[13]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n435_1" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n435_1" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n435_1 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n809" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  clb.I[0]->complete1  clb.I[1]->complete1  clb.I[3]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n809" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n809" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n809 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1167" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->complete1  clb.I[4]->complete1  clb.I[7]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1167" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1167" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1167 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1236" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->complete1  clb.I[9]->complete1  clb.I[14]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1236" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1236" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1236 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n954" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  ble[11].out[0]->complete1  clb.I[11]->complete1  clb.I[0]->complete1  clb.I[1]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n954" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n954" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n954 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n955" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  clb.I[22]->complete1  clb.I[5]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n955" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n955" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n955 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n451_1" instance="clb[50]" mode="clb">
		<inputs>
			<port name="I">sample_buffer~10 n547 sample_buffer~53 sample_buffer~6 n528 sample_buffer~33 sample_buffer~8 open par_dout_valid sample_buffer~34 sample_buffer~41 open open open sample_buffer~67 sample_buffer~28 sample_buffer~47 ble0_ban1 open n980 n466 open open open open open open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  ble[1].out[0]->direct1  ble[2].out[0]->direct1  ble[3].out[0]->direct1  ble[4].out[0]->direct1  ble[5].out[0]->direct1  ble[6].out[0]->direct1  ble[7].out[0]->direct1  ble[8].out[0]->direct1  ble[9].out[0]->direct1  ble[10].out[0]->direct1  ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">clk </port>
		</clocks>
		<block name="n518" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  clb.I[15]->complete1  clb.I[16]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n518" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n518" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n518 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n672" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  clb.I[5]->complete1  ble[11].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n672" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n672" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n672 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n979" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  ble[5].out[0]->complete1  clb.I[4]->complete1  clb.I[9]->complete1  clb.I[10]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n979" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n979" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n979 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n798" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  ble[5].out[0]->complete1  clb.I[4]->complete1  clb.I[9]->complete1  clb.I[10]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n798" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n798" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n798 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n434" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  clb.I[16]->complete1  clb.I[14]->complete1  clb.I[6]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n434" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n434" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n434 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n661" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  ble[8].out[0]->complete1  clb.I[5]->complete1  clb.I[2]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n661" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n661" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n661 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n978" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->complete1  clb.I[19]->complete1  ble[0].out[0]->complete1  clb.I[20]->complete1  ble[4].out[0]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n978" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n978" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n978 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n444" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  ble[8].out[0]->complete1  clb.I[5]->complete1  clb.I[2]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n444" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n444" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n444 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="sample_buffer~22" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  ble[8].out[0]->complete1  clb.I[0]->complete1  clb.I[3]->complete1  clb.I[8]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="n106" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n106" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n106 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="sample_buffer~22" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer~22 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n671" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->complete1  ble[1].out[0]->complete1  clb.I[1]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n671" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n671" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n671 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n910" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  ble[8].out[0]->complete1  clb.I[5]->complete1  clb.I[2]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n910" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n910" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n910 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n451_1" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  ble[8].out[0]->complete1  clb.I[5]->complete1  clb.I[2]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n451_1" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n451_1" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n451_1 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n976" instance="clb[51]" mode="clb">
		<inputs>
			<port name="I">n496 n511 n959 n635 ble0_ban1 n800 sample_buffer~47 n958 sample_buffer~18 sample_buffer~41 sample_buffer~43 n439_1 sample_buffer~55 open n801 sample_buffer~20 open open sample_buffer~34 n530 sample_buffer~32 n493 sample_buffer~28 n491 sample_buffer~35 n636 n644 open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  ble[1].out[0]->direct1  open ble[3].out[0]->direct1  open ble[5].out[0]->direct1  ble[6].out[0]->direct1  open ble[8].out[0]->direct1  ble[9].out[0]->direct1  ble[10].out[0]->direct1  ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n441" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->complete1  clb.I[18]->complete1  clb.I[9]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n441" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n441" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n441 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n633" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->complete1  clb.I[8]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n633" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n633" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n633 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n631" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->complete1  ble[4].out[0]->complete1  clb.I[3]->complete1  ble[0].out[0]->complete1  clb.I[23]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n631" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n631" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n631 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n569" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->complete1  ble[5].out[0]->complete1  clb.I[21]->complete1  clb.I[22]->complete1  clb.I[6]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n569" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n569" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n569 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n632" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->complete1  ble[1].out[0]->complete1  clb.I[11]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n632" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n632" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n632 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n570" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->complete1  clb.I[20]->complete1  clb.I[10]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n570" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n570" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n570 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n630" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->complete1  clb.I[25]->complete1  clb.I[26]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n630" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n630" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n630 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n634" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  ble[5].out[0]->complete1  clb.I[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n634" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n634" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n634 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1172" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->complete1  clb.I[25]->complete1  clb.I[26]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1172" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1172" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1172 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1169" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->complete1  ble[4].out[0]->complete1  clb.I[3]->complete1  ble[0].out[0]->complete1  clb.I[23]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1169" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1169" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1169 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n475" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->complete1  clb.I[15]->complete1  clb.I[24]->complete1  clb.I[12]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n475" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n475" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n475 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n976" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->complete1  clb.I[2]->complete1  clb.I[5]->complete1  ble[10].out[0]->complete1  clb.I[14]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n976" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n976" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n976 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n1090" instance="clb[52]" mode="clb">
		<inputs>
			<port name="I">n1084 n1085 n726 n1095 n928 n1020 n1259 n1091 sample_buffer~38 n1083 n555 n1094 n1265 n1270 n1016 open n1273 n503 n453 sample_buffer~37 n1103 n1104 n456 n1107 n1108 n642 ble0_ban1 n1269 </port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]->direct1  open ble[3].out[0]->direct1  ble[4].out[0]->direct1  ble[5].out[0]->direct1  open ble[7].out[0]->direct1  ble[8].out[0]->direct1  ble[9].out[0]->direct1  ble[10].out[0]->direct1  ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n1266" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->complete1  clb.I[13]->complete1  clb.I[16]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1266" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1266" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1266 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1258" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->complete1  clb.I[6]->complete1  clb.I[12]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1258" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1258" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1258 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1268" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  clb.I[18]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1268" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1268" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n1268 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1023" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->complete1  clb.I[22]->complete1  clb.I[17]->complete1  clb.I[25]->complete1  clb.I[26]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1023" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1023" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1023 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1290" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->complete1  clb.I[13]->complete1  clb.I[16]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1290" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1290" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1290 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1121" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  clb.I[20]->complete1  clb.I[21]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1121" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1121" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1121 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1267" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->complete1  clb.I[27]->complete1  clb.I[10]->complete1  clb.I[19]->complete1  clb.I[8]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1267" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1267" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1267 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1106" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->complete1  clb.I[0]->complete1  clb.I[1]->complete1  clb.I[3]->complete1  clb.I[14]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1106" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1106" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1106 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1333" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->complete1  clb.I[6]->complete1  clb.I[12]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1333" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1333" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1333 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1342" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->complete1  clb.I[27]->complete1  clb.I[10]->complete1  clb.I[19]->complete1  clb.I[8]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1342" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1342" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1342 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1105" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">ble[11].out[0]->complete1  ble[7].out[0]->complete1  clb.I[23]->complete1  clb.I[24]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1105" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1105" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1105 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1090" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->complete1  clb.I[2]->complete1  clb.I[5]->complete1  clb.I[11]->complete1  clb.I[4]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1090" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1090" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1090 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n862" instance="clb[53]" mode="clb">
		<inputs>
			<port name="I">sample_buffer~10 sample_buffer~45 n568 sample_buffer~65 n489_1 n1278 sample_buffer~47 n561 n1279 n1203 n1201 sample_buffer~36 sample_buffer~41 n1205 sample_buffer~39 n861 n1208 open ble0_ban1 n542 n432 n1202 sample_buffer~14 n560 n441 sample_buffer~27 sample_buffer~28 sample_buffer~34 </port>
		</inputs>
		<outputs>
			<port name="O">open open ble[2].out[0]->direct1  open ble[4].out[0]->direct1  ble[5].out[0]->direct1  ble[6].out[0]->direct1  ble[7].out[0]->direct1  ble[8].out[0]->direct1  ble[9].out[0]->direct1  ble[10].out[0]->direct1  ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n1198" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->complete1  clb.I[9]->complete1  clb.I[19]->complete1  clb.I[20]->complete1  clb.I[4]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1198" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1198" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1198 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1277" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->complete1  clb.I[13]->complete1  clb.I[16]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1277" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1277" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1277 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n915" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->complete1  clb.I[27]->complete1  clb.I[12]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n915" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n915" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n915 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1200" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->complete1  clb.I[21]->complete1  ble[2].out[0]->complete1  clb.I[22]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1200" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1200" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1200 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1197" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->complete1  clb.I[13]->complete1  clb.I[16]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1197" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1197" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1197 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1199" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->complete1  ble[3].out[0]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1199" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1199" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n1199 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n942" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->complete1  ble[2].out[0]->complete1  clb.I[25]->complete1  clb.I[26]->complete1  clb.I[6]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n942" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n942" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n942 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n753" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->complete1  clb.I[0]->complete1  clb.I[1]->complete1  clb.I[3]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n753" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n753" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n753 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1291" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->complete1  clb.I[5]->complete1  clb.I[8]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1291" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1291" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1291 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1276" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->complete1  clb.I[5]->complete1  clb.I[8]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1276" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1276" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1276 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n860" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">ble[11].out[0]->complete1  clb.I[15]->complete1  clb.I[23]->complete1  clb.I[24]->complete1  ble[7].out[0]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n860" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n860" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n860 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n862" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->complete1  clb.I[2]->complete1  clb.I[18]->complete1  clb.I[11]->complete1  clb.I[14]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n862" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n862" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n862 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n865" instance="clb[54]" mode="clb">
		<inputs>
			<port name="I">n1245 n547 n433 n467 n1318 ble0_ban1 n1260 n542 n1290 n1258 n1317 n458 n1291 n1261 n1331 n709 n1276 n1285 n1316 n620 open n1281 n1282 n1292 n1264 open n1328 open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  open ble[2].out[0]->direct1  ble[3].out[0]->direct1  ble[4].out[0]->direct1  open ble[6].out[0]->direct1  open ble[8].out[0]->direct1  ble[9].out[0]->direct1  ble[10].out[0]->direct1  ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n1256" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->complete1  ble[8].out[0]->complete1  clb.I[18]->complete1  clb.I[10]->complete1  clb.I[4]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1256" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1256" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1256 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1288" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[6]->complete1  clb.I[13]->complete1  clb.I[24]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1288" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1288" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1288 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1287" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->complete1  ble[1].out[0]->complete1  clb.I[8]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1287" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1287" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1287 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1279" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->complete1  clb.I[21]->complete1  clb.I[22]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1279" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1279" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1279 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1255" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->complete1  clb.I[26]->complete1  clb.I[14]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1255" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1255" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1255 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1289" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->complete1  clb.I[21]->complete1  clb.I[22]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1289" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1289" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1289 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1286" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->complete1  clb.I[12]->complete1  clb.I[23]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1286" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1286" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1286 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1280" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  clb.I[0]->complete1  clb.I[1]->complete1  clb.I[3]->complete1  clb.I[19]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1280" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1280" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1280 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1257" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->complete1  clb.I[16]->complete1  clb.I[17]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1257" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1257" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1257 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1365" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->complete1  ble[1].out[0]->complete1  clb.I[8]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1365" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1365" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1365 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1244" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[11]->complete1  clb.I[15]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1244" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1244" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n1244 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n865" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->complete1  clb.I[2]->complete1  clb.I[11]->complete1  clb.I[5]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n865" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n865" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n865 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n947" instance="clb[55]" mode="clb">
		<inputs>
			<port name="I">n1312 n1294 n450 n1303 sample_buffer~61 n658 n1295 n493 n1263 n515 n432 n568 n437 n642 n1313 n1299 ble0_ban1 n608 sample_buffer~14 n1199 n542 n489_1 n1264 n513 n643 n470 n519_1 open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  ble[1].out[0]->direct1  ble[2].out[0]->direct1  ble[3].out[0]->direct1  ble[4].out[0]->direct1  ble[5].out[0]->direct1  open ble[7].out[0]->direct1  ble[8].out[0]->direct1  ble[9].out[0]->direct1  ble[10].out[0]->direct1  ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n1201" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[16]->complete1  clb.I[17]->complete1  clb.I[18]->complete1  clb.I[4]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1201" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1201" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1201 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1310" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->complete1  clb.I[0]->complete1  clb.I[14]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1310" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1310" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1310 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1261" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->complete1  clb.I[8]->complete1  clb.I[11]->complete1  clb.I[12]->complete1  clb.I[24]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1261" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1261" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1261 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1259" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->complete1  ble[2].out[0]->complete1  clb.I[22]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1259" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1259" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1259 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1311" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->complete1  clb.I[8]->complete1  clb.I[11]->complete1  clb.I[12]->complete1  clb.I[24]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1311" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1311" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1311 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1260" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  clb.I[19]->complete1  clb.I[20]->complete1  clb.I[10]->complete1  clb.I[21]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1260" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1260" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1260 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1262" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->complete1  clb.I[26]->complete1  clb.I[13]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1262" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1262" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1262 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1204" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->complete1  clb.I[25]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1204" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1204" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n1204 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1293" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->complete1  clb.I[6]->complete1  clb.I[15]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1293" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1293" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1293 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1292" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->complete1  ble[8].out[0]->complete1  clb.I[3]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1292" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1292" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1292 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1203" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[23]->complete1  ble[7].out[0]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1203" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1203" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n1203 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n947" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->complete1  clb.I[2]->complete1  clb.I[5]->complete1  clb.I[23]->complete1  clb.I[16]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n947" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n947" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n947 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n483" instance="clb[56]" mode="clb">
		<inputs>
			<port name="I">n492 n655 sample_buffer~17 n657 sample_buffer~20 n489_1 n659 n480 n660 sample_buffer~35 sample_buffer~37 sample_buffer~58 n491 open n461 n528 n486 ble0_ban1 sample_buffer~38 n495 n441 sample_buffer~55 n487 n444 open open open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  ble[1].out[0]->direct1  open open open ble[5].out[0]->direct1  ble[6].out[0]->direct1  ble[7].out[0]->direct1  open ble[9].out[0]->direct1  open ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n490" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  clb.I[4]->complete1  clb.I[9]->complete1  clb.I[21]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n490" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n490" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n490 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n741" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->complete1  clb.I[1]->complete1  ble[8].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n741" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n741" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n741 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n485" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->complete1  clb.I[16]->complete1  clb.I[22]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n485" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n485" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n485 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n484_1" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  clb.I[18]->complete1  ble[2].out[0]->complete1  clb.I[20]->complete1  clb.I[10]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n484_1" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n484_1" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n484_1 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n662" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  clb.I[18]->complete1  ble[2].out[0]->complete1  clb.I[20]->complete1  clb.I[10]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n662" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n662" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n662 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n478" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  ble[3].out[0]->complete1  ble[6].out[0]->complete1  clb.I[0]->complete1  clb.I[19]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n478" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n478" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n478 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n488" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[5]->complete1  ble[0].out[0]->complete1  clb.I[12]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n488" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n488" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n488 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n706" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  ble[3].out[0]->complete1  ble[6].out[0]->complete1  clb.I[0]->complete1  clb.I[19]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n706" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n706" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n706 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n656" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[20]->complete1  clb.I[3]->complete1  clb.I[6]->complete1  clb.I[8]->complete1  clb.I[15]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n656" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n656" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n656 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n654" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->complete1  clb.I[1]->complete1  ble[8].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n654" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n654" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n654 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n479_1" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">ble[11].out[0]->complete1  clb.I[7]->complete1  clb.I[23]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n479_1" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n479_1" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n479_1 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n483" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  clb.I[2]->complete1  clb.I[18]->complete1  clb.I[11]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n483" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n483" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n483 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n472" instance="clb[57]" mode="clb">
		<inputs>
			<port name="I">sample_buffer~34 n1197 ble0_ban1 n1185 n1194 sample_buffer~69 n686 n1220 n1179 n499_1 n494_1 n687 sample_buffer~41 n473 n474_1 sample_buffer~6 n1230 n1187 open n535 n432 n690 sample_buffer~49 n443_1 n475 n1209 open n1177 </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  ble[1].out[0]->direct1  ble[2].out[0]->direct1  ble[3].out[0]->direct1  ble[4].out[0]->direct1  open open ble[7].out[0]->direct1  ble[8].out[0]->direct1  ble[9].out[0]->direct1  ble[10].out[0]->direct1  ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n1178" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->complete1  clb.I[8]->complete1  clb.I[3]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1178" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1178" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1178 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1195" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->complete1  ble[8].out[0]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1195" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1195" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n1195 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n684" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->complete1  ble[6].out[0]->complete1  clb.I[21]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n684" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n684" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n684 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1186" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->complete1  ble[6].out[0]->complete1  clb.I[21]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1186" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1186" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1186 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1219" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->complete1  clb.I[27]->complete1  clb.I[17]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1219" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1219" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1219 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n688" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->complete1  clb.I[9]->complete1  clb.I[19]->complete1  clb.I[20]->complete1  clb.I[10]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n688" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n688" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n688 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n685" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[6]->complete1  clb.I[11]->complete1  clb.I[13]->complete1  clb.I[14]->complete1  clb.I[24]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n685" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n685" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n685 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n689" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  ble[11].out[0]->complete1  clb.I[23]->complete1  clb.I[0]->complete1  clb.I[12]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n689" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n689" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n689 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1196" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->complete1  clb.I[8]->complete1  clb.I[3]->complete1  clb.I[1]->complete1  clb.I[25]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1196" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1196" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1196 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1193" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->complete1  clb.I[4]->complete1  clb.I[7]->complete1  clb.I[16]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1193" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1193" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1193 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n471" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  ble[11].out[0]->complete1  clb.I[23]->complete1  clb.I[0]->complete1  clb.I[12]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n471" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n471" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n471 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n472" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  clb.I[22]->complete1  clb.I[5]->complete1  clb.I[15]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n472" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n472" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n472 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n459" instance="clb[58]" mode="clb">
		<inputs>
			<port name="I">n460_1 n527 ble0_ban1 n560 n453 sample_buffer~5 sample_buffer~16 n456 n429 n437 n452 sample_buffer~70 sample_buffer~39 open n1181 open n450 n561 n568 n461 n451_1 open sample_buffer~50 n457 n458 open open n1184 </port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]->direct1  ble[2].out[0]->direct1  ble[3].out[0]->direct1  ble[4].out[0]->direct1  open open ble[7].out[0]->direct1  ble[8].out[0]->direct1  open open ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n1180" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->complete1  ble[9].out[0]->complete1  clb.I[17]->complete1  clb.I[18]->complete1  clb.I[9]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1180" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1180" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1180 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n690" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->complete1  ble[9].out[0]->complete1  clb.I[17]->complete1  clb.I[18]->complete1  clb.I[9]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n690" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n690" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n690 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n449" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  clb.I[16]->complete1  clb.I[6]->complete1  clb.I[12]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n449" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n449" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n449 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n678" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  ble[5].out[0]->complete1  clb.I[4]->complete1  clb.I[0]->complete1  clb.I[19]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n678" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n678" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n678 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1179" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->complete1  clb.I[14]->complete1  clb.I[27]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1179" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1179" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1179 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n448" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->complete1  clb.I[20]->complete1  clb.I[10]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n448" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n448" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n448 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n692" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->complete1  clb.I[20]->complete1  clb.I[10]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n692" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n692" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n692 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n447_1" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  ble[5].out[0]->complete1  clb.I[4]->complete1  clb.I[0]->complete1  clb.I[19]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n447_1" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n447_1" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n447_1 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1229" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->complete1  clb.I[14]->complete1  clb.I[27]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1229" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1229" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1229 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n691" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->complete1  clb.I[3]->complete1  clb.I[8]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n691" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n691" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n691 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n455_1" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">ble[11].out[0]->complete1  clb.I[7]->complete1  clb.I[23]->complete1  clb.I[24]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n455_1" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n455_1" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n455_1 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n459" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  clb.I[22]->complete1  clb.I[5]->complete1  clb.I[11]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n459" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n459" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n459 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n802" instance="clb[59]" mode="clb">
		<inputs>
			<port name="I">sample_buffer~11 sample_buffer~44 n635 sample_buffer~64 n824 n517 n480 n1134 open n818 n565 n444 n483 n566 n571 open n559 n587 ble0_ban1 open n564 open n511 n513 n576 open open sample_buffer~18 </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  ble[1].out[0]->direct1  ble[2].out[0]->direct1  ble[3].out[0]->direct1  open ble[5].out[0]->direct1  open ble[7].out[0]->direct1  ble[8].out[0]->direct1  ble[9].out[0]->direct1  ble[10].out[0]->direct1  ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n556" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->complete1  clb.I[24]->complete1  clb.I[17]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n556" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n556" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n556 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1164" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->complete1  clb.I[9]->complete1  clb.I[4]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1164" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1164" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1164 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n558" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->complete1  clb.I[16]->complete1  clb.I[6]->complete1  clb.I[11]->complete1  clb.I[12]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n558" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n558" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n558 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n562" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->complete1  clb.I[20]->complete1  clb.I[10]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n562" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n562" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n562 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n823" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->complete1  clb.I[24]->complete1  clb.I[17]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n823" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n823" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n823 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n581" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->complete1  clb.I[20]->complete1  clb.I[10]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n581" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n581" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n581 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n557" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->complete1  clb.I[13]->complete1  clb.I[14]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n557" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n557" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n557 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n563" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->complete1  clb.I[0]->complete1  clb.I[1]->complete1  clb.I[3]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n563" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n563" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n563 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n817" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->complete1  clb.I[9]->complete1  clb.I[4]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n817" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n817" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n817 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1133" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->complete1  clb.I[7]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1133" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1133" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n1133 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1351" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  ble[7].out[0]->complete1  clb.I[23]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1351" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1351" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1351 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n802" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  clb.I[22]->complete1  clb.I[5]->complete1  clb.I[18]->complete1  clb.I[27]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n802" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n802" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n802 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n918" instance="clb[60]" mode="clb">
		<inputs>
			<port name="I">sample_buffer~28 sample_buffer~40 n919 sample_buffer~24 open open open n440 open open sample_buffer~2 ble0_ban1 open open open sample_buffer~27 open open par_dout~0 open din_valid open open sample_buffer~35 open open open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  open open open ble[4].out[0]->direct1  open ble[6].out[0]->direct1  ble[7].out[0]->direct1  ble[8].out[0]->direct1  open ble[10].out[0]->direct1  ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">clk </port>
		</clocks>
		<block name="par_dout~1" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[20]->complete1  ble[0].out[0]->complete1  clb.I[18]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="n544" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n544" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n544 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="par_dout~1" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">par_dout~1 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="User2par_count~1" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[20]->complete1  ble[1].out[0]->complete1  ble[9].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="n469" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n469" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n469 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="User2par_count~1" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">User2par_count~1 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n464" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[11]->complete1  ble[5].out[0]->complete1  ble[3].out[0]->complete1  ble[2].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="n464" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n464" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n464 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="User2par_count~2" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">User2par_count~2 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n455" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[11]->complete1  ble[5].out[0]->complete1  ble[3].out[0]->complete1  ble[2].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="n455" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n455" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n455 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="User2par_count~3" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">User2par_count~3 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="par_dout~2" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[20]->complete1  ble[4].out[0]->complete1  ble[0].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="n549" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n549" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n549 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="par_dout~2" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">par_dout~2 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n1516" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[20]->complete1  ble[1].out[0]->complete1  ble[9].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1516" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1516" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1516 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n146" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->complete1  clb.I[10]->complete1  ble[4].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n146" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n146" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n146 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n206" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[11]->complete1  clb.I[0]->complete1  clb.I[1]->complete1  clb.I[3]->complete1  ble[8].out[0]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n206" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n206" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n206 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="par_dout_valid" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[11]->complete1  ble[8].out[0]->complete1  ble[5].out[0]->complete1  ble[3].out[0]->complete1  ble[2].out[0]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="n460" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n460" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n460 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="par_dout_valid" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">par_dout_valid </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="User2par_count~0" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[20]->complete1  ble[9].out[0]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="n534" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n534" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n534 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="User2par_count~0" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">User2par_count~0 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n920" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[11]->complete1  clb.I[15]->complete1  clb.I[0]->complete1  clb.I[23]->complete1  clb.I[1]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n920" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n920" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n920 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n918" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->complete1  clb.I[2]->complete1  ble[10].out[0]->complete1  clb.I[11]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n918" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n918" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n918 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n1015" instance="clb[61]" mode="clb">
		<inputs>
			<port name="I">sample_buffer~10 sample_buffer~45 ble0_ban1 sample_buffer~65 n675 sample_buffer~69 n429 n568 n487 n437 n583 n673 n452 n667 n617 sample_buffer~6 n645 n671 open n665 n624 n602 sample_buffer~49 n505 n561 open n666 n621 </port>
		</inputs>
		<outputs>
			<port name="O">open open ble[2].out[0]->direct1  open ble[4].out[0]->direct1  open open open ble[8].out[0]->direct1  ble[9].out[0]->direct1  ble[10].out[0]->direct1  ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n670" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[16]->complete1  clb.I[17]->complete1  clb.I[11]->complete1  clb.I[12]->complete1  clb.I[8]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n670" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n670" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n670 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n669" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->complete1  ble[0].out[0]->complete1  clb.I[4]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n669" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n669" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n669 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1174" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->complete1  ble[3].out[0]->complete1  ble[6].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1174" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1174" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1174 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n664" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->complete1  clb.I[26]->complete1  clb.I[13]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n664" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n664" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n664 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1173" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->complete1  ble[0].out[0]->complete1  clb.I[4]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1173" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1173" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1173 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n674" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->complete1  clb.I[10]->complete1  clb.I[21]->complete1  clb.I[6]->complete1  clb.I[9]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n674" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n674" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n674 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n668" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->complete1  clb.I[27]->complete1  clb.I[20]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n668" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n668" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n668 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1089" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  clb.I[0]->complete1  clb.I[1]->complete1  clb.I[3]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1089" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1089" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1089 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n603" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[24]->complete1  clb.I[7]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n603" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n603" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n603 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n663" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->complete1  ble[3].out[0]->complete1  ble[6].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n663" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n663" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n663 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1088" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  ble[11].out[0]->complete1  clb.I[24]->complete1  clb.I[23]->complete1  ble[7].out[0]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1088" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1088" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1088 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1015" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  clb.I[22]->complete1  clb.I[5]->complete1  clb.I[15]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1015" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1015" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1015 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n714" instance="clb[62]" mode="clb">
		<inputs>
			<port name="I">n591 n712 n548 n713 ble0_ban1 n454 n709 n445 n710 open n453 n432 n844 n486 n442 n535 open open n552 sample_buffer~18 n547 sample_buffer~37 sample_buffer~57 n851 n727 n608 n474_1 n468 </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  open ble[2].out[0]->direct1  ble[3].out[0]->direct1  ble[4].out[0]->direct1  open ble[6].out[0]->direct1  ble[7].out[0]->direct1  ble[8].out[0]->direct1  open open ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n618" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->complete1  clb.I[15]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n618" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n618" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n618 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n708" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->complete1  clb.I[6]->complete1  clb.I[8]->complete1  ble[6].out[0]->complete1  clb.I[18]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n708" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n708" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n708 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n852" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[13]->complete1  clb.I[14]->complete1  clb.I[25]->complete1  clb.I[26]->complete1  clb.I[27]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n852" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n852" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n852 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n842" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[9].out[0]->complete1  clb.I[12]->complete1  clb.I[23]->complete1  clb.I[24]->complete1  ble[2].out[0]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n842" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n842" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n842 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n538" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->complete1  clb.I[11]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n538" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n538" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n538 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n715" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->complete1  clb.I[20]->complete1  clb.I[10]->complete1  clb.I[13]->complete1  clb.I[14]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n715" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n715" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n715 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n494_1" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->complete1  clb.I[19]->complete1  clb.I[21]->complete1  clb.I[22]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n494_1" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n494_1" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n494_1 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n832" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  ble[1].out[0]->complete1  ble[5].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n832" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n832" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n832 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n707" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  ble[1].out[0]->complete1  ble[5].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n707" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n707" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n707 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n843" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[11].out[0]->complete1  clb.I[1]->complete1  clb.I[3]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n843" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n843" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n843 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n711" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">ble[11].out[0]->complete1  clb.I[1]->complete1  clb.I[3]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n711" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n711" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n711 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n714" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->complete1  clb.I[2]->complete1  clb.I[5]->complete1  clb.I[4]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n714" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n714" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n714 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n868" instance="clb[63]" mode="clb">
		<inputs>
			<port name="I">n497 n568 n441 n488 n1150 n867 n426 n446 open sample_buffer~49 sample_buffer~39 n1149 n494_1 n565 n440 n481 n910 n496 sample_buffer~26 n561 ble0_ban1 n864 n444 n452 n493 sample_buffer~28 sample_buffer~47 sample_buffer~36 </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  ble[1].out[0]->direct1  ble[2].out[0]->direct1  ble[3].out[0]->direct1  ble[4].out[0]->direct1  ble[5].out[0]->direct1  ble[6].out[0]->direct1  open ble[8].out[0]->direct1  ble[9].out[0]->direct1  open ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n1146" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[15]->complete1  ble[4].out[0]->complete1  clb.I[4]->complete1  clb.I[16]->complete1  clb.I[2]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1146" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1146" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1146 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n495" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->complete1  clb.I[20]->complete1  clb.I[27]->complete1  clb.I[10]->complete1  clb.I[17]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n495" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n495" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n495 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1400" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[20]->complete1  clb.I[27]->complete1  clb.I[10]->complete1  clb.I[24]->complete1  ble[6].out[0]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1400" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1400" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1400 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n492" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[20]->complete1  clb.I[24]->complete1  clb.I[12]->complete1  clb.I[25]->complete1  clb.I[26]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n492" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n492" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n492 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1147" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->complete1  clb.I[6]->complete1  clb.I[11]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1147" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1147" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1147 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n863" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[11].out[0]->complete1  clb.I[21]->complete1  clb.I[5]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n863" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n863" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n863 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1148" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[20]->complete1  clb.I[14]->complete1  clb.I[18]->complete1  clb.I[9]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1148" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1148" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1148 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n765" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->complete1  clb.I[1]->complete1  clb.I[20]->complete1  clb.I[27]->complete1  clb.I[10]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n765" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n765" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n765 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n763" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  ble[7].out[0]->complete1  clb.I[22]->complete1  clb.I[15]->complete1  clb.I[13]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n763" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n763" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n763 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n770" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->complete1  clb.I[3]->complete1  ble[3].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n770" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n770" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n770 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n764" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[23]->complete1  clb.I[7]->complete1  clb.I[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n764" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n764" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n764 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n868" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  ble[7].out[0]->complete1  clb.I[22]->complete1  clb.I[15]->complete1  clb.I[13]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n868" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n868" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n868 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="ble0_ban1" instance="io[64]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="ble0_ban1" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">ble0_ban1 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="n1130" instance="clb[65]" mode="clb">
		<inputs>
			<port name="I">n1174 n1175 open n650 n651 n1133 open n1131 n652 n629 n654 n1176 n738 open open open open open n815 n630 n653 n817 open n1167 n742 open open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  ble[1].out[0]->direct1  open open ble[4].out[0]->direct1  open ble[6].out[0]->direct1  open ble[8].out[0]->direct1  ble[9].out[0]->direct1  ble[10].out[0]->direct1  ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n1188" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->complete1  clb.I[18]->complete1  clb.I[21]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1188" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1188" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1188 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1194" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->complete1  clb.I[23]->complete1  clb.I[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1194" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1194" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1194 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n816" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->complete1  clb.I[12]->complete1  clb.I[24]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n816" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n816" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n816 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n737" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[9].out[0]->complete1  clb.I[20]->complete1  clb.I[10]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n737" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n737" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n737 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n814" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->complete1  clb.I[18]->complete1  clb.I[21]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n814" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n814" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n814 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1166" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->complete1  clb.I[19]->complete1  ble[9].out[0]->complete1  clb.I[20]->complete1  clb.I[10]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1166" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1166" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1166 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n736" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->complete1  clb.I[12]->complete1  clb.I[24]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n736" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n736" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n736 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1165" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->complete1  clb.I[23]->complete1  clb.I[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1165" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1165" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1165 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1247" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[5]->complete1  ble[7].out[0]->complete1  clb.I[1]->complete1  clb.I[11]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1247" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1247" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1247 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n649" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->complete1  clb.I[4]->complete1  clb.I[8]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n649" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n649" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n649 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1132" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[5]->complete1  ble[7].out[0]->complete1  clb.I[1]->complete1  clb.I[11]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1132" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1132" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1132 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1130" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->complete1  ble[10].out[0]->complete1  ble[0].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1130" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1130" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1130 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n746" instance="clb[66]" mode="clb">
		<inputs>
			<port name="I">n486 n487 n748 n1487 n443_1 n766 n919 n747 n420 n461 n627 n767 n457 n1456 n1460 n693 n736 n1494 n1477 n1481 n1458 n493 n474_1 n772 n598 n800 n1461 n1468 </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  open ble[2].out[0]->direct1  open ble[4].out[0]->direct1  ble[5].out[0]->direct1  ble[6].out[0]->direct1  ble[7].out[0]->direct1  ble[8].out[0]->direct1  ble[9].out[0]->direct1  ble[10].out[0]->direct1  ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n1504" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->complete1  clb.I[18]->complete1  clb.I[19]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1504" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1504" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1504 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1457" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->complete1  clb.I[20]->complete1  clb.I[21]->complete1  clb.I[22]->complete1  clb.I[6]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1457" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1457" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1457 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1453" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->complete1  clb.I[18]->complete1  clb.I[19]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1453" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1453" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1453 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1454" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[9].out[0]->complete1  clb.I[26]->complete1  clb.I[27]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1454" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1454" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1454 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1478" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->complete1  clb.I[13]->complete1  clb.I[14]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1478" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1478" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1478 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1459" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->complete1  clb.I[25]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1459" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1459" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n1459 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1452" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->complete1  clb.I[3]->complete1  clb.I[17]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1452" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1452" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1452 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n775" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->complete1  clb.I[0]->complete1  clb.I[1]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n775" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n775" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n775 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1131" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">ble[11].out[0]->complete1  clb.I[8]->complete1  clb.I[10]->complete1  clb.I[15]->complete1  clb.I[16]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1131" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1131" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1131 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1455" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->complete1  clb.I[13]->complete1  clb.I[14]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1455" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1455" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1455 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n771" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[23]->complete1  ble[7].out[0]->complete1  clb.I[12]->complete1  clb.I[24]->complete1  clb.I[4]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n771" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n771" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n771 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n746" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->complete1  clb.I[2]->complete1  clb.I[5]->complete1  clb.I[11]->complete1  ble[10].out[0]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n746" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n746" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n746 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n576" instance="clb[67]" mode="clb">
		<inputs>
			<port name="I">n1049 n1050 n578 sample_buffer~7 n1040 n582 par_dout_valid n577 din_valid open ble0_ban1 open open n1005 open n1068 open open open par_dout~2 open sample_buffer~11 sample_buffer~23 n1067 n1072 open open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  ble[1].out[0]->direct1  ble[2].out[0]->direct1  ble[3].out[0]->direct1  ble[4].out[0]->direct1  ble[5].out[0]->direct1  ble[6].out[0]->direct1  ble[7].out[0]->direct1  open open open ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">clk </port>
		</clocks>
		<block name="par_dout~3" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->complete1  ble[0].out[0]->complete1  clb.I[19]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="n554" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n554" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n554 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="par_dout~3" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">par_dout~3 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n401" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->complete1  clb.I[6]->complete1  ble[9].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n401" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n401" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n401 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="par_dout~5" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->complete1  ble[2].out[0]->complete1  ble[4].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="n479" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n479" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n479 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="par_dout~5" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">par_dout~5 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="par_dout~6" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->complete1  ble[3].out[0]->complete1  ble[2].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="n484" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n484" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n484 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="par_dout~6" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">par_dout~6 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="par_dout~4" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->complete1  ble[4].out[0]->complete1  ble[0].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="n474" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n474" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n474 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="par_dout~4" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">par_dout~4 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n111" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->complete1  clb.I[21]->complete1  clb.I[22]->complete1  clb.I[3]->complete1  clb.I[6]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n111" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n111" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n111 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n494" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[9].out[0]->complete1  clb.I[8]->complete1  ble[6].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="n494" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n494" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n494 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="par_dout~8" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">par_dout~8 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n1125" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  clb.I[0]->complete1  clb.I[1]->complete1  ble[8].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1125" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1125" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1125 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1126" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[13]->complete1  clb.I[4]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1126" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1126" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n1126 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="par_dout~7" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[9].out[0]->complete1  clb.I[8]->complete1  ble[3].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="n489" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n489" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n489 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="par_dout~7" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">par_dout~7 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n1127" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[23]->complete1  clb.I[15]->complete1  clb.I[24]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1127" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1127" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1127 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n576" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->complete1  clb.I[2]->complete1  clb.I[5]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n576" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n576" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n576 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n827" instance="clb[68]" mode="clb">
		<inputs>
			<port name="I">n937 n963 n828 n981 n895 n854 n666 n871 n899 n921 n936 n855 n844 n851 n856 n834 n835 n838 n667 n487 n665 n645 n853 n872 n873 n671 n673 n452 </port>
		</inputs>
		<outputs>
			<port name="O">open open ble[2].out[0]->direct1  ble[3].out[0]->direct1  ble[4].out[0]->direct1  open open ble[7].out[0]->direct1  ble[8].out[0]->direct1  ble[9].out[0]->direct1  ble[10].out[0]->direct1  ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="open" instance="ble[0]"/>
		<block name="n898" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[15]->complete1  clb.I[16]->complete1  clb.I[17]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n898" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n898" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n898 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1135" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->complete1  ble[4].out[0]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1135" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1135" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n1135 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1137" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[21]->complete1  clb.I[25]->complete1  clb.I[26]->complete1  clb.I[27]->complete1  clb.I[19]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1137" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1137" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1137 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1136" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[20]->complete1  clb.I[6]->complete1  clb.I[18]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1136" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1136" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1136 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n897" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->complete1  clb.I[13]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n897" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n897" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n897 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="open" instance="ble[6]"/>
		<block name="n1122" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->complete1  ble[8].out[0]->complete1  clb.I[0]->complete1  clb.I[1]->complete1  clb.I[3]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1122" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1122" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1122 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n896" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->complete1  ble[1].out[0]->complete1  clb.I[8]->complete1  clb.I[9]->complete1  clb.I[10]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n896" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n896" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n896 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n833" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[15]->complete1  clb.I[16]->complete1  clb.I[17]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n833" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n833" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n833 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n870" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  clb.I[7]->complete1  clb.I[23]->complete1  clb.I[24]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n870" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n870" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n870 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n827" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  clb.I[22]->complete1  clb.I[5]->complete1  clb.I[11]->complete1  clb.I[14]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n827" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n827" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n827 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n1134" instance="clb[69]" mode="clb">
		<inputs>
			<port name="I">n1142 open n1138 n1168 n1172 open open n1135 n1173 open n1230 n1155 n1161 open open n1158 n1358 n1359 n1224 n1196 open n1229 open open n1219 n1146 n1151 n1329 </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  open ble[2].out[0]->direct1  open ble[4].out[0]->direct1  open ble[6].out[0]->direct1  open ble[8].out[0]->direct1  open open ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n1357" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->complete1  clb.I[27]->complete1  clb.I[10]->complete1  clb.I[19]->complete1  clb.I[24]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1357" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1357" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1357 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1141" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->complete1  clb.I[25]->complete1  clb.I[26]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1141" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1141" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1141 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1228" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->complete1  clb.I[25]->complete1  clb.I[26]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1228" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1228" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1228 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1223" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->complete1  ble[2].out[0]->complete1  clb.I[21]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1223" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1223" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1223 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1328" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->complete1  clb.I[27]->complete1  clb.I[10]->complete1  clb.I[19]->complete1  clb.I[24]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1328" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1328" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1328 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1330" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->complete1  ble[9].out[0]->complete1  ble[3].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1330" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1330" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1330 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1360" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->complete1  clb.I[16]->complete1  clb.I[17]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1360" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1360" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1360 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1221" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->complete1  clb.I[2]->complete1  ble[1].out[0]->complete1  ble[10].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1221" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1221" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1221 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1220" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->complete1  ble[9].out[0]->complete1  ble[3].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1220" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1220" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1220 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1222" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->complete1  clb.I[4]->complete1  clb.I[8]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1222" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1222" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1222 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1154" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[11]->complete1  clb.I[15]->complete1  clb.I[12]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1154" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1154" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1154 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1134" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->complete1  clb.I[2]->complete1  ble[1].out[0]->complete1  ble[10].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1134" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1134" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1134 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n666" instance="clb[70]" mode="clb">
		<inputs>
			<port name="I">n444 n618 sample_buffer~12 n505 n554_1 n441 n532 n453 n429 n620 n598 n502 n547 n472 n446 n523 sample_buffer~30 n535 sample_buffer~45 n434 n445 n527 n623 n525 n460_1 ble0_ban1 sample_buffer~43 sample_buffer~63 </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  ble[1].out[0]->direct1  ble[2].out[0]->direct1  ble[3].out[0]->direct1  ble[4].out[0]->direct1  ble[5].out[0]->direct1  ble[6].out[0]->direct1  ble[7].out[0]->direct1  open open open ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n621" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->complete1  clb.I[17]->complete1  clb.I[22]->complete1  clb.I[13]->complete1  clb.I[5]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n621" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n621" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n621 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n617" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->complete1  ble[9].out[0]->complete1  ble[2].out[0]->complete1  clb.I[19]->complete1  clb.I[6]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n617" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n617" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n617 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n530" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->complete1  clb.I[2]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n530" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n530" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n530 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n675" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->complete1  ble[9].out[0]->complete1  ble[2].out[0]->complete1  clb.I[19]->complete1  clb.I[6]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n675" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n675" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n675 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n531" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[25]->complete1  clb.I[26]->complete1  clb.I[27]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n531" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n531" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n531 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n616" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->complete1  ble[1].out[0]->complete1  ble[0].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n616" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n616" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n616 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n622" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[25]->complete1  clb.I[21]->complete1  clb.I[24]->complete1  clb.I[16]->complete1  clb.I[18]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n622" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n622" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n622 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n624" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->complete1  ble[10].out[0]->complete1  clb.I[0]->complete1  clb.I[20]->complete1  clb.I[14]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n624" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n624" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n624 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n625" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->complete1  clb.I[3]->complete1  clb.I[4]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n625" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n625" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n625 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n619" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->complete1  clb.I[8]->complete1  clb.I[9]->complete1  clb.I[10]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n619" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n619" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n619 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n626" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[11]->complete1  clb.I[15]->complete1  clb.I[23]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n626" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n626" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n626 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n666" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->complete1  ble[10].out[0]->complete1  clb.I[0]->complete1  clb.I[20]->complete1  clb.I[14]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n666" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n666" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n666 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n665" instance="clb[71]" mode="clb">
		<inputs>
			<port name="I">n468 n596 n507 n566 n572 n538 n515 n499_1 n534_1 n595 n820 n470 ble0_ban1 n466 n475 n608 n575 n594 n513 n558 n453 n429 n537 n607 n517 n598 n464_1 n570 </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  open open ble[3].out[0]->direct1  open ble[5].out[0]->direct1  ble[6].out[0]->direct1  open open ble[9].out[0]->direct1  open ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n571" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->complete1  clb.I[7]->complete1  clb.I[16]->complete1  clb.I[26]->complete1  clb.I[2]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n571" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n571" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n571 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n612" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->complete1  clb.I[6]->complete1  clb.I[27]->complete1  clb.I[14]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n612" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n612" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n612 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n614" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[11]->complete1  clb.I[8]->complete1  clb.I[22]->complete1  clb.I[5]->complete1  clb.I[13]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n614" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n614" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n614 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1177" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->complete1  clb.I[19]->complete1  clb.I[3]->complete1  ble[0].out[0]->complete1  clb.I[10]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1177" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1177" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1177 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n615" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  clb.I[9]->complete1  clb.I[20]->complete1  clb.I[21]->complete1  clb.I[25]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n615" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n615" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n615 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n610" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->complete1  ble[2].out[0]->complete1  ble[4].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n610" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n610" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n610 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1275" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->complete1  clb.I[11]->complete1  clb.I[6]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1275" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1275" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1275 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n611" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->complete1  ble[10].out[0]->complete1  clb.I[0]->complete1  clb.I[18]->complete1  clb.I[11]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n611" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n611" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n611 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n819" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->complete1  ble[2].out[0]->complete1  ble[4].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n819" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n819" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n819 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n818" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->complete1  clb.I[19]->complete1  clb.I[3]->complete1  ble[0].out[0]->complete1  clb.I[10]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n818" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n818" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n818 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n613" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[23]->complete1  clb.I[15]->complete1  clb.I[24]->complete1  clb.I[12]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n613" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n613" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n613 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n665" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->complete1  ble[10].out[0]->complete1  clb.I[0]->complete1  clb.I[18]->complete1  clb.I[11]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n665" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n665" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n665 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n636" instance="clb[72]" mode="clb">
		<inputs>
			<port name="I">sample_buffer~24 n560 n641 n672 ble0_ban1 n661 n456 n502 n487 n1238 n481 n638 n586 sample_buffer~70 n458 n1246 n1236 n547 n461 n452 sample_buffer~31 n1237 n453 n1234 n1235 sample_buffer~50 sample_buffer~5 n555 </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  open ble[2].out[0]->direct1  ble[3].out[0]->direct1  ble[4].out[0]->direct1  ble[5].out[0]->direct1  ble[6].out[0]->direct1  ble[7].out[0]->direct1  open ble[9].out[0]->direct1  ble[10].out[0]->direct1  ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n1231" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->complete1  clb.I[16]->complete1  clb.I[21]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1231" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1231" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1231 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1183" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->complete1  clb.I[17]->complete1  clb.I[5]->complete1  clb.I[19]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1183" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1183" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1183 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n585" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->complete1  clb.I[6]->complete1  clb.I[12]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n585" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n585" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n585 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n532" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->complete1  clb.I[25]->complete1  clb.I[26]->complete1  clb.I[13]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n532" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n532" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n532 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1232" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[9].out[0]->complete1  clb.I[23]->complete1  clb.I[24]->complete1  clb.I[27]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1232" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1232" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1232 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1181" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->complete1  ble[1].out[0]->complete1  clb.I[7]->complete1  clb.I[10]->complete1  clb.I[8]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1181" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1181" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1181 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1230" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->complete1  clb.I[9]->complete1  clb.I[15]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1230" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1230" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1230 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n640" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->complete1  clb.I[4]->complete1  clb.I[0]->complete1  clb.I[20]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n640" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n640" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n640 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1182" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[11]->complete1  ble[7].out[0]->complete1  clb.I[1]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1182" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1182" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1182 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1233" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->complete1  ble[1].out[0]->complete1  clb.I[7]->complete1  clb.I[10]->complete1  clb.I[8]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1233" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1233" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1233 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n637" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[11]->complete1  ble[7].out[0]->complete1  clb.I[1]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n637" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n637" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n637 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n636" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  clb.I[22]->complete1  clb.I[2]->complete1  ble[3].out[0]->complete1  clb.I[14]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n636" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n636" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n636 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n725" instance="clb[73]" mode="clb">
		<inputs>
			<port name="I">n519_1 n518 n727 ble0_ban1 sample_buffer~41 n608 n808 n726 n1143 sample_buffer~61 n516 n474_1 n513 n1227 n1147 n453 n510 open sample_buffer~14 n481 n515 n517 n441 n468 n1145 n813 n446 n910 </port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]->direct1  ble[2].out[0]->direct1  open ble[4].out[0]->direct1  open ble[6].out[0]->direct1  ble[7].out[0]->direct1  ble[8].out[0]->direct1  ble[9].out[0]->direct1  open ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n1226" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[16]->complete1  clb.I[8]->complete1  clb.I[15]->complete1  clb.I[24]->complete1  clb.I[6]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1226" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1226" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1226 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n473" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->complete1  clb.I[18]->complete1  clb.I[4]->complete1  clb.I[9]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n473" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n473" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n473 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1224" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->complete1  ble[0].out[0]->complete1  clb.I[13]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1224" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1224" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1224 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1225" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[9].out[0]->complete1  clb.I[14]->complete1  clb.I[27]->complete1  clb.I[19]->complete1  clb.I[22]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1225" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1225" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1225 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1327" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->complete1  ble[0].out[0]->complete1  clb.I[13]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1327" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1327" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1327 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n514_1" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[20]->complete1  clb.I[10]->complete1  clb.I[21]->complete1  clb.I[3]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n514_1" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n514_1" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n514_1 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1218" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->complete1  clb.I[21]->complete1  clb.I[3]->complete1  clb.I[25]->complete1  clb.I[26]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1218" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1218" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1218 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n655" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  clb.I[16]->complete1  ble[5].out[0]->complete1  clb.I[1]->complete1  clb.I[0]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n655" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n655" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n655 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n509_1" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  clb.I[16]->complete1  ble[5].out[0]->complete1  clb.I[1]->complete1  clb.I[0]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n509_1" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n509_1" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n509_1 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1150" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->complete1  clb.I[21]->complete1  clb.I[3]->complete1  clb.I[25]->complete1  clb.I[26]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1150" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1150" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1150 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n512" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[23]->complete1  ble[1].out[0]->complete1  clb.I[12]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n512" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n512" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n512 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n725" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->complete1  clb.I[2]->complete1  clb.I[5]->complete1  clb.I[11]->complete1  clb.I[23]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n725" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n725" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n725 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n480" instance="clb[74]" mode="clb">
		<inputs>
			<port name="I">n1415 n1399 n482 n1402 n635 open n762 n481 n1432 n574 open n570 n1439 open n1408 n547 n499_1 n444 n1393 open n1405 open n1364 n1445 open n1396 n542 open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  ble[1].out[0]->direct1  open ble[3].out[0]->direct1  ble[4].out[0]->direct1  ble[5].out[0]->direct1  open ble[7].out[0]->direct1  open ble[9].out[0]->direct1  open ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n1490" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->complete1  ble[2].out[0]->complete1  clb.I[20]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1490" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1490" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1490 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1387" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->complete1  clb.I[14]->complete1  clb.I[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1387" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1387" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1387 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1389" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->complete1  clb.I[18]->complete1  clb.I[25]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1389" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1389" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1389 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1362" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[9].out[0]->complete1  clb.I[12]->complete1  clb.I[23]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1362" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1362" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1362 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1390" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  ble[6].out[0]->complete1  clb.I[4]->complete1  clb.I[9]->complete1  clb.I[26]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1390" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1390" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1390 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1388" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->complete1  ble[2].out[0]->complete1  clb.I[20]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1388" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1388" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1388 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1391" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[16]->complete1  clb.I[17]->complete1  clb.I[6]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1391" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1391" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1391 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1398" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  ble[6].out[0]->complete1  clb.I[4]->complete1  clb.I[9]->complete1  clb.I[26]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1398" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1398" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1398 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1397" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->complete1  clb.I[1]->complete1  clb.I[3]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1397" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1397" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1397 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1363" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->complete1  clb.I[22]->complete1  clb.I[8]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1363" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1363" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1363 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1392" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">ble[11].out[0]->complete1  clb.I[15]->complete1  clb.I[11]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1392" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1392" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1392 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n480" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->complete1  clb.I[2]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n480" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n480" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n480 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n430" instance="clb[75]" mode="clb">
		<inputs>
			<port name="I">n432 open n434 n1350 n1381 n433 open n1382 open open n542 n1379 sample_buffer~62 n1366 open sample_buffer~13 n1441 open n1365 n1351 n474_1 n642 n1442 ble0_ban1 sample_buffer~42 n1386 open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  open ble[2].out[0]->direct1  open ble[4].out[0]->direct1  open ble[6].out[0]->direct1  ble[7].out[0]->direct1  ble[8].out[0]->direct1  ble[9].out[0]->direct1  open ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n1440" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->complete1  clb.I[18]->complete1  clb.I[13]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1440" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1440" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1440 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1380" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->complete1  clb.I[4]->complete1  clb.I[7]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1380" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1380" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1380 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1438" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->complete1  clb.I[11]->complete1  clb.I[25]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1438" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1438" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1438 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1378" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->complete1  clb.I[11]->complete1  clb.I[25]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1378" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1378" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1378 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1364" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->complete1  clb.I[18]->complete1  clb.I[13]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1364" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1364" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1364 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1385" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->complete1  clb.I[19]->complete1  clb.I[20]->complete1  clb.I[10]->complete1  clb.I[21]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1385" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1385" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1385 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1439" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->complete1  clb.I[16]->complete1  clb.I[22]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1439" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1439" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1439 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n699" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  clb.I[0]->complete1  clb.I[5]->complete1  clb.I[23]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n699" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n699" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n699 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1349" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[5]->complete1  clb.I[3]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1349" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1349" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n1349 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1436" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->complete1  clb.I[4]->complete1  clb.I[7]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1436" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1436" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1436 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n431_1" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[23]->complete1  clb.I[15]->complete1  clb.I[24]->complete1  clb.I[12]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n431_1" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n431_1" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n431_1 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n430" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  clb.I[0]->complete1  clb.I[5]->complete1  clb.I[2]->complete1  clb.I[23]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n430" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n430" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n430 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n438" instance="clb[76]" mode="clb">
		<inputs>
			<port name="I">open n502 n440 n481 open n633 n443_1 open n642 open sample_buffer~43 n442 n1160 open open open n460_1 n643 ble0_ban1 n428 sample_buffer~12 n530 n441 sample_buffer~26 sample_buffer~29 open n551 open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  ble[1].out[0]->direct1  ble[2].out[0]->direct1  open open open ble[6].out[0]->direct1  open ble[8].out[0]->direct1  ble[9].out[0]->direct1  ble[10].out[0]->direct1  ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n1158" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->complete1  clb.I[12]->complete1  clb.I[16]->complete1  clb.I[8]->complete1  clb.I[17]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1158" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1158" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1158 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n653" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->complete1  ble[9].out[0]->complete1  ble[5].out[0]->complete1  ble[3].out[0]->complete1  clb.I[26]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n653" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n653" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n653 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n673" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  clb.I[11]->complete1  ble[3].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n673" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n673" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n673 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n648" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->complete1  clb.I[19]->complete1  clb.I[20]->complete1  clb.I[10]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n648" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n648" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n648 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1159" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  clb.I[21]->complete1  clb.I[5]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1159" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1159" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1159 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n647" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  clb.I[2]->complete1  clb.I[22]->complete1  clb.I[11]->complete1  clb.I[6]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n647" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n647" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n647 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1208" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->complete1  clb.I[12]->complete1  clb.I[16]->complete1  clb.I[8]->complete1  clb.I[17]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1208" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1208" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1208 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n646" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  clb.I[11]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n646" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n646" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n646 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n644" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->complete1  ble[9].out[0]->complete1  ble[5].out[0]->complete1  ble[3].out[0]->complete1  clb.I[26]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n644" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n644" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n644 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n645" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->complete1  clb.I[3]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n645" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n645" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n645 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n439_1" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  clb.I[18]->complete1  clb.I[23]->complete1  clb.I[24]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n439_1" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n439_1" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n439_1 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n438" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  clb.I[2]->complete1  clb.I[22]->complete1  clb.I[11]->complete1  clb.I[6]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n438" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n438" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n438 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n1189" instance="clb[77]" mode="clb">
		<inputs>
			<port name="I">n1249 n1130 n776 n1254 par_dout_valid n814 n1194 n419_1 open open n1357 open n1192 n1187 n1360 n417 n1177 open n1195 n1193 n1134 n1359 n1164 n1220 n1230 n1178 n1247 n1255 </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  open ble[2].out[0]->direct1  ble[3].out[0]->direct1  ble[4].out[0]->direct1  ble[5].out[0]->direct1  ble[6].out[0]->direct1  ble[7].out[0]->direct1  ble[8].out[0]->direct1  ble[9].out[0]->direct1  open ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">clk </port>
		</clocks>
		<block name="n1248" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->complete1  clb.I[20]->complete1  clb.I[22]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1248" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1248" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1248 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1508" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->complete1  clb.I[27]->complete1  ble[3].out[0]->complete1  clb.I[14]->complete1  ble[4].out[0]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1508" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1508" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1508 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1358" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[6]->complete1  clb.I[18]->complete1  clb.I[23]->complete1  clb.I[24]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1358" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1358" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1358 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1356" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->complete1  ble[2].out[0]->complete1  clb.I[21]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1356" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1356" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1356 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1361" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->complete1  clb.I[26]->complete1  ble[0].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1361" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1361" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1361 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n435" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[9].out[0]->complete1  ble[1].out[0]->complete1  ble[5].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="n435" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n435" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n435 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="dout_3" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">dout_3 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n1176" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[16]->complete1  clb.I[25]->complete1  clb.I[13]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1176" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1176" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1176 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n423" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  clb.I[12]->complete1  clb.I[0]->complete1  ble[9].out[0]->complete1  ble[7].out[0]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="n423" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n423" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n423 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="dout_1" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">dout_1 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n419" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">ble[11].out[0]->complete1  clb.I[15]->complete1  clb.I[1]->complete1  ble[9].out[0]->complete1  ble[8].out[0]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="n419" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n419" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n419 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="dout_0" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">dout_0 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="sample_buffer_valid" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="sample_buffer_valid" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">sample_buffer_valid </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n1191" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">ble[11].out[0]->complete1  clb.I[15]->complete1  clb.I[1]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1191" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1191" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1191 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1189" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->complete1  clb.I[2]->complete1  clb.I[5]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1189" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1189" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1189 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n587" instance="clb[78]" mode="clb">
		<inputs>
			<port name="I">sample_buffer~67 n525 n592 sample_buffer~8 open n593 n441 n588 open n544_1 n1148 n1218 n510 n1145 n561 n426 n1217 n453 n1152 n1149 n1215 n910 n481 n638 n1212 ble0_ban1 n808 n568 </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  ble[1].out[0]->direct1  open ble[3].out[0]->direct1  ble[4].out[0]->direct1  open open open open ble[9].out[0]->direct1  ble[10].out[0]->direct1  ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n1211" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[15]->complete1  clb.I[10]->complete1  clb.I[19]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1211" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1211" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1211 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1209" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->complete1  ble[2].out[0]->complete1  ble[6].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1209" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1209" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1209 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1210" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->complete1  clb.I[17]->complete1  clb.I[12]->complete1  clb.I[24]->complete1  clb.I[26]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1210" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1210" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1210 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1278" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->complete1  ble[2].out[0]->complete1  ble[6].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1278" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1278" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1278 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1142" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  clb.I[17]->complete1  clb.I[12]->complete1  clb.I[26]->complete1  clb.I[13]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1142" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1142" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1142 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1213" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->complete1  clb.I[20]->complete1  clb.I[21]->complete1  clb.I[22]->complete1  clb.I[6]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1213" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1213" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1213 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1216" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[16]->complete1  clb.I[18]->complete1  clb.I[11]->complete1  clb.I[14]->complete1  clb.I[27]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1216" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1216" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1216 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1144" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->complete1  clb.I[25]->complete1  clb.I[0]->complete1  clb.I[3]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1144" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1144" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1144 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1214" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[23]->complete1  ble[7].out[0]->complete1  clb.I[1]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1214" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1214" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1214 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1323" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->complete1  clb.I[20]->complete1  clb.I[21]->complete1  clb.I[22]->complete1  clb.I[6]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1323" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1323" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1323 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1143" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[23]->complete1  ble[7].out[0]->complete1  clb.I[1]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1143" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1143" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1143 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n587" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->complete1  clb.I[2]->complete1  clb.I[5]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n587" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n587" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n587 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n520" instance="clb[79]" mode="clb">
		<inputs>
			<port name="I">n528 n444 n533 n450 n551 n539_1 n555 n521 n591 n596 n525 n532 n486 sample_buffer~17 sample_buffer~38 n453 n603 n1152 n554_1 ble0_ban1 n441 n422 n476 n547 n445 n442 n642 sample_buffer~58 </port>
		</inputs>
		<outputs>
			<port name="O">open open ble[2].out[0]->direct1  ble[3].out[0]->direct1  ble[4].out[0]->direct1  ble[5].out[0]->direct1  ble[6].out[0]->direct1  ble[7].out[0]->direct1  open ble[9].out[0]->direct1  ble[10].out[0]->direct1  ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n1153" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->complete1  clb.I[11]->complete1  clb.I[26]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1153" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1153" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1153 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n553" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->complete1  clb.I[18]->complete1  clb.I[6]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n553" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n553" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n553 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n815" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[11].out[0]->complete1  clb.I[21]->complete1  clb.I[22]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n815" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n815" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n815 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n552" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->complete1  clb.I[13]->complete1  clb.I[14]->complete1  clb.I[27]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n552" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n552" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n552 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1215" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->complete1  clb.I[11]->complete1  clb.I[26]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1215" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1215" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1215 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n769" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->complete1  ble[1].out[0]->complete1  clb.I[0]->complete1  clb.I[1]->complete1  clb.I[20]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n769" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n769" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n769 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1151" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->complete1  clb.I[8]->complete1  clb.I[9]->complete1  clb.I[16]->complete1  clb.I[17]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1151" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1151" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1151 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n549_1" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->complete1  ble[1].out[0]->complete1  clb.I[0]->complete1  clb.I[1]->complete1  clb.I[20]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n549_1" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n549_1" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n549_1 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n550" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->complete1  clb.I[4]->complete1  ble[3].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n550" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n550" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n550 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1227" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->complete1  clb.I[8]->complete1  clb.I[9]->complete1  clb.I[16]->complete1  clb.I[17]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1227" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1227" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1227 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n546" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[23]->complete1  clb.I[15]->complete1  clb.I[24]->complete1  clb.I[12]->complete1  clb.I[25]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n546" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n546" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n546 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n520" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->complete1  clb.I[2]->complete1  clb.I[5]->complete1  ble[10].out[0]->complete1  ble[7].out[0]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n520" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n520" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n520 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n601" instance="clb[80]" mode="clb">
		<inputs>
			<port name="I">ble0_ban1 n456 n603 n457 n1240 n429 n499_1 n583 n466 n464_1 n459 n536 n822 n453 n437 open n470 n442 n458 n467 n1157 n532 open n516 n493 sample_buffer~43 n489_1 sample_buffer~32 </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  open ble[2].out[0]->direct1  ble[3].out[0]->direct1  open ble[5].out[0]->direct1  ble[6].out[0]->direct1  open ble[8].out[0]->direct1  ble[9].out[0]->direct1  ble[10].out[0]->direct1  ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n1241" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->complete1  ble[4].out[0]->complete1  clb.I[13]->complete1  clb.I[20]->complete1  clb.I[21]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1241" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1241" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1241 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n682" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->complete1  clb.I[3]->complete1  clb.I[18]->complete1  clb.I[10]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n682" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n682" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n682 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n820" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[24]->complete1  clb.I[16]->complete1  ble[3].out[0]->complete1  clb.I[12]->complete1  clb.I[26]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n820" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n820" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n820 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n821" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->complete1  clb.I[19]->complete1  clb.I[11]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n821" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n821" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n821 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1156" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->complete1  clb.I[19]->complete1  clb.I[11]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1156" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1156" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1156 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1184" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->complete1  clb.I[9]->complete1  clb.I[19]->complete1  ble[1].out[0]->complete1  clb.I[16]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1184" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1184" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1184 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1155" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->complete1  ble[4].out[0]->complete1  clb.I[13]->complete1  clb.I[20]->complete1  clb.I[21]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1155" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1155" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1155 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n681" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[23]->complete1  clb.I[24]->complete1  clb.I[0]->complete1  clb.I[27]->complete1  clb.I[25]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n681" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n681" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n681 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n680" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->complete1  clb.I[9]->complete1  clb.I[19]->complete1  ble[1].out[0]->complete1  clb.I[16]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n680" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n680" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n680 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1239" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->complete1  clb.I[4]->complete1  clb.I[6]->complete1  clb.I[8]->complete1  clb.I[17]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1239" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1239" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1239 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n602" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[23]->complete1  clb.I[24]->complete1  clb.I[0]->complete1  clb.I[27]->complete1  clb.I[25]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n602" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n602" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n602 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n601" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->complete1  ble[10].out[0]->complete1  clb.I[2]->complete1  clb.I[5]->complete1  clb.I[14]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n601" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n601" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n601 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n667" instance="clb[81]" mode="clb">
		<inputs>
			<port name="I">n689 n1231 n475 open open n472 ble0_ban1 n622 n460_1 n454 n1243 n481 n551 n1239 n441 n432 open n502 n535 n442 n461 n473 n474_1 n466 n494_1 n499_1 n1136 n1137 </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  ble[1].out[0]->direct1  open ble[3].out[0]->direct1  ble[4].out[0]->direct1  ble[5].out[0]->direct1  ble[6].out[0]->direct1  open open ble[9].out[0]->direct1  ble[10].out[0]->direct1  ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n687" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->complete1  clb.I[9]->complete1  clb.I[20]->complete1  clb.I[6]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n687" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n687" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n687 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1238" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->complete1  clb.I[13]->complete1  clb.I[10]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1238" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1238" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1238 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1140" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->complete1  ble[0].out[0]->complete1  clb.I[21]->complete1  clb.I[22]->complete1  clb.I[2]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1140" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1140" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1140 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1138" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[23]->complete1  clb.I[25]->complete1  ble[7].out[0]->complete1  ble[2].out[0]->complete1  clb.I[19]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1138" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1138" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1138 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n686" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  clb.I[11]->complete1  clb.I[12]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n686" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n686" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n686 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1265" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->complete1  clb.I[13]->complete1  clb.I[10]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1265" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1265" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1265 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1246" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->complete1  clb.I[26]->complete1  clb.I[27]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1246" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1246" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1246 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1139" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->complete1  clb.I[15]->complete1  clb.I[24]->complete1  clb.I[25]->complete1  clb.I[0]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1139" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1139" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1139 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1242" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[23]->complete1  clb.I[25]->complete1  ble[7].out[0]->complete1  ble[2].out[0]->complete1  clb.I[19]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1242" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1242" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1242 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1317" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->complete1  ble[6].out[0]->complete1  clb.I[1]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1317" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1317" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1317 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n623" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[23]->complete1  clb.I[15]->complete1  clb.I[24]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n623" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n623" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n623 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n667" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->complete1  clb.I[18]->complete1  ble[10].out[0]->complete1  clb.I[5]->complete1  clb.I[14]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n667" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n667" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n667 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n703" instance="clb[82]" mode="clb">
		<inputs>
			<port name="I">open n441 sample_buffer~30 n1474 n565 n450 ble0_ban1 n529_1 open n528 open n661 sample_buffer~45 open sample_buffer~51 open n1470 n1472 n445 n658 open sample_buffer~4 n460_1 open n1473 open open open </port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]->direct1  ble[2].out[0]->direct1  ble[3].out[0]->direct1  ble[4].out[0]->direct1  ble[5].out[0]->direct1  ble[6].out[0]->direct1  ble[7].out[0]->direct1  ble[8].out[0]->direct1  ble[9].out[0]->direct1  open ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n1469" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->complete1  clb.I[16]->complete1  clb.I[17]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1469" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1469" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1469 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n734" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->complete1  clb.I[9]->complete1  clb.I[1]->complete1  ble[2].out[0]->complete1  ble[3].out[0]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n734" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n734" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n734 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n659" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[5]->complete1  clb.I[6]->complete1  clb.I[22]->complete1  clb.I[2]->complete1  clb.I[12]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n659" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n659" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n659 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n660" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[11]->complete1  clb.I[18]->complete1  clb.I[4]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n660" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n660" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n660 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1471" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->complete1  clb.I[1]->complete1  clb.I[22]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1471" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1471" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1471 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n657" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->complete1  clb.I[6]->complete1  clb.I[21]->complete1  clb.I[14]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n657" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n657" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n657 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1468" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->complete1  clb.I[24]->complete1  clb.I[3]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1468" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1468" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1468 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n720" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->complete1  ble[10].out[0]->complete1  clb.I[5]->complete1  ble[5].out[0]->complete1  ble[8].out[0]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n720" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n720" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n720 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n705" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->complete1  clb.I[1]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n705" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n705" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n705 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1480" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->complete1  clb.I[24]->complete1  clb.I[3]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1480" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1480" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1480 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n704" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[11]->complete1  clb.I[18]->complete1  clb.I[4]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n704" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n704" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n704 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n703" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->complete1  ble[10].out[0]->complete1  clb.I[5]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n703" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n703" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n703 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n724" instance="clb[83]" mode="clb">
		<inputs>
			<port name="I">n1334 n570 n505 n475 n1333 open n1236 n496 open open n635 ble0_ban1 sample_buffer~53 open n1321 sample_buffer~2 open n1319 open n493 n489_1 n441 n491 sample_buffer~73 n1158 n1232 n470 n1155 </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  ble[1].out[0]->direct1  ble[2].out[0]->direct1  open open ble[5].out[0]->direct1  ble[6].out[0]->direct1  ble[7].out[0]->direct1  open ble[9].out[0]->direct1  open ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n1332" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->complete1  clb.I[17]->complete1  clb.I[14]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1332" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1332" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1332 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1161" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->complete1  ble[3].out[0]->complete1  clb.I[19]->complete1  clb.I[20]->complete1  clb.I[26]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1161" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1161" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1161 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1237" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->complete1  clb.I[27]->complete1  clb.I[24]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1237" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1237" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1237 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1163" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->complete1  clb.I[21]->complete1  clb.I[22]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1163" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1163" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1163 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1320" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->complete1  clb.I[25]->complete1  clb.I[6]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1320" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1320" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1320 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1234" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->complete1  ble[3].out[0]->complete1  clb.I[19]->complete1  clb.I[20]->complete1  clb.I[26]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1234" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1234" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1234 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1318" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->complete1  clb.I[17]->complete1  clb.I[14]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1318" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1318" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1318 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n504_1" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->complete1  clb.I[2]->complete1  ble[10].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n504_1" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n504_1" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n504_1 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1162" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->complete1  clb.I[1]->complete1  clb.I[3]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1162" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1162" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1162 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1331" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->complete1  clb.I[4]->complete1  clb.I[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1331" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1331" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1331 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n506" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[11]->complete1  clb.I[15]->complete1  clb.I[12]->complete1  clb.I[23]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n506" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n506" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n506 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n724" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->complete1  clb.I[2]->complete1  ble[10].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n724" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n724" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n724 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n580" instance="clb[84]" mode="clb">
		<inputs>
			<port name="I">sample_buffer~53 sample_buffer~49 open sample_buffer~61 open open open open sample_buffer~17 sample_buffer~37 open sample_buffer~65 sample_buffer~13 sample_buffer~45 sample_buffer~57 open par_dout_valid ble0_ban1 open sample_buffer~41 sample_buffer~33 sample_buffer~25 sample_buffer~21 sample_buffer~9 open open open sample_buffer~29 </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  ble[1].out[0]->direct1  ble[2].out[0]->direct1  ble[3].out[0]->direct1  ble[4].out[0]->direct1  ble[5].out[0]->direct1  ble[6].out[0]->direct1  ble[7].out[0]->direct1  ble[8].out[0]->direct1  ble[9].out[0]->direct1  ble[10].out[0]->direct1  ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n141" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  clb.I[16]->complete1  clb.I[27]->complete1  clb.I[8]->complete1  clb.I[12]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n141" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n141" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n141 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n296" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  clb.I[16]->complete1  clb.I[19]->complete1  clb.I[13]->complete1  clb.I[14]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n296" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n296" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n296 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n186" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  clb.I[16]->complete1  clb.I[9]->complete1  clb.I[21]->complete1  clb.I[22]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n186" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n186" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n186 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n211" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  clb.I[16]->complete1  clb.I[19]->complete1  clb.I[27]->complete1  clb.I[21]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n211" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n211" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n211 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n166" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  clb.I[16]->complete1  clb.I[20]->complete1  clb.I[22]->complete1  clb.I[8]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n166" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n166" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n166 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n231" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  clb.I[16]->complete1  clb.I[20]->complete1  clb.I[27]->complete1  clb.I[13]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n231" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n231" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n231 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n121" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  clb.I[16]->complete1  clb.I[21]->complete1  clb.I[12]->complete1  clb.I[23]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n121" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n121" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n121 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n276" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  clb.I[0]->complete1  clb.I[16]->complete1  clb.I[9]->complete1  clb.I[19]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n276" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n276" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n276 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n251" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  clb.I[1]->complete1  clb.I[16]->complete1  clb.I[9]->complete1  clb.I[20]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n251" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n251" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n251 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n321" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  clb.I[1]->complete1  clb.I[16]->complete1  clb.I[13]->complete1  clb.I[3]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n321" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n321" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n321 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n341" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  clb.I[1]->complete1  clb.I[0]->complete1  clb.I[11]->complete1  clb.I[16]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n341" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n341" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n341 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n580" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  clb.I[1]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n580" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n580" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n580 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n883" instance="clb[85]" mode="clb">
		<inputs>
			<port name="I">n810 n1211 n887 n437 sample_buffer~30 n886 n453 n803 n1409 n563 open n1341 open open n787 open open n510 n808 ble0_ban1 n1337 sample_buffer~45 n885 n797 n1413 n1323 n1325 open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  open ble[2].out[0]->direct1  open open ble[5].out[0]->direct1  ble[6].out[0]->direct1  ble[7].out[0]->direct1  ble[8].out[0]->direct1  ble[9].out[0]->direct1  open ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n1336" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->complete1  clb.I[20]->complete1  clb.I[11]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1336" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1336" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1336 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1324" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->complete1  clb.I[1]->complete1  clb.I[6]->complete1  clb.I[17]->complete1  clb.I[18]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1324" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1324" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1324 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1322" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->complete1  clb.I[25]->complete1  clb.I[26]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1322" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1322" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1322 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1340" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->complete1  clb.I[25]->complete1  clb.I[26]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1340" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1340" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1340 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1414" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->complete1  clb.I[20]->complete1  clb.I[11]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1414" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1414" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1414 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1212" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->complete1  clb.I[3]->complete1  clb.I[19]->complete1  clb.I[4]->complete1  clb.I[21]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1212" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1212" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1212 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1408" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->complete1  clb.I[8]->complete1  clb.I[24]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1408" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1408" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1408 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n796" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[23]->complete1  clb.I[7]->complete1  clb.I[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n796" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n796" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n796 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1145" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->complete1  clb.I[3]->complete1  clb.I[19]->complete1  clb.I[4]->complete1  clb.I[21]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1145" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1145" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1145 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1444" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->complete1  clb.I[8]->complete1  clb.I[24]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1444" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1444" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1444 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n884" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[23]->complete1  clb.I[7]->complete1  clb.I[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n884" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n884" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n884 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n883" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  clb.I[22]->complete1  clb.I[2]->complete1  clb.I[5]->complete1  clb.I[14]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n883" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n883" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n883 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n609" instance="clb[86]" mode="clb">
		<inputs>
			<port name="I">n643 n453 n526 n1471 n910 n530 n437 n522 n432 n483 ble0_ban1 n434 n519_1 n574 sample_buffer~36 n637 n620 sample_buffer~19 n1472 n460_1 n1482 n1483 n564 n532 sample_buffer~56 n458 n1459 n642 </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  ble[1].out[0]->direct1  ble[2].out[0]->direct1  ble[3].out[0]->direct1  open ble[5].out[0]->direct1  ble[6].out[0]->direct1  ble[7].out[0]->direct1  open ble[9].out[0]->direct1  ble[10].out[0]->direct1  ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n1149" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->complete1  clb.I[17]->complete1  clb.I[14]->complete1  clb.I[24]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1149" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1149" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1149 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1485" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->complete1  ble[9].out[0]->complete1  clb.I[3]->complete1  clb.I[18]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1485" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1485" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1485 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1481" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->complete1  clb.I[20]->complete1  clb.I[21]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1481" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1481" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1481 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1484" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->complete1  clb.I[26]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1484" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1484" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n1484 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1476" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[13]->complete1  ble[0].out[0]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1476" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1476" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n1476 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1486" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->complete1  ble[4].out[0]->complete1  clb.I[22]->complete1  clb.I[6]->complete1  clb.I[12]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1486" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1486" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1486 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1474" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->complete1  ble[4].out[0]->complete1  clb.I[22]->complete1  clb.I[6]->complete1  clb.I[12]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1474" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1474" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1474 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n641" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->complete1  clb.I[27]->complete1  clb.I[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n641" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n641" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n641 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1475" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->complete1  clb.I[4]->complete1  clb.I[8]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1475" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1475" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1475 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1470" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->complete1  clb.I[9]->complete1  clb.I[16]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1470" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1470" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1470 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1171" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[23]->complete1  clb.I[15]->complete1  clb.I[1]->complete1  ble[7].out[0]->complete1  clb.I[25]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1171" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1171" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1171 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n609" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->complete1  clb.I[2]->complete1  clb.I[5]->complete1  clb.I[11]->complete1  clb.I[23]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n609" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n609" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n609 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n756" instance="clb[87]" mode="clb">
		<inputs>
			<port name="I">n1417 n643 n758 n1305 n1306 n760 n443_1 n757 n1338 n1307 n1424 open n1308 n598 n436 n499_1 n444 n568 n1412 n607 n437 n1430 n440 n762 n1429 open n1339 n515 </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  ble[1].out[0]->direct1  ble[2].out[0]->direct1  open open open open open ble[8].out[0]->direct1  ble[9].out[0]->direct1  ble[10].out[0]->direct1  ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n1409" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->complete1  ble[6].out[0]->complete1  clb.I[18]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1409" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1409" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1409 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1415" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->complete1  ble[3].out[0]->complete1  clb.I[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1415" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1415" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1415 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1491" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->complete1  ble[3].out[0]->complete1  clb.I[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1491" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1491" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1491 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1416" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->complete1  ble[6].out[0]->complete1  clb.I[18]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1416" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1416" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1416 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1410" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[9].out[0]->complete1  clb.I[9]->complete1  clb.I[12]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1410" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1410" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1410 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1423" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->complete1  clb.I[10]->complete1  clb.I[21]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1423" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1423" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1423 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1411" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->complete1  clb.I[26]->complete1  clb.I[27]->complete1  clb.I[22]->complete1  clb.I[6]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1411" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1411" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1411 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1428" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->complete1  clb.I[13]->complete1  clb.I[1]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1428" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1428" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1428 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1427" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[23]->complete1  clb.I[15]->complete1  ble[7].out[0]->complete1  clb.I[24]->complete1  clb.I[16]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1427" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1427" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1427 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1304" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->complete1  clb.I[3]->complete1  clb.I[4]->complete1  clb.I[17]->complete1  clb.I[20]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1304" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1304" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1304 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1464" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[23]->complete1  clb.I[15]->complete1  ble[7].out[0]->complete1  clb.I[24]->complete1  clb.I[16]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1464" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1464" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1464 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n756" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->complete1  clb.I[2]->complete1  clb.I[5]->complete1  clb.I[23]->complete1  clb.I[14]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n756" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n756" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n756 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n543" instance="clb[88]" mode="clb">
		<inputs>
			<port name="I">n1407 n564 n440 n437 n475 n427_1 n1368 n483 n433 n443_1 n555 n1438 open n1375 ble0_ban1 n428 open open open n1434 n1350 n1436 n544_1 open n1371 n1374 n519_1 open </port>
		</inputs>
		<outputs>
			<port name="O">open open ble[2].out[0]->direct1  ble[3].out[0]->direct1  open open ble[6].out[0]->direct1  ble[7].out[0]->direct1  open ble[9].out[0]->direct1  ble[10].out[0]->direct1  ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n1433" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->complete1  clb.I[19]->complete1  clb.I[21]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1433" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1433" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1433 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1367" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->complete1  clb.I[6]->complete1  clb.I[24]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1367" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1367" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1367 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1366" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->complete1  clb.I[25]->complete1  clb.I[13]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1366" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1366" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1366 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1435" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->complete1  clb.I[6]->complete1  clb.I[24]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1435" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1435" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1435 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1437" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->complete1  clb.I[25]->complete1  clb.I[13]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1437" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1437" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1437 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1369" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  ble[8].out[0]->complete1  clb.I[4]->complete1  clb.I[9]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1369" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1369" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1369 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1432" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->complete1  ble[0].out[0]->complete1  clb.I[11]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1432" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1432" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1432 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1405" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  clb.I[0]->complete1  clb.I[1]->complete1  clb.I[3]->complete1  clb.I[26]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1405" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1405" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1405 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1370" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[20]->complete1  clb.I[7]->complete1  clb.I[8]->complete1  clb.I[10]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1370" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1370" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1370 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1493" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->complete1  ble[0].out[0]->complete1  clb.I[11]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1493" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1493" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1493 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1406" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  ble[8].out[0]->complete1  clb.I[4]->complete1  clb.I[9]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1406" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1406" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1406 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n543" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  clb.I[22]->complete1  clb.I[5]->complete1  clb.I[15]->complete1  clb.I[14]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n543" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n543" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n543 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n575" instance="clb[89]" mode="clb">
		<inputs>
			<port name="I">n470 n915 n450 open n1400 n452 ble0_ban1 n460_1 n1464 n1465 n565 n1398 n483 n635 n574 n515 open open open open open n517 n1149 n542 n1148 n493 sample_buffer~36 sample_buffer~39 </port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]->direct1  ble[2].out[0]->direct1  ble[3].out[0]->direct1  open open ble[6].out[0]->direct1  ble[7].out[0]->direct1  ble[8].out[0]->direct1  ble[9].out[0]->direct1  ble[10].out[0]->direct1  ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n1404" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->complete1  clb.I[21]->complete1  clb.I[22]->complete1  clb.I[6]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1404" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1404" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1404 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1399" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->complete1  clb.I[12]->complete1  clb.I[1]->complete1  clb.I[4]->complete1  ble[5].out[0]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1399" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1399" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1399 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1402" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->complete1  ble[0].out[0]->complete1  clb.I[13]->complete1  clb.I[14]->complete1  clb.I[23]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1402" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1402" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1402 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1456" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->complete1  clb.I[11]->complete1  ble[2].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1456" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1456" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1456 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1403" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[6]->complete1  clb.I[24]->complete1  clb.I[25]->complete1  clb.I[26]->complete1  clb.I[27]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1403" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1403" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1403 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1401" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->complete1  clb.I[21]->complete1  clb.I[22]->complete1  clb.I[6]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1401" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1401" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1401 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1463" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->complete1  ble[0].out[0]->complete1  clb.I[13]->complete1  clb.I[14]->complete1  clb.I[23]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1463" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1463" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1463 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1429" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->complete1  clb.I[12]->complete1  clb.I[1]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1429" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1429" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1429 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1412" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->complete1  clb.I[12]->complete1  clb.I[1]->complete1  clb.I[4]->complete1  ble[5].out[0]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1412" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1412" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1412 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1462" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->complete1  clb.I[8]->complete1  clb.I[9]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1462" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1462" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1462 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1472" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[5]->complete1  clb.I[15]->complete1  clb.I[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1472" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1472" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1472 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n575" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->complete1  clb.I[5]->complete1  clb.I[2]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n575" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n575" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n575 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="dout_4" instance="clb[90]" mode="clb">
		<inputs>
			<port name="I">n1253 n1451 n1287 n1292 n1257 sample_buffer_valid n1332 n1333 open n1286 n1316 n1336 n1347 n1327 n1291 open n1293 n1304 n1322 n1317 n1318 n1326 n1444 n1440 n1310 open n1307 n1308 </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  ble[1].out[0]->direct1  ble[2].out[0]->direct1  ble[3].out[0]->direct1  ble[4].out[0]->direct1  open ble[6].out[0]->direct1  ble[7].out[0]->direct1  ble[8].out[0]->direct1  open open ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">clk </port>
		</clocks>
		<block name="n1335" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->complete1  clb.I[21]->complete1  clb.I[13]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1335" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1335" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1335 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1441" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  clb.I[14]->complete1  clb.I[3]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1441" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1441" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1441 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1443" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[16]->complete1  ble[4].out[0]->complete1  clb.I[24]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1443" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1443" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1443 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1442" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->complete1  clb.I[22]->complete1  ble[0].out[0]->complete1  clb.I[11]->complete1  clb.I[12]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1442" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1442" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1442 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1303" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  clb.I[26]->complete1  clb.I[27]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1303" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1303" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1303 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1448" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->complete1  clb.I[9]->complete1  clb.I[10]->complete1  clb.I[19]->complete1  clb.I[20]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1448" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1448" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1448 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1334" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->complete1  clb.I[11]->complete1  clb.I[12]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1334" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1334" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1334 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="dout_4" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->complete1  clb.I[0]->complete1  ble[11].out[0]->complete1  clb.I[1]->complete1  clb.I[5]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="n439" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n439" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n439 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="dout_4" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">dout_4 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n1446" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  ble[5].out[0]->complete1  ble[9].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1446" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1446" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1446 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1449" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->complete1  clb.I[6]->complete1  clb.I[7]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1449" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1449" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1449 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1447" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[23]->complete1  ble[1].out[0]->complete1  ble[3].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1447" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1447" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1447 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1450" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  ble[5].out[0]->complete1  ble[9].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1450" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1450" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1450 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n1329" instance="clb[91]" mode="clb">
		<inputs>
			<port name="I">n1276 sample_buffer~8 par_dout~8 sample_buffer~32 open sample_buffer~36 open sample_buffer~28 sample_buffer~44 sample_buffer~52 open sample_buffer~40 open sample_buffer~64 open n1224 n1228 n1258 sample_buffer~20 ble0_ban1 par_dout_valid open sample_buffer~4 n1229 sample_buffer~48 sample_buffer~12 sample_buffer~24 sample_buffer~16 </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  ble[1].out[0]->direct1  ble[2].out[0]->direct1  ble[3].out[0]->direct1  ble[4].out[0]->direct1  ble[5].out[0]->direct1  ble[6].out[0]->direct1  ble[7].out[0]->direct1  ble[8].out[0]->direct1  ble[9].out[0]->direct1  ble[10].out[0]->direct1  ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n161" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->complete1  clb.I[20]->complete1  clb.I[18]->complete1  clb.I[3]->complete1  clb.I[27]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n161" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n161" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n161 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n181" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->complete1  clb.I[26]->complete1  clb.I[20]->complete1  clb.I[18]->complete1  clb.I[5]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n181" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n181" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n181 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n336" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->complete1  clb.I[20]->complete1  clb.I[9]->complete1  clb.I[24]->complete1  clb.I[13]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n336" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n336" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n336 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n271" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->complete1  clb.I[20]->complete1  clb.I[5]->complete1  clb.I[11]->complete1  clb.I[9]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n271" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n271" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n271 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n246" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->complete1  clb.I[20]->complete1  clb.I[5]->complete1  clb.I[24]->complete1  clb.I[3]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n246" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n246" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n246 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n96" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->complete1  clb.I[1]->complete1  clb.I[20]->complete1  clb.I[18]->complete1  clb.I[22]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n96" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n96" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n96 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n136" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->complete1  clb.I[25]->complete1  clb.I[20]->complete1  clb.I[27]->complete1  clb.I[7]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n136" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n136" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n136 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1329" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  clb.I[0]->complete1  ble[11].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1329" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1329" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1329 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n406" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->complete1  clb.I[20]->complete1  clb.I[2]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n406" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n406" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n406 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n226" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->complete1  clb.I[20]->complete1  clb.I[3]->complete1  clb.I[7]->complete1  clb.I[8]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n226" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n226" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n226 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n116" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->complete1  clb.I[25]->complete1  clb.I[26]->complete1  clb.I[1]->complete1  clb.I[20]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n116" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n116" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n116 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1285" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">clb.I[15]->complete1  clb.I[16]->complete1  clb.I[23]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1285" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1285" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1285 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n1240" instance="clb[92]" mode="clb">
		<inputs>
			<port name="I">n435_1 n441 n1152 n1301 n531 n1241 ble0_ban1 n518 n1302 sample_buffer~12 n453 n499_1 n466 sample_buffer~19 n442 n513 n464_1 n697 n460_1 n563 n525 open n500 sample_buffer~36 n458 n919 sample_buffer~56 n443_1 </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  ble[1].out[0]->direct1  ble[2].out[0]->direct1  open open open ble[6].out[0]->direct1  ble[7].out[0]->direct1  ble[8].out[0]->direct1  ble[9].out[0]->direct1  ble[10].out[0]->direct1  ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n1299" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[9].out[0]->complete1  clb.I[8]->complete1  clb.I[18]->complete1  ble[6].out[0]->complete1  clb.I[1]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1299" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1299" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1299 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1305" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->complete1  clb.I[24]->complete1  clb.I[25]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1305" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1305" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1305 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1312" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->complete1  ble[3].out[0]->complete1  ble[5].out[0]->complete1  clb.I[24]->complete1  clb.I[25]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1312" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1312" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1312 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1297" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->complete1  clb.I[19]->complete1  clb.I[20]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1297" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1297" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1297 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1296" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[16]->complete1  clb.I[22]->complete1  clb.I[2]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1296" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1296" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1296 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1298" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->complete1  clb.I[9]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1298" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1298" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n1298 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n507" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[6]->complete1  clb.I[13]->complete1  clb.I[23]->complete1  clb.I[26]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n507" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n507" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n507 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1240" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  clb.I[0]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1240" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1240" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n1240 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1295" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->complete1  ble[3].out[0]->complete1  ble[5].out[0]->complete1  clb.I[24]->complete1  clb.I[25]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1295" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1295" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1295 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1300" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->complete1  clb.I[7]->complete1  clb.I[15]->complete1  clb.I[27]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1300" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1300" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1300 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1319" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">ble[11].out[0]->complete1  ble[8].out[0]->complete1  ble[0].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1319" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1319" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1319 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1294" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->complete1  clb.I[5]->complete1  clb.I[11]->complete1  clb.I[12]->complete1  clb.I[14]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1294" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1294" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1294 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n1205" instance="clb[93]" mode="clb">
		<inputs>
			<port name="I">n661 n503 n454 n443_1 n449 n789 n458 n1301 n518 n561 sample_buffer~61 n474_1 open n515 n440 n607 n513 ble0_ban1 n1201 open open n525 n551 n915 n753 sample_buffer~14 open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  open open ble[3].out[0]->direct1  ble[4].out[0]->direct1  ble[5].out[0]->direct1  ble[6].out[0]->direct1  ble[7].out[0]->direct1  open ble[9].out[0]->direct1  ble[10].out[0]->direct1  open </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n1202" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  clb.I[10]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1202" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1202" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n1202 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1272" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->complete1  clb.I[5]->complete1  clb.I[11]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1272" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1272" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1272 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1271" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->complete1  ble[0].out[0]->complete1  clb.I[23]->complete1  clb.I[24]->complete1  clb.I[25]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1271" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1271" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1271 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1338" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->complete1  ble[2].out[0]->complete1  clb.I[21]->complete1  clb.I[22]->complete1  clb.I[6]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1338" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1338" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1338 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1270" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->complete1  ble[2].out[0]->complete1  clb.I[21]->complete1  clb.I[22]->complete1  clb.I[6]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1270" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1270" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1270 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1269" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[15]->complete1  clb.I[4]->complete1  clb.I[9]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1269" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1269" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1269 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1337" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->complete1  ble[9].out[0]->complete1  clb.I[13]->complete1  clb.I[14]->complete1  clb.I[3]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1337" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1337" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1337 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1205" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[11].out[0]->complete1  ble[8].out[0]->complete1  clb.I[0]->complete1  clb.I[5]->complete1  clb.I[11]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1205" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1205" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1205 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1207" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->complete1  clb.I[2]->complete1  clb.I[17]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1207" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1207" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1207 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1339" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->complete1  clb.I[7]->complete1  clb.I[8]->complete1  clb.I[16]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1339" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1339" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1339 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1264" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">ble[11].out[0]->complete1  ble[8].out[0]->complete1  clb.I[0]->complete1  clb.I[5]->complete1  clb.I[11]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1264" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1264" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1264 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1206" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">clb.I[15]->complete1  clb.I[4]->complete1  clb.I[9]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1206" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1206" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1206 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n1217" instance="clb[94]" mode="clb">
		<inputs>
			<port name="I">n493 sample_buffer~28 n1489 n464_1 n500 n1436 sample_buffer~20 n1497 n1493 n568 n643 ble0_ban1 n1377 sample_buffer~47 sample_buffer~35 n490 n1498 n596 n440 n443_1 n1435 n1305 n437 n1218 n561 n515 n1478 n1480 </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  ble[1].out[0]->direct1  ble[2].out[0]->direct1  ble[3].out[0]->direct1  open open ble[6].out[0]->direct1  ble[7].out[0]->direct1  ble[8].out[0]->direct1  ble[9].out[0]->direct1  ble[10].out[0]->direct1  ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n1496" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->complete1  clb.I[8]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1496" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1496" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n1496 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1434" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->complete1  clb.I[12]->complete1  clb.I[25]->complete1  clb.I[18]->complete1  clb.I[19]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1434" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1434" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1434 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1479" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->complete1  clb.I[20]->complete1  clb.I[5]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1479" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1479" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1479 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1375" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->complete1  clb.I[12]->complete1  clb.I[25]->complete1  clb.I[18]->complete1  clb.I[19]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1375" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1375" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1375 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1488" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->complete1  clb.I[26]->complete1  clb.I[27]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1488" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1488" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1488 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1376" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->complete1  ble[8].out[0]->complete1  clb.I[21]->complete1  clb.I[22]->complete1  clb.I[10]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1376" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1376" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1376 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1487" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->complete1  clb.I[8]->complete1  clb.I[2]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1487" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1487" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1487 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1217" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  clb.I[0]->complete1  clb.I[11]->complete1  clb.I[1]->complete1  clb.I[13]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1217" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1217" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1217 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1306" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  clb.I[3]->complete1  clb.I[4]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1306" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1306" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1306 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1499" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->complete1  clb.I[2]->complete1  clb.I[7]->complete1  clb.I[16]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1499" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1499" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1499 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1152" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[11]->complete1  clb.I[15]->complete1  clb.I[6]->complete1  clb.I[14]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1152" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1152" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1152 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1281" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->complete1  ble[10].out[0]->complete1  clb.I[23]->complete1  clb.I[24]->complete1  clb.I[9]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1281" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1281" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1281 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="dout_2" instance="clb[95]" mode="clb">
		<inputs>
			<port name="I">n1254 n1360 n1361 open n1244 n1322 n1327 n547 n555 n442 sample_buffer~30 n519_1 n426 n439_1 n620 n467 n1233 n1275 sample_buffer~39 sample_buffer~45 n451_1 n789 n489_1 sample_buffer_valid n536 ble0_ban1 sample_buffer~36 n1234 </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  ble[1].out[0]->direct1  open ble[3].out[0]->direct1  ble[4].out[0]->direct1  ble[5].out[0]->direct1  ble[6].out[0]->direct1  ble[7].out[0]->direct1  ble[8].out[0]->direct1  ble[9].out[0]->direct1  ble[10].out[0]->direct1  ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">clk </port>
		</clocks>
		<block name="n1273" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->complete1  clb.I[17]->complete1  clb.I[20]->complete1  clb.I[21]->complete1  clb.I[22]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1273" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1273" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1273 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1326" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  clb.I[16]->complete1  clb.I[27]->complete1  clb.I[8]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1326" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1326" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1326 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1274" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[25]->complete1  clb.I[26]->complete1  clb.I[18]->complete1  clb.I[12]->complete1  clb.I[13]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1274" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1274" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1274 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1321" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->complete1  clb.I[5]->complete1  clb.I[6]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1321" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1321" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1321 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1307" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->complete1  clb.I[17]->complete1  clb.I[20]->complete1  clb.I[21]->complete1  clb.I[22]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1307" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1307" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1307 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1325" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[25]->complete1  ble[10].out[0]->complete1  clb.I[9]->complete1  clb.I[10]->complete1  clb.I[19]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1325" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1325" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1325 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1245" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[25]->complete1  clb.I[26]->complete1  clb.I[18]->complete1  clb.I[12]->complete1  clb.I[13]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1245" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1245" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1245 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="dout_2" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->complete1  clb.I[0]->complete1  clb.I[1]->complete1  clb.I[2]->complete1  clb.I[23]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="n431" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n431" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n431 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="dout_2" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">dout_2 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="dout_valid" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[23]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="dout_valid" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">dout_valid </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n1243" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->complete1  clb.I[4]->complete1  clb.I[7]->complete1  clb.I[15]->complete1  clb.I[14]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1243" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1243" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1243 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1235" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[24]->complete1  clb.I[11]->complete1  clb.I[25]->complete1  clb.I[26]->complete1  clb.I[18]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1235" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1235" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1235 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1160" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">clb.I[24]->complete1  clb.I[11]->complete1  clb.I[25]->complete1  clb.I[26]->complete1  clb.I[18]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1160" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1160" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1160 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n1413" instance="clb[96]" mode="clb">
		<inputs>
			<port name="I">n1396 n1490 n1491 n1462 n446 n800 n1467 open n452 n442 n480 n547 n643 n1420 open n598 open n1390 n525 n1422 open open open n570 n607 open n519_1 open </port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]->direct1  open open ble[4].out[0]->direct1  open ble[6].out[0]->direct1  ble[7].out[0]->direct1  ble[8].out[0]->direct1  ble[9].out[0]->direct1  open ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n1395" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->complete1  clb.I[18]->complete1  clb.I[9]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1395" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1395" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1395 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1417" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->complete1  ble[2].out[0]->complete1  clb.I[19]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1417" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1417" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1417 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1418" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->complete1  clb.I[13]->complete1  clb.I[8]->complete1  clb.I[18]->complete1  clb.I[9]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1418" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1418" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1418 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1466" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->complete1  ble[2].out[0]->complete1  clb.I[19]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1466" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1466" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1466 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1419" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->complete1  clb.I[11]->complete1  clb.I[23]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1419" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1419" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1419 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1421" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  ble[0].out[0]->complete1  clb.I[5]->complete1  clb.I[4]->complete1  clb.I[26]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1421" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1421" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1421 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1461" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->complete1  clb.I[3]->complete1  clb.I[6]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1461" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1461" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1461 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1413" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  ble[11].out[0]->complete1  clb.I[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1413" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1413" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1413 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1489" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">ble[9].out[0]->complete1  clb.I[1]->complete1  clb.I[2]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1489" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1489" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1489 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1492" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->complete1  clb.I[3]->complete1  clb.I[6]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1492" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1492" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1492 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1394" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[24]->complete1  clb.I[15]->complete1  clb.I[12]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1394" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1394" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1394 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1393" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  ble[0].out[0]->complete1  clb.I[5]->complete1  clb.I[4]->complete1  clb.I[26]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1393" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1393" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1393 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n1282" instance="clb[97]" mode="clb">
		<inputs>
			<port name="I">n542 n432 n510 n435_1 open n489_1 n1201 n483 open n1342 open n642 n620 open n453 n547 open open open open n519_1 n563 n525 n467 n474_1 n555 open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  open open ble[3].out[0]->direct1  open ble[5].out[0]->direct1  open ble[7].out[0]->direct1  ble[8].out[0]->direct1  ble[9].out[0]->direct1  open open </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n1368" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->complete1  clb.I[14]->complete1  ble[6].out[0]->complete1  clb.I[21]->complete1  clb.I[22]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1368" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1368" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1368 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1283" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  clb.I[3]->complete1  clb.I[20]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1283" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1283" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1283 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1344" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->complete1  clb.I[14]->complete1  ble[6].out[0]->complete1  clb.I[21]->complete1  clb.I[22]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1344" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1344" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1344 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1374" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  clb.I[9]->complete1  ble[2].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1374" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1374" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1374 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1345" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[20]->complete1  clb.I[6]->complete1  clb.I[11]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1345" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1345" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1345 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1341" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  clb.I[9]->complete1  ble[2].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1341" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1341" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1341 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1346" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->complete1  clb.I[24]->complete1  clb.I[25]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1346" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1346" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1346 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1282" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->complete1  ble[11].out[0]->complete1  clb.I[0]->complete1  clb.I[1]->complete1  clb.I[5]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1282" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1282" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1282 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1425" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->complete1  clb.I[14]->complete1  clb.I[7]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1425" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1425" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1425 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1263" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->complete1  clb.I[24]->complete1  clb.I[25]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1263" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1263" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1263 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1343" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->complete1  ble[11].out[0]->complete1  clb.I[0]->complete1  clb.I[1]->complete1  clb.I[5]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1343" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1343" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1343 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1284" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">clb.I[15]->complete1  clb.I[23]->complete1  clb.I[12]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1284" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1284" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1284 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n1157" instance="clb[98]" mode="clb">
		<inputs>
			<port name="I">n808 ble0_ban1 n493 n1490 n474_1 n1491 n1149 n919 n1419 n1204 n1459 n432 n910 n1492 n643 n443_1 n800 n517 n1463 n574 n1484 open n1464 n1453 n1487 n525 n442 n452 </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  open ble[2].out[0]->direct1  ble[3].out[0]->direct1  ble[4].out[0]->direct1  ble[5].out[0]->direct1  open ble[7].out[0]->direct1  ble[8].out[0]->direct1  ble[9].out[0]->direct1  ble[10].out[0]->direct1  ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n1465" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[27]->complete1  clb.I[9]->complete1  ble[6].out[0]->complete1  clb.I[19]->complete1  clb.I[6]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1465" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1465" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1465 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1502" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->complete1  ble[4].out[0]->complete1  clb.I[20]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1502" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1502" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1502 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1494" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->complete1  clb.I[5]->complete1  clb.I[13]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1494" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1494" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1494 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1501" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->complete1  clb.I[23]->complete1  clb.I[24]->complete1  ble[2].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1501" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1501" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1501 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1482" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->complete1  clb.I[22]->complete1  ble[0].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1482" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1482" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1482 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1483" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  clb.I[10]->complete1  clb.I[2]->complete1  clb.I[4]->complete1  clb.I[7]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1483" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1483" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1483 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1431" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->complete1  clb.I[11]->complete1  clb.I[14]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1431" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1431" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1431 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1157" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  clb.I[0]->complete1  clb.I[15]->complete1  clb.I[1]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1157" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1157" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1157 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1426" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  clb.I[4]->complete1  clb.I[7]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1426" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1426" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1426 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1430" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[27]->complete1  clb.I[9]->complete1  ble[6].out[0]->complete1  clb.I[19]->complete1  clb.I[6]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1430" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1430" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1430 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1458" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">ble[11].out[0]->complete1  clb.I[8]->complete1  clb.I[27]->complete1  clb.I[25]->complete1  clb.I[26]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1458" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1458" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1458 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1420" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">clb.I[15]->complete1  clb.I[16]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1420" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1420" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n1420 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n1316" instance="clb[99]" mode="clb">
		<inputs>
			<port name="I">n1179 n1185 n1186 n1209 open open sample_buffer~14 par_dout~8 open sample_buffer~9 par_dout_valid open n1318 open open open din_valid n1197 open sample_buffer~10 open open open open n1317 open ble0_ban1 sample_buffer~26 </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  ble[1].out[0]->direct1  ble[2].out[0]->direct1  ble[3].out[0]->direct1  ble[4].out[0]->direct1  ble[5].out[0]->direct1  ble[6].out[0]->direct1  ble[7].out[0]->direct1  open open ble[10].out[0]->direct1  ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">clk </port>
		</clocks>
		<block name="n539" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[16]->complete1  ble[4].out[0]->complete1  ble[0].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="n539" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n539" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n539 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="par_dout~15" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">par_dout~15 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n514" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->complete1  clb.I[16]->complete1  ble[1].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="n514" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n514" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n514 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="par_dout~11" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">par_dout~11 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n524" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[16]->complete1  ble[3].out[0]->complete1  ble[2].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="n524" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n524" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n524 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="par_dout~13" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">par_dout~13 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n519" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[16]->complete1  ble[1].out[0]->complete1  ble[3].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="n519" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n519" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n519 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="par_dout~12" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">par_dout~12 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n529" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[16]->complete1  ble[2].out[0]->complete1  ble[4].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="n529" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n529" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n529 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="par_dout~14" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">par_dout~14 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n41" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->complete1  clb.I[10]->complete1  ble[8].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n41" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n41" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n41 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n411" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->complete1  ble[9].out[0]->complete1  clb.I[9]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n411" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n411" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n411 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1316" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  clb.I[0]->complete1  clb.I[1]->complete1  clb.I[2]->complete1  clb.I[3]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1316" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1316" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1316 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="par_dout~10" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->complete1  clb.I[16]->complete1  ble[9].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="n509" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n509" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n509 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="par_dout~10" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">par_dout~10 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="par_dout~9" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[16]->complete1  ble[9].out[0]->complete1  clb.I[7]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="n499" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n499" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n499 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="par_dout~9" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">par_dout~9 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n126" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[26]->complete1  clb.I[19]->complete1  clb.I[6]->complete1  clb.I[27]->complete1  clb.I[10]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n126" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n126" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n126 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1359" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->complete1  clb.I[24]->complete1  clb.I[12]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1359" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1359" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1359 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n1451" instance="clb[100]" mode="clb">
		<inputs>
			<port name="I">n1328 n1331 n1349 n489_1 n460_1 n1302 open n507 n441 n1300 n640 n456 n451_1 n542 n642 n443_1 sample_buffer~29 n1256 n518 n437 n1351 n1354 n762 n494_1 sample_buffer~46 n789 n474_1 open </port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]->direct1  open ble[3].out[0]->direct1  open open ble[6].out[0]->direct1  ble[7].out[0]->direct1  ble[8].out[0]->direct1  open ble[10].out[0]->direct1  ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n1355" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->complete1  clb.I[18]->complete1  clb.I[19]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1355" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1355" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1355 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1386" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[9].out[0]->complete1  ble[2].out[0]->complete1  ble[4].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1386" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1386" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1386 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1348" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  clb.I[20]->complete1  clb.I[26]->complete1  clb.I[13]->complete1  clb.I[14]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1348" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1348" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1348 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1347" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[9].out[0]->complete1  ble[2].out[0]->complete1  ble[4].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1347" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1347" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1347 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1353" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[21]->complete1  ble[0].out[0]->complete1  clb.I[22]->complete1  clb.I[11]->complete1  clb.I[23]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1353" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1353" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1353 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1309" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->complete1  clb.I[7]->complete1  clb.I[8]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1309" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1309" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1309 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1381" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[21]->complete1  ble[0].out[0]->complete1  clb.I[22]->complete1  clb.I[11]->complete1  clb.I[23]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1381" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1381" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1381 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1451" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  clb.I[0]->complete1  clb.I[1]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1451" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1451" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1451 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1377" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">ble[11].out[0]->complete1  ble[5].out[0]->complete1  clb.I[12]->complete1  clb.I[25]->complete1  clb.I[3]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1377" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1377" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1377 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1352" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->complete1  clb.I[7]->complete1  clb.I[8]->complete1  clb.I[9]->complete1  clb.I[5]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1352" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1352" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1352 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1308" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">ble[11].out[0]->complete1  ble[5].out[0]->complete1  clb.I[12]->complete1  clb.I[25]->complete1  clb.I[3]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1308" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1308" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1308 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1301" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">clb.I[15]->complete1  clb.I[16]->complete1  clb.I[24]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1301" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1301" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1301 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n1497" instance="clb[101]" mode="clb">
		<inputs>
			<port name="I">n1387 n1432 n800 n519_1 n446 open n435_1 n910 n494_1 n445 n441 n1496 n1489 n513 n1312 n1408 open n1364 n563 n620 n635 n762 n456 n806 n1388 n1415 n1311 open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  ble[1].out[0]->direct1  open ble[3].out[0]->direct1  ble[4].out[0]->direct1  ble[5].out[0]->direct1  open ble[7].out[0]->direct1  open open ble[10].out[0]->direct1  ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n1422" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->complete1  ble[2].out[0]->complete1  ble[6].out[0]->complete1  clb.I[21]->complete1  clb.I[22]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1422" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1422" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1422 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1396" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[9].out[0]->complete1  ble[8].out[0]->complete1  clb.I[6]->complete1  clb.I[19]->complete1  clb.I[8]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1396" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1396" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1396 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1372" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->complete1  clb.I[9]->complete1  clb.I[10]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1372" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1372" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1372 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1379" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->complete1  clb.I[26]->complete1  clb.I[14]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1379" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1379" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1379 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1371" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->complete1  ble[2].out[0]->complete1  ble[6].out[0]->complete1  clb.I[21]->complete1  clb.I[22]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1371" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1371" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1371 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1313" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[9].out[0]->complete1  ble[8].out[0]->complete1  clb.I[6]->complete1  clb.I[19]->complete1  clb.I[8]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1313" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1313" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1313 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1373" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->complete1  clb.I[20]->complete1  clb.I[13]->complete1  clb.I[23]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1373" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1373" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1373 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1497" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  clb.I[0]->complete1  clb.I[1]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1497" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1497" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1497 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1315" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  clb.I[4]->complete1  clb.I[3]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1315" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1315" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1315 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1314" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->complete1  clb.I[9]->complete1  clb.I[10]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1314" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1314" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1314 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1498" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[24]->complete1  clb.I[15]->complete1  clb.I[25]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1498" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1498" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1498 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1495" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->complete1  clb.I[11]->complete1  clb.I[12]->complete1  ble[10].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1495" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1495" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1495 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n1350" instance="clb[102]" mode="clb">
		<inputs>
			<port name="I">sample_buffer~17 sample_buffer~50 open sample_buffer~62 sample_buffer~66 sample_buffer~18 open sample_buffer~26 sample_buffer~46 sample_buffer~38 sample_buffer~42 open sample_buffer~74 open open sample_buffer~58 sample_buffer~34 n555 ble0_ban1 sample_buffer~54 open sample_buffer~70 sample_buffer~22 open open sample_buffer~30 open par_dout_valid </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  ble[1].out[0]->direct1  ble[2].out[0]->direct1  ble[3].out[0]->direct1  ble[4].out[0]->direct1  ble[5].out[0]->direct1  ble[6].out[0]->direct1  ble[7].out[0]->direct1  ble[8].out[0]->direct1  ble[9].out[0]->direct1  ble[10].out[0]->direct1  ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n191" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->complete1  clb.I[9]->complete1  clb.I[27]->complete1  clb.I[7]->complete1  clb.I[22]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n191" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n191" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n191 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n371" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->complete1  clb.I[15]->complete1  clb.I[27]->complete1  clb.I[19]->complete1  clb.I[21]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n371" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n371" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n371 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n236" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->complete1  clb.I[27]->complete1  clb.I[8]->complete1  clb.I[16]->complete1  clb.I[25]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n236" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n236" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n236 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n261" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->complete1  clb.I[9]->complete1  clb.I[27]->complete1  clb.I[1]->complete1  clb.I[16]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n261" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n261" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n261 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n216" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->complete1  clb.I[27]->complete1  clb.I[10]->complete1  clb.I[25]->complete1  clb.I[7]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n216" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n216" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n216 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n301" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->complete1  clb.I[15]->complete1  clb.I[27]->complete1  clb.I[8]->complete1  clb.I[10]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n301" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n301" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n301 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n171" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->complete1  clb.I[27]->complete1  clb.I[16]->complete1  clb.I[22]->complete1  clb.I[5]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n171" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n171" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n171 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1350" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  clb.I[18]->complete1  clb.I[0]->complete1  clb.I[9]->complete1  clb.I[15]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1350" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1350" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1350 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n281" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->complete1  clb.I[9]->complete1  clb.I[27]->complete1  clb.I[10]->complete1  clb.I[19]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n281" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n281" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n281 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n346" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->complete1  clb.I[27]->complete1  clb.I[1]->complete1  clb.I[19]->complete1  clb.I[4]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n346" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n346" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n346 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n326" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->complete1  clb.I[3]->complete1  clb.I[27]->complete1  clb.I[8]->complete1  clb.I[1]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n326" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n326" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n326 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n391" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->complete1  clb.I[15]->complete1  clb.I[3]->complete1  clb.I[12]->complete1  clb.I[27]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n391" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n391" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n391 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n1477" instance="clb[103]" mode="clb">
		<inputs>
			<port name="I">n1479 n1480 n437 n642 din n460_1 n564 n467 n454 ble0_ban1 n518 n519_1 n474_1 n1426 n445 n435_1 n620 n1478 din_valid n1427 n640 n1430 n1406 n441 n494_1 n542 open n1425 </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  ble[1].out[0]->direct1  ble[2].out[0]->direct1  ble[3].out[0]->direct1  ble[4].out[0]->direct1  open ble[6].out[0]->direct1  ble[7].out[0]->direct1  ble[8].out[0]->direct1  open ble[10].out[0]->direct1  ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">clk </port>
		</clocks>
		<block name="n1467" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->complete1  clb.I[19]->complete1  clb.I[21]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1467" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1467" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1467 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1460" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  ble[8].out[0]->complete1  clb.I[22]->complete1  clb.I[6]->complete1  clb.I[11]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1460" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1460" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1460 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1473" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[5]->complete1  clb.I[27]->complete1  clb.I[13]->complete1  clb.I[14]->complete1  clb.I[23]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1473" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1473" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1473 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1354" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->complete1  clb.I[5]->complete1  clb.I[8]->complete1  clb.I[9]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1354" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1354" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1354 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1424" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[5]->complete1  clb.I[27]->complete1  clb.I[13]->complete1  clb.I[14]->complete1  clb.I[23]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1424" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1424" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1424 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1384" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[20]->complete1  clb.I[10]->complete1  clb.I[2]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1384" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1384" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1384 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="par_dout~0" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->complete1  clb.I[4]->complete1  clb.I[18]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="n504" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n504" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n504 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="par_dout~0" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">par_dout~0 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n1477" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  clb.I[0]->complete1  clb.I[1]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1477" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1477" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1477 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1407" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">ble[9].out[0]->complete1  ble[5].out[0]->complete1  clb.I[12]->complete1  clb.I[25]->complete1  clb.I[3]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1407" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1407" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1407 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1383" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->complete1  clb.I[5]->complete1  clb.I[8]->complete1  clb.I[9]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1383" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1383" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1383 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1382" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">ble[9].out[0]->complete1  ble[5].out[0]->complete1  clb.I[12]->complete1  clb.I[25]->complete1  clb.I[3]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1382" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1382" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1382 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1302" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">clb.I[15]->complete1  clb.I[16]->complete1  clb.I[24]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1302" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1302" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1302 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n1500" instance="clb[104]" mode="clb">
		<inputs>
			<port name="I">n1439 par_dout~14 par_dout~5 sample_buffer~18 sample_buffer~30 sample_buffer~17 n1459 sample_buffer~2 sample_buffer~6 open n1461 sample_buffer~5 n1485 sample_buffer~1 n1347 n1443 n1444 n1363 sample_buffer~14 par_dout_valid n1455 n1468 ble0_ban1 n1335 n1336 n1504 n1486 par_dout~1 </port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]->direct1  ble[2].out[0]->direct1  ble[3].out[0]->direct1  ble[4].out[0]->direct1  open open ble[7].out[0]->direct1  ble[8].out[0]->direct1  ble[9].out[0]->direct1  ble[10].out[0]->direct1  ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="open" instance="ble[0]"/>
		<block name="n61" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[22]->complete1  clb.I[18]->complete1  clb.I[19]->complete1  clb.I[7]->complete1  clb.I[1]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n61" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n61" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n61 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n76" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[22]->complete1  clb.I[19]->complete1  clb.I[13]->complete1  clb.I[5]->complete1  clb.I[11]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n76" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n76" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n76 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n91" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->complete1  clb.I[13]->complete1  clb.I[27]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n91" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n91" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n91 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n311" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->complete1  clb.I[11]->complete1  clb.I[2]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n311" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n311" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n311 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1505" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[20]->complete1  clb.I[10]->complete1  clb.I[21]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1505" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1505" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1505 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="open" instance="ble[6]"/>
		<block name="n1500" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  clb.I[0]->complete1  ble[11].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1500" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1500" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1500 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n151" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[22]->complete1  clb.I[18]->complete1  clb.I[3]->complete1  clb.I[4]->complete1  clb.I[19]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n151" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n151" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n151 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n81" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[22]->complete1  clb.I[3]->complete1  clb.I[19]->complete1  clb.I[7]->complete1  clb.I[8]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n81" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n81" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n81 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1503" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[25]->complete1  ble[5].out[0]->complete1  clb.I[12]->complete1  clb.I[26]->complete1  clb.I[6]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1503" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1503" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1503 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1445" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">clb.I[15]->complete1  clb.I[16]->complete1  clb.I[23]->complete1  clb.I[24]->complete1  clb.I[14]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1445" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1445" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1445 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="din_valid" instance="io[105]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="din_valid" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">din_valid </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="n46" instance="clb[106]" mode="clb">
		<inputs>
			<port name="I">par_dout~11 sample_buffer~75 sample_buffer~59 ble0_ban1 sample_buffer~3 open sample_buffer~12 sample_buffer~7 sample_buffer~15 sample_buffer~0 open par_dout~15 sample_buffer~16 sample_buffer~47 sample_buffer~23 sample_buffer~63 open sample_buffer~11 par_dout_valid sample_buffer~31 par_dout~12 sample_buffer~19 open par_dout~0 sample_buffer~43 sample_buffer~4 sample_buffer~35 sample_buffer~51 </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  ble[1].out[0]->direct1  ble[2].out[0]->direct1  ble[3].out[0]->direct1  ble[4].out[0]->direct1  ble[5].out[0]->direct1  ble[6].out[0]->direct1  ble[7].out[0]->direct1  ble[8].out[0]->direct1  ble[9].out[0]->direct1  ble[10].out[0]->direct1  ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n396" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->complete1  clb.I[3]->complete1  clb.I[15]->complete1  clb.I[2]->complete1  clb.I[1]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n396" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n396" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n396 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n156" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->complete1  clb.I[3]->complete1  clb.I[21]->complete1  clb.I[8]->complete1  clb.I[19]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n156" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n156" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n156 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n176" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->complete1  clb.I[3]->complete1  clb.I[21]->complete1  clb.I[26]->complete1  clb.I[14]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n176" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n176" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n176 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n241" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->complete1  clb.I[3]->complete1  clb.I[19]->complete1  clb.I[26]->complete1  clb.I[13]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n241" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n241" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n241 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n331" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->complete1  clb.I[3]->complete1  clb.I[13]->complete1  clb.I[27]->complete1  clb.I[15]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n331" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n331" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n331 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n51" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->complete1  clb.I[9]->complete1  clb.I[3]->complete1  clb.I[6]->complete1  clb.I[20]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n51" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n51" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n51 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n306" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->complete1  clb.I[3]->complete1  clb.I[13]->complete1  clb.I[2]->complete1  clb.I[24]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n306" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n306" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n306 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n46" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->complete1  clb.I[18]->complete1  clb.I[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n46" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n46" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n46 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n86" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->complete1  clb.I[3]->complete1  clb.I[21]->complete1  clb.I[4]->complete1  clb.I[7]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n86" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n86" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n86 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n66" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->complete1  clb.I[3]->complete1  clb.I[4]->complete1  clb.I[8]->complete1  clb.I[11]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n66" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n66" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n66 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n71" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->complete1  clb.I[9]->complete1  clb.I[3]->complete1  clb.I[12]->complete1  clb.I[25]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n71" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n71" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n71 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n36" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->complete1  clb.I[9]->complete1  clb.I[23]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n36" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n36" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n36 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n56" instance="clb[107]" mode="clb">
		<inputs>
			<port name="I">sample_buffer~13 sample_buffer~1 ble0_ban1 open sample_buffer~44 open sample_buffer~67 sample_buffer~48 sample_buffer~60 sample_buffer~51 open par_dout_valid sample_buffer~57 sample_buffer~39 sample_buffer~43 sample_buffer~68 open open sample_buffer~56 sample_buffer~40 sample_buffer~27 sample_buffer~31 sample_buffer~23 par_dout~13 sample_buffer~61 sample_buffer~73 sample_buffer~52 sample_buffer~55 </port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]->direct1  ble[2].out[0]->direct1  ble[3].out[0]->direct1  open ble[5].out[0]->direct1  open ble[7].out[0]->direct1  ble[8].out[0]->direct1  ble[9].out[0]->direct1  ble[10].out[0]->direct1  ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="open" instance="ble[0]"/>
		<block name="n286" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  clb.I[11]->complete1  clb.I[27]->complete1  clb.I[13]->complete1  clb.I[14]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n286" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n286" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n286 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n196" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  clb.I[11]->complete1  clb.I[13]->complete1  clb.I[20]->complete1  clb.I[22]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n196" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n196" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n196 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n221" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  clb.I[11]->complete1  clb.I[14]->complete1  clb.I[20]->complete1  clb.I[21]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n221" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n221" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n221 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="open" instance="ble[4]"/>
		<block name="n291" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  clb.I[11]->complete1  clb.I[18]->complete1  clb.I[19]->complete1  clb.I[4]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n291" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n291" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n291 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="open" instance="ble[6]"/>
		<block name="n56" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  clb.I[0]->complete1  clb.I[1]->complete1  clb.I[11]->complete1  clb.I[23]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n56" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n56" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n56 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n316" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  clb.I[11]->complete1  clb.I[4]->complete1  clb.I[7]->complete1  clb.I[8]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n316" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n316" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n316 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n351" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  clb.I[11]->complete1  clb.I[9]->complete1  clb.I[27]->complete1  clb.I[6]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n351" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n351" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n351 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n356" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  clb.I[11]->complete1  clb.I[26]->complete1  clb.I[18]->complete1  clb.I[15]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n356" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n356" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n356 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n386" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  clb.I[11]->complete1  clb.I[12]->complete1  clb.I[24]->complete1  clb.I[25]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n386" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n386" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n386 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="din" instance="io[108]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="din" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">din </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:dout_valid" instance="io[109]" mode="outpad">
		<inputs>
			<port name="outpad">dout_valid </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:dout_valid" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:dout_6" instance="io[110]" mode="outpad">
		<inputs>
			<port name="outpad">dout_6 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:dout_6" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:dout_0" instance="io[111]" mode="outpad">
		<inputs>
			<port name="outpad">dout_0 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:dout_0" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:dout_1" instance="io[112]" mode="outpad">
		<inputs>
			<port name="outpad">dout_1 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:dout_1" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:dout_7" instance="io[113]" mode="outpad">
		<inputs>
			<port name="outpad">dout_7 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:dout_7" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:dout_2" instance="io[114]" mode="outpad">
		<inputs>
			<port name="outpad">dout_2 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:dout_2" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:dout_3" instance="io[115]" mode="outpad">
		<inputs>
			<port name="outpad">dout_3 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:dout_3" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:dout_4" instance="io[116]" mode="outpad">
		<inputs>
			<port name="outpad">dout_4 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:dout_4" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:dout_5" instance="io[117]" mode="outpad">
		<inputs>
			<port name="outpad">dout_5 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:dout_5" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:dout_8" instance="io[118]" mode="outpad">
		<inputs>
			<port name="outpad">dout_8 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:dout_8" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="clk" instance="io[119]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="clk" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">clk </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
</block>

