

================================================================
== Vitis HLS Report for 'int8_8x8_wrapper_wrapper_1'
================================================================
* Date:           Wed Jan 28 08:24:52 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        matrix_multiply_8x8_proj
* Solution:       int8_8x8_solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       33|       33|  0.165 us|  0.165 us|    1|    1|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------+------------------+---------+---------+----------+----------+-----+-----+----------+
        |                            |                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |          Instance          |      Module      |   min   |   max   |    min   |    max   | min | max |   Type   |
        +----------------------------+------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_int8_8x8_wrapper_fu_20  |int8_8x8_wrapper  |       33|       33|  0.165 us|  0.165 us|    1|    1|  yes(flp)|
        +----------------------------+------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 34, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.65>
ST_1 : Operation 35 [34/34] (3.65ns)   --->   "%call_ln7 = call void @int8_8x8_wrapper, i64 %a_stream, i64 %b_stream, i128 %c_stream" [../../library/int8_8x8/int8_8x8_wrapper.cpp:7]   --->   Operation 35 'call' 'call_ln7' <Predicate = true> <Delay = 3.65> <CoreInst = "BlackBox">   --->   Core 118 'BlackBox' <Latency = 33> <II = 1> <Delay = 0.00> <IPBlock> <Opcode : 'call' 'blackbox'> <InPorts = 0> <OutPorts = 0> <Async> <CReg>

State 2 <SV = 1> <Delay = 3.65>
ST_2 : Operation 36 [33/34] (3.65ns)   --->   "%call_ln7 = call void @int8_8x8_wrapper, i64 %a_stream, i64 %b_stream, i128 %c_stream" [../../library/int8_8x8/int8_8x8_wrapper.cpp:7]   --->   Operation 36 'call' 'call_ln7' <Predicate = true> <Delay = 3.65> <CoreInst = "BlackBox">   --->   Core 118 'BlackBox' <Latency = 33> <II = 1> <Delay = 0.00> <IPBlock> <Opcode : 'call' 'blackbox'> <InPorts = 0> <OutPorts = 0> <Async> <CReg>

State 3 <SV = 2> <Delay = 3.65>
ST_3 : Operation 37 [32/34] (3.65ns)   --->   "%call_ln7 = call void @int8_8x8_wrapper, i64 %a_stream, i64 %b_stream, i128 %c_stream" [../../library/int8_8x8/int8_8x8_wrapper.cpp:7]   --->   Operation 37 'call' 'call_ln7' <Predicate = true> <Delay = 3.65> <CoreInst = "BlackBox">   --->   Core 118 'BlackBox' <Latency = 33> <II = 1> <Delay = 0.00> <IPBlock> <Opcode : 'call' 'blackbox'> <InPorts = 0> <OutPorts = 0> <Async> <CReg>

State 4 <SV = 3> <Delay = 3.65>
ST_4 : Operation 38 [31/34] (3.65ns)   --->   "%call_ln7 = call void @int8_8x8_wrapper, i64 %a_stream, i64 %b_stream, i128 %c_stream" [../../library/int8_8x8/int8_8x8_wrapper.cpp:7]   --->   Operation 38 'call' 'call_ln7' <Predicate = true> <Delay = 3.65> <CoreInst = "BlackBox">   --->   Core 118 'BlackBox' <Latency = 33> <II = 1> <Delay = 0.00> <IPBlock> <Opcode : 'call' 'blackbox'> <InPorts = 0> <OutPorts = 0> <Async> <CReg>

State 5 <SV = 4> <Delay = 3.65>
ST_5 : Operation 39 [30/34] (3.65ns)   --->   "%call_ln7 = call void @int8_8x8_wrapper, i64 %a_stream, i64 %b_stream, i128 %c_stream" [../../library/int8_8x8/int8_8x8_wrapper.cpp:7]   --->   Operation 39 'call' 'call_ln7' <Predicate = true> <Delay = 3.65> <CoreInst = "BlackBox">   --->   Core 118 'BlackBox' <Latency = 33> <II = 1> <Delay = 0.00> <IPBlock> <Opcode : 'call' 'blackbox'> <InPorts = 0> <OutPorts = 0> <Async> <CReg>

State 6 <SV = 5> <Delay = 3.65>
ST_6 : Operation 40 [29/34] (3.65ns)   --->   "%call_ln7 = call void @int8_8x8_wrapper, i64 %a_stream, i64 %b_stream, i128 %c_stream" [../../library/int8_8x8/int8_8x8_wrapper.cpp:7]   --->   Operation 40 'call' 'call_ln7' <Predicate = true> <Delay = 3.65> <CoreInst = "BlackBox">   --->   Core 118 'BlackBox' <Latency = 33> <II = 1> <Delay = 0.00> <IPBlock> <Opcode : 'call' 'blackbox'> <InPorts = 0> <OutPorts = 0> <Async> <CReg>

State 7 <SV = 6> <Delay = 3.65>
ST_7 : Operation 41 [28/34] (3.65ns)   --->   "%call_ln7 = call void @int8_8x8_wrapper, i64 %a_stream, i64 %b_stream, i128 %c_stream" [../../library/int8_8x8/int8_8x8_wrapper.cpp:7]   --->   Operation 41 'call' 'call_ln7' <Predicate = true> <Delay = 3.65> <CoreInst = "BlackBox">   --->   Core 118 'BlackBox' <Latency = 33> <II = 1> <Delay = 0.00> <IPBlock> <Opcode : 'call' 'blackbox'> <InPorts = 0> <OutPorts = 0> <Async> <CReg>

State 8 <SV = 7> <Delay = 3.65>
ST_8 : Operation 42 [27/34] (3.65ns)   --->   "%call_ln7 = call void @int8_8x8_wrapper, i64 %a_stream, i64 %b_stream, i128 %c_stream" [../../library/int8_8x8/int8_8x8_wrapper.cpp:7]   --->   Operation 42 'call' 'call_ln7' <Predicate = true> <Delay = 3.65> <CoreInst = "BlackBox">   --->   Core 118 'BlackBox' <Latency = 33> <II = 1> <Delay = 0.00> <IPBlock> <Opcode : 'call' 'blackbox'> <InPorts = 0> <OutPorts = 0> <Async> <CReg>

State 9 <SV = 8> <Delay = 3.65>
ST_9 : Operation 43 [26/34] (3.65ns)   --->   "%call_ln7 = call void @int8_8x8_wrapper, i64 %a_stream, i64 %b_stream, i128 %c_stream" [../../library/int8_8x8/int8_8x8_wrapper.cpp:7]   --->   Operation 43 'call' 'call_ln7' <Predicate = true> <Delay = 3.65> <CoreInst = "BlackBox">   --->   Core 118 'BlackBox' <Latency = 33> <II = 1> <Delay = 0.00> <IPBlock> <Opcode : 'call' 'blackbox'> <InPorts = 0> <OutPorts = 0> <Async> <CReg>

State 10 <SV = 9> <Delay = 3.65>
ST_10 : Operation 44 [25/34] (3.65ns)   --->   "%call_ln7 = call void @int8_8x8_wrapper, i64 %a_stream, i64 %b_stream, i128 %c_stream" [../../library/int8_8x8/int8_8x8_wrapper.cpp:7]   --->   Operation 44 'call' 'call_ln7' <Predicate = true> <Delay = 3.65> <CoreInst = "BlackBox">   --->   Core 118 'BlackBox' <Latency = 33> <II = 1> <Delay = 0.00> <IPBlock> <Opcode : 'call' 'blackbox'> <InPorts = 0> <OutPorts = 0> <Async> <CReg>

State 11 <SV = 10> <Delay = 3.65>
ST_11 : Operation 45 [24/34] (3.65ns)   --->   "%call_ln7 = call void @int8_8x8_wrapper, i64 %a_stream, i64 %b_stream, i128 %c_stream" [../../library/int8_8x8/int8_8x8_wrapper.cpp:7]   --->   Operation 45 'call' 'call_ln7' <Predicate = true> <Delay = 3.65> <CoreInst = "BlackBox">   --->   Core 118 'BlackBox' <Latency = 33> <II = 1> <Delay = 0.00> <IPBlock> <Opcode : 'call' 'blackbox'> <InPorts = 0> <OutPorts = 0> <Async> <CReg>

State 12 <SV = 11> <Delay = 3.65>
ST_12 : Operation 46 [23/34] (3.65ns)   --->   "%call_ln7 = call void @int8_8x8_wrapper, i64 %a_stream, i64 %b_stream, i128 %c_stream" [../../library/int8_8x8/int8_8x8_wrapper.cpp:7]   --->   Operation 46 'call' 'call_ln7' <Predicate = true> <Delay = 3.65> <CoreInst = "BlackBox">   --->   Core 118 'BlackBox' <Latency = 33> <II = 1> <Delay = 0.00> <IPBlock> <Opcode : 'call' 'blackbox'> <InPorts = 0> <OutPorts = 0> <Async> <CReg>

State 13 <SV = 12> <Delay = 3.65>
ST_13 : Operation 47 [22/34] (3.65ns)   --->   "%call_ln7 = call void @int8_8x8_wrapper, i64 %a_stream, i64 %b_stream, i128 %c_stream" [../../library/int8_8x8/int8_8x8_wrapper.cpp:7]   --->   Operation 47 'call' 'call_ln7' <Predicate = true> <Delay = 3.65> <CoreInst = "BlackBox">   --->   Core 118 'BlackBox' <Latency = 33> <II = 1> <Delay = 0.00> <IPBlock> <Opcode : 'call' 'blackbox'> <InPorts = 0> <OutPorts = 0> <Async> <CReg>

State 14 <SV = 13> <Delay = 3.65>
ST_14 : Operation 48 [21/34] (3.65ns)   --->   "%call_ln7 = call void @int8_8x8_wrapper, i64 %a_stream, i64 %b_stream, i128 %c_stream" [../../library/int8_8x8/int8_8x8_wrapper.cpp:7]   --->   Operation 48 'call' 'call_ln7' <Predicate = true> <Delay = 3.65> <CoreInst = "BlackBox">   --->   Core 118 'BlackBox' <Latency = 33> <II = 1> <Delay = 0.00> <IPBlock> <Opcode : 'call' 'blackbox'> <InPorts = 0> <OutPorts = 0> <Async> <CReg>

State 15 <SV = 14> <Delay = 3.65>
ST_15 : Operation 49 [20/34] (3.65ns)   --->   "%call_ln7 = call void @int8_8x8_wrapper, i64 %a_stream, i64 %b_stream, i128 %c_stream" [../../library/int8_8x8/int8_8x8_wrapper.cpp:7]   --->   Operation 49 'call' 'call_ln7' <Predicate = true> <Delay = 3.65> <CoreInst = "BlackBox">   --->   Core 118 'BlackBox' <Latency = 33> <II = 1> <Delay = 0.00> <IPBlock> <Opcode : 'call' 'blackbox'> <InPorts = 0> <OutPorts = 0> <Async> <CReg>

State 16 <SV = 15> <Delay = 3.65>
ST_16 : Operation 50 [19/34] (3.65ns)   --->   "%call_ln7 = call void @int8_8x8_wrapper, i64 %a_stream, i64 %b_stream, i128 %c_stream" [../../library/int8_8x8/int8_8x8_wrapper.cpp:7]   --->   Operation 50 'call' 'call_ln7' <Predicate = true> <Delay = 3.65> <CoreInst = "BlackBox">   --->   Core 118 'BlackBox' <Latency = 33> <II = 1> <Delay = 0.00> <IPBlock> <Opcode : 'call' 'blackbox'> <InPorts = 0> <OutPorts = 0> <Async> <CReg>

State 17 <SV = 16> <Delay = 3.65>
ST_17 : Operation 51 [18/34] (3.65ns)   --->   "%call_ln7 = call void @int8_8x8_wrapper, i64 %a_stream, i64 %b_stream, i128 %c_stream" [../../library/int8_8x8/int8_8x8_wrapper.cpp:7]   --->   Operation 51 'call' 'call_ln7' <Predicate = true> <Delay = 3.65> <CoreInst = "BlackBox">   --->   Core 118 'BlackBox' <Latency = 33> <II = 1> <Delay = 0.00> <IPBlock> <Opcode : 'call' 'blackbox'> <InPorts = 0> <OutPorts = 0> <Async> <CReg>

State 18 <SV = 17> <Delay = 3.65>
ST_18 : Operation 52 [17/34] (3.65ns)   --->   "%call_ln7 = call void @int8_8x8_wrapper, i64 %a_stream, i64 %b_stream, i128 %c_stream" [../../library/int8_8x8/int8_8x8_wrapper.cpp:7]   --->   Operation 52 'call' 'call_ln7' <Predicate = true> <Delay = 3.65> <CoreInst = "BlackBox">   --->   Core 118 'BlackBox' <Latency = 33> <II = 1> <Delay = 0.00> <IPBlock> <Opcode : 'call' 'blackbox'> <InPorts = 0> <OutPorts = 0> <Async> <CReg>

State 19 <SV = 18> <Delay = 3.65>
ST_19 : Operation 53 [16/34] (3.65ns)   --->   "%call_ln7 = call void @int8_8x8_wrapper, i64 %a_stream, i64 %b_stream, i128 %c_stream" [../../library/int8_8x8/int8_8x8_wrapper.cpp:7]   --->   Operation 53 'call' 'call_ln7' <Predicate = true> <Delay = 3.65> <CoreInst = "BlackBox">   --->   Core 118 'BlackBox' <Latency = 33> <II = 1> <Delay = 0.00> <IPBlock> <Opcode : 'call' 'blackbox'> <InPorts = 0> <OutPorts = 0> <Async> <CReg>

State 20 <SV = 19> <Delay = 3.65>
ST_20 : Operation 54 [15/34] (3.65ns)   --->   "%call_ln7 = call void @int8_8x8_wrapper, i64 %a_stream, i64 %b_stream, i128 %c_stream" [../../library/int8_8x8/int8_8x8_wrapper.cpp:7]   --->   Operation 54 'call' 'call_ln7' <Predicate = true> <Delay = 3.65> <CoreInst = "BlackBox">   --->   Core 118 'BlackBox' <Latency = 33> <II = 1> <Delay = 0.00> <IPBlock> <Opcode : 'call' 'blackbox'> <InPorts = 0> <OutPorts = 0> <Async> <CReg>

State 21 <SV = 20> <Delay = 3.65>
ST_21 : Operation 55 [14/34] (3.65ns)   --->   "%call_ln7 = call void @int8_8x8_wrapper, i64 %a_stream, i64 %b_stream, i128 %c_stream" [../../library/int8_8x8/int8_8x8_wrapper.cpp:7]   --->   Operation 55 'call' 'call_ln7' <Predicate = true> <Delay = 3.65> <CoreInst = "BlackBox">   --->   Core 118 'BlackBox' <Latency = 33> <II = 1> <Delay = 0.00> <IPBlock> <Opcode : 'call' 'blackbox'> <InPorts = 0> <OutPorts = 0> <Async> <CReg>

State 22 <SV = 21> <Delay = 3.65>
ST_22 : Operation 56 [13/34] (3.65ns)   --->   "%call_ln7 = call void @int8_8x8_wrapper, i64 %a_stream, i64 %b_stream, i128 %c_stream" [../../library/int8_8x8/int8_8x8_wrapper.cpp:7]   --->   Operation 56 'call' 'call_ln7' <Predicate = true> <Delay = 3.65> <CoreInst = "BlackBox">   --->   Core 118 'BlackBox' <Latency = 33> <II = 1> <Delay = 0.00> <IPBlock> <Opcode : 'call' 'blackbox'> <InPorts = 0> <OutPorts = 0> <Async> <CReg>

State 23 <SV = 22> <Delay = 3.65>
ST_23 : Operation 57 [12/34] (3.65ns)   --->   "%call_ln7 = call void @int8_8x8_wrapper, i64 %a_stream, i64 %b_stream, i128 %c_stream" [../../library/int8_8x8/int8_8x8_wrapper.cpp:7]   --->   Operation 57 'call' 'call_ln7' <Predicate = true> <Delay = 3.65> <CoreInst = "BlackBox">   --->   Core 118 'BlackBox' <Latency = 33> <II = 1> <Delay = 0.00> <IPBlock> <Opcode : 'call' 'blackbox'> <InPorts = 0> <OutPorts = 0> <Async> <CReg>

State 24 <SV = 23> <Delay = 3.65>
ST_24 : Operation 58 [11/34] (3.65ns)   --->   "%call_ln7 = call void @int8_8x8_wrapper, i64 %a_stream, i64 %b_stream, i128 %c_stream" [../../library/int8_8x8/int8_8x8_wrapper.cpp:7]   --->   Operation 58 'call' 'call_ln7' <Predicate = true> <Delay = 3.65> <CoreInst = "BlackBox">   --->   Core 118 'BlackBox' <Latency = 33> <II = 1> <Delay = 0.00> <IPBlock> <Opcode : 'call' 'blackbox'> <InPorts = 0> <OutPorts = 0> <Async> <CReg>

State 25 <SV = 24> <Delay = 3.65>
ST_25 : Operation 59 [10/34] (3.65ns)   --->   "%call_ln7 = call void @int8_8x8_wrapper, i64 %a_stream, i64 %b_stream, i128 %c_stream" [../../library/int8_8x8/int8_8x8_wrapper.cpp:7]   --->   Operation 59 'call' 'call_ln7' <Predicate = true> <Delay = 3.65> <CoreInst = "BlackBox">   --->   Core 118 'BlackBox' <Latency = 33> <II = 1> <Delay = 0.00> <IPBlock> <Opcode : 'call' 'blackbox'> <InPorts = 0> <OutPorts = 0> <Async> <CReg>

State 26 <SV = 25> <Delay = 3.65>
ST_26 : Operation 60 [9/34] (3.65ns)   --->   "%call_ln7 = call void @int8_8x8_wrapper, i64 %a_stream, i64 %b_stream, i128 %c_stream" [../../library/int8_8x8/int8_8x8_wrapper.cpp:7]   --->   Operation 60 'call' 'call_ln7' <Predicate = true> <Delay = 3.65> <CoreInst = "BlackBox">   --->   Core 118 'BlackBox' <Latency = 33> <II = 1> <Delay = 0.00> <IPBlock> <Opcode : 'call' 'blackbox'> <InPorts = 0> <OutPorts = 0> <Async> <CReg>

State 27 <SV = 26> <Delay = 3.65>
ST_27 : Operation 61 [8/34] (3.65ns)   --->   "%call_ln7 = call void @int8_8x8_wrapper, i64 %a_stream, i64 %b_stream, i128 %c_stream" [../../library/int8_8x8/int8_8x8_wrapper.cpp:7]   --->   Operation 61 'call' 'call_ln7' <Predicate = true> <Delay = 3.65> <CoreInst = "BlackBox">   --->   Core 118 'BlackBox' <Latency = 33> <II = 1> <Delay = 0.00> <IPBlock> <Opcode : 'call' 'blackbox'> <InPorts = 0> <OutPorts = 0> <Async> <CReg>

State 28 <SV = 27> <Delay = 3.65>
ST_28 : Operation 62 [7/34] (3.65ns)   --->   "%call_ln7 = call void @int8_8x8_wrapper, i64 %a_stream, i64 %b_stream, i128 %c_stream" [../../library/int8_8x8/int8_8x8_wrapper.cpp:7]   --->   Operation 62 'call' 'call_ln7' <Predicate = true> <Delay = 3.65> <CoreInst = "BlackBox">   --->   Core 118 'BlackBox' <Latency = 33> <II = 1> <Delay = 0.00> <IPBlock> <Opcode : 'call' 'blackbox'> <InPorts = 0> <OutPorts = 0> <Async> <CReg>

State 29 <SV = 28> <Delay = 3.65>
ST_29 : Operation 63 [6/34] (3.65ns)   --->   "%call_ln7 = call void @int8_8x8_wrapper, i64 %a_stream, i64 %b_stream, i128 %c_stream" [../../library/int8_8x8/int8_8x8_wrapper.cpp:7]   --->   Operation 63 'call' 'call_ln7' <Predicate = true> <Delay = 3.65> <CoreInst = "BlackBox">   --->   Core 118 'BlackBox' <Latency = 33> <II = 1> <Delay = 0.00> <IPBlock> <Opcode : 'call' 'blackbox'> <InPorts = 0> <OutPorts = 0> <Async> <CReg>

State 30 <SV = 29> <Delay = 3.65>
ST_30 : Operation 64 [5/34] (3.65ns)   --->   "%call_ln7 = call void @int8_8x8_wrapper, i64 %a_stream, i64 %b_stream, i128 %c_stream" [../../library/int8_8x8/int8_8x8_wrapper.cpp:7]   --->   Operation 64 'call' 'call_ln7' <Predicate = true> <Delay = 3.65> <CoreInst = "BlackBox">   --->   Core 118 'BlackBox' <Latency = 33> <II = 1> <Delay = 0.00> <IPBlock> <Opcode : 'call' 'blackbox'> <InPorts = 0> <OutPorts = 0> <Async> <CReg>

State 31 <SV = 30> <Delay = 3.65>
ST_31 : Operation 65 [4/34] (3.65ns)   --->   "%call_ln7 = call void @int8_8x8_wrapper, i64 %a_stream, i64 %b_stream, i128 %c_stream" [../../library/int8_8x8/int8_8x8_wrapper.cpp:7]   --->   Operation 65 'call' 'call_ln7' <Predicate = true> <Delay = 3.65> <CoreInst = "BlackBox">   --->   Core 118 'BlackBox' <Latency = 33> <II = 1> <Delay = 0.00> <IPBlock> <Opcode : 'call' 'blackbox'> <InPorts = 0> <OutPorts = 0> <Async> <CReg>

State 32 <SV = 31> <Delay = 3.65>
ST_32 : Operation 66 [3/34] (3.65ns)   --->   "%call_ln7 = call void @int8_8x8_wrapper, i64 %a_stream, i64 %b_stream, i128 %c_stream" [../../library/int8_8x8/int8_8x8_wrapper.cpp:7]   --->   Operation 66 'call' 'call_ln7' <Predicate = true> <Delay = 3.65> <CoreInst = "BlackBox">   --->   Core 118 'BlackBox' <Latency = 33> <II = 1> <Delay = 0.00> <IPBlock> <Opcode : 'call' 'blackbox'> <InPorts = 0> <OutPorts = 0> <Async> <CReg>

State 33 <SV = 32> <Delay = 3.65>
ST_33 : Operation 67 [2/34] (3.65ns)   --->   "%call_ln7 = call void @int8_8x8_wrapper, i64 %a_stream, i64 %b_stream, i128 %c_stream" [../../library/int8_8x8/int8_8x8_wrapper.cpp:7]   --->   Operation 67 'call' 'call_ln7' <Predicate = true> <Delay = 3.65> <CoreInst = "BlackBox">   --->   Core 118 'BlackBox' <Latency = 33> <II = 1> <Delay = 0.00> <IPBlock> <Opcode : 'call' 'blackbox'> <InPorts = 0> <OutPorts = 0> <Async> <CReg>

State 34 <SV = 33> <Delay = 3.65>
ST_34 : Operation 68 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln7 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_12" [../../library/int8_8x8/int8_8x8_wrapper.cpp:7]   --->   Operation 68 'specdataflowpipeline' 'specdataflowpipeline_ln7' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %c_stream, void @empty_9, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_stream, void @empty_9, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_stream, void @empty_9, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 72 [1/34] (3.65ns)   --->   "%call_ln7 = call void @int8_8x8_wrapper, i64 %a_stream, i64 %b_stream, i128 %c_stream" [../../library/int8_8x8/int8_8x8_wrapper.cpp:7]   --->   Operation 72 'call' 'call_ln7' <Predicate = true> <Delay = 3.65> <CoreInst = "BlackBox">   --->   Core 118 'BlackBox' <Latency = 33> <II = 1> <Delay = 0.00> <IPBlock> <Opcode : 'call' 'blackbox'> <InPorts = 0> <OutPorts = 0> <Async> <CReg>
ST_34 : Operation 73 [1/1] (0.00ns)   --->   "%ret_ln7 = ret" [../../library/int8_8x8/int8_8x8_wrapper.cpp:7]   --->   Operation 73 'ret' 'ret_ln7' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ b_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ c_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specdataflowpipeline_ln7 (specdataflowpipeline) [ 00000000000000000000000000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000000000000000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000000000000000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000000000000000000000000]
call_ln7                 (call                ) [ 00000000000000000000000000000000000]
ret_ln7                  (ret                 ) [ 00000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_stream">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_stream"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b_stream">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_stream"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c_stream">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_stream"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="int8_8x8_wrapper"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1004" name="grp_int8_8x8_wrapper_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="0" slack="0"/>
<pin id="22" dir="0" index="1" bw="64" slack="0"/>
<pin id="23" dir="0" index="2" bw="64" slack="0"/>
<pin id="24" dir="0" index="3" bw="128" slack="0"/>
<pin id="25" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln7/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="26"><net_src comp="6" pin="0"/><net_sink comp="20" pin=0"/></net>

<net id="27"><net_src comp="0" pin="0"/><net_sink comp="20" pin=1"/></net>

<net id="28"><net_src comp="2" pin="0"/><net_sink comp="20" pin=2"/></net>

<net id="29"><net_src comp="4" pin="0"/><net_sink comp="20" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|---------|---------|
| Operation|       Functional Unit      |   BRAM  |   DSP   |    FF   |   LUT   |   URAM  |
|----------|----------------------------|---------|---------|---------|---------|---------|
|   call   | grp_int8_8x8_wrapper_fu_20 |    0    |    64   |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|
|   Total  |                            |    0    |    64   |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |   64   |    0   |    0   |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   64   |    0   |    0   |    0   |
+-----------+--------+--------+--------+--------+--------+
